
stm32f030-motor-driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ec4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002f84  08002f84  00012f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002fb4  08002fb4  0002010c  2**0
                  CONTENTS
  4 .ARM          00000000  08002fb4  08002fb4  0002010c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002fb4  08002fb4  0002010c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002fb4  08002fb4  00012fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002fb8  08002fb8  00012fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000010c  20000000  08002fbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  2000010c  080030c8  0002010c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  080030c8  0002027c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002010c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000739b  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000188b  00000000  00000000  000274cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000748  00000000  00000000  00028d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000670  00000000  00000000  000294a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e728  00000000  00000000  00029b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009ce2  00000000  00000000  00038240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005ba75  00000000  00000000  00041f22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0009d997  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001868  00000000  00000000  0009d9e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000010c 	.word	0x2000010c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002f6c 	.word	0x08002f6c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000110 	.word	0x20000110
 8000104:	08002f6c 	.word	0x08002f6c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <I2C_init>:
static uint8_t rx_state = 0;
static uint8_t register_addr;

static bool I2C_reset();

bool I2C_init(){
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 8000224:	4b1f      	ldr	r3, [pc, #124]	; (80002a4 <I2C_init+0x84>)
 8000226:	4a20      	ldr	r2, [pc, #128]	; (80002a8 <I2C_init+0x88>)
 8000228:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x2000090E;
 800022a:	4b1e      	ldr	r3, [pc, #120]	; (80002a4 <I2C_init+0x84>)
 800022c:	4a1f      	ldr	r2, [pc, #124]	; (80002ac <I2C_init+0x8c>)
 800022e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 64;
 8000230:	4b1c      	ldr	r3, [pc, #112]	; (80002a4 <I2C_init+0x84>)
 8000232:	2240      	movs	r2, #64	; 0x40
 8000234:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000236:	4b1b      	ldr	r3, [pc, #108]	; (80002a4 <I2C_init+0x84>)
 8000238:	2201      	movs	r2, #1
 800023a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800023c:	4b19      	ldr	r3, [pc, #100]	; (80002a4 <I2C_init+0x84>)
 800023e:	2200      	movs	r2, #0
 8000240:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8000242:	4b18      	ldr	r3, [pc, #96]	; (80002a4 <I2C_init+0x84>)
 8000244:	2200      	movs	r2, #0
 8000246:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000248:	4b16      	ldr	r3, [pc, #88]	; (80002a4 <I2C_init+0x84>)
 800024a:	2200      	movs	r2, #0
 800024c:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800024e:	4b15      	ldr	r3, [pc, #84]	; (80002a4 <I2C_init+0x84>)
 8000250:	2200      	movs	r2, #0
 8000252:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000254:	4b13      	ldr	r3, [pc, #76]	; (80002a4 <I2C_init+0x84>)
 8000256:	2200      	movs	r2, #0
 8000258:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800025a:	4b12      	ldr	r3, [pc, #72]	; (80002a4 <I2C_init+0x84>)
 800025c:	0018      	movs	r0, r3
 800025e:	f000 fce1 	bl	8000c24 <HAL_I2C_Init>
 8000262:	1e03      	subs	r3, r0, #0
 8000264:	d001      	beq.n	800026a <I2C_init+0x4a>
	{
		return false;
 8000266:	2300      	movs	r3, #0
 8000268:	e019      	b.n	800029e <I2C_init+0x7e>
	}

	/** Configure Analogue filter
	*/
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800026a:	4b0e      	ldr	r3, [pc, #56]	; (80002a4 <I2C_init+0x84>)
 800026c:	2100      	movs	r1, #0
 800026e:	0018      	movs	r0, r3
 8000270:	f002 f89e 	bl	80023b0 <HAL_I2CEx_ConfigAnalogFilter>
 8000274:	1e03      	subs	r3, r0, #0
 8000276:	d001      	beq.n	800027c <I2C_init+0x5c>
	{
		return false;
 8000278:	2300      	movs	r3, #0
 800027a:	e010      	b.n	800029e <I2C_init+0x7e>
	}

	/** Configure Digital filter
	*/
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800027c:	4b09      	ldr	r3, [pc, #36]	; (80002a4 <I2C_init+0x84>)
 800027e:	2100      	movs	r1, #0
 8000280:	0018      	movs	r0, r3
 8000282:	f002 f8e1 	bl	8002448 <HAL_I2CEx_ConfigDigitalFilter>
 8000286:	1e03      	subs	r3, r0, #0
 8000288:	d001      	beq.n	800028e <I2C_init+0x6e>
	{
		return false;
 800028a:	2300      	movs	r3, #0
 800028c:	e007      	b.n	800029e <I2C_init+0x7e>
	}

	if (HAL_I2C_EnableListen_IT(&hi2c1) != HAL_OK)
 800028e:	4b05      	ldr	r3, [pc, #20]	; (80002a4 <I2C_init+0x84>)
 8000290:	0018      	movs	r0, r3
 8000292:	f000 febf 	bl	8001014 <HAL_I2C_EnableListen_IT>
 8000296:	1e03      	subs	r3, r0, #0
 8000298:	d001      	beq.n	800029e <I2C_init+0x7e>
	{
		return false;
 800029a:	2300      	movs	r3, #0
 800029c:	e7ff      	b.n	800029e <I2C_init+0x7e>
	}
}
 800029e:	0018      	movs	r0, r3
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	20000128 	.word	0x20000128
 80002a8:	40005400 	.word	0x40005400
 80002ac:	2000090e 	.word	0x2000090e

080002b0 <I2C_run>:


bool I2C_run(){
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0

}
 80002b4:	46c0      	nop			; (mov r8, r8)
 80002b6:	0018      	movs	r0, r3
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bd80      	pop	{r7, pc}

080002bc <HAL_I2C_AddrCallback>:
bool I2C_send_data(){

}

void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
 80002c4:	0008      	movs	r0, r1
 80002c6:	0011      	movs	r1, r2
 80002c8:	1cfb      	adds	r3, r7, #3
 80002ca:	1c02      	adds	r2, r0, #0
 80002cc:	701a      	strb	r2, [r3, #0]
 80002ce:	003b      	movs	r3, r7
 80002d0:	1c0a      	adds	r2, r1, #0
 80002d2:	801a      	strh	r2, [r3, #0]
	switch (TransferDirection) {
 80002d4:	1cfb      	adds	r3, r7, #3
 80002d6:	781b      	ldrb	r3, [r3, #0]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d002      	beq.n	80002e2 <HAL_I2C_AddrCallback+0x26>
 80002dc:	2b01      	cmp	r3, #1
 80002de:	d00b      	beq.n	80002f8 <HAL_I2C_AddrCallback+0x3c>
			if (HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buffer, 1, I2C_LAST_FRAME) != HAL_OK) {
				Error_Handler();
			}
		break;
		default:
			break;
 80002e0:	e019      	b.n	8000316 <HAL_I2C_AddrCallback+0x5a>
			if (HAL_I2C_Slave_Seq_Receive_IT(hi2c, &rx_temp, 1, I2C_FIRST_FRAME) != HAL_OK) {
 80002e2:	490f      	ldr	r1, [pc, #60]	; (8000320 <HAL_I2C_AddrCallback+0x64>)
 80002e4:	6878      	ldr	r0, [r7, #4]
 80002e6:	2300      	movs	r3, #0
 80002e8:	2201      	movs	r2, #1
 80002ea:	f000 fde1 	bl	8000eb0 <HAL_I2C_Slave_Seq_Receive_IT>
 80002ee:	1e03      	subs	r3, r0, #0
 80002f0:	d00e      	beq.n	8000310 <HAL_I2C_AddrCallback+0x54>
				Error_Handler();
 80002f2:	f000 f8b3 	bl	800045c <Error_Handler>
		break;
 80002f6:	e00b      	b.n	8000310 <HAL_I2C_AddrCallback+0x54>
			if (HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buffer, 1, I2C_LAST_FRAME) != HAL_OK) {
 80002f8:	2380      	movs	r3, #128	; 0x80
 80002fa:	049b      	lsls	r3, r3, #18
 80002fc:	4909      	ldr	r1, [pc, #36]	; (8000324 <HAL_I2C_AddrCallback+0x68>)
 80002fe:	6878      	ldr	r0, [r7, #4]
 8000300:	2201      	movs	r2, #1
 8000302:	f000 fd25 	bl	8000d50 <HAL_I2C_Slave_Seq_Transmit_IT>
 8000306:	1e03      	subs	r3, r0, #0
 8000308:	d004      	beq.n	8000314 <HAL_I2C_AddrCallback+0x58>
				Error_Handler();
 800030a:	f000 f8a7 	bl	800045c <Error_Handler>
		break;
 800030e:	e001      	b.n	8000314 <HAL_I2C_AddrCallback+0x58>
		break;
 8000310:	46c0      	nop			; (mov r8, r8)
 8000312:	e000      	b.n	8000316 <HAL_I2C_AddrCallback+0x5a>
		break;
 8000314:	46c0      	nop			; (mov r8, r8)
	}
}
 8000316:	46c0      	nop			; (mov r8, r8)
 8000318:	46bd      	mov	sp, r7
 800031a:	b002      	add	sp, #8
 800031c:	bd80      	pop	{r7, pc}
 800031e:	46c0      	nop			; (mov r8, r8)
 8000320:	20000274 	.word	0x20000274
 8000324:	20000000 	.word	0x20000000

08000328 <HAL_I2C_SlaveRxCpltCallback>:

// RxCallback
static uint8_t registerAddress = 0;
void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
	rx_buffer[0] = rx_temp;
 8000330:	4b09      	ldr	r3, [pc, #36]	; (8000358 <HAL_I2C_SlaveRxCpltCallback+0x30>)
 8000332:	781a      	ldrb	r2, [r3, #0]
 8000334:	4b09      	ldr	r3, [pc, #36]	; (800035c <HAL_I2C_SlaveRxCpltCallback+0x34>)
 8000336:	701a      	strb	r2, [r3, #0]
	if (HAL_I2C_Slave_Sequential_Receive_IT(hi2c, &rx_temp, 1, I2C_FIRST_AND_NEXT_FRAME) != HAL_OK) {
 8000338:	2380      	movs	r3, #128	; 0x80
 800033a:	045b      	lsls	r3, r3, #17
 800033c:	4906      	ldr	r1, [pc, #24]	; (8000358 <HAL_I2C_SlaveRxCpltCallback+0x30>)
 800033e:	6878      	ldr	r0, [r7, #4]
 8000340:	2201      	movs	r2, #1
 8000342:	f000 fdb5 	bl	8000eb0 <HAL_I2C_Slave_Seq_Receive_IT>
 8000346:	1e03      	subs	r3, r0, #0
 8000348:	d001      	beq.n	800034e <HAL_I2C_SlaveRxCpltCallback+0x26>
		Error_Handler();
 800034a:	f000 f887 	bl	800045c <Error_Handler>
	}
}
 800034e:	46c0      	nop			; (mov r8, r8)
 8000350:	46bd      	mov	sp, r7
 8000352:	b002      	add	sp, #8
 8000354:	bd80      	pop	{r7, pc}
 8000356:	46c0      	nop			; (mov r8, r8)
 8000358:	20000274 	.word	0x20000274
 800035c:	20000174 	.word	0x20000174

08000360 <HAL_I2C_SlaveTxCpltCallback>:

// TxCallback
void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b084      	sub	sp, #16
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
	uint8_t temp = tx_buffer[0];
 8000368:	230f      	movs	r3, #15
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	4a03      	ldr	r2, [pc, #12]	; (800037c <HAL_I2C_SlaveTxCpltCallback+0x1c>)
 800036e:	7812      	ldrb	r2, [r2, #0]
 8000370:	701a      	strb	r2, [r3, #0]
}
 8000372:	46c0      	nop			; (mov r8, r8)
 8000374:	46bd      	mov	sp, r7
 8000376:	b004      	add	sp, #16
 8000378:	bd80      	pop	{r7, pc}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	20000000 	.word	0x20000000

08000380 <HAL_I2C_ListenCpltCallback>:

void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000380:	b580      	push	{r7, lr}
 8000382:	b082      	sub	sp, #8
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
	HAL_I2C_EnableListen_IT(hi2c); // Restart
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	0018      	movs	r0, r3
 800038c:	f000 fe42 	bl	8001014 <HAL_I2C_EnableListen_IT>
}
 8000390:	46c0      	nop			; (mov r8, r8)
 8000392:	46bd      	mov	sp, r7
 8000394:	b002      	add	sp, #8
 8000396:	bd80      	pop	{r7, pc}

08000398 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800039c:	f000 f93e 	bl	800061c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003a0:	f000 f805 	bl	80003ae <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  I2C_init();
 80003a4:	f7ff ff3c 	bl	8000220 <I2C_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  I2C_run();
 80003a8:	f7ff ff82 	bl	80002b0 <I2C_run>
 80003ac:	e7fc      	b.n	80003a8 <main+0x10>

080003ae <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003ae:	b590      	push	{r4, r7, lr}
 80003b0:	b095      	sub	sp, #84	; 0x54
 80003b2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003b4:	2420      	movs	r4, #32
 80003b6:	193b      	adds	r3, r7, r4
 80003b8:	0018      	movs	r0, r3
 80003ba:	2330      	movs	r3, #48	; 0x30
 80003bc:	001a      	movs	r2, r3
 80003be:	2100      	movs	r1, #0
 80003c0:	f002 fdcc 	bl	8002f5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003c4:	2310      	movs	r3, #16
 80003c6:	18fb      	adds	r3, r7, r3
 80003c8:	0018      	movs	r0, r3
 80003ca:	2310      	movs	r3, #16
 80003cc:	001a      	movs	r2, r3
 80003ce:	2100      	movs	r1, #0
 80003d0:	f002 fdc4 	bl	8002f5c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003d4:	003b      	movs	r3, r7
 80003d6:	0018      	movs	r0, r3
 80003d8:	2310      	movs	r3, #16
 80003da:	001a      	movs	r2, r3
 80003dc:	2100      	movs	r1, #0
 80003de:	f002 fdbd 	bl	8002f5c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003e2:	0021      	movs	r1, r4
 80003e4:	187b      	adds	r3, r7, r1
 80003e6:	2202      	movs	r2, #2
 80003e8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003ea:	187b      	adds	r3, r7, r1
 80003ec:	2201      	movs	r2, #1
 80003ee:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003f0:	187b      	adds	r3, r7, r1
 80003f2:	2210      	movs	r2, #16
 80003f4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003f6:	187b      	adds	r3, r7, r1
 80003f8:	2200      	movs	r2, #0
 80003fa:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003fc:	187b      	adds	r3, r7, r1
 80003fe:	0018      	movs	r0, r3
 8000400:	f002 f86e 	bl	80024e0 <HAL_RCC_OscConfig>
 8000404:	1e03      	subs	r3, r0, #0
 8000406:	d001      	beq.n	800040c <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000408:	f000 f828 	bl	800045c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800040c:	2110      	movs	r1, #16
 800040e:	187b      	adds	r3, r7, r1
 8000410:	2207      	movs	r2, #7
 8000412:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000414:	187b      	adds	r3, r7, r1
 8000416:	2200      	movs	r2, #0
 8000418:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800041a:	187b      	adds	r3, r7, r1
 800041c:	2200      	movs	r2, #0
 800041e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000420:	187b      	adds	r3, r7, r1
 8000422:	2200      	movs	r2, #0
 8000424:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000426:	187b      	adds	r3, r7, r1
 8000428:	2100      	movs	r1, #0
 800042a:	0018      	movs	r0, r3
 800042c:	f002 fb72 	bl	8002b14 <HAL_RCC_ClockConfig>
 8000430:	1e03      	subs	r3, r0, #0
 8000432:	d001      	beq.n	8000438 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000434:	f000 f812 	bl	800045c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000438:	003b      	movs	r3, r7
 800043a:	2220      	movs	r2, #32
 800043c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800043e:	003b      	movs	r3, r7
 8000440:	2200      	movs	r2, #0
 8000442:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000444:	003b      	movs	r3, r7
 8000446:	0018      	movs	r0, r3
 8000448:	f002 fc96 	bl	8002d78 <HAL_RCCEx_PeriphCLKConfig>
 800044c:	1e03      	subs	r3, r0, #0
 800044e:	d001      	beq.n	8000454 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000450:	f000 f804 	bl	800045c <Error_Handler>
  }
}
 8000454:	46c0      	nop			; (mov r8, r8)
 8000456:	46bd      	mov	sp, r7
 8000458:	b015      	add	sp, #84	; 0x54
 800045a:	bd90      	pop	{r4, r7, pc}

0800045c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000460:	b672      	cpsid	i
}
 8000462:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000464:	e7fe      	b.n	8000464 <Error_Handler+0x8>
	...

08000468 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800046e:	4b0f      	ldr	r3, [pc, #60]	; (80004ac <HAL_MspInit+0x44>)
 8000470:	699a      	ldr	r2, [r3, #24]
 8000472:	4b0e      	ldr	r3, [pc, #56]	; (80004ac <HAL_MspInit+0x44>)
 8000474:	2101      	movs	r1, #1
 8000476:	430a      	orrs	r2, r1
 8000478:	619a      	str	r2, [r3, #24]
 800047a:	4b0c      	ldr	r3, [pc, #48]	; (80004ac <HAL_MspInit+0x44>)
 800047c:	699b      	ldr	r3, [r3, #24]
 800047e:	2201      	movs	r2, #1
 8000480:	4013      	ands	r3, r2
 8000482:	607b      	str	r3, [r7, #4]
 8000484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000486:	4b09      	ldr	r3, [pc, #36]	; (80004ac <HAL_MspInit+0x44>)
 8000488:	69da      	ldr	r2, [r3, #28]
 800048a:	4b08      	ldr	r3, [pc, #32]	; (80004ac <HAL_MspInit+0x44>)
 800048c:	2180      	movs	r1, #128	; 0x80
 800048e:	0549      	lsls	r1, r1, #21
 8000490:	430a      	orrs	r2, r1
 8000492:	61da      	str	r2, [r3, #28]
 8000494:	4b05      	ldr	r3, [pc, #20]	; (80004ac <HAL_MspInit+0x44>)
 8000496:	69da      	ldr	r2, [r3, #28]
 8000498:	2380      	movs	r3, #128	; 0x80
 800049a:	055b      	lsls	r3, r3, #21
 800049c:	4013      	ands	r3, r2
 800049e:	603b      	str	r3, [r7, #0]
 80004a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	46bd      	mov	sp, r7
 80004a6:	b002      	add	sp, #8
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	40021000 	.word	0x40021000

080004b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80004b0:	b590      	push	{r4, r7, lr}
 80004b2:	b08b      	sub	sp, #44	; 0x2c
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b8:	2414      	movs	r4, #20
 80004ba:	193b      	adds	r3, r7, r4
 80004bc:	0018      	movs	r0, r3
 80004be:	2314      	movs	r3, #20
 80004c0:	001a      	movs	r2, r3
 80004c2:	2100      	movs	r1, #0
 80004c4:	f002 fd4a 	bl	8002f5c <memset>
  if(hi2c->Instance==I2C1)
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	4a21      	ldr	r2, [pc, #132]	; (8000554 <HAL_I2C_MspInit+0xa4>)
 80004ce:	4293      	cmp	r3, r2
 80004d0:	d13b      	bne.n	800054a <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d2:	4b21      	ldr	r3, [pc, #132]	; (8000558 <HAL_I2C_MspInit+0xa8>)
 80004d4:	695a      	ldr	r2, [r3, #20]
 80004d6:	4b20      	ldr	r3, [pc, #128]	; (8000558 <HAL_I2C_MspInit+0xa8>)
 80004d8:	2180      	movs	r1, #128	; 0x80
 80004da:	0289      	lsls	r1, r1, #10
 80004dc:	430a      	orrs	r2, r1
 80004de:	615a      	str	r2, [r3, #20]
 80004e0:	4b1d      	ldr	r3, [pc, #116]	; (8000558 <HAL_I2C_MspInit+0xa8>)
 80004e2:	695a      	ldr	r2, [r3, #20]
 80004e4:	2380      	movs	r3, #128	; 0x80
 80004e6:	029b      	lsls	r3, r3, #10
 80004e8:	4013      	ands	r3, r2
 80004ea:	613b      	str	r3, [r7, #16]
 80004ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80004ee:	193b      	adds	r3, r7, r4
 80004f0:	22c0      	movs	r2, #192	; 0xc0
 80004f2:	00d2      	lsls	r2, r2, #3
 80004f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004f6:	0021      	movs	r1, r4
 80004f8:	187b      	adds	r3, r7, r1
 80004fa:	2212      	movs	r2, #18
 80004fc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fe:	187b      	adds	r3, r7, r1
 8000500:	2200      	movs	r2, #0
 8000502:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000504:	187b      	adds	r3, r7, r1
 8000506:	2203      	movs	r2, #3
 8000508:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800050a:	187b      	adds	r3, r7, r1
 800050c:	2204      	movs	r2, #4
 800050e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000510:	187a      	adds	r2, r7, r1
 8000512:	2390      	movs	r3, #144	; 0x90
 8000514:	05db      	lsls	r3, r3, #23
 8000516:	0011      	movs	r1, r2
 8000518:	0018      	movs	r0, r3
 800051a:	f000 fa13 	bl	8000944 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800051e:	4b0e      	ldr	r3, [pc, #56]	; (8000558 <HAL_I2C_MspInit+0xa8>)
 8000520:	69da      	ldr	r2, [r3, #28]
 8000522:	4b0d      	ldr	r3, [pc, #52]	; (8000558 <HAL_I2C_MspInit+0xa8>)
 8000524:	2180      	movs	r1, #128	; 0x80
 8000526:	0389      	lsls	r1, r1, #14
 8000528:	430a      	orrs	r2, r1
 800052a:	61da      	str	r2, [r3, #28]
 800052c:	4b0a      	ldr	r3, [pc, #40]	; (8000558 <HAL_I2C_MspInit+0xa8>)
 800052e:	69da      	ldr	r2, [r3, #28]
 8000530:	2380      	movs	r3, #128	; 0x80
 8000532:	039b      	lsls	r3, r3, #14
 8000534:	4013      	ands	r3, r2
 8000536:	60fb      	str	r3, [r7, #12]
 8000538:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 800053a:	2200      	movs	r2, #0
 800053c:	2100      	movs	r1, #0
 800053e:	2017      	movs	r0, #23
 8000540:	f000 f97c 	bl	800083c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000544:	2017      	movs	r0, #23
 8000546:	f000 f98e 	bl	8000866 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800054a:	46c0      	nop			; (mov r8, r8)
 800054c:	46bd      	mov	sp, r7
 800054e:	b00b      	add	sp, #44	; 0x2c
 8000550:	bd90      	pop	{r4, r7, pc}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	40005400 	.word	0x40005400
 8000558:	40021000 	.word	0x40021000

0800055c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000560:	e7fe      	b.n	8000560 <NMI_Handler+0x4>

08000562 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000562:	b580      	push	{r7, lr}
 8000564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000566:	e7fe      	b.n	8000566 <HardFault_Handler+0x4>

08000568 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800056c:	46c0      	nop			; (mov r8, r8)
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}

08000572 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000572:	b580      	push	{r7, lr}
 8000574:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}

0800057c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000580:	f000 f894 	bl	80006ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000584:	46c0      	nop			; (mov r8, r8)
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
	...

0800058c <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 global interrupt.
  */
void I2C1_IRQHandler(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8000590:	4b09      	ldr	r3, [pc, #36]	; (80005b8 <I2C1_IRQHandler+0x2c>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	699a      	ldr	r2, [r3, #24]
 8000596:	23e0      	movs	r3, #224	; 0xe0
 8000598:	00db      	lsls	r3, r3, #3
 800059a:	4013      	ands	r3, r2
 800059c:	d004      	beq.n	80005a8 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 800059e:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <I2C1_IRQHandler+0x2c>)
 80005a0:	0018      	movs	r0, r3
 80005a2:	f000 fd73 	bl	800108c <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80005a6:	e003      	b.n	80005b0 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80005a8:	4b03      	ldr	r3, [pc, #12]	; (80005b8 <I2C1_IRQHandler+0x2c>)
 80005aa:	0018      	movs	r0, r3
 80005ac:	f000 fd54 	bl	8001058 <HAL_I2C_EV_IRQHandler>
}
 80005b0:	46c0      	nop			; (mov r8, r8)
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	20000128 	.word	0x20000128

080005bc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80005c0:	46c0      	nop			; (mov r8, r8)
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
	...

080005c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005c8:	480d      	ldr	r0, [pc, #52]	; (8000600 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005ca:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005cc:	480d      	ldr	r0, [pc, #52]	; (8000604 <LoopForever+0x6>)
  ldr r1, =_edata
 80005ce:	490e      	ldr	r1, [pc, #56]	; (8000608 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005d0:	4a0e      	ldr	r2, [pc, #56]	; (800060c <LoopForever+0xe>)
  movs r3, #0
 80005d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005d4:	e002      	b.n	80005dc <LoopCopyDataInit>

080005d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005da:	3304      	adds	r3, #4

080005dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005e0:	d3f9      	bcc.n	80005d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005e2:	4a0b      	ldr	r2, [pc, #44]	; (8000610 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005e4:	4c0b      	ldr	r4, [pc, #44]	; (8000614 <LoopForever+0x16>)
  movs r3, #0
 80005e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005e8:	e001      	b.n	80005ee <LoopFillZerobss>

080005ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005ec:	3204      	adds	r2, #4

080005ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005f0:	d3fb      	bcc.n	80005ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80005f2:	f7ff ffe3 	bl	80005bc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80005f6:	f002 fc8d 	bl	8002f14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005fa:	f7ff fecd 	bl	8000398 <main>

080005fe <LoopForever>:

LoopForever:
    b LoopForever
 80005fe:	e7fe      	b.n	80005fe <LoopForever>
  ldr   r0, =_estack
 8000600:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000604:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000608:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 800060c:	08002fbc 	.word	0x08002fbc
  ldr r2, =_sbss
 8000610:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 8000614:	2000027c 	.word	0x2000027c

08000618 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000618:	e7fe      	b.n	8000618 <ADC1_IRQHandler>
	...

0800061c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000620:	4b07      	ldr	r3, [pc, #28]	; (8000640 <HAL_Init+0x24>)
 8000622:	681a      	ldr	r2, [r3, #0]
 8000624:	4b06      	ldr	r3, [pc, #24]	; (8000640 <HAL_Init+0x24>)
 8000626:	2110      	movs	r1, #16
 8000628:	430a      	orrs	r2, r1
 800062a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800062c:	2003      	movs	r0, #3
 800062e:	f000 f809 	bl	8000644 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000632:	f7ff ff19 	bl	8000468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000636:	2300      	movs	r3, #0
}
 8000638:	0018      	movs	r0, r3
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	46c0      	nop			; (mov r8, r8)
 8000640:	40022000 	.word	0x40022000

08000644 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000644:	b590      	push	{r4, r7, lr}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800064c:	4b14      	ldr	r3, [pc, #80]	; (80006a0 <HAL_InitTick+0x5c>)
 800064e:	681c      	ldr	r4, [r3, #0]
 8000650:	4b14      	ldr	r3, [pc, #80]	; (80006a4 <HAL_InitTick+0x60>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	0019      	movs	r1, r3
 8000656:	23fa      	movs	r3, #250	; 0xfa
 8000658:	0098      	lsls	r0, r3, #2
 800065a:	f7ff fd55 	bl	8000108 <__udivsi3>
 800065e:	0003      	movs	r3, r0
 8000660:	0019      	movs	r1, r3
 8000662:	0020      	movs	r0, r4
 8000664:	f7ff fd50 	bl	8000108 <__udivsi3>
 8000668:	0003      	movs	r3, r0
 800066a:	0018      	movs	r0, r3
 800066c:	f000 f90b 	bl	8000886 <HAL_SYSTICK_Config>
 8000670:	1e03      	subs	r3, r0, #0
 8000672:	d001      	beq.n	8000678 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000674:	2301      	movs	r3, #1
 8000676:	e00f      	b.n	8000698 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	2b03      	cmp	r3, #3
 800067c:	d80b      	bhi.n	8000696 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800067e:	6879      	ldr	r1, [r7, #4]
 8000680:	2301      	movs	r3, #1
 8000682:	425b      	negs	r3, r3
 8000684:	2200      	movs	r2, #0
 8000686:	0018      	movs	r0, r3
 8000688:	f000 f8d8 	bl	800083c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800068c:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <HAL_InitTick+0x64>)
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000692:	2300      	movs	r3, #0
 8000694:	e000      	b.n	8000698 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000696:	2301      	movs	r3, #1
}
 8000698:	0018      	movs	r0, r3
 800069a:	46bd      	mov	sp, r7
 800069c:	b003      	add	sp, #12
 800069e:	bd90      	pop	{r4, r7, pc}
 80006a0:	20000100 	.word	0x20000100
 80006a4:	20000108 	.word	0x20000108
 80006a8:	20000104 	.word	0x20000104

080006ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006b0:	4b05      	ldr	r3, [pc, #20]	; (80006c8 <HAL_IncTick+0x1c>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	001a      	movs	r2, r3
 80006b6:	4b05      	ldr	r3, [pc, #20]	; (80006cc <HAL_IncTick+0x20>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	18d2      	adds	r2, r2, r3
 80006bc:	4b03      	ldr	r3, [pc, #12]	; (80006cc <HAL_IncTick+0x20>)
 80006be:	601a      	str	r2, [r3, #0]
}
 80006c0:	46c0      	nop			; (mov r8, r8)
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	20000108 	.word	0x20000108
 80006cc:	20000278 	.word	0x20000278

080006d0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  return uwTick;
 80006d4:	4b02      	ldr	r3, [pc, #8]	; (80006e0 <HAL_GetTick+0x10>)
 80006d6:	681b      	ldr	r3, [r3, #0]
}
 80006d8:	0018      	movs	r0, r3
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	20000278 	.word	0x20000278

080006e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	0002      	movs	r2, r0
 80006ec:	1dfb      	adds	r3, r7, #7
 80006ee:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80006f0:	1dfb      	adds	r3, r7, #7
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b7f      	cmp	r3, #127	; 0x7f
 80006f6:	d809      	bhi.n	800070c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006f8:	1dfb      	adds	r3, r7, #7
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	001a      	movs	r2, r3
 80006fe:	231f      	movs	r3, #31
 8000700:	401a      	ands	r2, r3
 8000702:	4b04      	ldr	r3, [pc, #16]	; (8000714 <__NVIC_EnableIRQ+0x30>)
 8000704:	2101      	movs	r1, #1
 8000706:	4091      	lsls	r1, r2
 8000708:	000a      	movs	r2, r1
 800070a:	601a      	str	r2, [r3, #0]
  }
}
 800070c:	46c0      	nop			; (mov r8, r8)
 800070e:	46bd      	mov	sp, r7
 8000710:	b002      	add	sp, #8
 8000712:	bd80      	pop	{r7, pc}
 8000714:	e000e100 	.word	0xe000e100

08000718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000718:	b590      	push	{r4, r7, lr}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	0002      	movs	r2, r0
 8000720:	6039      	str	r1, [r7, #0]
 8000722:	1dfb      	adds	r3, r7, #7
 8000724:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000726:	1dfb      	adds	r3, r7, #7
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	2b7f      	cmp	r3, #127	; 0x7f
 800072c:	d828      	bhi.n	8000780 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800072e:	4a2f      	ldr	r2, [pc, #188]	; (80007ec <__NVIC_SetPriority+0xd4>)
 8000730:	1dfb      	adds	r3, r7, #7
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	b25b      	sxtb	r3, r3
 8000736:	089b      	lsrs	r3, r3, #2
 8000738:	33c0      	adds	r3, #192	; 0xc0
 800073a:	009b      	lsls	r3, r3, #2
 800073c:	589b      	ldr	r3, [r3, r2]
 800073e:	1dfa      	adds	r2, r7, #7
 8000740:	7812      	ldrb	r2, [r2, #0]
 8000742:	0011      	movs	r1, r2
 8000744:	2203      	movs	r2, #3
 8000746:	400a      	ands	r2, r1
 8000748:	00d2      	lsls	r2, r2, #3
 800074a:	21ff      	movs	r1, #255	; 0xff
 800074c:	4091      	lsls	r1, r2
 800074e:	000a      	movs	r2, r1
 8000750:	43d2      	mvns	r2, r2
 8000752:	401a      	ands	r2, r3
 8000754:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	019b      	lsls	r3, r3, #6
 800075a:	22ff      	movs	r2, #255	; 0xff
 800075c:	401a      	ands	r2, r3
 800075e:	1dfb      	adds	r3, r7, #7
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	0018      	movs	r0, r3
 8000764:	2303      	movs	r3, #3
 8000766:	4003      	ands	r3, r0
 8000768:	00db      	lsls	r3, r3, #3
 800076a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800076c:	481f      	ldr	r0, [pc, #124]	; (80007ec <__NVIC_SetPriority+0xd4>)
 800076e:	1dfb      	adds	r3, r7, #7
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	b25b      	sxtb	r3, r3
 8000774:	089b      	lsrs	r3, r3, #2
 8000776:	430a      	orrs	r2, r1
 8000778:	33c0      	adds	r3, #192	; 0xc0
 800077a:	009b      	lsls	r3, r3, #2
 800077c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800077e:	e031      	b.n	80007e4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000780:	4a1b      	ldr	r2, [pc, #108]	; (80007f0 <__NVIC_SetPriority+0xd8>)
 8000782:	1dfb      	adds	r3, r7, #7
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	0019      	movs	r1, r3
 8000788:	230f      	movs	r3, #15
 800078a:	400b      	ands	r3, r1
 800078c:	3b08      	subs	r3, #8
 800078e:	089b      	lsrs	r3, r3, #2
 8000790:	3306      	adds	r3, #6
 8000792:	009b      	lsls	r3, r3, #2
 8000794:	18d3      	adds	r3, r2, r3
 8000796:	3304      	adds	r3, #4
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	1dfa      	adds	r2, r7, #7
 800079c:	7812      	ldrb	r2, [r2, #0]
 800079e:	0011      	movs	r1, r2
 80007a0:	2203      	movs	r2, #3
 80007a2:	400a      	ands	r2, r1
 80007a4:	00d2      	lsls	r2, r2, #3
 80007a6:	21ff      	movs	r1, #255	; 0xff
 80007a8:	4091      	lsls	r1, r2
 80007aa:	000a      	movs	r2, r1
 80007ac:	43d2      	mvns	r2, r2
 80007ae:	401a      	ands	r2, r3
 80007b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	019b      	lsls	r3, r3, #6
 80007b6:	22ff      	movs	r2, #255	; 0xff
 80007b8:	401a      	ands	r2, r3
 80007ba:	1dfb      	adds	r3, r7, #7
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	0018      	movs	r0, r3
 80007c0:	2303      	movs	r3, #3
 80007c2:	4003      	ands	r3, r0
 80007c4:	00db      	lsls	r3, r3, #3
 80007c6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007c8:	4809      	ldr	r0, [pc, #36]	; (80007f0 <__NVIC_SetPriority+0xd8>)
 80007ca:	1dfb      	adds	r3, r7, #7
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	001c      	movs	r4, r3
 80007d0:	230f      	movs	r3, #15
 80007d2:	4023      	ands	r3, r4
 80007d4:	3b08      	subs	r3, #8
 80007d6:	089b      	lsrs	r3, r3, #2
 80007d8:	430a      	orrs	r2, r1
 80007da:	3306      	adds	r3, #6
 80007dc:	009b      	lsls	r3, r3, #2
 80007de:	18c3      	adds	r3, r0, r3
 80007e0:	3304      	adds	r3, #4
 80007e2:	601a      	str	r2, [r3, #0]
}
 80007e4:	46c0      	nop			; (mov r8, r8)
 80007e6:	46bd      	mov	sp, r7
 80007e8:	b003      	add	sp, #12
 80007ea:	bd90      	pop	{r4, r7, pc}
 80007ec:	e000e100 	.word	0xe000e100
 80007f0:	e000ed00 	.word	0xe000ed00

080007f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	1e5a      	subs	r2, r3, #1
 8000800:	2380      	movs	r3, #128	; 0x80
 8000802:	045b      	lsls	r3, r3, #17
 8000804:	429a      	cmp	r2, r3
 8000806:	d301      	bcc.n	800080c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000808:	2301      	movs	r3, #1
 800080a:	e010      	b.n	800082e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800080c:	4b0a      	ldr	r3, [pc, #40]	; (8000838 <SysTick_Config+0x44>)
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	3a01      	subs	r2, #1
 8000812:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000814:	2301      	movs	r3, #1
 8000816:	425b      	negs	r3, r3
 8000818:	2103      	movs	r1, #3
 800081a:	0018      	movs	r0, r3
 800081c:	f7ff ff7c 	bl	8000718 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000820:	4b05      	ldr	r3, [pc, #20]	; (8000838 <SysTick_Config+0x44>)
 8000822:	2200      	movs	r2, #0
 8000824:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000826:	4b04      	ldr	r3, [pc, #16]	; (8000838 <SysTick_Config+0x44>)
 8000828:	2207      	movs	r2, #7
 800082a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800082c:	2300      	movs	r3, #0
}
 800082e:	0018      	movs	r0, r3
 8000830:	46bd      	mov	sp, r7
 8000832:	b002      	add	sp, #8
 8000834:	bd80      	pop	{r7, pc}
 8000836:	46c0      	nop			; (mov r8, r8)
 8000838:	e000e010 	.word	0xe000e010

0800083c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af00      	add	r7, sp, #0
 8000842:	60b9      	str	r1, [r7, #8]
 8000844:	607a      	str	r2, [r7, #4]
 8000846:	210f      	movs	r1, #15
 8000848:	187b      	adds	r3, r7, r1
 800084a:	1c02      	adds	r2, r0, #0
 800084c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800084e:	68ba      	ldr	r2, [r7, #8]
 8000850:	187b      	adds	r3, r7, r1
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	b25b      	sxtb	r3, r3
 8000856:	0011      	movs	r1, r2
 8000858:	0018      	movs	r0, r3
 800085a:	f7ff ff5d 	bl	8000718 <__NVIC_SetPriority>
}
 800085e:	46c0      	nop			; (mov r8, r8)
 8000860:	46bd      	mov	sp, r7
 8000862:	b004      	add	sp, #16
 8000864:	bd80      	pop	{r7, pc}

08000866 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000866:	b580      	push	{r7, lr}
 8000868:	b082      	sub	sp, #8
 800086a:	af00      	add	r7, sp, #0
 800086c:	0002      	movs	r2, r0
 800086e:	1dfb      	adds	r3, r7, #7
 8000870:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000872:	1dfb      	adds	r3, r7, #7
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	b25b      	sxtb	r3, r3
 8000878:	0018      	movs	r0, r3
 800087a:	f7ff ff33 	bl	80006e4 <__NVIC_EnableIRQ>
}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	b002      	add	sp, #8
 8000884:	bd80      	pop	{r7, pc}

08000886 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	b082      	sub	sp, #8
 800088a:	af00      	add	r7, sp, #0
 800088c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	0018      	movs	r0, r3
 8000892:	f7ff ffaf 	bl	80007f4 <SysTick_Config>
 8000896:	0003      	movs	r3, r0
}
 8000898:	0018      	movs	r0, r3
 800089a:	46bd      	mov	sp, r7
 800089c:	b002      	add	sp, #8
 800089e:	bd80      	pop	{r7, pc}

080008a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b084      	sub	sp, #16
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80008a8:	210f      	movs	r1, #15
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	2200      	movs	r2, #0
 80008ae:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2221      	movs	r2, #33	; 0x21
 80008b4:	5c9b      	ldrb	r3, [r3, r2]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	2b02      	cmp	r3, #2
 80008ba:	d006      	beq.n	80008ca <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	2204      	movs	r2, #4
 80008c0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2201      	movs	r2, #1
 80008c6:	701a      	strb	r2, [r3, #0]
 80008c8:	e028      	b.n	800091c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	210e      	movs	r1, #14
 80008d6:	438a      	bics	r2, r1
 80008d8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	681a      	ldr	r2, [r3, #0]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	2101      	movs	r1, #1
 80008e6:	438a      	bics	r2, r1
 80008e8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80008f2:	2101      	movs	r1, #1
 80008f4:	4091      	lsls	r1, r2
 80008f6:	000a      	movs	r2, r1
 80008f8:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	2221      	movs	r2, #33	; 0x21
 80008fe:	2101      	movs	r1, #1
 8000900:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	2220      	movs	r2, #32
 8000906:	2100      	movs	r1, #0
 8000908:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800090e:	2b00      	cmp	r3, #0
 8000910:	d004      	beq.n	800091c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000916:	687a      	ldr	r2, [r7, #4]
 8000918:	0010      	movs	r0, r2
 800091a:	4798      	blx	r3
    } 
  }
  return status;
 800091c:	230f      	movs	r3, #15
 800091e:	18fb      	adds	r3, r7, r3
 8000920:	781b      	ldrb	r3, [r3, #0]
}
 8000922:	0018      	movs	r0, r3
 8000924:	46bd      	mov	sp, r7
 8000926:	b004      	add	sp, #16
 8000928:	bd80      	pop	{r7, pc}

0800092a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	b082      	sub	sp, #8
 800092e:	af00      	add	r7, sp, #0
 8000930:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	2221      	movs	r2, #33	; 0x21
 8000936:	5c9b      	ldrb	r3, [r3, r2]
 8000938:	b2db      	uxtb	r3, r3
}
 800093a:	0018      	movs	r0, r3
 800093c:	46bd      	mov	sp, r7
 800093e:	b002      	add	sp, #8
 8000940:	bd80      	pop	{r7, pc}
	...

08000944 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800094e:	2300      	movs	r3, #0
 8000950:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000952:	e14f      	b.n	8000bf4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	2101      	movs	r1, #1
 800095a:	697a      	ldr	r2, [r7, #20]
 800095c:	4091      	lsls	r1, r2
 800095e:	000a      	movs	r2, r1
 8000960:	4013      	ands	r3, r2
 8000962:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d100      	bne.n	800096c <HAL_GPIO_Init+0x28>
 800096a:	e140      	b.n	8000bee <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	2203      	movs	r2, #3
 8000972:	4013      	ands	r3, r2
 8000974:	2b01      	cmp	r3, #1
 8000976:	d005      	beq.n	8000984 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	2203      	movs	r2, #3
 800097e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000980:	2b02      	cmp	r3, #2
 8000982:	d130      	bne.n	80009e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	689b      	ldr	r3, [r3, #8]
 8000988:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	005b      	lsls	r3, r3, #1
 800098e:	2203      	movs	r2, #3
 8000990:	409a      	lsls	r2, r3
 8000992:	0013      	movs	r3, r2
 8000994:	43da      	mvns	r2, r3
 8000996:	693b      	ldr	r3, [r7, #16]
 8000998:	4013      	ands	r3, r2
 800099a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	68da      	ldr	r2, [r3, #12]
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	409a      	lsls	r2, r3
 80009a6:	0013      	movs	r3, r2
 80009a8:	693a      	ldr	r2, [r7, #16]
 80009aa:	4313      	orrs	r3, r2
 80009ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	693a      	ldr	r2, [r7, #16]
 80009b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009ba:	2201      	movs	r2, #1
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	409a      	lsls	r2, r3
 80009c0:	0013      	movs	r3, r2
 80009c2:	43da      	mvns	r2, r3
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	4013      	ands	r3, r2
 80009c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	091b      	lsrs	r3, r3, #4
 80009d0:	2201      	movs	r2, #1
 80009d2:	401a      	ands	r2, r3
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	409a      	lsls	r2, r3
 80009d8:	0013      	movs	r3, r2
 80009da:	693a      	ldr	r2, [r7, #16]
 80009dc:	4313      	orrs	r3, r2
 80009de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	2203      	movs	r2, #3
 80009ec:	4013      	ands	r3, r2
 80009ee:	2b03      	cmp	r3, #3
 80009f0:	d017      	beq.n	8000a22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	68db      	ldr	r3, [r3, #12]
 80009f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	005b      	lsls	r3, r3, #1
 80009fc:	2203      	movs	r2, #3
 80009fe:	409a      	lsls	r2, r3
 8000a00:	0013      	movs	r3, r2
 8000a02:	43da      	mvns	r2, r3
 8000a04:	693b      	ldr	r3, [r7, #16]
 8000a06:	4013      	ands	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	689a      	ldr	r2, [r3, #8]
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	409a      	lsls	r2, r3
 8000a14:	0013      	movs	r3, r2
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	2203      	movs	r2, #3
 8000a28:	4013      	ands	r3, r2
 8000a2a:	2b02      	cmp	r3, #2
 8000a2c:	d123      	bne.n	8000a76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	08da      	lsrs	r2, r3, #3
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	3208      	adds	r2, #8
 8000a36:	0092      	lsls	r2, r2, #2
 8000a38:	58d3      	ldr	r3, [r2, r3]
 8000a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	2207      	movs	r2, #7
 8000a40:	4013      	ands	r3, r2
 8000a42:	009b      	lsls	r3, r3, #2
 8000a44:	220f      	movs	r2, #15
 8000a46:	409a      	lsls	r2, r3
 8000a48:	0013      	movs	r3, r2
 8000a4a:	43da      	mvns	r2, r3
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	4013      	ands	r3, r2
 8000a50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	691a      	ldr	r2, [r3, #16]
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	2107      	movs	r1, #7
 8000a5a:	400b      	ands	r3, r1
 8000a5c:	009b      	lsls	r3, r3, #2
 8000a5e:	409a      	lsls	r2, r3
 8000a60:	0013      	movs	r3, r2
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	4313      	orrs	r3, r2
 8000a66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	08da      	lsrs	r2, r3, #3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	3208      	adds	r2, #8
 8000a70:	0092      	lsls	r2, r2, #2
 8000a72:	6939      	ldr	r1, [r7, #16]
 8000a74:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	2203      	movs	r2, #3
 8000a82:	409a      	lsls	r2, r3
 8000a84:	0013      	movs	r3, r2
 8000a86:	43da      	mvns	r2, r3
 8000a88:	693b      	ldr	r3, [r7, #16]
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	2203      	movs	r2, #3
 8000a94:	401a      	ands	r2, r3
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	409a      	lsls	r2, r3
 8000a9c:	0013      	movs	r3, r2
 8000a9e:	693a      	ldr	r2, [r7, #16]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	693a      	ldr	r2, [r7, #16]
 8000aa8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685a      	ldr	r2, [r3, #4]
 8000aae:	23c0      	movs	r3, #192	; 0xc0
 8000ab0:	029b      	lsls	r3, r3, #10
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	d100      	bne.n	8000ab8 <HAL_GPIO_Init+0x174>
 8000ab6:	e09a      	b.n	8000bee <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab8:	4b54      	ldr	r3, [pc, #336]	; (8000c0c <HAL_GPIO_Init+0x2c8>)
 8000aba:	699a      	ldr	r2, [r3, #24]
 8000abc:	4b53      	ldr	r3, [pc, #332]	; (8000c0c <HAL_GPIO_Init+0x2c8>)
 8000abe:	2101      	movs	r1, #1
 8000ac0:	430a      	orrs	r2, r1
 8000ac2:	619a      	str	r2, [r3, #24]
 8000ac4:	4b51      	ldr	r3, [pc, #324]	; (8000c0c <HAL_GPIO_Init+0x2c8>)
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	2201      	movs	r2, #1
 8000aca:	4013      	ands	r3, r2
 8000acc:	60bb      	str	r3, [r7, #8]
 8000ace:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ad0:	4a4f      	ldr	r2, [pc, #316]	; (8000c10 <HAL_GPIO_Init+0x2cc>)
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	089b      	lsrs	r3, r3, #2
 8000ad6:	3302      	adds	r3, #2
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	589b      	ldr	r3, [r3, r2]
 8000adc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ade:	697b      	ldr	r3, [r7, #20]
 8000ae0:	2203      	movs	r2, #3
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	220f      	movs	r2, #15
 8000ae8:	409a      	lsls	r2, r3
 8000aea:	0013      	movs	r3, r2
 8000aec:	43da      	mvns	r2, r3
 8000aee:	693b      	ldr	r3, [r7, #16]
 8000af0:	4013      	ands	r3, r2
 8000af2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000af4:	687a      	ldr	r2, [r7, #4]
 8000af6:	2390      	movs	r3, #144	; 0x90
 8000af8:	05db      	lsls	r3, r3, #23
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d013      	beq.n	8000b26 <HAL_GPIO_Init+0x1e2>
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	4a44      	ldr	r2, [pc, #272]	; (8000c14 <HAL_GPIO_Init+0x2d0>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d00d      	beq.n	8000b22 <HAL_GPIO_Init+0x1de>
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4a43      	ldr	r2, [pc, #268]	; (8000c18 <HAL_GPIO_Init+0x2d4>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d007      	beq.n	8000b1e <HAL_GPIO_Init+0x1da>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4a42      	ldr	r2, [pc, #264]	; (8000c1c <HAL_GPIO_Init+0x2d8>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d101      	bne.n	8000b1a <HAL_GPIO_Init+0x1d6>
 8000b16:	2303      	movs	r3, #3
 8000b18:	e006      	b.n	8000b28 <HAL_GPIO_Init+0x1e4>
 8000b1a:	2305      	movs	r3, #5
 8000b1c:	e004      	b.n	8000b28 <HAL_GPIO_Init+0x1e4>
 8000b1e:	2302      	movs	r3, #2
 8000b20:	e002      	b.n	8000b28 <HAL_GPIO_Init+0x1e4>
 8000b22:	2301      	movs	r3, #1
 8000b24:	e000      	b.n	8000b28 <HAL_GPIO_Init+0x1e4>
 8000b26:	2300      	movs	r3, #0
 8000b28:	697a      	ldr	r2, [r7, #20]
 8000b2a:	2103      	movs	r1, #3
 8000b2c:	400a      	ands	r2, r1
 8000b2e:	0092      	lsls	r2, r2, #2
 8000b30:	4093      	lsls	r3, r2
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	4313      	orrs	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b38:	4935      	ldr	r1, [pc, #212]	; (8000c10 <HAL_GPIO_Init+0x2cc>)
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	089b      	lsrs	r3, r3, #2
 8000b3e:	3302      	adds	r3, #2
 8000b40:	009b      	lsls	r3, r3, #2
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b46:	4b36      	ldr	r3, [pc, #216]	; (8000c20 <HAL_GPIO_Init+0x2dc>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	43da      	mvns	r2, r3
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	4013      	ands	r3, r2
 8000b54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	685a      	ldr	r2, [r3, #4]
 8000b5a:	2380      	movs	r3, #128	; 0x80
 8000b5c:	025b      	lsls	r3, r3, #9
 8000b5e:	4013      	ands	r3, r2
 8000b60:	d003      	beq.n	8000b6a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	4313      	orrs	r3, r2
 8000b68:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b6a:	4b2d      	ldr	r3, [pc, #180]	; (8000c20 <HAL_GPIO_Init+0x2dc>)
 8000b6c:	693a      	ldr	r2, [r7, #16]
 8000b6e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000b70:	4b2b      	ldr	r3, [pc, #172]	; (8000c20 <HAL_GPIO_Init+0x2dc>)
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	43da      	mvns	r2, r3
 8000b7a:	693b      	ldr	r3, [r7, #16]
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	685a      	ldr	r2, [r3, #4]
 8000b84:	2380      	movs	r3, #128	; 0x80
 8000b86:	029b      	lsls	r3, r3, #10
 8000b88:	4013      	ands	r3, r2
 8000b8a:	d003      	beq.n	8000b94 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000b8c:	693a      	ldr	r2, [r7, #16]
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b94:	4b22      	ldr	r3, [pc, #136]	; (8000c20 <HAL_GPIO_Init+0x2dc>)
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b9a:	4b21      	ldr	r3, [pc, #132]	; (8000c20 <HAL_GPIO_Init+0x2dc>)
 8000b9c:	689b      	ldr	r3, [r3, #8]
 8000b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	43da      	mvns	r2, r3
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	685a      	ldr	r2, [r3, #4]
 8000bae:	2380      	movs	r3, #128	; 0x80
 8000bb0:	035b      	lsls	r3, r3, #13
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	d003      	beq.n	8000bbe <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000bbe:	4b18      	ldr	r3, [pc, #96]	; (8000c20 <HAL_GPIO_Init+0x2dc>)
 8000bc0:	693a      	ldr	r2, [r7, #16]
 8000bc2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000bc4:	4b16      	ldr	r3, [pc, #88]	; (8000c20 <HAL_GPIO_Init+0x2dc>)
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	43da      	mvns	r2, r3
 8000bce:	693b      	ldr	r3, [r7, #16]
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	685a      	ldr	r2, [r3, #4]
 8000bd8:	2380      	movs	r3, #128	; 0x80
 8000bda:	039b      	lsls	r3, r3, #14
 8000bdc:	4013      	ands	r3, r2
 8000bde:	d003      	beq.n	8000be8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000be0:	693a      	ldr	r2, [r7, #16]
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	4313      	orrs	r3, r2
 8000be6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000be8:	4b0d      	ldr	r3, [pc, #52]	; (8000c20 <HAL_GPIO_Init+0x2dc>)
 8000bea:	693a      	ldr	r2, [r7, #16]
 8000bec:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	40da      	lsrs	r2, r3
 8000bfc:	1e13      	subs	r3, r2, #0
 8000bfe:	d000      	beq.n	8000c02 <HAL_GPIO_Init+0x2be>
 8000c00:	e6a8      	b.n	8000954 <HAL_GPIO_Init+0x10>
  } 
}
 8000c02:	46c0      	nop			; (mov r8, r8)
 8000c04:	46c0      	nop			; (mov r8, r8)
 8000c06:	46bd      	mov	sp, r7
 8000c08:	b006      	add	sp, #24
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	40021000 	.word	0x40021000
 8000c10:	40010000 	.word	0x40010000
 8000c14:	48000400 	.word	0x48000400
 8000c18:	48000800 	.word	0x48000800
 8000c1c:	48000c00 	.word	0x48000c00
 8000c20:	40010400 	.word	0x40010400

08000c24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d101      	bne.n	8000c36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000c32:	2301      	movs	r3, #1
 8000c34:	e082      	b.n	8000d3c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	2241      	movs	r2, #65	; 0x41
 8000c3a:	5c9b      	ldrb	r3, [r3, r2]
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d107      	bne.n	8000c52 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2240      	movs	r2, #64	; 0x40
 8000c46:	2100      	movs	r1, #0
 8000c48:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f7ff fc2f 	bl	80004b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2241      	movs	r2, #65	; 0x41
 8000c56:	2124      	movs	r1, #36	; 0x24
 8000c58:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	2101      	movs	r1, #1
 8000c66:	438a      	bics	r2, r1
 8000c68:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	685a      	ldr	r2, [r3, #4]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4934      	ldr	r1, [pc, #208]	; (8000d44 <HAL_I2C_Init+0x120>)
 8000c74:	400a      	ands	r2, r1
 8000c76:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	689a      	ldr	r2, [r3, #8]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4931      	ldr	r1, [pc, #196]	; (8000d48 <HAL_I2C_Init+0x124>)
 8000c84:	400a      	ands	r2, r1
 8000c86:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d108      	bne.n	8000ca2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	689a      	ldr	r2, [r3, #8]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2180      	movs	r1, #128	; 0x80
 8000c9a:	0209      	lsls	r1, r1, #8
 8000c9c:	430a      	orrs	r2, r1
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	e007      	b.n	8000cb2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	689a      	ldr	r2, [r3, #8]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	2184      	movs	r1, #132	; 0x84
 8000cac:	0209      	lsls	r1, r1, #8
 8000cae:	430a      	orrs	r2, r1
 8000cb0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	68db      	ldr	r3, [r3, #12]
 8000cb6:	2b02      	cmp	r3, #2
 8000cb8:	d104      	bne.n	8000cc4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2280      	movs	r2, #128	; 0x80
 8000cc0:	0112      	lsls	r2, r2, #4
 8000cc2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	685a      	ldr	r2, [r3, #4]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	491f      	ldr	r1, [pc, #124]	; (8000d4c <HAL_I2C_Init+0x128>)
 8000cd0:	430a      	orrs	r2, r1
 8000cd2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	68da      	ldr	r2, [r3, #12]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	491a      	ldr	r1, [pc, #104]	; (8000d48 <HAL_I2C_Init+0x124>)
 8000ce0:	400a      	ands	r2, r1
 8000ce2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	691a      	ldr	r2, [r3, #16]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	695b      	ldr	r3, [r3, #20]
 8000cec:	431a      	orrs	r2, r3
 8000cee:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	699b      	ldr	r3, [r3, #24]
 8000cf4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	69d9      	ldr	r1, [r3, #28]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	6a1a      	ldr	r2, [r3, #32]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	430a      	orrs	r2, r1
 8000d0c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2101      	movs	r1, #1
 8000d1a:	430a      	orrs	r2, r1
 8000d1c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2200      	movs	r2, #0
 8000d22:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2241      	movs	r2, #65	; 0x41
 8000d28:	2120      	movs	r1, #32
 8000d2a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2200      	movs	r2, #0
 8000d30:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2242      	movs	r2, #66	; 0x42
 8000d36:	2100      	movs	r1, #0
 8000d38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000d3a:	2300      	movs	r3, #0
}
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	b002      	add	sp, #8
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	f0ffffff 	.word	0xf0ffffff
 8000d48:	ffff7fff 	.word	0xffff7fff
 8000d4c:	02008000 	.word	0x02008000

08000d50 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	60f8      	str	r0, [r7, #12]
 8000d58:	60b9      	str	r1, [r7, #8]
 8000d5a:	603b      	str	r3, [r7, #0]
 8000d5c:	1dbb      	adds	r3, r7, #6
 8000d5e:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	2241      	movs	r2, #65	; 0x41
 8000d64:	5c9b      	ldrb	r3, [r3, r2]
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	001a      	movs	r2, r3
 8000d6a:	2328      	movs	r3, #40	; 0x28
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	2b28      	cmp	r3, #40	; 0x28
 8000d70:	d000      	beq.n	8000d74 <HAL_I2C_Slave_Seq_Transmit_IT+0x24>
 8000d72:	e08f      	b.n	8000e94 <HAL_I2C_Slave_Seq_Transmit_IT+0x144>
  {
    if ((pData == NULL) || (Size == 0U))
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d003      	beq.n	8000d82 <HAL_I2C_Slave_Seq_Transmit_IT+0x32>
 8000d7a:	1dbb      	adds	r3, r7, #6
 8000d7c:	881b      	ldrh	r3, [r3, #0]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d105      	bne.n	8000d8e <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	2280      	movs	r2, #128	; 0x80
 8000d86:	0092      	lsls	r2, r2, #2
 8000d88:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e083      	b.n	8000e96 <HAL_I2C_Slave_Seq_Transmit_IT+0x146>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8000d8e:	4a44      	ldr	r2, [pc, #272]	; (8000ea0 <HAL_I2C_Slave_Seq_Transmit_IT+0x150>)
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	0011      	movs	r1, r2
 8000d94:	0018      	movs	r0, r3
 8000d96:	f001 faa7 	bl	80022e8 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	2240      	movs	r2, #64	; 0x40
 8000d9e:	5c9b      	ldrb	r3, [r3, r2]
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d101      	bne.n	8000da8 <HAL_I2C_Slave_Seq_Transmit_IT+0x58>
 8000da4:	2302      	movs	r3, #2
 8000da6:	e076      	b.n	8000e96 <HAL_I2C_Slave_Seq_Transmit_IT+0x146>
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	2240      	movs	r2, #64	; 0x40
 8000dac:	2101      	movs	r1, #1
 8000dae:	5499      	strb	r1, [r3, r2]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	2241      	movs	r2, #65	; 0x41
 8000db4:	5c9b      	ldrb	r3, [r3, r2]
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	2b2a      	cmp	r3, #42	; 0x2a
 8000dba:	d12c      	bne.n	8000e16 <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	2102      	movs	r1, #2
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	f001 fa91 	bl	80022e8 <I2C_Disable_IRQ>

      /* Abort DMA Xfer if any */
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	2380      	movs	r3, #128	; 0x80
 8000dce:	021b      	lsls	r3, r3, #8
 8000dd0:	401a      	ands	r2, r3
 8000dd2:	2380      	movs	r3, #128	; 0x80
 8000dd4:	021b      	lsls	r3, r3, #8
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d11d      	bne.n	8000e16 <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	492f      	ldr	r1, [pc, #188]	; (8000ea4 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>)
 8000de6:	400a      	ands	r2, r1
 8000de8:	601a      	str	r2, [r3, #0]

        if (hi2c->hdmarx != NULL)
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d011      	beq.n	8000e16 <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000df6:	4a2c      	ldr	r2, [pc, #176]	; (8000ea8 <HAL_I2C_Slave_Seq_Transmit_IT+0x158>)
 8000df8:	635a      	str	r2, [r3, #52]	; 0x34

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000dfe:	0018      	movs	r0, r3
 8000e00:	f7ff fd4e 	bl	80008a0 <HAL_DMA_Abort_IT>
 8000e04:	1e03      	subs	r3, r0, #0
 8000e06:	d006      	beq.n	8000e16 <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e12:	0018      	movs	r0, r3
 8000e14:	4790      	blx	r2
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	2241      	movs	r2, #65	; 0x41
 8000e1a:	2129      	movs	r1, #41	; 0x29
 8000e1c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	2242      	movs	r2, #66	; 0x42
 8000e22:	2120      	movs	r1, #32
 8000e24:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	2200      	movs	r2, #0
 8000e2a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	685a      	ldr	r2, [r3, #4]
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	491b      	ldr	r1, [pc, #108]	; (8000ea4 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>)
 8000e38:	400a      	ands	r2, r1
 8000e3a:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	68ba      	ldr	r2, [r7, #8]
 8000e40:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	1dba      	adds	r2, r7, #6
 8000e46:	8812      	ldrh	r2, [r2, #0]
 8000e48:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e4e:	b29a      	uxth	r2, r3
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	683a      	ldr	r2, [r7, #0]
 8000e58:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	4a13      	ldr	r2, [pc, #76]	; (8000eac <HAL_I2C_Slave_Seq_Transmit_IT+0x15c>)
 8000e5e:	635a      	str	r2, [r3, #52]	; 0x34

    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	699b      	ldr	r3, [r3, #24]
 8000e66:	0c1b      	lsrs	r3, r3, #16
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d103      	bne.n	8000e7c <HAL_I2C_Slave_Seq_Transmit_IT+0x12c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	2208      	movs	r2, #8
 8000e7a:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	2240      	movs	r2, #64	; 0x40
 8000e80:	2100      	movs	r1, #0
 8000e82:	5499      	strb	r1, [r3, r2]

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 8000e84:	4a06      	ldr	r2, [pc, #24]	; (8000ea0 <HAL_I2C_Slave_Seq_Transmit_IT+0x150>)
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	0011      	movs	r1, r2
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f001 f9c4 	bl	8002218 <I2C_Enable_IRQ>

    return HAL_OK;
 8000e90:	2300      	movs	r3, #0
 8000e92:	e000      	b.n	8000e96 <HAL_I2C_Slave_Seq_Transmit_IT+0x146>
  }
  else
  {
    return HAL_ERROR;
 8000e94:	2301      	movs	r3, #1
  }
}
 8000e96:	0018      	movs	r0, r3
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	b004      	add	sp, #16
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	00008001 	.word	0x00008001
 8000ea4:	ffff7fff 	.word	0xffff7fff
 8000ea8:	0800216f 	.word	0x0800216f
 8000eac:	080011b1 	.word	0x080011b1

08000eb0 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                               uint32_t XferOptions)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	60f8      	str	r0, [r7, #12]
 8000eb8:	60b9      	str	r1, [r7, #8]
 8000eba:	603b      	str	r3, [r7, #0]
 8000ebc:	1dbb      	adds	r3, r7, #6
 8000ebe:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	2241      	movs	r2, #65	; 0x41
 8000ec4:	5c9b      	ldrb	r3, [r3, r2]
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	001a      	movs	r2, r3
 8000eca:	2328      	movs	r3, #40	; 0x28
 8000ecc:	4013      	ands	r3, r2
 8000ece:	2b28      	cmp	r3, #40	; 0x28
 8000ed0:	d000      	beq.n	8000ed4 <HAL_I2C_Slave_Seq_Receive_IT+0x24>
 8000ed2:	e08f      	b.n	8000ff4 <HAL_I2C_Slave_Seq_Receive_IT+0x144>
  {
    if ((pData == NULL) || (Size == 0U))
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d003      	beq.n	8000ee2 <HAL_I2C_Slave_Seq_Receive_IT+0x32>
 8000eda:	1dbb      	adds	r3, r7, #6
 8000edc:	881b      	ldrh	r3, [r3, #0]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d105      	bne.n	8000eee <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	2280      	movs	r2, #128	; 0x80
 8000ee6:	0092      	lsls	r2, r2, #2
 8000ee8:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e083      	b.n	8000ff6 <HAL_I2C_Slave_Seq_Receive_IT+0x146>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8000eee:	4a44      	ldr	r2, [pc, #272]	; (8001000 <HAL_I2C_Slave_Seq_Receive_IT+0x150>)
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	0011      	movs	r1, r2
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	f001 f9f7 	bl	80022e8 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	2240      	movs	r2, #64	; 0x40
 8000efe:	5c9b      	ldrb	r3, [r3, r2]
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d101      	bne.n	8000f08 <HAL_I2C_Slave_Seq_Receive_IT+0x58>
 8000f04:	2302      	movs	r3, #2
 8000f06:	e076      	b.n	8000ff6 <HAL_I2C_Slave_Seq_Receive_IT+0x146>
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	2240      	movs	r2, #64	; 0x40
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	5499      	strb	r1, [r3, r2]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	2241      	movs	r2, #65	; 0x41
 8000f14:	5c9b      	ldrb	r3, [r3, r2]
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	2b29      	cmp	r3, #41	; 0x29
 8000f1a:	d12c      	bne.n	8000f76 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	2101      	movs	r1, #1
 8000f20:	0018      	movs	r0, r3
 8000f22:	f001 f9e1 	bl	80022e8 <I2C_Disable_IRQ>

      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	2380      	movs	r3, #128	; 0x80
 8000f2e:	01db      	lsls	r3, r3, #7
 8000f30:	401a      	ands	r2, r3
 8000f32:	2380      	movs	r3, #128	; 0x80
 8000f34:	01db      	lsls	r3, r3, #7
 8000f36:	429a      	cmp	r2, r3
 8000f38:	d11d      	bne.n	8000f76 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	492f      	ldr	r1, [pc, #188]	; (8001004 <HAL_I2C_Slave_Seq_Receive_IT+0x154>)
 8000f46:	400a      	ands	r2, r1
 8000f48:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d011      	beq.n	8000f76 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f56:	4a2c      	ldr	r2, [pc, #176]	; (8001008 <HAL_I2C_Slave_Seq_Receive_IT+0x158>)
 8000f58:	635a      	str	r2, [r3, #52]	; 0x34

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f7ff fc9e 	bl	80008a0 <HAL_DMA_Abort_IT>
 8000f64:	1e03      	subs	r3, r0, #0
 8000f66:	d006      	beq.n	8000f76 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f72:	0018      	movs	r0, r3
 8000f74:	4790      	blx	r2
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	2241      	movs	r2, #65	; 0x41
 8000f7a:	212a      	movs	r1, #42	; 0x2a
 8000f7c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	2242      	movs	r2, #66	; 0x42
 8000f82:	2120      	movs	r1, #32
 8000f84:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	685a      	ldr	r2, [r3, #4]
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	491d      	ldr	r1, [pc, #116]	; (800100c <HAL_I2C_Slave_Seq_Receive_IT+0x15c>)
 8000f98:	400a      	ands	r2, r1
 8000f9a:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	68ba      	ldr	r2, [r7, #8]
 8000fa0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	1dba      	adds	r2, r7, #6
 8000fa6:	8812      	ldrh	r2, [r2, #0]
 8000fa8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	4a14      	ldr	r2, [pc, #80]	; (8001010 <HAL_I2C_Slave_Seq_Receive_IT+0x160>)
 8000fbe:	635a      	str	r2, [r3, #52]	; 0x34

    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT)
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	0c1b      	lsrs	r3, r3, #16
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	2201      	movs	r2, #1
 8000fcc:	4013      	ands	r3, r2
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d103      	bne.n	8000fdc <HAL_I2C_Slave_Seq_Receive_IT+0x12c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2208      	movs	r2, #8
 8000fda:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	2240      	movs	r2, #64	; 0x40
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	5499      	strb	r1, [r3, r2]

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8000fe4:	4a06      	ldr	r2, [pc, #24]	; (8001000 <HAL_I2C_Slave_Seq_Receive_IT+0x150>)
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	0011      	movs	r1, r2
 8000fea:	0018      	movs	r0, r3
 8000fec:	f001 f914 	bl	8002218 <I2C_Enable_IRQ>

    return HAL_OK;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	e000      	b.n	8000ff6 <HAL_I2C_Slave_Seq_Receive_IT+0x146>
  }
  else
  {
    return HAL_ERROR;
 8000ff4:	2301      	movs	r3, #1
  }
}
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	b004      	add	sp, #16
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	46c0      	nop			; (mov r8, r8)
 8001000:	00008002 	.word	0x00008002
 8001004:	ffffbfff 	.word	0xffffbfff
 8001008:	0800216f 	.word	0x0800216f
 800100c:	ffff7fff 	.word	0xffff7fff
 8001010:	080011b1 	.word	0x080011b1

08001014 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2241      	movs	r2, #65	; 0x41
 8001020:	5c9b      	ldrb	r3, [r3, r2]
 8001022:	b2db      	uxtb	r3, r3
 8001024:	2b20      	cmp	r3, #32
 8001026:	d10f      	bne.n	8001048 <HAL_I2C_EnableListen_IT+0x34>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2241      	movs	r2, #65	; 0x41
 800102c:	2128      	movs	r1, #40	; 0x28
 800102e:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR = I2C_Slave_ISR_IT;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4a08      	ldr	r2, [pc, #32]	; (8001054 <HAL_I2C_EnableListen_IT+0x40>)
 8001034:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8001036:	2380      	movs	r3, #128	; 0x80
 8001038:	021a      	lsls	r2, r3, #8
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	0011      	movs	r1, r2
 800103e:	0018      	movs	r0, r3
 8001040:	f001 f8ea 	bl	8002218 <I2C_Enable_IRQ>

    return HAL_OK;
 8001044:	2300      	movs	r3, #0
 8001046:	e000      	b.n	800104a <HAL_I2C_EnableListen_IT+0x36>
  }
  else
  {
    return HAL_BUSY;
 8001048:	2302      	movs	r3, #2
  }
}
 800104a:	0018      	movs	r0, r3
 800104c:	46bd      	mov	sp, r7
 800104e:	b002      	add	sp, #8
 8001050:	bd80      	pop	{r7, pc}
 8001052:	46c0      	nop			; (mov r8, r8)
 8001054:	080011b1 	.word	0x080011b1

08001058 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	699b      	ldr	r3, [r3, #24]
 8001066:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001074:	2b00      	cmp	r3, #0
 8001076:	d005      	beq.n	8001084 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800107c:	68ba      	ldr	r2, [r7, #8]
 800107e:	68f9      	ldr	r1, [r7, #12]
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	4798      	blx	r3
  }
}
 8001084:	46c0      	nop			; (mov r8, r8)
 8001086:	46bd      	mov	sp, r7
 8001088:	b004      	add	sp, #16
 800108a:	bd80      	pop	{r7, pc}

0800108c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b086      	sub	sp, #24
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	0a1b      	lsrs	r3, r3, #8
 80010a8:	001a      	movs	r2, r3
 80010aa:	2301      	movs	r3, #1
 80010ac:	4013      	ands	r3, r2
 80010ae:	d010      	beq.n	80010d2 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	09db      	lsrs	r3, r3, #7
 80010b4:	001a      	movs	r2, r3
 80010b6:	2301      	movs	r3, #1
 80010b8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80010ba:	d00a      	beq.n	80010d2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c0:	2201      	movs	r2, #1
 80010c2:	431a      	orrs	r2, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2280      	movs	r2, #128	; 0x80
 80010ce:	0052      	lsls	r2, r2, #1
 80010d0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	0a9b      	lsrs	r3, r3, #10
 80010d6:	001a      	movs	r2, r3
 80010d8:	2301      	movs	r3, #1
 80010da:	4013      	ands	r3, r2
 80010dc:	d010      	beq.n	8001100 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	09db      	lsrs	r3, r3, #7
 80010e2:	001a      	movs	r2, r3
 80010e4:	2301      	movs	r3, #1
 80010e6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80010e8:	d00a      	beq.n	8001100 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ee:	2208      	movs	r2, #8
 80010f0:	431a      	orrs	r2, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2280      	movs	r2, #128	; 0x80
 80010fc:	00d2      	lsls	r2, r2, #3
 80010fe:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	0a5b      	lsrs	r3, r3, #9
 8001104:	001a      	movs	r2, r3
 8001106:	2301      	movs	r3, #1
 8001108:	4013      	ands	r3, r2
 800110a:	d010      	beq.n	800112e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	09db      	lsrs	r3, r3, #7
 8001110:	001a      	movs	r2, r3
 8001112:	2301      	movs	r3, #1
 8001114:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001116:	d00a      	beq.n	800112e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800111c:	2202      	movs	r2, #2
 800111e:	431a      	orrs	r2, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2280      	movs	r2, #128	; 0x80
 800112a:	0092      	lsls	r2, r2, #2
 800112c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001132:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	220b      	movs	r2, #11
 8001138:	4013      	ands	r3, r2
 800113a:	d005      	beq.n	8001148 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 800113c:	68fa      	ldr	r2, [r7, #12]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	0011      	movs	r1, r2
 8001142:	0018      	movs	r0, r3
 8001144:	f000 fee6 	bl	8001f14 <I2C_ITError>
  }
}
 8001148:	46c0      	nop			; (mov r8, r8)
 800114a:	46bd      	mov	sp, r7
 800114c:	b006      	add	sp, #24
 800114e:	bd80      	pop	{r7, pc}

08001150 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8001158:	46c0      	nop			; (mov r8, r8)
 800115a:	46bd      	mov	sp, r7
 800115c:	b002      	add	sp, #8
 800115e:	bd80      	pop	{r7, pc}

08001160 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8001168:	46c0      	nop			; (mov r8, r8)
 800116a:	46bd      	mov	sp, r7
 800116c:	b002      	add	sp, #8
 800116e:	bd80      	pop	{r7, pc}

08001170 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8001178:	46c0      	nop			; (mov r8, r8)
 800117a:	46bd      	mov	sp, r7
 800117c:	b002      	add	sp, #8
 800117e:	bd80      	pop	{r7, pc}

08001180 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8001188:	46c0      	nop			; (mov r8, r8)
 800118a:	46bd      	mov	sp, r7
 800118c:	b002      	add	sp, #8
 800118e:	bd80      	pop	{r7, pc}

08001190 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001198:	46c0      	nop			; (mov r8, r8)
 800119a:	46bd      	mov	sp, r7
 800119c:	b002      	add	sp, #8
 800119e:	bd80      	pop	{r7, pc}

080011a0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80011a8:	46c0      	nop			; (mov r8, r8)
 80011aa:	46bd      	mov	sp, r7
 80011ac:	b002      	add	sp, #8
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011c0:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	2240      	movs	r2, #64	; 0x40
 80011ca:	5c9b      	ldrb	r3, [r3, r2]
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d101      	bne.n	80011d4 <I2C_Slave_ISR_IT+0x24>
 80011d0:	2302      	movs	r3, #2
 80011d2:	e0fa      	b.n	80013ca <I2C_Slave_ISR_IT+0x21a>
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	2240      	movs	r2, #64	; 0x40
 80011d8:	2101      	movs	r1, #1
 80011da:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	095b      	lsrs	r3, r3, #5
 80011e0:	001a      	movs	r2, r3
 80011e2:	2301      	movs	r3, #1
 80011e4:	4013      	ands	r3, r2
 80011e6:	d00b      	beq.n	8001200 <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	095b      	lsrs	r3, r3, #5
 80011ec:	001a      	movs	r2, r3
 80011ee:	2301      	movs	r3, #1
 80011f0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80011f2:	d005      	beq.n	8001200 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	0011      	movs	r1, r2
 80011fa:	0018      	movs	r0, r3
 80011fc:	f000 fd0c 	bl	8001c18 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	091b      	lsrs	r3, r3, #4
 8001204:	001a      	movs	r2, r3
 8001206:	2301      	movs	r3, #1
 8001208:	4013      	ands	r3, r2
 800120a:	d054      	beq.n	80012b6 <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	091b      	lsrs	r3, r3, #4
 8001210:	001a      	movs	r2, r3
 8001212:	2301      	movs	r3, #1
 8001214:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001216:	d04e      	beq.n	80012b6 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800121c:	b29b      	uxth	r3, r3
 800121e:	2b00      	cmp	r3, #0
 8001220:	d12d      	bne.n	800127e <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	2241      	movs	r2, #65	; 0x41
 8001226:	5c9b      	ldrb	r3, [r3, r2]
 8001228:	b2db      	uxtb	r3, r3
 800122a:	2b28      	cmp	r3, #40	; 0x28
 800122c:	d10b      	bne.n	8001246 <I2C_Slave_ISR_IT+0x96>
 800122e:	697a      	ldr	r2, [r7, #20]
 8001230:	2380      	movs	r3, #128	; 0x80
 8001232:	049b      	lsls	r3, r3, #18
 8001234:	429a      	cmp	r2, r3
 8001236:	d106      	bne.n	8001246 <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	0011      	movs	r1, r2
 800123e:	0018      	movs	r0, r3
 8001240:	f000 fe0e 	bl	8001e60 <I2C_ITListenCplt>
 8001244:	e036      	b.n	80012b4 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	2241      	movs	r2, #65	; 0x41
 800124a:	5c9b      	ldrb	r3, [r3, r2]
 800124c:	b2db      	uxtb	r3, r3
 800124e:	2b29      	cmp	r3, #41	; 0x29
 8001250:	d110      	bne.n	8001274 <I2C_Slave_ISR_IT+0xc4>
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	4a5f      	ldr	r2, [pc, #380]	; (80013d4 <I2C_Slave_ISR_IT+0x224>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d00c      	beq.n	8001274 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2210      	movs	r2, #16
 8001260:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	0018      	movs	r0, r3
 8001266:	f000 ff60 	bl	800212a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	0018      	movs	r0, r3
 800126e:	f000 fb9b 	bl	80019a8 <I2C_ITSlaveSeqCplt>
 8001272:	e01f      	b.n	80012b4 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2210      	movs	r2, #16
 800127a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800127c:	e09d      	b.n	80013ba <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2210      	movs	r2, #16
 8001284:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800128a:	2204      	movs	r2, #4
 800128c:	431a      	orrs	r2, r3
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d005      	beq.n	80012a4 <I2C_Slave_ISR_IT+0xf4>
 8001298:	697a      	ldr	r2, [r7, #20]
 800129a:	2380      	movs	r3, #128	; 0x80
 800129c:	045b      	lsls	r3, r3, #17
 800129e:	429a      	cmp	r2, r3
 80012a0:	d000      	beq.n	80012a4 <I2C_Slave_ISR_IT+0xf4>
 80012a2:	e08a      	b.n	80013ba <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	0011      	movs	r1, r2
 80012ac:	0018      	movs	r0, r3
 80012ae:	f000 fe31 	bl	8001f14 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80012b2:	e082      	b.n	80013ba <I2C_Slave_ISR_IT+0x20a>
 80012b4:	e081      	b.n	80013ba <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	089b      	lsrs	r3, r3, #2
 80012ba:	001a      	movs	r2, r3
 80012bc:	2301      	movs	r3, #1
 80012be:	4013      	ands	r3, r2
 80012c0:	d031      	beq.n	8001326 <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	089b      	lsrs	r3, r3, #2
 80012c6:	001a      	movs	r2, r3
 80012c8:	2301      	movs	r3, #1
 80012ca:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80012cc:	d02b      	beq.n	8001326 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d018      	beq.n	800130a <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e2:	b2d2      	uxtb	r2, r2
 80012e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ea:	1c5a      	adds	r2, r3, #1
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012f4:	3b01      	subs	r3, #1
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001300:	b29b      	uxth	r3, r3
 8001302:	3b01      	subs	r3, #1
 8001304:	b29a      	uxth	r2, r3
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800130e:	b29b      	uxth	r3, r3
 8001310:	2b00      	cmp	r3, #0
 8001312:	d154      	bne.n	80013be <I2C_Slave_ISR_IT+0x20e>
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	4a2f      	ldr	r2, [pc, #188]	; (80013d4 <I2C_Slave_ISR_IT+0x224>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d050      	beq.n	80013be <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	0018      	movs	r0, r3
 8001320:	f000 fb42 	bl	80019a8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8001324:	e04b      	b.n	80013be <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	08db      	lsrs	r3, r3, #3
 800132a:	001a      	movs	r2, r3
 800132c:	2301      	movs	r3, #1
 800132e:	4013      	ands	r3, r2
 8001330:	d00c      	beq.n	800134c <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	08db      	lsrs	r3, r3, #3
 8001336:	001a      	movs	r2, r3
 8001338:	2301      	movs	r3, #1
 800133a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800133c:	d006      	beq.n	800134c <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	0011      	movs	r1, r2
 8001344:	0018      	movs	r0, r3
 8001346:	f000 fa49 	bl	80017dc <I2C_ITAddrCplt>
 800134a:	e039      	b.n	80013c0 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	085b      	lsrs	r3, r3, #1
 8001350:	001a      	movs	r2, r3
 8001352:	2301      	movs	r3, #1
 8001354:	4013      	ands	r3, r2
 8001356:	d033      	beq.n	80013c0 <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	085b      	lsrs	r3, r3, #1
 800135c:	001a      	movs	r2, r3
 800135e:	2301      	movs	r3, #1
 8001360:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001362:	d02d      	beq.n	80013c0 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001368:	b29b      	uxth	r3, r3
 800136a:	2b00      	cmp	r3, #0
 800136c:	d018      	beq.n	80013a0 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001372:	781a      	ldrb	r2, [r3, #0]
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800137e:	1c5a      	adds	r2, r3, #1
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001388:	b29b      	uxth	r3, r3
 800138a:	3b01      	subs	r3, #1
 800138c:	b29a      	uxth	r2, r3
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001396:	3b01      	subs	r3, #1
 8001398:	b29a      	uxth	r2, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	851a      	strh	r2, [r3, #40]	; 0x28
 800139e:	e00f      	b.n	80013c0 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80013a0:	697a      	ldr	r2, [r7, #20]
 80013a2:	2380      	movs	r3, #128	; 0x80
 80013a4:	045b      	lsls	r3, r3, #17
 80013a6:	429a      	cmp	r2, r3
 80013a8:	d002      	beq.n	80013b0 <I2C_Slave_ISR_IT+0x200>
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d107      	bne.n	80013c0 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	0018      	movs	r0, r3
 80013b4:	f000 faf8 	bl	80019a8 <I2C_ITSlaveSeqCplt>
 80013b8:	e002      	b.n	80013c0 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 80013ba:	46c0      	nop			; (mov r8, r8)
 80013bc:	e000      	b.n	80013c0 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 80013be:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	2240      	movs	r2, #64	; 0x40
 80013c4:	2100      	movs	r1, #0
 80013c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	0018      	movs	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	b006      	add	sp, #24
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	46c0      	nop			; (mov r8, r8)
 80013d4:	ffff0000 	.word	0xffff0000

080013d8 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80013d8:	b590      	push	{r4, r7, lr}
 80013da:	b089      	sub	sp, #36	; 0x24
 80013dc:	af02      	add	r7, sp, #8
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	60b9      	str	r1, [r7, #8]
 80013e2:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	2240      	movs	r2, #64	; 0x40
 80013e8:	5c9b      	ldrb	r3, [r3, r2]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d101      	bne.n	80013f2 <I2C_Master_ISR_DMA+0x1a>
 80013ee:	2302      	movs	r3, #2
 80013f0:	e0f7      	b.n	80015e2 <I2C_Master_ISR_DMA+0x20a>
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	2240      	movs	r2, #64	; 0x40
 80013f6:	2101      	movs	r1, #1
 80013f8:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	091b      	lsrs	r3, r3, #4
 80013fe:	001a      	movs	r2, r3
 8001400:	2301      	movs	r3, #1
 8001402:	4013      	ands	r3, r2
 8001404:	d019      	beq.n	800143a <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	091b      	lsrs	r3, r3, #4
 800140a:	001a      	movs	r2, r3
 800140c:	2301      	movs	r3, #1
 800140e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001410:	d013      	beq.n	800143a <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2210      	movs	r2, #16
 8001418:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141e:	2204      	movs	r2, #4
 8001420:	431a      	orrs	r2, r3
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	2120      	movs	r1, #32
 800142a:	0018      	movs	r0, r3
 800142c:	f000 fef4 	bl	8002218 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	0018      	movs	r0, r3
 8001434:	f000 fe79 	bl	800212a <I2C_Flush_TXDR>
 8001438:	e0ce      	b.n	80015d8 <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	09db      	lsrs	r3, r3, #7
 800143e:	001a      	movs	r2, r3
 8001440:	2301      	movs	r3, #1
 8001442:	4013      	ands	r3, r2
 8001444:	d100      	bne.n	8001448 <I2C_Master_ISR_DMA+0x70>
 8001446:	e07e      	b.n	8001546 <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	099b      	lsrs	r3, r3, #6
 800144c:	001a      	movs	r2, r3
 800144e:	2301      	movs	r3, #1
 8001450:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8001452:	d100      	bne.n	8001456 <I2C_Master_ISR_DMA+0x7e>
 8001454:	e077      	b.n	8001546 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2140      	movs	r1, #64	; 0x40
 8001462:	438a      	bics	r2, r1
 8001464:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800146a:	b29b      	uxth	r3, r3
 800146c:	2b00      	cmp	r3, #0
 800146e:	d055      	beq.n	800151c <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	b29a      	uxth	r2, r3
 8001478:	2312      	movs	r3, #18
 800147a:	18fb      	adds	r3, r7, r3
 800147c:	0592      	lsls	r2, r2, #22
 800147e:	0d92      	lsrs	r2, r2, #22
 8001480:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001486:	b29b      	uxth	r3, r3
 8001488:	2bff      	cmp	r3, #255	; 0xff
 800148a:	d906      	bls.n	800149a <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	22ff      	movs	r2, #255	; 0xff
 8001490:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8001492:	2380      	movs	r3, #128	; 0x80
 8001494:	045b      	lsls	r3, r3, #17
 8001496:	617b      	str	r3, [r7, #20]
 8001498:	e010      	b.n	80014bc <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800149e:	b29a      	uxth	r2, r3
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014a8:	4a50      	ldr	r2, [pc, #320]	; (80015ec <I2C_Master_ISR_DMA+0x214>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d003      	beq.n	80014b6 <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b2:	617b      	str	r3, [r7, #20]
 80014b4:	e002      	b.n	80014bc <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80014b6:	2380      	movs	r3, #128	; 0x80
 80014b8:	049b      	lsls	r3, r3, #18
 80014ba:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014c0:	b2da      	uxtb	r2, r3
 80014c2:	697c      	ldr	r4, [r7, #20]
 80014c4:	2312      	movs	r3, #18
 80014c6:	18fb      	adds	r3, r7, r3
 80014c8:	8819      	ldrh	r1, [r3, #0]
 80014ca:	68f8      	ldr	r0, [r7, #12]
 80014cc:	2300      	movs	r3, #0
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	0023      	movs	r3, r4
 80014d2:	f000 fe6b 	bl	80021ac <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014da:	b29a      	uxth	r2, r3
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2241      	movs	r2, #65	; 0x41
 80014ec:	5c9b      	ldrb	r3, [r3, r2]
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b22      	cmp	r3, #34	; 0x22
 80014f2:	d109      	bne.n	8001508 <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2180      	movs	r1, #128	; 0x80
 8001500:	0209      	lsls	r1, r1, #8
 8001502:	430a      	orrs	r2, r1
 8001504:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8001506:	e067      	b.n	80015d8 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2180      	movs	r1, #128	; 0x80
 8001514:	01c9      	lsls	r1, r1, #7
 8001516:	430a      	orrs	r2, r1
 8001518:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800151a:	e05d      	b.n	80015d8 <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	685a      	ldr	r2, [r3, #4]
 8001522:	2380      	movs	r3, #128	; 0x80
 8001524:	049b      	lsls	r3, r3, #18
 8001526:	401a      	ands	r2, r3
 8001528:	2380      	movs	r3, #128	; 0x80
 800152a:	049b      	lsls	r3, r3, #18
 800152c:	429a      	cmp	r2, r3
 800152e:	d004      	beq.n	800153a <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	0018      	movs	r0, r3
 8001534:	f000 f9f6 	bl	8001924 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8001538:	e04e      	b.n	80015d8 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2140      	movs	r1, #64	; 0x40
 800153e:	0018      	movs	r0, r3
 8001540:	f000 fce8 	bl	8001f14 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8001544:	e048      	b.n	80015d8 <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	099b      	lsrs	r3, r3, #6
 800154a:	001a      	movs	r2, r3
 800154c:	2301      	movs	r3, #1
 800154e:	4013      	ands	r3, r2
 8001550:	d02e      	beq.n	80015b0 <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	099b      	lsrs	r3, r3, #6
 8001556:	001a      	movs	r2, r3
 8001558:	2301      	movs	r3, #1
 800155a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800155c:	d028      	beq.n	80015b0 <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001562:	b29b      	uxth	r3, r3
 8001564:	2b00      	cmp	r3, #0
 8001566:	d11d      	bne.n	80015a4 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	685a      	ldr	r2, [r3, #4]
 800156e:	2380      	movs	r3, #128	; 0x80
 8001570:	049b      	lsls	r3, r3, #18
 8001572:	401a      	ands	r2, r3
 8001574:	2380      	movs	r3, #128	; 0x80
 8001576:	049b      	lsls	r3, r3, #18
 8001578:	429a      	cmp	r2, r3
 800157a:	d02c      	beq.n	80015d6 <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001580:	4a1a      	ldr	r2, [pc, #104]	; (80015ec <I2C_Master_ISR_DMA+0x214>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d109      	bne.n	800159a <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	685a      	ldr	r2, [r3, #4]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2180      	movs	r1, #128	; 0x80
 8001592:	01c9      	lsls	r1, r1, #7
 8001594:	430a      	orrs	r2, r1
 8001596:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8001598:	e01d      	b.n	80015d6 <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	0018      	movs	r0, r3
 800159e:	f000 f9c1 	bl	8001924 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80015a2:	e018      	b.n	80015d6 <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	2140      	movs	r1, #64	; 0x40
 80015a8:	0018      	movs	r0, r3
 80015aa:	f000 fcb3 	bl	8001f14 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80015ae:	e012      	b.n	80015d6 <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	095b      	lsrs	r3, r3, #5
 80015b4:	001a      	movs	r2, r3
 80015b6:	2301      	movs	r3, #1
 80015b8:	4013      	ands	r3, r2
 80015ba:	d00d      	beq.n	80015d8 <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	095b      	lsrs	r3, r3, #5
 80015c0:	001a      	movs	r2, r3
 80015c2:	2301      	movs	r3, #1
 80015c4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80015c6:	d007      	beq.n	80015d8 <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80015c8:	68ba      	ldr	r2, [r7, #8]
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	0011      	movs	r1, r2
 80015ce:	0018      	movs	r0, r3
 80015d0:	f000 fa50 	bl	8001a74 <I2C_ITMasterCplt>
 80015d4:	e000      	b.n	80015d8 <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 80015d6:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	2240      	movs	r2, #64	; 0x40
 80015dc:	2100      	movs	r1, #0
 80015de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	0018      	movs	r0, r3
 80015e4:	46bd      	mov	sp, r7
 80015e6:	b007      	add	sp, #28
 80015e8:	bd90      	pop	{r4, r7, pc}
 80015ea:	46c0      	nop			; (mov r8, r8)
 80015ec:	ffff0000 	.word	0xffff0000

080015f0 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b088      	sub	sp, #32
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001600:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8001602:	2300      	movs	r3, #0
 8001604:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	2240      	movs	r2, #64	; 0x40
 800160a:	5c9b      	ldrb	r3, [r3, r2]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d101      	bne.n	8001614 <I2C_Slave_ISR_DMA+0x24>
 8001610:	2302      	movs	r3, #2
 8001612:	e0dd      	b.n	80017d0 <I2C_Slave_ISR_DMA+0x1e0>
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	2240      	movs	r2, #64	; 0x40
 8001618:	2101      	movs	r1, #1
 800161a:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	095b      	lsrs	r3, r3, #5
 8001620:	001a      	movs	r2, r3
 8001622:	2301      	movs	r3, #1
 8001624:	4013      	ands	r3, r2
 8001626:	d00b      	beq.n	8001640 <I2C_Slave_ISR_DMA+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	095b      	lsrs	r3, r3, #5
 800162c:	001a      	movs	r2, r3
 800162e:	2301      	movs	r3, #1
 8001630:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001632:	d005      	beq.n	8001640 <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8001634:	68ba      	ldr	r2, [r7, #8]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	0011      	movs	r1, r2
 800163a:	0018      	movs	r0, r3
 800163c:	f000 faec 	bl	8001c18 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	091b      	lsrs	r3, r3, #4
 8001644:	001a      	movs	r2, r3
 8001646:	2301      	movs	r3, #1
 8001648:	4013      	ands	r3, r2
 800164a:	d100      	bne.n	800164e <I2C_Slave_ISR_DMA+0x5e>
 800164c:	e0a9      	b.n	80017a2 <I2C_Slave_ISR_DMA+0x1b2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	091b      	lsrs	r3, r3, #4
 8001652:	001a      	movs	r2, r3
 8001654:	2301      	movs	r3, #1
 8001656:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001658:	d100      	bne.n	800165c <I2C_Slave_ISR_DMA+0x6c>
 800165a:	e0a2      	b.n	80017a2 <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	0b9b      	lsrs	r3, r3, #14
 8001660:	001a      	movs	r2, r3
 8001662:	2301      	movs	r3, #1
 8001664:	4013      	ands	r3, r2
 8001666:	d106      	bne.n	8001676 <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	0bdb      	lsrs	r3, r3, #15
 800166c:	001a      	movs	r2, r3
 800166e:	2301      	movs	r3, #1
 8001670:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8001672:	d100      	bne.n	8001676 <I2C_Slave_ISR_DMA+0x86>
 8001674:	e08e      	b.n	8001794 <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800167a:	2b00      	cmp	r3, #0
 800167c:	d00d      	beq.n	800169a <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	0bdb      	lsrs	r3, r3, #15
 8001682:	001a      	movs	r2, r3
 8001684:	2301      	movs	r3, #1
 8001686:	4013      	ands	r3, r2
 8001688:	d007      	beq.n	800169a <I2C_Slave_ISR_DMA+0xaa>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d101      	bne.n	800169a <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 8001696:	2301      	movs	r3, #1
 8001698:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d00d      	beq.n	80016be <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	0b9b      	lsrs	r3, r3, #14
 80016a6:	001a      	movs	r2, r3
 80016a8:	2301      	movs	r3, #1
 80016aa:	4013      	ands	r3, r2
 80016ac:	d007      	beq.n	80016be <I2C_Slave_ISR_DMA+0xce>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d101      	bne.n	80016be <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 80016ba:	2301      	movs	r3, #1
 80016bc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d12d      	bne.n	8001720 <I2C_Slave_ISR_DMA+0x130>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	2241      	movs	r2, #65	; 0x41
 80016c8:	5c9b      	ldrb	r3, [r3, r2]
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	2b28      	cmp	r3, #40	; 0x28
 80016ce:	d10b      	bne.n	80016e8 <I2C_Slave_ISR_DMA+0xf8>
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	2380      	movs	r3, #128	; 0x80
 80016d4:	049b      	lsls	r3, r3, #18
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d106      	bne.n	80016e8 <I2C_Slave_ISR_DMA+0xf8>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80016da:	68ba      	ldr	r2, [r7, #8]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	0011      	movs	r1, r2
 80016e0:	0018      	movs	r0, r3
 80016e2:	f000 fbbd 	bl	8001e60 <I2C_ITListenCplt>
 80016e6:	e054      	b.n	8001792 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2241      	movs	r2, #65	; 0x41
 80016ec:	5c9b      	ldrb	r3, [r3, r2]
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	2b29      	cmp	r3, #41	; 0x29
 80016f2:	d110      	bne.n	8001716 <I2C_Slave_ISR_DMA+0x126>
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	4a38      	ldr	r2, [pc, #224]	; (80017d8 <I2C_Slave_ISR_DMA+0x1e8>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d00c      	beq.n	8001716 <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2210      	movs	r2, #16
 8001702:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	0018      	movs	r0, r3
 8001708:	f000 fd0f 	bl	800212a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	0018      	movs	r0, r3
 8001710:	f000 f94a 	bl	80019a8 <I2C_ITSlaveSeqCplt>
 8001714:	e03d      	b.n	8001792 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2210      	movs	r2, #16
 800171c:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800171e:	e03e      	b.n	800179e <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2210      	movs	r2, #16
 8001726:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800172c:	2204      	movs	r2, #4
 800172e:	431a      	orrs	r2, r3
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8001734:	2317      	movs	r3, #23
 8001736:	18fb      	adds	r3, r7, r3
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	2141      	movs	r1, #65	; 0x41
 800173c:	5c52      	ldrb	r2, [r2, r1]
 800173e:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d004      	beq.n	8001750 <I2C_Slave_ISR_DMA+0x160>
 8001746:	69ba      	ldr	r2, [r7, #24]
 8001748:	2380      	movs	r3, #128	; 0x80
 800174a:	045b      	lsls	r3, r3, #17
 800174c:	429a      	cmp	r2, r3
 800174e:	d126      	bne.n	800179e <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001750:	2217      	movs	r2, #23
 8001752:	18bb      	adds	r3, r7, r2
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b21      	cmp	r3, #33	; 0x21
 8001758:	d003      	beq.n	8001762 <I2C_Slave_ISR_DMA+0x172>
 800175a:	18bb      	adds	r3, r7, r2
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b29      	cmp	r3, #41	; 0x29
 8001760:	d103      	bne.n	800176a <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2221      	movs	r2, #33	; 0x21
 8001766:	631a      	str	r2, [r3, #48]	; 0x30
 8001768:	e00b      	b.n	8001782 <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800176a:	2217      	movs	r2, #23
 800176c:	18bb      	adds	r3, r7, r2
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b22      	cmp	r3, #34	; 0x22
 8001772:	d003      	beq.n	800177c <I2C_Slave_ISR_DMA+0x18c>
 8001774:	18bb      	adds	r3, r7, r2
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2b2a      	cmp	r3, #42	; 0x2a
 800177a:	d102      	bne.n	8001782 <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	2222      	movs	r2, #34	; 0x22
 8001780:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	0011      	movs	r1, r2
 800178a:	0018      	movs	r0, r3
 800178c:	f000 fbc2 	bl	8001f14 <I2C_ITError>
      if (treatdmanack == 1U)
 8001790:	e005      	b.n	800179e <I2C_Slave_ISR_DMA+0x1ae>
 8001792:	e004      	b.n	800179e <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2210      	movs	r2, #16
 800179a:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800179c:	e013      	b.n	80017c6 <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 800179e:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80017a0:	e011      	b.n	80017c6 <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	08db      	lsrs	r3, r3, #3
 80017a6:	001a      	movs	r2, r3
 80017a8:	2301      	movs	r3, #1
 80017aa:	4013      	ands	r3, r2
 80017ac:	d00b      	beq.n	80017c6 <I2C_Slave_ISR_DMA+0x1d6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	08db      	lsrs	r3, r3, #3
 80017b2:	001a      	movs	r2, r3
 80017b4:	2301      	movs	r3, #1
 80017b6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80017b8:	d005      	beq.n	80017c6 <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80017ba:	68ba      	ldr	r2, [r7, #8]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	0011      	movs	r1, r2
 80017c0:	0018      	movs	r0, r3
 80017c2:	f000 f80b 	bl	80017dc <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	2240      	movs	r2, #64	; 0x40
 80017ca:	2100      	movs	r1, #0
 80017cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80017ce:	2300      	movs	r3, #0
}
 80017d0:	0018      	movs	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	b008      	add	sp, #32
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	ffff0000 	.word	0xffff0000

080017dc <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80017dc:	b5b0      	push	{r4, r5, r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2241      	movs	r2, #65	; 0x41
 80017ea:	5c9b      	ldrb	r3, [r3, r2]
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	001a      	movs	r2, r3
 80017f0:	2328      	movs	r3, #40	; 0x28
 80017f2:	4013      	ands	r3, r2
 80017f4:	2b28      	cmp	r3, #40	; 0x28
 80017f6:	d000      	beq.n	80017fa <I2C_ITAddrCplt+0x1e>
 80017f8:	e088      	b.n	800190c <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	0c1b      	lsrs	r3, r3, #16
 8001802:	b2da      	uxtb	r2, r3
 8001804:	250f      	movs	r5, #15
 8001806:	197b      	adds	r3, r7, r5
 8001808:	2101      	movs	r1, #1
 800180a:	400a      	ands	r2, r1
 800180c:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	0c1b      	lsrs	r3, r3, #16
 8001816:	b29a      	uxth	r2, r3
 8001818:	200c      	movs	r0, #12
 800181a:	183b      	adds	r3, r7, r0
 800181c:	21fe      	movs	r1, #254	; 0xfe
 800181e:	400a      	ands	r2, r1
 8001820:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	b29a      	uxth	r2, r3
 800182a:	240a      	movs	r4, #10
 800182c:	193b      	adds	r3, r7, r4
 800182e:	0592      	lsls	r2, r2, #22
 8001830:	0d92      	lsrs	r2, r2, #22
 8001832:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	68db      	ldr	r3, [r3, #12]
 800183a:	b29a      	uxth	r2, r3
 800183c:	2308      	movs	r3, #8
 800183e:	18fb      	adds	r3, r7, r3
 8001840:	21fe      	movs	r1, #254	; 0xfe
 8001842:	400a      	ands	r2, r1
 8001844:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	68db      	ldr	r3, [r3, #12]
 800184a:	2b02      	cmp	r3, #2
 800184c:	d148      	bne.n	80018e0 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800184e:	0021      	movs	r1, r4
 8001850:	187b      	adds	r3, r7, r1
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	09db      	lsrs	r3, r3, #7
 8001856:	b29a      	uxth	r2, r3
 8001858:	183b      	adds	r3, r7, r0
 800185a:	881b      	ldrh	r3, [r3, #0]
 800185c:	4053      	eors	r3, r2
 800185e:	b29b      	uxth	r3, r3
 8001860:	001a      	movs	r2, r3
 8001862:	2306      	movs	r3, #6
 8001864:	4013      	ands	r3, r2
 8001866:	d120      	bne.n	80018aa <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8001868:	183b      	adds	r3, r7, r0
 800186a:	187a      	adds	r2, r7, r1
 800186c:	8812      	ldrh	r2, [r2, #0]
 800186e:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001874:	1c5a      	adds	r2, r3, #1
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800187e:	2b02      	cmp	r3, #2
 8001880:	d14c      	bne.n	800191c <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2208      	movs	r2, #8
 800188e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2240      	movs	r2, #64	; 0x40
 8001894:	2100      	movs	r1, #0
 8001896:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001898:	183b      	adds	r3, r7, r0
 800189a:	881a      	ldrh	r2, [r3, #0]
 800189c:	197b      	adds	r3, r7, r5
 800189e:	7819      	ldrb	r1, [r3, #0]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	0018      	movs	r0, r3
 80018a4:	f7fe fd0a 	bl	80002bc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80018a8:	e038      	b.n	800191c <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 80018aa:	240c      	movs	r4, #12
 80018ac:	193b      	adds	r3, r7, r4
 80018ae:	2208      	movs	r2, #8
 80018b0:	18ba      	adds	r2, r7, r2
 80018b2:	8812      	ldrh	r2, [r2, #0]
 80018b4:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	021a      	lsls	r2, r3, #8
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	0011      	movs	r1, r2
 80018be:	0018      	movs	r0, r3
 80018c0:	f000 fd12 	bl	80022e8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2240      	movs	r2, #64	; 0x40
 80018c8:	2100      	movs	r1, #0
 80018ca:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80018cc:	193b      	adds	r3, r7, r4
 80018ce:	881a      	ldrh	r2, [r3, #0]
 80018d0:	230f      	movs	r3, #15
 80018d2:	18fb      	adds	r3, r7, r3
 80018d4:	7819      	ldrb	r1, [r3, #0]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	0018      	movs	r0, r3
 80018da:	f7fe fcef 	bl	80002bc <HAL_I2C_AddrCallback>
}
 80018de:	e01d      	b.n	800191c <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80018e0:	2380      	movs	r3, #128	; 0x80
 80018e2:	021a      	lsls	r2, r3, #8
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	0011      	movs	r1, r2
 80018e8:	0018      	movs	r0, r3
 80018ea:	f000 fcfd 	bl	80022e8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2240      	movs	r2, #64	; 0x40
 80018f2:	2100      	movs	r1, #0
 80018f4:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80018f6:	230c      	movs	r3, #12
 80018f8:	18fb      	adds	r3, r7, r3
 80018fa:	881a      	ldrh	r2, [r3, #0]
 80018fc:	230f      	movs	r3, #15
 80018fe:	18fb      	adds	r3, r7, r3
 8001900:	7819      	ldrb	r1, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	0018      	movs	r0, r3
 8001906:	f7fe fcd9 	bl	80002bc <HAL_I2C_AddrCallback>
}
 800190a:	e007      	b.n	800191c <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2208      	movs	r2, #8
 8001912:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2240      	movs	r2, #64	; 0x40
 8001918:	2100      	movs	r1, #0
 800191a:	5499      	strb	r1, [r3, r2]
}
 800191c:	46c0      	nop			; (mov r8, r8)
 800191e:	46bd      	mov	sp, r7
 8001920:	b004      	add	sp, #16
 8001922:	bdb0      	pop	{r4, r5, r7, pc}

08001924 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2242      	movs	r2, #66	; 0x42
 8001930:	2100      	movs	r1, #0
 8001932:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2241      	movs	r2, #65	; 0x41
 8001938:	5c9b      	ldrb	r3, [r3, r2]
 800193a:	b2db      	uxtb	r3, r3
 800193c:	2b21      	cmp	r3, #33	; 0x21
 800193e:	d117      	bne.n	8001970 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2241      	movs	r2, #65	; 0x41
 8001944:	2120      	movs	r1, #32
 8001946:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2211      	movs	r2, #17
 800194c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2101      	movs	r1, #1
 8001958:	0018      	movs	r0, r3
 800195a:	f000 fcc5 	bl	80022e8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2240      	movs	r2, #64	; 0x40
 8001962:	2100      	movs	r1, #0
 8001964:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	0018      	movs	r0, r3
 800196a:	f7ff fbf1 	bl	8001150 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800196e:	e016      	b.n	800199e <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2241      	movs	r2, #65	; 0x41
 8001974:	2120      	movs	r1, #32
 8001976:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2212      	movs	r2, #18
 800197c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2102      	movs	r1, #2
 8001988:	0018      	movs	r0, r3
 800198a:	f000 fcad 	bl	80022e8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2240      	movs	r2, #64	; 0x40
 8001992:	2100      	movs	r1, #0
 8001994:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	0018      	movs	r0, r3
 800199a:	f7ff fbe1 	bl	8001160 <HAL_I2C_MasterRxCpltCallback>
}
 800199e:	46c0      	nop			; (mov r8, r8)
 80019a0:	46bd      	mov	sp, r7
 80019a2:	b002      	add	sp, #8
 80019a4:	bd80      	pop	{r7, pc}
	...

080019a8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2242      	movs	r2, #66	; 0x42
 80019bc:	2100      	movs	r1, #0
 80019be:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	0b9b      	lsrs	r3, r3, #14
 80019c4:	001a      	movs	r2, r3
 80019c6:	2301      	movs	r3, #1
 80019c8:	4013      	ands	r3, r2
 80019ca:	d008      	beq.n	80019de <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4925      	ldr	r1, [pc, #148]	; (8001a6c <I2C_ITSlaveSeqCplt+0xc4>)
 80019d8:	400a      	ands	r2, r1
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	e00d      	b.n	80019fa <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	0bdb      	lsrs	r3, r3, #15
 80019e2:	001a      	movs	r2, r3
 80019e4:	2301      	movs	r3, #1
 80019e6:	4013      	ands	r3, r2
 80019e8:	d007      	beq.n	80019fa <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	491e      	ldr	r1, [pc, #120]	; (8001a70 <I2C_ITSlaveSeqCplt+0xc8>)
 80019f6:	400a      	ands	r2, r1
 80019f8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2241      	movs	r2, #65	; 0x41
 80019fe:	5c9b      	ldrb	r3, [r3, r2]
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	2b29      	cmp	r3, #41	; 0x29
 8001a04:	d114      	bne.n	8001a30 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2241      	movs	r2, #65	; 0x41
 8001a0a:	2128      	movs	r1, #40	; 0x28
 8001a0c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2221      	movs	r2, #33	; 0x21
 8001a12:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2101      	movs	r1, #1
 8001a18:	0018      	movs	r0, r3
 8001a1a:	f000 fc65 	bl	80022e8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2240      	movs	r2, #64	; 0x40
 8001a22:	2100      	movs	r1, #0
 8001a24:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	0018      	movs	r0, r3
 8001a2a:	f7fe fc99 	bl	8000360 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8001a2e:	e019      	b.n	8001a64 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2241      	movs	r2, #65	; 0x41
 8001a34:	5c9b      	ldrb	r3, [r3, r2]
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	2b2a      	cmp	r3, #42	; 0x2a
 8001a3a:	d113      	bne.n	8001a64 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2241      	movs	r2, #65	; 0x41
 8001a40:	2128      	movs	r1, #40	; 0x28
 8001a42:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2222      	movs	r2, #34	; 0x22
 8001a48:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2102      	movs	r1, #2
 8001a4e:	0018      	movs	r0, r3
 8001a50:	f000 fc4a 	bl	80022e8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2240      	movs	r2, #64	; 0x40
 8001a58:	2100      	movs	r1, #0
 8001a5a:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	0018      	movs	r0, r3
 8001a60:	f7fe fc62 	bl	8000328 <HAL_I2C_SlaveRxCpltCallback>
}
 8001a64:	46c0      	nop			; (mov r8, r8)
 8001a66:	46bd      	mov	sp, r7
 8001a68:	b004      	add	sp, #16
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	ffffbfff 	.word	0xffffbfff
 8001a70:	ffff7fff 	.word	0xffff7fff

08001a74 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	2220      	movs	r2, #32
 8001a88:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2241      	movs	r2, #65	; 0x41
 8001a8e:	5c9b      	ldrb	r3, [r3, r2]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	2b21      	cmp	r3, #33	; 0x21
 8001a94:	d108      	bne.n	8001aa8 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2101      	movs	r1, #1
 8001a9a:	0018      	movs	r0, r3
 8001a9c:	f000 fc24 	bl	80022e8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2211      	movs	r2, #17
 8001aa4:	631a      	str	r2, [r3, #48]	; 0x30
 8001aa6:	e00d      	b.n	8001ac4 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2241      	movs	r2, #65	; 0x41
 8001aac:	5c9b      	ldrb	r3, [r3, r2]
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	2b22      	cmp	r3, #34	; 0x22
 8001ab2:	d107      	bne.n	8001ac4 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2102      	movs	r1, #2
 8001ab8:	0018      	movs	r0, r3
 8001aba:	f000 fc15 	bl	80022e8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2212      	movs	r2, #18
 8001ac2:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	685a      	ldr	r2, [r3, #4]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4950      	ldr	r1, [pc, #320]	; (8001c10 <I2C_ITMasterCplt+0x19c>)
 8001ad0:	400a      	ands	r2, r1
 8001ad2:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4a4d      	ldr	r2, [pc, #308]	; (8001c14 <I2C_ITMasterCplt+0x1a0>)
 8001ade:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	091b      	lsrs	r3, r3, #4
 8001ae4:	001a      	movs	r2, r3
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	4013      	ands	r3, r2
 8001aea:	d009      	beq.n	8001b00 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2210      	movs	r2, #16
 8001af2:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001af8:	2204      	movs	r2, #4
 8001afa:	431a      	orrs	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2241      	movs	r2, #65	; 0x41
 8001b04:	5c9b      	ldrb	r3, [r3, r2]
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	2b60      	cmp	r3, #96	; 0x60
 8001b0a:	d10b      	bne.n	8001b24 <I2C_ITMasterCplt+0xb0>
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	089b      	lsrs	r3, r3, #2
 8001b10:	001a      	movs	r2, r3
 8001b12:	2301      	movs	r3, #1
 8001b14:	4013      	ands	r3, r2
 8001b16:	d005      	beq.n	8001b24 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8001b22:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	0018      	movs	r0, r3
 8001b28:	f000 faff 	bl	800212a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b30:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2241      	movs	r2, #65	; 0x41
 8001b36:	5c9b      	ldrb	r3, [r3, r2]
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	2b60      	cmp	r3, #96	; 0x60
 8001b3c:	d002      	beq.n	8001b44 <I2C_ITMasterCplt+0xd0>
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d007      	beq.n	8001b54 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	0011      	movs	r1, r2
 8001b4c:	0018      	movs	r0, r3
 8001b4e:	f000 f9e1 	bl	8001f14 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8001b52:	e058      	b.n	8001c06 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2241      	movs	r2, #65	; 0x41
 8001b58:	5c9b      	ldrb	r3, [r3, r2]
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	2b21      	cmp	r3, #33	; 0x21
 8001b5e:	d126      	bne.n	8001bae <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2241      	movs	r2, #65	; 0x41
 8001b64:	2120      	movs	r1, #32
 8001b66:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2242      	movs	r2, #66	; 0x42
 8001b72:	5c9b      	ldrb	r3, [r3, r2]
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	2b40      	cmp	r3, #64	; 0x40
 8001b78:	d10c      	bne.n	8001b94 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2242      	movs	r2, #66	; 0x42
 8001b7e:	2100      	movs	r1, #0
 8001b80:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2240      	movs	r2, #64	; 0x40
 8001b86:	2100      	movs	r1, #0
 8001b88:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	f7ff faef 	bl	8001170 <HAL_I2C_MemTxCpltCallback>
}
 8001b92:	e038      	b.n	8001c06 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2242      	movs	r2, #66	; 0x42
 8001b98:	2100      	movs	r1, #0
 8001b9a:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2240      	movs	r2, #64	; 0x40
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	0018      	movs	r0, r3
 8001ba8:	f7ff fad2 	bl	8001150 <HAL_I2C_MasterTxCpltCallback>
}
 8001bac:	e02b      	b.n	8001c06 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2241      	movs	r2, #65	; 0x41
 8001bb2:	5c9b      	ldrb	r3, [r3, r2]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	2b22      	cmp	r3, #34	; 0x22
 8001bb8:	d125      	bne.n	8001c06 <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2241      	movs	r2, #65	; 0x41
 8001bbe:	2120      	movs	r1, #32
 8001bc0:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2242      	movs	r2, #66	; 0x42
 8001bcc:	5c9b      	ldrb	r3, [r3, r2]
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	2b40      	cmp	r3, #64	; 0x40
 8001bd2:	d10c      	bne.n	8001bee <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2242      	movs	r2, #66	; 0x42
 8001bd8:	2100      	movs	r1, #0
 8001bda:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2240      	movs	r2, #64	; 0x40
 8001be0:	2100      	movs	r1, #0
 8001be2:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	0018      	movs	r0, r3
 8001be8:	f7ff faca 	bl	8001180 <HAL_I2C_MemRxCpltCallback>
}
 8001bec:	e00b      	b.n	8001c06 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2242      	movs	r2, #66	; 0x42
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2240      	movs	r2, #64	; 0x40
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	0018      	movs	r0, r3
 8001c02:	f7ff faad 	bl	8001160 <HAL_I2C_MasterRxCpltCallback>
}
 8001c06:	46c0      	nop			; (mov r8, r8)
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	b006      	add	sp, #24
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	46c0      	nop			; (mov r8, r8)
 8001c10:	fe00e800 	.word	0xfe00e800
 8001c14:	ffff0000 	.word	0xffff0000

08001c18 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b086      	sub	sp, #24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001c2e:	200f      	movs	r0, #15
 8001c30:	183b      	adds	r3, r7, r0
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	2141      	movs	r1, #65	; 0x41
 8001c36:	5c52      	ldrb	r2, [r2, r1]
 8001c38:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2220      	movs	r2, #32
 8001c40:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001c42:	183b      	adds	r3, r7, r0
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b21      	cmp	r3, #33	; 0x21
 8001c48:	d003      	beq.n	8001c52 <I2C_ITSlaveCplt+0x3a>
 8001c4a:	183b      	adds	r3, r7, r0
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b29      	cmp	r3, #41	; 0x29
 8001c50:	d109      	bne.n	8001c66 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8001c52:	4a7d      	ldr	r2, [pc, #500]	; (8001e48 <I2C_ITSlaveCplt+0x230>)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	0011      	movs	r1, r2
 8001c58:	0018      	movs	r0, r3
 8001c5a:	f000 fb45 	bl	80022e8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2221      	movs	r2, #33	; 0x21
 8001c62:	631a      	str	r2, [r3, #48]	; 0x30
 8001c64:	e011      	b.n	8001c8a <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001c66:	220f      	movs	r2, #15
 8001c68:	18bb      	adds	r3, r7, r2
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	2b22      	cmp	r3, #34	; 0x22
 8001c6e:	d003      	beq.n	8001c78 <I2C_ITSlaveCplt+0x60>
 8001c70:	18bb      	adds	r3, r7, r2
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	2b2a      	cmp	r3, #42	; 0x2a
 8001c76:	d108      	bne.n	8001c8a <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8001c78:	4a74      	ldr	r2, [pc, #464]	; (8001e4c <I2C_ITSlaveCplt+0x234>)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	0011      	movs	r1, r2
 8001c7e:	0018      	movs	r0, r3
 8001c80:	f000 fb32 	bl	80022e8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2222      	movs	r2, #34	; 0x22
 8001c88:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	685a      	ldr	r2, [r3, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2180      	movs	r1, #128	; 0x80
 8001c96:	0209      	lsls	r1, r1, #8
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	685a      	ldr	r2, [r3, #4]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	496a      	ldr	r1, [pc, #424]	; (8001e50 <I2C_ITSlaveCplt+0x238>)
 8001ca8:	400a      	ands	r2, r1
 8001caa:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	0018      	movs	r0, r3
 8001cb0:	f000 fa3b 	bl	800212a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	0b9b      	lsrs	r3, r3, #14
 8001cb8:	001a      	movs	r2, r3
 8001cba:	2301      	movs	r3, #1
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	d013      	beq.n	8001ce8 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4962      	ldr	r1, [pc, #392]	; (8001e54 <I2C_ITSlaveCplt+0x23c>)
 8001ccc:	400a      	ands	r2, r1
 8001cce:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d020      	beq.n	8001d1a <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001ce6:	e018      	b.n	8001d1a <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	0bdb      	lsrs	r3, r3, #15
 8001cec:	001a      	movs	r2, r3
 8001cee:	2301      	movs	r3, #1
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	d012      	beq.n	8001d1a <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4956      	ldr	r1, [pc, #344]	; (8001e58 <I2C_ITSlaveCplt+0x240>)
 8001d00:	400a      	ands	r2, r1
 8001d02:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d006      	beq.n	8001d1a <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	b29a      	uxth	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	089b      	lsrs	r3, r3, #2
 8001d1e:	001a      	movs	r2, r3
 8001d20:	2301      	movs	r3, #1
 8001d22:	4013      	ands	r3, r2
 8001d24:	d020      	beq.n	8001d68 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	2204      	movs	r2, #4
 8001d2a:	4393      	bics	r3, r2
 8001d2c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d40:	1c5a      	adds	r2, r3, #1
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d00c      	beq.n	8001d68 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d52:	3b01      	subs	r3, #1
 8001d54:	b29a      	uxth	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	3b01      	subs	r3, #1
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d005      	beq.n	8001d7e <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d76:	2204      	movs	r2, #4
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2242      	movs	r2, #66	; 0x42
 8001d82:	2100      	movs	r1, #0
 8001d84:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d013      	beq.n	8001dbc <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	0011      	movs	r1, r2
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	f000 f8b9 	bl	8001f14 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2241      	movs	r2, #65	; 0x41
 8001da6:	5c9b      	ldrb	r3, [r3, r2]
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	2b28      	cmp	r3, #40	; 0x28
 8001dac:	d147      	bne.n	8001e3e <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8001dae:	697a      	ldr	r2, [r7, #20]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	0011      	movs	r1, r2
 8001db4:	0018      	movs	r0, r3
 8001db6:	f000 f853 	bl	8001e60 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001dba:	e040      	b.n	8001e3e <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc0:	4a26      	ldr	r2, [pc, #152]	; (8001e5c <I2C_ITSlaveCplt+0x244>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d016      	beq.n	8001df4 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	0018      	movs	r0, r3
 8001dca:	f7ff fded 	bl	80019a8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a22      	ldr	r2, [pc, #136]	; (8001e5c <I2C_ITSlaveCplt+0x244>)
 8001dd2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2241      	movs	r2, #65	; 0x41
 8001dd8:	2120      	movs	r1, #32
 8001dda:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2240      	movs	r2, #64	; 0x40
 8001de6:	2100      	movs	r1, #0
 8001de8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	0018      	movs	r0, r3
 8001dee:	f7fe fac7 	bl	8000380 <HAL_I2C_ListenCpltCallback>
}
 8001df2:	e024      	b.n	8001e3e <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2241      	movs	r2, #65	; 0x41
 8001df8:	5c9b      	ldrb	r3, [r3, r2]
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2b22      	cmp	r3, #34	; 0x22
 8001dfe:	d10f      	bne.n	8001e20 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2241      	movs	r2, #65	; 0x41
 8001e04:	2120      	movs	r1, #32
 8001e06:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2240      	movs	r2, #64	; 0x40
 8001e12:	2100      	movs	r1, #0
 8001e14:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	0018      	movs	r0, r3
 8001e1a:	f7fe fa85 	bl	8000328 <HAL_I2C_SlaveRxCpltCallback>
}
 8001e1e:	e00e      	b.n	8001e3e <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2241      	movs	r2, #65	; 0x41
 8001e24:	2120      	movs	r1, #32
 8001e26:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2240      	movs	r2, #64	; 0x40
 8001e32:	2100      	movs	r1, #0
 8001e34:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	0018      	movs	r0, r3
 8001e3a:	f7fe fa91 	bl	8000360 <HAL_I2C_SlaveTxCpltCallback>
}
 8001e3e:	46c0      	nop			; (mov r8, r8)
 8001e40:	46bd      	mov	sp, r7
 8001e42:	b006      	add	sp, #24
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	46c0      	nop			; (mov r8, r8)
 8001e48:	00008001 	.word	0x00008001
 8001e4c:	00008002 	.word	0x00008002
 8001e50:	fe00e800 	.word	0xfe00e800
 8001e54:	ffffbfff 	.word	0xffffbfff
 8001e58:	ffff7fff 	.word	0xffff7fff
 8001e5c:	ffff0000 	.word	0xffff0000

08001e60 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a27      	ldr	r2, [pc, #156]	; (8001f0c <I2C_ITListenCplt+0xac>)
 8001e6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2241      	movs	r2, #65	; 0x41
 8001e7a:	2120      	movs	r1, #32
 8001e7c:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2242      	movs	r2, #66	; 0x42
 8001e82:	2100      	movs	r1, #0
 8001e84:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	089b      	lsrs	r3, r3, #2
 8001e90:	001a      	movs	r2, r3
 8001e92:	2301      	movs	r3, #1
 8001e94:	4013      	ands	r3, r2
 8001e96:	d022      	beq.n	8001ede <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea2:	b2d2      	uxtb	r2, r2
 8001ea4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eaa:	1c5a      	adds	r2, r3, #1
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d012      	beq.n	8001ede <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ebc:	3b01      	subs	r3, #1
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	b29a      	uxth	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed6:	2204      	movs	r2, #4
 8001ed8:	431a      	orrs	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001ede:	4a0c      	ldr	r2, [pc, #48]	; (8001f10 <I2C_ITListenCplt+0xb0>)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	0011      	movs	r1, r2
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	f000 f9ff 	bl	80022e8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2210      	movs	r2, #16
 8001ef0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2240      	movs	r2, #64	; 0x40
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	0018      	movs	r0, r3
 8001efe:	f7fe fa3f 	bl	8000380 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8001f02:	46c0      	nop			; (mov r8, r8)
 8001f04:	46bd      	mov	sp, r7
 8001f06:	b002      	add	sp, #8
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	46c0      	nop			; (mov r8, r8)
 8001f0c:	ffff0000 	.word	0xffff0000
 8001f10:	00008003 	.word	0x00008003

08001f14 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001f1e:	200f      	movs	r0, #15
 8001f20:	183b      	adds	r3, r7, r0
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	2141      	movs	r1, #65	; 0x41
 8001f26:	5c52      	ldrb	r2, [r2, r1]
 8001f28:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2242      	movs	r2, #66	; 0x42
 8001f2e:	2100      	movs	r1, #0
 8001f30:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a62      	ldr	r2, [pc, #392]	; (80020c0 <I2C_ITError+0x1ac>)
 8001f36:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	431a      	orrs	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8001f4a:	183b      	adds	r3, r7, r0
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	2b28      	cmp	r3, #40	; 0x28
 8001f50:	d007      	beq.n	8001f62 <I2C_ITError+0x4e>
 8001f52:	183b      	adds	r3, r7, r0
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2b29      	cmp	r3, #41	; 0x29
 8001f58:	d003      	beq.n	8001f62 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8001f5a:	183b      	adds	r3, r7, r0
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	2b2a      	cmp	r3, #42	; 0x2a
 8001f60:	d10c      	bne.n	8001f7c <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2103      	movs	r1, #3
 8001f66:	0018      	movs	r0, r3
 8001f68:	f000 f9be 	bl	80022e8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2241      	movs	r2, #65	; 0x41
 8001f70:	2128      	movs	r1, #40	; 0x28
 8001f72:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4a53      	ldr	r2, [pc, #332]	; (80020c4 <I2C_ITError+0x1b0>)
 8001f78:	635a      	str	r2, [r3, #52]	; 0x34
 8001f7a:	e012      	b.n	8001fa2 <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001f7c:	4a52      	ldr	r2, [pc, #328]	; (80020c8 <I2C_ITError+0x1b4>)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	0011      	movs	r1, r2
 8001f82:	0018      	movs	r0, r3
 8001f84:	f000 f9b0 	bl	80022e8 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2241      	movs	r2, #65	; 0x41
 8001f8c:	5c9b      	ldrb	r3, [r3, r2]
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	2b60      	cmp	r3, #96	; 0x60
 8001f92:	d003      	beq.n	8001f9c <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2241      	movs	r2, #65	; 0x41
 8001f98:	2120      	movs	r1, #32
 8001f9a:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d03b      	beq.n	8002028 <I2C_ITError+0x114>
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	2b11      	cmp	r3, #17
 8001fb4:	d002      	beq.n	8001fbc <I2C_ITError+0xa8>
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	2b21      	cmp	r3, #33	; 0x21
 8001fba:	d135      	bne.n	8002028 <I2C_ITError+0x114>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	2380      	movs	r3, #128	; 0x80
 8001fc4:	01db      	lsls	r3, r3, #7
 8001fc6:	401a      	ands	r2, r3
 8001fc8:	2380      	movs	r3, #128	; 0x80
 8001fca:	01db      	lsls	r3, r3, #7
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d107      	bne.n	8001fe0 <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	493c      	ldr	r1, [pc, #240]	; (80020cc <I2C_ITError+0x1b8>)
 8001fdc:	400a      	ands	r2, r1
 8001fde:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fe4:	0018      	movs	r0, r3
 8001fe6:	f7fe fca0 	bl	800092a <HAL_DMA_GetState>
 8001fea:	0003      	movs	r3, r0
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d016      	beq.n	800201e <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ff4:	4a36      	ldr	r2, [pc, #216]	; (80020d0 <I2C_ITError+0x1bc>)
 8001ff6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2240      	movs	r2, #64	; 0x40
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002004:	0018      	movs	r0, r3
 8002006:	f7fe fc4b 	bl	80008a0 <HAL_DMA_Abort_IT>
 800200a:	1e03      	subs	r3, r0, #0
 800200c:	d051      	beq.n	80020b2 <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002012:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002018:	0018      	movs	r0, r3
 800201a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800201c:	e049      	b.n	80020b2 <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	0018      	movs	r0, r3
 8002022:	f000 f859 	bl	80020d8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002026:	e044      	b.n	80020b2 <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800202c:	2b00      	cmp	r3, #0
 800202e:	d03b      	beq.n	80020a8 <I2C_ITError+0x194>
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	2b12      	cmp	r3, #18
 8002034:	d002      	beq.n	800203c <I2C_ITError+0x128>
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	2b22      	cmp	r3, #34	; 0x22
 800203a:	d135      	bne.n	80020a8 <I2C_ITError+0x194>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	2380      	movs	r3, #128	; 0x80
 8002044:	021b      	lsls	r3, r3, #8
 8002046:	401a      	ands	r2, r3
 8002048:	2380      	movs	r3, #128	; 0x80
 800204a:	021b      	lsls	r3, r3, #8
 800204c:	429a      	cmp	r2, r3
 800204e:	d107      	bne.n	8002060 <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	491e      	ldr	r1, [pc, #120]	; (80020d4 <I2C_ITError+0x1c0>)
 800205c:	400a      	ands	r2, r1
 800205e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002064:	0018      	movs	r0, r3
 8002066:	f7fe fc60 	bl	800092a <HAL_DMA_GetState>
 800206a:	0003      	movs	r3, r0
 800206c:	2b01      	cmp	r3, #1
 800206e:	d016      	beq.n	800209e <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002074:	4a16      	ldr	r2, [pc, #88]	; (80020d0 <I2C_ITError+0x1bc>)
 8002076:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2240      	movs	r2, #64	; 0x40
 800207c:	2100      	movs	r1, #0
 800207e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002084:	0018      	movs	r0, r3
 8002086:	f7fe fc0b 	bl	80008a0 <HAL_DMA_Abort_IT>
 800208a:	1e03      	subs	r3, r0, #0
 800208c:	d013      	beq.n	80020b6 <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002092:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002098:	0018      	movs	r0, r3
 800209a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800209c:	e00b      	b.n	80020b6 <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	0018      	movs	r0, r3
 80020a2:	f000 f819 	bl	80020d8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80020a6:	e006      	b.n	80020b6 <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	0018      	movs	r0, r3
 80020ac:	f000 f814 	bl	80020d8 <I2C_TreatErrorCallback>
  }
}
 80020b0:	e002      	b.n	80020b8 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80020b2:	46c0      	nop			; (mov r8, r8)
 80020b4:	e000      	b.n	80020b8 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80020b6:	46c0      	nop			; (mov r8, r8)
}
 80020b8:	46c0      	nop			; (mov r8, r8)
 80020ba:	46bd      	mov	sp, r7
 80020bc:	b004      	add	sp, #16
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	ffff0000 	.word	0xffff0000
 80020c4:	080011b1 	.word	0x080011b1
 80020c8:	00008003 	.word	0x00008003
 80020cc:	ffffbfff 	.word	0xffffbfff
 80020d0:	0800216f 	.word	0x0800216f
 80020d4:	ffff7fff 	.word	0xffff7fff

080020d8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2241      	movs	r2, #65	; 0x41
 80020e4:	5c9b      	ldrb	r3, [r3, r2]
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b60      	cmp	r3, #96	; 0x60
 80020ea:	d10f      	bne.n	800210c <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2241      	movs	r2, #65	; 0x41
 80020f0:	2120      	movs	r1, #32
 80020f2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2240      	movs	r2, #64	; 0x40
 80020fe:	2100      	movs	r1, #0
 8002100:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	0018      	movs	r0, r3
 8002106:	f7ff f84b 	bl	80011a0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800210a:	e00a      	b.n	8002122 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2240      	movs	r2, #64	; 0x40
 8002116:	2100      	movs	r1, #0
 8002118:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	0018      	movs	r0, r3
 800211e:	f7ff f837 	bl	8001190 <HAL_I2C_ErrorCallback>
}
 8002122:	46c0      	nop			; (mov r8, r8)
 8002124:	46bd      	mov	sp, r7
 8002126:	b002      	add	sp, #8
 8002128:	bd80      	pop	{r7, pc}

0800212a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b082      	sub	sp, #8
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	2202      	movs	r2, #2
 800213a:	4013      	ands	r3, r2
 800213c:	2b02      	cmp	r3, #2
 800213e:	d103      	bne.n	8002148 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2200      	movs	r2, #0
 8002146:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	699b      	ldr	r3, [r3, #24]
 800214e:	2201      	movs	r2, #1
 8002150:	4013      	ands	r3, r2
 8002152:	2b01      	cmp	r3, #1
 8002154:	d007      	beq.n	8002166 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	699a      	ldr	r2, [r3, #24]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2101      	movs	r1, #1
 8002162:	430a      	orrs	r2, r1
 8002164:	619a      	str	r2, [r3, #24]
  }
}
 8002166:	46c0      	nop			; (mov r8, r8)
 8002168:	46bd      	mov	sp, r7
 800216a:	b002      	add	sp, #8
 800216c:	bd80      	pop	{r7, pc}

0800216e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b084      	sub	sp, #16
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002180:	2b00      	cmp	r3, #0
 8002182:	d003      	beq.n	800218c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002188:	2200      	movs	r2, #0
 800218a:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002190:	2b00      	cmp	r3, #0
 8002192:	d003      	beq.n	800219c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002198:	2200      	movs	r2, #0
 800219a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	0018      	movs	r0, r3
 80021a0:	f7ff ff9a 	bl	80020d8 <I2C_TreatErrorCallback>
}
 80021a4:	46c0      	nop			; (mov r8, r8)
 80021a6:	46bd      	mov	sp, r7
 80021a8:	b004      	add	sp, #16
 80021aa:	bd80      	pop	{r7, pc}

080021ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80021ac:	b590      	push	{r4, r7, lr}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	0008      	movs	r0, r1
 80021b6:	0011      	movs	r1, r2
 80021b8:	607b      	str	r3, [r7, #4]
 80021ba:	240a      	movs	r4, #10
 80021bc:	193b      	adds	r3, r7, r4
 80021be:	1c02      	adds	r2, r0, #0
 80021c0:	801a      	strh	r2, [r3, #0]
 80021c2:	2009      	movs	r0, #9
 80021c4:	183b      	adds	r3, r7, r0
 80021c6:	1c0a      	adds	r2, r1, #0
 80021c8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	6a3a      	ldr	r2, [r7, #32]
 80021d2:	0d51      	lsrs	r1, r2, #21
 80021d4:	2280      	movs	r2, #128	; 0x80
 80021d6:	00d2      	lsls	r2, r2, #3
 80021d8:	400a      	ands	r2, r1
 80021da:	490e      	ldr	r1, [pc, #56]	; (8002214 <I2C_TransferConfig+0x68>)
 80021dc:	430a      	orrs	r2, r1
 80021de:	43d2      	mvns	r2, r2
 80021e0:	401a      	ands	r2, r3
 80021e2:	0011      	movs	r1, r2
 80021e4:	193b      	adds	r3, r7, r4
 80021e6:	881b      	ldrh	r3, [r3, #0]
 80021e8:	059b      	lsls	r3, r3, #22
 80021ea:	0d9a      	lsrs	r2, r3, #22
 80021ec:	183b      	adds	r3, r7, r0
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	0418      	lsls	r0, r3, #16
 80021f2:	23ff      	movs	r3, #255	; 0xff
 80021f4:	041b      	lsls	r3, r3, #16
 80021f6:	4003      	ands	r3, r0
 80021f8:	431a      	orrs	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	431a      	orrs	r2, r3
 80021fe:	6a3b      	ldr	r3, [r7, #32]
 8002200:	431a      	orrs	r2, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	430a      	orrs	r2, r1
 8002208:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800220a:	46c0      	nop			; (mov r8, r8)
 800220c:	46bd      	mov	sp, r7
 800220e:	b005      	add	sp, #20
 8002210:	bd90      	pop	{r4, r7, pc}
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	03ff63ff 	.word	0x03ff63ff

08002218 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	000a      	movs	r2, r1
 8002222:	1cbb      	adds	r3, r7, #2
 8002224:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8002226:	2300      	movs	r3, #0
 8002228:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800222e:	4b2c      	ldr	r3, [pc, #176]	; (80022e0 <I2C_Enable_IRQ+0xc8>)
 8002230:	429a      	cmp	r2, r3
 8002232:	d004      	beq.n	800223e <I2C_Enable_IRQ+0x26>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8002238:	4b2a      	ldr	r3, [pc, #168]	; (80022e4 <I2C_Enable_IRQ+0xcc>)
 800223a:	429a      	cmp	r2, r3
 800223c:	d121      	bne.n	8002282 <I2C_Enable_IRQ+0x6a>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800223e:	1cbb      	adds	r3, r7, #2
 8002240:	2200      	movs	r2, #0
 8002242:	5e9b      	ldrsh	r3, [r3, r2]
 8002244:	2b00      	cmp	r3, #0
 8002246:	da03      	bge.n	8002250 <I2C_Enable_IRQ+0x38>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	22b8      	movs	r2, #184	; 0xb8
 800224c:	4313      	orrs	r3, r2
 800224e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002250:	1cbb      	adds	r3, r7, #2
 8002252:	881b      	ldrh	r3, [r3, #0]
 8002254:	2b10      	cmp	r3, #16
 8002256:	d103      	bne.n	8002260 <I2C_Enable_IRQ+0x48>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2290      	movs	r2, #144	; 0x90
 800225c:	4313      	orrs	r3, r2
 800225e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002260:	1cbb      	adds	r3, r7, #2
 8002262:	881b      	ldrh	r3, [r3, #0]
 8002264:	2b20      	cmp	r3, #32
 8002266:	d103      	bne.n	8002270 <I2C_Enable_IRQ+0x58>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2260      	movs	r2, #96	; 0x60
 800226c:	4313      	orrs	r3, r2
 800226e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002270:	1cbb      	adds	r3, r7, #2
 8002272:	881b      	ldrh	r3, [r3, #0]
 8002274:	2b40      	cmp	r3, #64	; 0x40
 8002276:	d127      	bne.n	80022c8 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2240      	movs	r2, #64	; 0x40
 800227c:	4313      	orrs	r3, r2
 800227e:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002280:	e022      	b.n	80022c8 <I2C_Enable_IRQ+0xb0>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002282:	1cbb      	adds	r3, r7, #2
 8002284:	2200      	movs	r2, #0
 8002286:	5e9b      	ldrsh	r3, [r3, r2]
 8002288:	2b00      	cmp	r3, #0
 800228a:	da03      	bge.n	8002294 <I2C_Enable_IRQ+0x7c>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	22b8      	movs	r2, #184	; 0xb8
 8002290:	4313      	orrs	r3, r2
 8002292:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002294:	1cbb      	adds	r3, r7, #2
 8002296:	881b      	ldrh	r3, [r3, #0]
 8002298:	2201      	movs	r2, #1
 800229a:	4013      	ands	r3, r2
 800229c:	d003      	beq.n	80022a6 <I2C_Enable_IRQ+0x8e>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	22f2      	movs	r2, #242	; 0xf2
 80022a2:	4313      	orrs	r3, r2
 80022a4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80022a6:	1cbb      	adds	r3, r7, #2
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	2202      	movs	r2, #2
 80022ac:	4013      	ands	r3, r2
 80022ae:	d003      	beq.n	80022b8 <I2C_Enable_IRQ+0xa0>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	22f4      	movs	r2, #244	; 0xf4
 80022b4:	4313      	orrs	r3, r2
 80022b6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80022b8:	1cbb      	adds	r3, r7, #2
 80022ba:	881b      	ldrh	r3, [r3, #0]
 80022bc:	2b20      	cmp	r3, #32
 80022be:	d103      	bne.n	80022c8 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2220      	movs	r2, #32
 80022c4:	4313      	orrs	r3, r2
 80022c6:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	6819      	ldr	r1, [r3, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	430a      	orrs	r2, r1
 80022d6:	601a      	str	r2, [r3, #0]
}
 80022d8:	46c0      	nop			; (mov r8, r8)
 80022da:	46bd      	mov	sp, r7
 80022dc:	b004      	add	sp, #16
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	080013d9 	.word	0x080013d9
 80022e4:	080015f1 	.word	0x080015f1

080022e8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	000a      	movs	r2, r1
 80022f2:	1cbb      	adds	r3, r7, #2
 80022f4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80022f6:	2300      	movs	r3, #0
 80022f8:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80022fa:	1cbb      	adds	r3, r7, #2
 80022fc:	881b      	ldrh	r3, [r3, #0]
 80022fe:	2201      	movs	r2, #1
 8002300:	4013      	ands	r3, r2
 8002302:	d010      	beq.n	8002326 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2242      	movs	r2, #66	; 0x42
 8002308:	4313      	orrs	r3, r2
 800230a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2241      	movs	r2, #65	; 0x41
 8002310:	5c9b      	ldrb	r3, [r3, r2]
 8002312:	b2db      	uxtb	r3, r3
 8002314:	001a      	movs	r2, r3
 8002316:	2328      	movs	r3, #40	; 0x28
 8002318:	4013      	ands	r3, r2
 800231a:	2b28      	cmp	r3, #40	; 0x28
 800231c:	d003      	beq.n	8002326 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	22b0      	movs	r2, #176	; 0xb0
 8002322:	4313      	orrs	r3, r2
 8002324:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002326:	1cbb      	adds	r3, r7, #2
 8002328:	881b      	ldrh	r3, [r3, #0]
 800232a:	2202      	movs	r2, #2
 800232c:	4013      	ands	r3, r2
 800232e:	d010      	beq.n	8002352 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2244      	movs	r2, #68	; 0x44
 8002334:	4313      	orrs	r3, r2
 8002336:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2241      	movs	r2, #65	; 0x41
 800233c:	5c9b      	ldrb	r3, [r3, r2]
 800233e:	b2db      	uxtb	r3, r3
 8002340:	001a      	movs	r2, r3
 8002342:	2328      	movs	r3, #40	; 0x28
 8002344:	4013      	ands	r3, r2
 8002346:	2b28      	cmp	r3, #40	; 0x28
 8002348:	d003      	beq.n	8002352 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	22b0      	movs	r2, #176	; 0xb0
 800234e:	4313      	orrs	r3, r2
 8002350:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002352:	1cbb      	adds	r3, r7, #2
 8002354:	2200      	movs	r2, #0
 8002356:	5e9b      	ldrsh	r3, [r3, r2]
 8002358:	2b00      	cmp	r3, #0
 800235a:	da03      	bge.n	8002364 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	22b8      	movs	r2, #184	; 0xb8
 8002360:	4313      	orrs	r3, r2
 8002362:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002364:	1cbb      	adds	r3, r7, #2
 8002366:	881b      	ldrh	r3, [r3, #0]
 8002368:	2b10      	cmp	r3, #16
 800236a:	d103      	bne.n	8002374 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2290      	movs	r2, #144	; 0x90
 8002370:	4313      	orrs	r3, r2
 8002372:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002374:	1cbb      	adds	r3, r7, #2
 8002376:	881b      	ldrh	r3, [r3, #0]
 8002378:	2b20      	cmp	r3, #32
 800237a:	d103      	bne.n	8002384 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2220      	movs	r2, #32
 8002380:	4313      	orrs	r3, r2
 8002382:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002384:	1cbb      	adds	r3, r7, #2
 8002386:	881b      	ldrh	r3, [r3, #0]
 8002388:	2b40      	cmp	r3, #64	; 0x40
 800238a:	d103      	bne.n	8002394 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2240      	movs	r2, #64	; 0x40
 8002390:	4313      	orrs	r3, r2
 8002392:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	43d9      	mvns	r1, r3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	400a      	ands	r2, r1
 80023a4:	601a      	str	r2, [r3, #0]
}
 80023a6:	46c0      	nop			; (mov r8, r8)
 80023a8:	46bd      	mov	sp, r7
 80023aa:	b004      	add	sp, #16
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2241      	movs	r2, #65	; 0x41
 80023be:	5c9b      	ldrb	r3, [r3, r2]
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b20      	cmp	r3, #32
 80023c4:	d138      	bne.n	8002438 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2240      	movs	r2, #64	; 0x40
 80023ca:	5c9b      	ldrb	r3, [r3, r2]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d101      	bne.n	80023d4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80023d0:	2302      	movs	r3, #2
 80023d2:	e032      	b.n	800243a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2240      	movs	r2, #64	; 0x40
 80023d8:	2101      	movs	r1, #1
 80023da:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2241      	movs	r2, #65	; 0x41
 80023e0:	2124      	movs	r1, #36	; 0x24
 80023e2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2101      	movs	r1, #1
 80023f0:	438a      	bics	r2, r1
 80023f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4911      	ldr	r1, [pc, #68]	; (8002444 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002400:	400a      	ands	r2, r1
 8002402:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6819      	ldr	r1, [r3, #0]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	683a      	ldr	r2, [r7, #0]
 8002410:	430a      	orrs	r2, r1
 8002412:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2101      	movs	r1, #1
 8002420:	430a      	orrs	r2, r1
 8002422:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2241      	movs	r2, #65	; 0x41
 8002428:	2120      	movs	r1, #32
 800242a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2240      	movs	r2, #64	; 0x40
 8002430:	2100      	movs	r1, #0
 8002432:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002434:	2300      	movs	r3, #0
 8002436:	e000      	b.n	800243a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002438:	2302      	movs	r3, #2
  }
}
 800243a:	0018      	movs	r0, r3
 800243c:	46bd      	mov	sp, r7
 800243e:	b002      	add	sp, #8
 8002440:	bd80      	pop	{r7, pc}
 8002442:	46c0      	nop			; (mov r8, r8)
 8002444:	ffffefff 	.word	0xffffefff

08002448 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2241      	movs	r2, #65	; 0x41
 8002456:	5c9b      	ldrb	r3, [r3, r2]
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b20      	cmp	r3, #32
 800245c:	d139      	bne.n	80024d2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2240      	movs	r2, #64	; 0x40
 8002462:	5c9b      	ldrb	r3, [r3, r2]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d101      	bne.n	800246c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002468:	2302      	movs	r3, #2
 800246a:	e033      	b.n	80024d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2240      	movs	r2, #64	; 0x40
 8002470:	2101      	movs	r1, #1
 8002472:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2241      	movs	r2, #65	; 0x41
 8002478:	2124      	movs	r1, #36	; 0x24
 800247a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	2101      	movs	r1, #1
 8002488:	438a      	bics	r2, r1
 800248a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	4a11      	ldr	r2, [pc, #68]	; (80024dc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002498:	4013      	ands	r3, r2
 800249a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	021b      	lsls	r3, r3, #8
 80024a0:	68fa      	ldr	r2, [r7, #12]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2101      	movs	r1, #1
 80024ba:	430a      	orrs	r2, r1
 80024bc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2241      	movs	r2, #65	; 0x41
 80024c2:	2120      	movs	r1, #32
 80024c4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2240      	movs	r2, #64	; 0x40
 80024ca:	2100      	movs	r1, #0
 80024cc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80024ce:	2300      	movs	r3, #0
 80024d0:	e000      	b.n	80024d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80024d2:	2302      	movs	r3, #2
  }
}
 80024d4:	0018      	movs	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	b004      	add	sp, #16
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	fffff0ff 	.word	0xfffff0ff

080024e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b088      	sub	sp, #32
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d101      	bne.n	80024f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e301      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2201      	movs	r2, #1
 80024f8:	4013      	ands	r3, r2
 80024fa:	d100      	bne.n	80024fe <HAL_RCC_OscConfig+0x1e>
 80024fc:	e08d      	b.n	800261a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80024fe:	4bc3      	ldr	r3, [pc, #780]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	220c      	movs	r2, #12
 8002504:	4013      	ands	r3, r2
 8002506:	2b04      	cmp	r3, #4
 8002508:	d00e      	beq.n	8002528 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800250a:	4bc0      	ldr	r3, [pc, #768]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	220c      	movs	r2, #12
 8002510:	4013      	ands	r3, r2
 8002512:	2b08      	cmp	r3, #8
 8002514:	d116      	bne.n	8002544 <HAL_RCC_OscConfig+0x64>
 8002516:	4bbd      	ldr	r3, [pc, #756]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002518:	685a      	ldr	r2, [r3, #4]
 800251a:	2380      	movs	r3, #128	; 0x80
 800251c:	025b      	lsls	r3, r3, #9
 800251e:	401a      	ands	r2, r3
 8002520:	2380      	movs	r3, #128	; 0x80
 8002522:	025b      	lsls	r3, r3, #9
 8002524:	429a      	cmp	r2, r3
 8002526:	d10d      	bne.n	8002544 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002528:	4bb8      	ldr	r3, [pc, #736]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	2380      	movs	r3, #128	; 0x80
 800252e:	029b      	lsls	r3, r3, #10
 8002530:	4013      	ands	r3, r2
 8002532:	d100      	bne.n	8002536 <HAL_RCC_OscConfig+0x56>
 8002534:	e070      	b.n	8002618 <HAL_RCC_OscConfig+0x138>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d000      	beq.n	8002540 <HAL_RCC_OscConfig+0x60>
 800253e:	e06b      	b.n	8002618 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e2d8      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	2b01      	cmp	r3, #1
 800254a:	d107      	bne.n	800255c <HAL_RCC_OscConfig+0x7c>
 800254c:	4baf      	ldr	r3, [pc, #700]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	4bae      	ldr	r3, [pc, #696]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002552:	2180      	movs	r1, #128	; 0x80
 8002554:	0249      	lsls	r1, r1, #9
 8002556:	430a      	orrs	r2, r1
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	e02f      	b.n	80025bc <HAL_RCC_OscConfig+0xdc>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d10c      	bne.n	800257e <HAL_RCC_OscConfig+0x9e>
 8002564:	4ba9      	ldr	r3, [pc, #676]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	4ba8      	ldr	r3, [pc, #672]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 800256a:	49a9      	ldr	r1, [pc, #676]	; (8002810 <HAL_RCC_OscConfig+0x330>)
 800256c:	400a      	ands	r2, r1
 800256e:	601a      	str	r2, [r3, #0]
 8002570:	4ba6      	ldr	r3, [pc, #664]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	4ba5      	ldr	r3, [pc, #660]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002576:	49a7      	ldr	r1, [pc, #668]	; (8002814 <HAL_RCC_OscConfig+0x334>)
 8002578:	400a      	ands	r2, r1
 800257a:	601a      	str	r2, [r3, #0]
 800257c:	e01e      	b.n	80025bc <HAL_RCC_OscConfig+0xdc>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	2b05      	cmp	r3, #5
 8002584:	d10e      	bne.n	80025a4 <HAL_RCC_OscConfig+0xc4>
 8002586:	4ba1      	ldr	r3, [pc, #644]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	4ba0      	ldr	r3, [pc, #640]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 800258c:	2180      	movs	r1, #128	; 0x80
 800258e:	02c9      	lsls	r1, r1, #11
 8002590:	430a      	orrs	r2, r1
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	4b9d      	ldr	r3, [pc, #628]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	4b9c      	ldr	r3, [pc, #624]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 800259a:	2180      	movs	r1, #128	; 0x80
 800259c:	0249      	lsls	r1, r1, #9
 800259e:	430a      	orrs	r2, r1
 80025a0:	601a      	str	r2, [r3, #0]
 80025a2:	e00b      	b.n	80025bc <HAL_RCC_OscConfig+0xdc>
 80025a4:	4b99      	ldr	r3, [pc, #612]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	4b98      	ldr	r3, [pc, #608]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 80025aa:	4999      	ldr	r1, [pc, #612]	; (8002810 <HAL_RCC_OscConfig+0x330>)
 80025ac:	400a      	ands	r2, r1
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	4b96      	ldr	r3, [pc, #600]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	4b95      	ldr	r3, [pc, #596]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 80025b6:	4997      	ldr	r1, [pc, #604]	; (8002814 <HAL_RCC_OscConfig+0x334>)
 80025b8:	400a      	ands	r2, r1
 80025ba:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d014      	beq.n	80025ee <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c4:	f7fe f884 	bl	80006d0 <HAL_GetTick>
 80025c8:	0003      	movs	r3, r0
 80025ca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025cc:	e008      	b.n	80025e0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025ce:	f7fe f87f 	bl	80006d0 <HAL_GetTick>
 80025d2:	0002      	movs	r2, r0
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	2b64      	cmp	r3, #100	; 0x64
 80025da:	d901      	bls.n	80025e0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	e28a      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025e0:	4b8a      	ldr	r3, [pc, #552]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	2380      	movs	r3, #128	; 0x80
 80025e6:	029b      	lsls	r3, r3, #10
 80025e8:	4013      	ands	r3, r2
 80025ea:	d0f0      	beq.n	80025ce <HAL_RCC_OscConfig+0xee>
 80025ec:	e015      	b.n	800261a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ee:	f7fe f86f 	bl	80006d0 <HAL_GetTick>
 80025f2:	0003      	movs	r3, r0
 80025f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025f6:	e008      	b.n	800260a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025f8:	f7fe f86a 	bl	80006d0 <HAL_GetTick>
 80025fc:	0002      	movs	r2, r0
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b64      	cmp	r3, #100	; 0x64
 8002604:	d901      	bls.n	800260a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e275      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800260a:	4b80      	ldr	r3, [pc, #512]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	2380      	movs	r3, #128	; 0x80
 8002610:	029b      	lsls	r3, r3, #10
 8002612:	4013      	ands	r3, r2
 8002614:	d1f0      	bne.n	80025f8 <HAL_RCC_OscConfig+0x118>
 8002616:	e000      	b.n	800261a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002618:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2202      	movs	r2, #2
 8002620:	4013      	ands	r3, r2
 8002622:	d100      	bne.n	8002626 <HAL_RCC_OscConfig+0x146>
 8002624:	e069      	b.n	80026fa <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002626:	4b79      	ldr	r3, [pc, #484]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	220c      	movs	r2, #12
 800262c:	4013      	ands	r3, r2
 800262e:	d00b      	beq.n	8002648 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002630:	4b76      	ldr	r3, [pc, #472]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	220c      	movs	r2, #12
 8002636:	4013      	ands	r3, r2
 8002638:	2b08      	cmp	r3, #8
 800263a:	d11c      	bne.n	8002676 <HAL_RCC_OscConfig+0x196>
 800263c:	4b73      	ldr	r3, [pc, #460]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 800263e:	685a      	ldr	r2, [r3, #4]
 8002640:	2380      	movs	r3, #128	; 0x80
 8002642:	025b      	lsls	r3, r3, #9
 8002644:	4013      	ands	r3, r2
 8002646:	d116      	bne.n	8002676 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002648:	4b70      	ldr	r3, [pc, #448]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2202      	movs	r2, #2
 800264e:	4013      	ands	r3, r2
 8002650:	d005      	beq.n	800265e <HAL_RCC_OscConfig+0x17e>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d001      	beq.n	800265e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e24b      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265e:	4b6b      	ldr	r3, [pc, #428]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	22f8      	movs	r2, #248	; 0xf8
 8002664:	4393      	bics	r3, r2
 8002666:	0019      	movs	r1, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	691b      	ldr	r3, [r3, #16]
 800266c:	00da      	lsls	r2, r3, #3
 800266e:	4b67      	ldr	r3, [pc, #412]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002670:	430a      	orrs	r2, r1
 8002672:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002674:	e041      	b.n	80026fa <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d024      	beq.n	80026c8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800267e:	4b63      	ldr	r3, [pc, #396]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	4b62      	ldr	r3, [pc, #392]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002684:	2101      	movs	r1, #1
 8002686:	430a      	orrs	r2, r1
 8002688:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268a:	f7fe f821 	bl	80006d0 <HAL_GetTick>
 800268e:	0003      	movs	r3, r0
 8002690:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002694:	f7fe f81c 	bl	80006d0 <HAL_GetTick>
 8002698:	0002      	movs	r2, r0
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e227      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026a6:	4b59      	ldr	r3, [pc, #356]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2202      	movs	r2, #2
 80026ac:	4013      	ands	r3, r2
 80026ae:	d0f1      	beq.n	8002694 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026b0:	4b56      	ldr	r3, [pc, #344]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	22f8      	movs	r2, #248	; 0xf8
 80026b6:	4393      	bics	r3, r2
 80026b8:	0019      	movs	r1, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	00da      	lsls	r2, r3, #3
 80026c0:	4b52      	ldr	r3, [pc, #328]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 80026c2:	430a      	orrs	r2, r1
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	e018      	b.n	80026fa <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026c8:	4b50      	ldr	r3, [pc, #320]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	4b4f      	ldr	r3, [pc, #316]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 80026ce:	2101      	movs	r1, #1
 80026d0:	438a      	bics	r2, r1
 80026d2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d4:	f7fd fffc 	bl	80006d0 <HAL_GetTick>
 80026d8:	0003      	movs	r3, r0
 80026da:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026dc:	e008      	b.n	80026f0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026de:	f7fd fff7 	bl	80006d0 <HAL_GetTick>
 80026e2:	0002      	movs	r2, r0
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d901      	bls.n	80026f0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e202      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026f0:	4b46      	ldr	r3, [pc, #280]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2202      	movs	r2, #2
 80026f6:	4013      	ands	r3, r2
 80026f8:	d1f1      	bne.n	80026de <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2208      	movs	r2, #8
 8002700:	4013      	ands	r3, r2
 8002702:	d036      	beq.n	8002772 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	69db      	ldr	r3, [r3, #28]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d019      	beq.n	8002740 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800270c:	4b3f      	ldr	r3, [pc, #252]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 800270e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002710:	4b3e      	ldr	r3, [pc, #248]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002712:	2101      	movs	r1, #1
 8002714:	430a      	orrs	r2, r1
 8002716:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002718:	f7fd ffda 	bl	80006d0 <HAL_GetTick>
 800271c:	0003      	movs	r3, r0
 800271e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002720:	e008      	b.n	8002734 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002722:	f7fd ffd5 	bl	80006d0 <HAL_GetTick>
 8002726:	0002      	movs	r2, r0
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	2b02      	cmp	r3, #2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e1e0      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002734:	4b35      	ldr	r3, [pc, #212]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002738:	2202      	movs	r2, #2
 800273a:	4013      	ands	r3, r2
 800273c:	d0f1      	beq.n	8002722 <HAL_RCC_OscConfig+0x242>
 800273e:	e018      	b.n	8002772 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002740:	4b32      	ldr	r3, [pc, #200]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002742:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002744:	4b31      	ldr	r3, [pc, #196]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002746:	2101      	movs	r1, #1
 8002748:	438a      	bics	r2, r1
 800274a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800274c:	f7fd ffc0 	bl	80006d0 <HAL_GetTick>
 8002750:	0003      	movs	r3, r0
 8002752:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002754:	e008      	b.n	8002768 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002756:	f7fd ffbb 	bl	80006d0 <HAL_GetTick>
 800275a:	0002      	movs	r2, r0
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d901      	bls.n	8002768 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e1c6      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002768:	4b28      	ldr	r3, [pc, #160]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 800276a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276c:	2202      	movs	r2, #2
 800276e:	4013      	ands	r3, r2
 8002770:	d1f1      	bne.n	8002756 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2204      	movs	r2, #4
 8002778:	4013      	ands	r3, r2
 800277a:	d100      	bne.n	800277e <HAL_RCC_OscConfig+0x29e>
 800277c:	e0b4      	b.n	80028e8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800277e:	201f      	movs	r0, #31
 8002780:	183b      	adds	r3, r7, r0
 8002782:	2200      	movs	r2, #0
 8002784:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002786:	4b21      	ldr	r3, [pc, #132]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002788:	69da      	ldr	r2, [r3, #28]
 800278a:	2380      	movs	r3, #128	; 0x80
 800278c:	055b      	lsls	r3, r3, #21
 800278e:	4013      	ands	r3, r2
 8002790:	d110      	bne.n	80027b4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002792:	4b1e      	ldr	r3, [pc, #120]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002794:	69da      	ldr	r2, [r3, #28]
 8002796:	4b1d      	ldr	r3, [pc, #116]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002798:	2180      	movs	r1, #128	; 0x80
 800279a:	0549      	lsls	r1, r1, #21
 800279c:	430a      	orrs	r2, r1
 800279e:	61da      	str	r2, [r3, #28]
 80027a0:	4b1a      	ldr	r3, [pc, #104]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 80027a2:	69da      	ldr	r2, [r3, #28]
 80027a4:	2380      	movs	r3, #128	; 0x80
 80027a6:	055b      	lsls	r3, r3, #21
 80027a8:	4013      	ands	r3, r2
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80027ae:	183b      	adds	r3, r7, r0
 80027b0:	2201      	movs	r2, #1
 80027b2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b4:	4b18      	ldr	r3, [pc, #96]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	2380      	movs	r3, #128	; 0x80
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	4013      	ands	r3, r2
 80027be:	d11a      	bne.n	80027f6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027c0:	4b15      	ldr	r3, [pc, #84]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	4b14      	ldr	r3, [pc, #80]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80027c6:	2180      	movs	r1, #128	; 0x80
 80027c8:	0049      	lsls	r1, r1, #1
 80027ca:	430a      	orrs	r2, r1
 80027cc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027ce:	f7fd ff7f 	bl	80006d0 <HAL_GetTick>
 80027d2:	0003      	movs	r3, r0
 80027d4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027d8:	f7fd ff7a 	bl	80006d0 <HAL_GetTick>
 80027dc:	0002      	movs	r2, r0
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b64      	cmp	r3, #100	; 0x64
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e185      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ea:	4b0b      	ldr	r3, [pc, #44]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	2380      	movs	r3, #128	; 0x80
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	4013      	ands	r3, r2
 80027f4:	d0f0      	beq.n	80027d8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d10e      	bne.n	800281c <HAL_RCC_OscConfig+0x33c>
 80027fe:	4b03      	ldr	r3, [pc, #12]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002800:	6a1a      	ldr	r2, [r3, #32]
 8002802:	4b02      	ldr	r3, [pc, #8]	; (800280c <HAL_RCC_OscConfig+0x32c>)
 8002804:	2101      	movs	r1, #1
 8002806:	430a      	orrs	r2, r1
 8002808:	621a      	str	r2, [r3, #32]
 800280a:	e035      	b.n	8002878 <HAL_RCC_OscConfig+0x398>
 800280c:	40021000 	.word	0x40021000
 8002810:	fffeffff 	.word	0xfffeffff
 8002814:	fffbffff 	.word	0xfffbffff
 8002818:	40007000 	.word	0x40007000
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d10c      	bne.n	800283e <HAL_RCC_OscConfig+0x35e>
 8002824:	4bb6      	ldr	r3, [pc, #728]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002826:	6a1a      	ldr	r2, [r3, #32]
 8002828:	4bb5      	ldr	r3, [pc, #724]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 800282a:	2101      	movs	r1, #1
 800282c:	438a      	bics	r2, r1
 800282e:	621a      	str	r2, [r3, #32]
 8002830:	4bb3      	ldr	r3, [pc, #716]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002832:	6a1a      	ldr	r2, [r3, #32]
 8002834:	4bb2      	ldr	r3, [pc, #712]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002836:	2104      	movs	r1, #4
 8002838:	438a      	bics	r2, r1
 800283a:	621a      	str	r2, [r3, #32]
 800283c:	e01c      	b.n	8002878 <HAL_RCC_OscConfig+0x398>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	2b05      	cmp	r3, #5
 8002844:	d10c      	bne.n	8002860 <HAL_RCC_OscConfig+0x380>
 8002846:	4bae      	ldr	r3, [pc, #696]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002848:	6a1a      	ldr	r2, [r3, #32]
 800284a:	4bad      	ldr	r3, [pc, #692]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 800284c:	2104      	movs	r1, #4
 800284e:	430a      	orrs	r2, r1
 8002850:	621a      	str	r2, [r3, #32]
 8002852:	4bab      	ldr	r3, [pc, #684]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002854:	6a1a      	ldr	r2, [r3, #32]
 8002856:	4baa      	ldr	r3, [pc, #680]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002858:	2101      	movs	r1, #1
 800285a:	430a      	orrs	r2, r1
 800285c:	621a      	str	r2, [r3, #32]
 800285e:	e00b      	b.n	8002878 <HAL_RCC_OscConfig+0x398>
 8002860:	4ba7      	ldr	r3, [pc, #668]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002862:	6a1a      	ldr	r2, [r3, #32]
 8002864:	4ba6      	ldr	r3, [pc, #664]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002866:	2101      	movs	r1, #1
 8002868:	438a      	bics	r2, r1
 800286a:	621a      	str	r2, [r3, #32]
 800286c:	4ba4      	ldr	r3, [pc, #656]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 800286e:	6a1a      	ldr	r2, [r3, #32]
 8002870:	4ba3      	ldr	r3, [pc, #652]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002872:	2104      	movs	r1, #4
 8002874:	438a      	bics	r2, r1
 8002876:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d014      	beq.n	80028aa <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002880:	f7fd ff26 	bl	80006d0 <HAL_GetTick>
 8002884:	0003      	movs	r3, r0
 8002886:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002888:	e009      	b.n	800289e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800288a:	f7fd ff21 	bl	80006d0 <HAL_GetTick>
 800288e:	0002      	movs	r2, r0
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	4a9b      	ldr	r2, [pc, #620]	; (8002b04 <HAL_RCC_OscConfig+0x624>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e12b      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800289e:	4b98      	ldr	r3, [pc, #608]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 80028a0:	6a1b      	ldr	r3, [r3, #32]
 80028a2:	2202      	movs	r2, #2
 80028a4:	4013      	ands	r3, r2
 80028a6:	d0f0      	beq.n	800288a <HAL_RCC_OscConfig+0x3aa>
 80028a8:	e013      	b.n	80028d2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028aa:	f7fd ff11 	bl	80006d0 <HAL_GetTick>
 80028ae:	0003      	movs	r3, r0
 80028b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028b2:	e009      	b.n	80028c8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028b4:	f7fd ff0c 	bl	80006d0 <HAL_GetTick>
 80028b8:	0002      	movs	r2, r0
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	4a91      	ldr	r2, [pc, #580]	; (8002b04 <HAL_RCC_OscConfig+0x624>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d901      	bls.n	80028c8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e116      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028c8:	4b8d      	ldr	r3, [pc, #564]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 80028ca:	6a1b      	ldr	r3, [r3, #32]
 80028cc:	2202      	movs	r2, #2
 80028ce:	4013      	ands	r3, r2
 80028d0:	d1f0      	bne.n	80028b4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80028d2:	231f      	movs	r3, #31
 80028d4:	18fb      	adds	r3, r7, r3
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d105      	bne.n	80028e8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028dc:	4b88      	ldr	r3, [pc, #544]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 80028de:	69da      	ldr	r2, [r3, #28]
 80028e0:	4b87      	ldr	r3, [pc, #540]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 80028e2:	4989      	ldr	r1, [pc, #548]	; (8002b08 <HAL_RCC_OscConfig+0x628>)
 80028e4:	400a      	ands	r2, r1
 80028e6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2210      	movs	r2, #16
 80028ee:	4013      	ands	r3, r2
 80028f0:	d063      	beq.n	80029ba <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d12a      	bne.n	8002950 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80028fa:	4b81      	ldr	r3, [pc, #516]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 80028fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028fe:	4b80      	ldr	r3, [pc, #512]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002900:	2104      	movs	r1, #4
 8002902:	430a      	orrs	r2, r1
 8002904:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002906:	4b7e      	ldr	r3, [pc, #504]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002908:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800290a:	4b7d      	ldr	r3, [pc, #500]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 800290c:	2101      	movs	r1, #1
 800290e:	430a      	orrs	r2, r1
 8002910:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002912:	f7fd fedd 	bl	80006d0 <HAL_GetTick>
 8002916:	0003      	movs	r3, r0
 8002918:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800291c:	f7fd fed8 	bl	80006d0 <HAL_GetTick>
 8002920:	0002      	movs	r2, r0
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e0e3      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800292e:	4b74      	ldr	r3, [pc, #464]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002932:	2202      	movs	r2, #2
 8002934:	4013      	ands	r3, r2
 8002936:	d0f1      	beq.n	800291c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002938:	4b71      	ldr	r3, [pc, #452]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 800293a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800293c:	22f8      	movs	r2, #248	; 0xf8
 800293e:	4393      	bics	r3, r2
 8002940:	0019      	movs	r1, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	00da      	lsls	r2, r3, #3
 8002948:	4b6d      	ldr	r3, [pc, #436]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 800294a:	430a      	orrs	r2, r1
 800294c:	635a      	str	r2, [r3, #52]	; 0x34
 800294e:	e034      	b.n	80029ba <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	3305      	adds	r3, #5
 8002956:	d111      	bne.n	800297c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002958:	4b69      	ldr	r3, [pc, #420]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 800295a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800295c:	4b68      	ldr	r3, [pc, #416]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 800295e:	2104      	movs	r1, #4
 8002960:	438a      	bics	r2, r1
 8002962:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002964:	4b66      	ldr	r3, [pc, #408]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002968:	22f8      	movs	r2, #248	; 0xf8
 800296a:	4393      	bics	r3, r2
 800296c:	0019      	movs	r1, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	00da      	lsls	r2, r3, #3
 8002974:	4b62      	ldr	r3, [pc, #392]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002976:	430a      	orrs	r2, r1
 8002978:	635a      	str	r2, [r3, #52]	; 0x34
 800297a:	e01e      	b.n	80029ba <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800297c:	4b60      	ldr	r3, [pc, #384]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 800297e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002980:	4b5f      	ldr	r3, [pc, #380]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002982:	2104      	movs	r1, #4
 8002984:	430a      	orrs	r2, r1
 8002986:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002988:	4b5d      	ldr	r3, [pc, #372]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 800298a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800298c:	4b5c      	ldr	r3, [pc, #368]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 800298e:	2101      	movs	r1, #1
 8002990:	438a      	bics	r2, r1
 8002992:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002994:	f7fd fe9c 	bl	80006d0 <HAL_GetTick>
 8002998:	0003      	movs	r3, r0
 800299a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800299c:	e008      	b.n	80029b0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800299e:	f7fd fe97 	bl	80006d0 <HAL_GetTick>
 80029a2:	0002      	movs	r2, r0
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e0a2      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80029b0:	4b53      	ldr	r3, [pc, #332]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 80029b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029b4:	2202      	movs	r2, #2
 80029b6:	4013      	ands	r3, r2
 80029b8:	d1f1      	bne.n	800299e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a1b      	ldr	r3, [r3, #32]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d100      	bne.n	80029c4 <HAL_RCC_OscConfig+0x4e4>
 80029c2:	e097      	b.n	8002af4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029c4:	4b4e      	ldr	r3, [pc, #312]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	220c      	movs	r2, #12
 80029ca:	4013      	ands	r3, r2
 80029cc:	2b08      	cmp	r3, #8
 80029ce:	d100      	bne.n	80029d2 <HAL_RCC_OscConfig+0x4f2>
 80029d0:	e06b      	b.n	8002aaa <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a1b      	ldr	r3, [r3, #32]
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d14c      	bne.n	8002a74 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029da:	4b49      	ldr	r3, [pc, #292]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	4b48      	ldr	r3, [pc, #288]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 80029e0:	494a      	ldr	r1, [pc, #296]	; (8002b0c <HAL_RCC_OscConfig+0x62c>)
 80029e2:	400a      	ands	r2, r1
 80029e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e6:	f7fd fe73 	bl	80006d0 <HAL_GetTick>
 80029ea:	0003      	movs	r3, r0
 80029ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ee:	e008      	b.n	8002a02 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029f0:	f7fd fe6e 	bl	80006d0 <HAL_GetTick>
 80029f4:	0002      	movs	r2, r0
 80029f6:	69bb      	ldr	r3, [r7, #24]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e079      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a02:	4b3f      	ldr	r3, [pc, #252]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	2380      	movs	r3, #128	; 0x80
 8002a08:	049b      	lsls	r3, r3, #18
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	d1f0      	bne.n	80029f0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a0e:	4b3c      	ldr	r3, [pc, #240]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a12:	220f      	movs	r2, #15
 8002a14:	4393      	bics	r3, r2
 8002a16:	0019      	movs	r1, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a1c:	4b38      	ldr	r3, [pc, #224]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a22:	4b37      	ldr	r3, [pc, #220]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	4a3a      	ldr	r2, [pc, #232]	; (8002b10 <HAL_RCC_OscConfig+0x630>)
 8002a28:	4013      	ands	r3, r2
 8002a2a:	0019      	movs	r1, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a34:	431a      	orrs	r2, r3
 8002a36:	4b32      	ldr	r3, [pc, #200]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a3c:	4b30      	ldr	r3, [pc, #192]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	4b2f      	ldr	r3, [pc, #188]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002a42:	2180      	movs	r1, #128	; 0x80
 8002a44:	0449      	lsls	r1, r1, #17
 8002a46:	430a      	orrs	r2, r1
 8002a48:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4a:	f7fd fe41 	bl	80006d0 <HAL_GetTick>
 8002a4e:	0003      	movs	r3, r0
 8002a50:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a54:	f7fd fe3c 	bl	80006d0 <HAL_GetTick>
 8002a58:	0002      	movs	r2, r0
 8002a5a:	69bb      	ldr	r3, [r7, #24]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e047      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a66:	4b26      	ldr	r3, [pc, #152]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	2380      	movs	r3, #128	; 0x80
 8002a6c:	049b      	lsls	r3, r3, #18
 8002a6e:	4013      	ands	r3, r2
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0x574>
 8002a72:	e03f      	b.n	8002af4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a74:	4b22      	ldr	r3, [pc, #136]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	4b21      	ldr	r3, [pc, #132]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002a7a:	4924      	ldr	r1, [pc, #144]	; (8002b0c <HAL_RCC_OscConfig+0x62c>)
 8002a7c:	400a      	ands	r2, r1
 8002a7e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a80:	f7fd fe26 	bl	80006d0 <HAL_GetTick>
 8002a84:	0003      	movs	r3, r0
 8002a86:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a88:	e008      	b.n	8002a9c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a8a:	f7fd fe21 	bl	80006d0 <HAL_GetTick>
 8002a8e:	0002      	movs	r2, r0
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d901      	bls.n	8002a9c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	e02c      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a9c:	4b18      	ldr	r3, [pc, #96]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	2380      	movs	r3, #128	; 0x80
 8002aa2:	049b      	lsls	r3, r3, #18
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	d1f0      	bne.n	8002a8a <HAL_RCC_OscConfig+0x5aa>
 8002aa8:	e024      	b.n	8002af4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a1b      	ldr	r3, [r3, #32]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d101      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e01f      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002ab6:	4b12      	ldr	r3, [pc, #72]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002abc:	4b10      	ldr	r3, [pc, #64]	; (8002b00 <HAL_RCC_OscConfig+0x620>)
 8002abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	2380      	movs	r3, #128	; 0x80
 8002ac6:	025b      	lsls	r3, r3, #9
 8002ac8:	401a      	ands	r2, r3
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d10e      	bne.n	8002af0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	220f      	movs	r2, #15
 8002ad6:	401a      	ands	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d107      	bne.n	8002af0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002ae0:	697a      	ldr	r2, [r7, #20]
 8002ae2:	23f0      	movs	r3, #240	; 0xf0
 8002ae4:	039b      	lsls	r3, r3, #14
 8002ae6:	401a      	ands	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d001      	beq.n	8002af4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e000      	b.n	8002af6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	0018      	movs	r0, r3
 8002af8:	46bd      	mov	sp, r7
 8002afa:	b008      	add	sp, #32
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	46c0      	nop			; (mov r8, r8)
 8002b00:	40021000 	.word	0x40021000
 8002b04:	00001388 	.word	0x00001388
 8002b08:	efffffff 	.word	0xefffffff
 8002b0c:	feffffff 	.word	0xfeffffff
 8002b10:	ffc2ffff 	.word	0xffc2ffff

08002b14 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d101      	bne.n	8002b28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e0b3      	b.n	8002c90 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b28:	4b5b      	ldr	r3, [pc, #364]	; (8002c98 <HAL_RCC_ClockConfig+0x184>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	4013      	ands	r3, r2
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d911      	bls.n	8002b5a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b36:	4b58      	ldr	r3, [pc, #352]	; (8002c98 <HAL_RCC_ClockConfig+0x184>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	4393      	bics	r3, r2
 8002b3e:	0019      	movs	r1, r3
 8002b40:	4b55      	ldr	r3, [pc, #340]	; (8002c98 <HAL_RCC_ClockConfig+0x184>)
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	430a      	orrs	r2, r1
 8002b46:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b48:	4b53      	ldr	r3, [pc, #332]	; (8002c98 <HAL_RCC_ClockConfig+0x184>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	4013      	ands	r3, r2
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d001      	beq.n	8002b5a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e09a      	b.n	8002c90 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2202      	movs	r2, #2
 8002b60:	4013      	ands	r3, r2
 8002b62:	d015      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2204      	movs	r2, #4
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	d006      	beq.n	8002b7c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002b6e:	4b4b      	ldr	r3, [pc, #300]	; (8002c9c <HAL_RCC_ClockConfig+0x188>)
 8002b70:	685a      	ldr	r2, [r3, #4]
 8002b72:	4b4a      	ldr	r3, [pc, #296]	; (8002c9c <HAL_RCC_ClockConfig+0x188>)
 8002b74:	21e0      	movs	r1, #224	; 0xe0
 8002b76:	00c9      	lsls	r1, r1, #3
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b7c:	4b47      	ldr	r3, [pc, #284]	; (8002c9c <HAL_RCC_ClockConfig+0x188>)
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	22f0      	movs	r2, #240	; 0xf0
 8002b82:	4393      	bics	r3, r2
 8002b84:	0019      	movs	r1, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	689a      	ldr	r2, [r3, #8]
 8002b8a:	4b44      	ldr	r3, [pc, #272]	; (8002c9c <HAL_RCC_ClockConfig+0x188>)
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2201      	movs	r2, #1
 8002b96:	4013      	ands	r3, r2
 8002b98:	d040      	beq.n	8002c1c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d107      	bne.n	8002bb2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba2:	4b3e      	ldr	r3, [pc, #248]	; (8002c9c <HAL_RCC_ClockConfig+0x188>)
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	2380      	movs	r3, #128	; 0x80
 8002ba8:	029b      	lsls	r3, r3, #10
 8002baa:	4013      	ands	r3, r2
 8002bac:	d114      	bne.n	8002bd8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e06e      	b.n	8002c90 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d107      	bne.n	8002bca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bba:	4b38      	ldr	r3, [pc, #224]	; (8002c9c <HAL_RCC_ClockConfig+0x188>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	2380      	movs	r3, #128	; 0x80
 8002bc0:	049b      	lsls	r3, r3, #18
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d108      	bne.n	8002bd8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e062      	b.n	8002c90 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bca:	4b34      	ldr	r3, [pc, #208]	; (8002c9c <HAL_RCC_ClockConfig+0x188>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2202      	movs	r2, #2
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	d101      	bne.n	8002bd8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e05b      	b.n	8002c90 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bd8:	4b30      	ldr	r3, [pc, #192]	; (8002c9c <HAL_RCC_ClockConfig+0x188>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	2203      	movs	r2, #3
 8002bde:	4393      	bics	r3, r2
 8002be0:	0019      	movs	r1, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	4b2d      	ldr	r3, [pc, #180]	; (8002c9c <HAL_RCC_ClockConfig+0x188>)
 8002be8:	430a      	orrs	r2, r1
 8002bea:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bec:	f7fd fd70 	bl	80006d0 <HAL_GetTick>
 8002bf0:	0003      	movs	r3, r0
 8002bf2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf4:	e009      	b.n	8002c0a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bf6:	f7fd fd6b 	bl	80006d0 <HAL_GetTick>
 8002bfa:	0002      	movs	r2, r0
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	4a27      	ldr	r2, [pc, #156]	; (8002ca0 <HAL_RCC_ClockConfig+0x18c>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e042      	b.n	8002c90 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c0a:	4b24      	ldr	r3, [pc, #144]	; (8002c9c <HAL_RCC_ClockConfig+0x188>)
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	220c      	movs	r2, #12
 8002c10:	401a      	ands	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d1ec      	bne.n	8002bf6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c1c:	4b1e      	ldr	r3, [pc, #120]	; (8002c98 <HAL_RCC_ClockConfig+0x184>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2201      	movs	r2, #1
 8002c22:	4013      	ands	r3, r2
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d211      	bcs.n	8002c4e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2a:	4b1b      	ldr	r3, [pc, #108]	; (8002c98 <HAL_RCC_ClockConfig+0x184>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	4393      	bics	r3, r2
 8002c32:	0019      	movs	r1, r3
 8002c34:	4b18      	ldr	r3, [pc, #96]	; (8002c98 <HAL_RCC_ClockConfig+0x184>)
 8002c36:	683a      	ldr	r2, [r7, #0]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c3c:	4b16      	ldr	r3, [pc, #88]	; (8002c98 <HAL_RCC_ClockConfig+0x184>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2201      	movs	r2, #1
 8002c42:	4013      	ands	r3, r2
 8002c44:	683a      	ldr	r2, [r7, #0]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d001      	beq.n	8002c4e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e020      	b.n	8002c90 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2204      	movs	r2, #4
 8002c54:	4013      	ands	r3, r2
 8002c56:	d009      	beq.n	8002c6c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002c58:	4b10      	ldr	r3, [pc, #64]	; (8002c9c <HAL_RCC_ClockConfig+0x188>)
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	4a11      	ldr	r2, [pc, #68]	; (8002ca4 <HAL_RCC_ClockConfig+0x190>)
 8002c5e:	4013      	ands	r3, r2
 8002c60:	0019      	movs	r1, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	4b0d      	ldr	r3, [pc, #52]	; (8002c9c <HAL_RCC_ClockConfig+0x188>)
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002c6c:	f000 f820 	bl	8002cb0 <HAL_RCC_GetSysClockFreq>
 8002c70:	0001      	movs	r1, r0
 8002c72:	4b0a      	ldr	r3, [pc, #40]	; (8002c9c <HAL_RCC_ClockConfig+0x188>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	091b      	lsrs	r3, r3, #4
 8002c78:	220f      	movs	r2, #15
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	4a0a      	ldr	r2, [pc, #40]	; (8002ca8 <HAL_RCC_ClockConfig+0x194>)
 8002c7e:	5cd3      	ldrb	r3, [r2, r3]
 8002c80:	000a      	movs	r2, r1
 8002c82:	40da      	lsrs	r2, r3
 8002c84:	4b09      	ldr	r3, [pc, #36]	; (8002cac <HAL_RCC_ClockConfig+0x198>)
 8002c86:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002c88:	2003      	movs	r0, #3
 8002c8a:	f7fd fcdb 	bl	8000644 <HAL_InitTick>
  
  return HAL_OK;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	0018      	movs	r0, r3
 8002c92:	46bd      	mov	sp, r7
 8002c94:	b004      	add	sp, #16
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	40022000 	.word	0x40022000
 8002c9c:	40021000 	.word	0x40021000
 8002ca0:	00001388 	.word	0x00001388
 8002ca4:	fffff8ff 	.word	0xfffff8ff
 8002ca8:	08002fa4 	.word	0x08002fa4
 8002cac:	20000100 	.word	0x20000100

08002cb0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cb0:	b590      	push	{r4, r7, lr}
 8002cb2:	b08f      	sub	sp, #60	; 0x3c
 8002cb4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002cb6:	2314      	movs	r3, #20
 8002cb8:	18fb      	adds	r3, r7, r3
 8002cba:	4a2b      	ldr	r2, [pc, #172]	; (8002d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cbc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002cbe:	c313      	stmia	r3!, {r0, r1, r4}
 8002cc0:	6812      	ldr	r2, [r2, #0]
 8002cc2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002cc4:	1d3b      	adds	r3, r7, #4
 8002cc6:	4a29      	ldr	r2, [pc, #164]	; (8002d6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002cc8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002cca:	c313      	stmia	r3!, {r0, r1, r4}
 8002ccc:	6812      	ldr	r2, [r2, #0]
 8002cce:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cd8:	2300      	movs	r3, #0
 8002cda:	637b      	str	r3, [r7, #52]	; 0x34
 8002cdc:	2300      	movs	r3, #0
 8002cde:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002ce4:	4b22      	ldr	r3, [pc, #136]	; (8002d70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cec:	220c      	movs	r2, #12
 8002cee:	4013      	ands	r3, r2
 8002cf0:	2b04      	cmp	r3, #4
 8002cf2:	d002      	beq.n	8002cfa <HAL_RCC_GetSysClockFreq+0x4a>
 8002cf4:	2b08      	cmp	r3, #8
 8002cf6:	d003      	beq.n	8002d00 <HAL_RCC_GetSysClockFreq+0x50>
 8002cf8:	e02d      	b.n	8002d56 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002cfa:	4b1e      	ldr	r3, [pc, #120]	; (8002d74 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002cfc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002cfe:	e02d      	b.n	8002d5c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d02:	0c9b      	lsrs	r3, r3, #18
 8002d04:	220f      	movs	r2, #15
 8002d06:	4013      	ands	r3, r2
 8002d08:	2214      	movs	r2, #20
 8002d0a:	18ba      	adds	r2, r7, r2
 8002d0c:	5cd3      	ldrb	r3, [r2, r3]
 8002d0e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002d10:	4b17      	ldr	r3, [pc, #92]	; (8002d70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d14:	220f      	movs	r2, #15
 8002d16:	4013      	ands	r3, r2
 8002d18:	1d3a      	adds	r2, r7, #4
 8002d1a:	5cd3      	ldrb	r3, [r2, r3]
 8002d1c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002d1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	025b      	lsls	r3, r3, #9
 8002d24:	4013      	ands	r3, r2
 8002d26:	d009      	beq.n	8002d3c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d2a:	4812      	ldr	r0, [pc, #72]	; (8002d74 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d2c:	f7fd f9ec 	bl	8000108 <__udivsi3>
 8002d30:	0003      	movs	r3, r0
 8002d32:	001a      	movs	r2, r3
 8002d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d36:	4353      	muls	r3, r2
 8002d38:	637b      	str	r3, [r7, #52]	; 0x34
 8002d3a:	e009      	b.n	8002d50 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002d3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d3e:	000a      	movs	r2, r1
 8002d40:	0152      	lsls	r2, r2, #5
 8002d42:	1a52      	subs	r2, r2, r1
 8002d44:	0193      	lsls	r3, r2, #6
 8002d46:	1a9b      	subs	r3, r3, r2
 8002d48:	00db      	lsls	r3, r3, #3
 8002d4a:	185b      	adds	r3, r3, r1
 8002d4c:	021b      	lsls	r3, r3, #8
 8002d4e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002d50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d52:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d54:	e002      	b.n	8002d5c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d56:	4b07      	ldr	r3, [pc, #28]	; (8002d74 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d58:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d5a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002d5e:	0018      	movs	r0, r3
 8002d60:	46bd      	mov	sp, r7
 8002d62:	b00f      	add	sp, #60	; 0x3c
 8002d64:	bd90      	pop	{r4, r7, pc}
 8002d66:	46c0      	nop			; (mov r8, r8)
 8002d68:	08002f84 	.word	0x08002f84
 8002d6c:	08002f94 	.word	0x08002f94
 8002d70:	40021000 	.word	0x40021000
 8002d74:	007a1200 	.word	0x007a1200

08002d78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d80:	2300      	movs	r3, #0
 8002d82:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002d84:	2300      	movs	r3, #0
 8002d86:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	2380      	movs	r3, #128	; 0x80
 8002d8e:	025b      	lsls	r3, r3, #9
 8002d90:	4013      	ands	r3, r2
 8002d92:	d100      	bne.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002d94:	e08e      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002d96:	2017      	movs	r0, #23
 8002d98:	183b      	adds	r3, r7, r0
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d9e:	4b57      	ldr	r3, [pc, #348]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002da0:	69da      	ldr	r2, [r3, #28]
 8002da2:	2380      	movs	r3, #128	; 0x80
 8002da4:	055b      	lsls	r3, r3, #21
 8002da6:	4013      	ands	r3, r2
 8002da8:	d110      	bne.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002daa:	4b54      	ldr	r3, [pc, #336]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002dac:	69da      	ldr	r2, [r3, #28]
 8002dae:	4b53      	ldr	r3, [pc, #332]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002db0:	2180      	movs	r1, #128	; 0x80
 8002db2:	0549      	lsls	r1, r1, #21
 8002db4:	430a      	orrs	r2, r1
 8002db6:	61da      	str	r2, [r3, #28]
 8002db8:	4b50      	ldr	r3, [pc, #320]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002dba:	69da      	ldr	r2, [r3, #28]
 8002dbc:	2380      	movs	r3, #128	; 0x80
 8002dbe:	055b      	lsls	r3, r3, #21
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	60bb      	str	r3, [r7, #8]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dc6:	183b      	adds	r3, r7, r0
 8002dc8:	2201      	movs	r2, #1
 8002dca:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dcc:	4b4c      	ldr	r3, [pc, #304]	; (8002f00 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	2380      	movs	r3, #128	; 0x80
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	d11a      	bne.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dd8:	4b49      	ldr	r3, [pc, #292]	; (8002f00 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	4b48      	ldr	r3, [pc, #288]	; (8002f00 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002dde:	2180      	movs	r1, #128	; 0x80
 8002de0:	0049      	lsls	r1, r1, #1
 8002de2:	430a      	orrs	r2, r1
 8002de4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002de6:	f7fd fc73 	bl	80006d0 <HAL_GetTick>
 8002dea:	0003      	movs	r3, r0
 8002dec:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dee:	e008      	b.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002df0:	f7fd fc6e 	bl	80006d0 <HAL_GetTick>
 8002df4:	0002      	movs	r2, r0
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	2b64      	cmp	r3, #100	; 0x64
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e077      	b.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e02:	4b3f      	ldr	r3, [pc, #252]	; (8002f00 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	2380      	movs	r3, #128	; 0x80
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	d0f0      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e0e:	4b3b      	ldr	r3, [pc, #236]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e10:	6a1a      	ldr	r2, [r3, #32]
 8002e12:	23c0      	movs	r3, #192	; 0xc0
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	4013      	ands	r3, r2
 8002e18:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d034      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	23c0      	movs	r3, #192	; 0xc0
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	4013      	ands	r3, r2
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d02c      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e30:	4b32      	ldr	r3, [pc, #200]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	4a33      	ldr	r2, [pc, #204]	; (8002f04 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002e36:	4013      	ands	r3, r2
 8002e38:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e3a:	4b30      	ldr	r3, [pc, #192]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e3c:	6a1a      	ldr	r2, [r3, #32]
 8002e3e:	4b2f      	ldr	r3, [pc, #188]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e40:	2180      	movs	r1, #128	; 0x80
 8002e42:	0249      	lsls	r1, r1, #9
 8002e44:	430a      	orrs	r2, r1
 8002e46:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e48:	4b2c      	ldr	r3, [pc, #176]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e4a:	6a1a      	ldr	r2, [r3, #32]
 8002e4c:	4b2b      	ldr	r3, [pc, #172]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e4e:	492e      	ldr	r1, [pc, #184]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002e50:	400a      	ands	r2, r1
 8002e52:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e54:	4b29      	ldr	r3, [pc, #164]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	4013      	ands	r3, r2
 8002e60:	d013      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e62:	f7fd fc35 	bl	80006d0 <HAL_GetTick>
 8002e66:	0003      	movs	r3, r0
 8002e68:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e6a:	e009      	b.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6c:	f7fd fc30 	bl	80006d0 <HAL_GetTick>
 8002e70:	0002      	movs	r2, r0
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	4a25      	ldr	r2, [pc, #148]	; (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d901      	bls.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e038      	b.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e80:	4b1e      	ldr	r3, [pc, #120]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	2202      	movs	r2, #2
 8002e86:	4013      	ands	r3, r2
 8002e88:	d0f0      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e8a:	4b1c      	ldr	r3, [pc, #112]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e8c:	6a1b      	ldr	r3, [r3, #32]
 8002e8e:	4a1d      	ldr	r2, [pc, #116]	; (8002f04 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002e90:	4013      	ands	r3, r2
 8002e92:	0019      	movs	r1, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	4b18      	ldr	r3, [pc, #96]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e9e:	2317      	movs	r3, #23
 8002ea0:	18fb      	adds	r3, r7, r3
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d105      	bne.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ea8:	4b14      	ldr	r3, [pc, #80]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002eaa:	69da      	ldr	r2, [r3, #28]
 8002eac:	4b13      	ldr	r3, [pc, #76]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002eae:	4918      	ldr	r1, [pc, #96]	; (8002f10 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002eb0:	400a      	ands	r2, r1
 8002eb2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	4013      	ands	r3, r2
 8002ebc:	d009      	beq.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ebe:	4b0f      	ldr	r3, [pc, #60]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	2203      	movs	r2, #3
 8002ec4:	4393      	bics	r3, r2
 8002ec6:	0019      	movs	r1, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	4b0b      	ldr	r3, [pc, #44]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	4013      	ands	r3, r2
 8002eda:	d009      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002edc:	4b07      	ldr	r3, [pc, #28]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee0:	2210      	movs	r2, #16
 8002ee2:	4393      	bics	r3, r2
 8002ee4:	0019      	movs	r1, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	68da      	ldr	r2, [r3, #12]
 8002eea:	4b04      	ldr	r3, [pc, #16]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002eec:	430a      	orrs	r2, r1
 8002eee:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	b006      	add	sp, #24
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	46c0      	nop			; (mov r8, r8)
 8002efc:	40021000 	.word	0x40021000
 8002f00:	40007000 	.word	0x40007000
 8002f04:	fffffcff 	.word	0xfffffcff
 8002f08:	fffeffff 	.word	0xfffeffff
 8002f0c:	00001388 	.word	0x00001388
 8002f10:	efffffff 	.word	0xefffffff

08002f14 <__libc_init_array>:
 8002f14:	b570      	push	{r4, r5, r6, lr}
 8002f16:	2600      	movs	r6, #0
 8002f18:	4d0c      	ldr	r5, [pc, #48]	; (8002f4c <__libc_init_array+0x38>)
 8002f1a:	4c0d      	ldr	r4, [pc, #52]	; (8002f50 <__libc_init_array+0x3c>)
 8002f1c:	1b64      	subs	r4, r4, r5
 8002f1e:	10a4      	asrs	r4, r4, #2
 8002f20:	42a6      	cmp	r6, r4
 8002f22:	d109      	bne.n	8002f38 <__libc_init_array+0x24>
 8002f24:	2600      	movs	r6, #0
 8002f26:	f000 f821 	bl	8002f6c <_init>
 8002f2a:	4d0a      	ldr	r5, [pc, #40]	; (8002f54 <__libc_init_array+0x40>)
 8002f2c:	4c0a      	ldr	r4, [pc, #40]	; (8002f58 <__libc_init_array+0x44>)
 8002f2e:	1b64      	subs	r4, r4, r5
 8002f30:	10a4      	asrs	r4, r4, #2
 8002f32:	42a6      	cmp	r6, r4
 8002f34:	d105      	bne.n	8002f42 <__libc_init_array+0x2e>
 8002f36:	bd70      	pop	{r4, r5, r6, pc}
 8002f38:	00b3      	lsls	r3, r6, #2
 8002f3a:	58eb      	ldr	r3, [r5, r3]
 8002f3c:	4798      	blx	r3
 8002f3e:	3601      	adds	r6, #1
 8002f40:	e7ee      	b.n	8002f20 <__libc_init_array+0xc>
 8002f42:	00b3      	lsls	r3, r6, #2
 8002f44:	58eb      	ldr	r3, [r5, r3]
 8002f46:	4798      	blx	r3
 8002f48:	3601      	adds	r6, #1
 8002f4a:	e7f2      	b.n	8002f32 <__libc_init_array+0x1e>
 8002f4c:	08002fb4 	.word	0x08002fb4
 8002f50:	08002fb4 	.word	0x08002fb4
 8002f54:	08002fb4 	.word	0x08002fb4
 8002f58:	08002fb8 	.word	0x08002fb8

08002f5c <memset>:
 8002f5c:	0003      	movs	r3, r0
 8002f5e:	1882      	adds	r2, r0, r2
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d100      	bne.n	8002f66 <memset+0xa>
 8002f64:	4770      	bx	lr
 8002f66:	7019      	strb	r1, [r3, #0]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	e7f9      	b.n	8002f60 <memset+0x4>

08002f6c <_init>:
 8002f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f6e:	46c0      	nop			; (mov r8, r8)
 8002f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f72:	bc08      	pop	{r3}
 8002f74:	469e      	mov	lr, r3
 8002f76:	4770      	bx	lr

08002f78 <_fini>:
 8002f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f7a:	46c0      	nop			; (mov r8, r8)
 8002f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f7e:	bc08      	pop	{r3}
 8002f80:	469e      	mov	lr, r3
 8002f82:	4770      	bx	lr
