Info: constrained 'usb_pu' to bel 'X6/Y33/io0'
Info: constrained 'usb_n' to bel 'X10/Y33/io1'
Info: constrained 'usb_p' to bel 'X9/Y33/io0'
Info: constrained 'led' to bel 'X5/Y33/io1'
Info: constrained 'clk' to bel 'X0/Y30/io0'
Info: constrained 'sck' to bel 'X31/Y0/io0'
Info: constrained 'ss' to bel 'X31/Y0/io1'
Info: constrained 'sdo' to bel 'X30/Y0/io0'
Info: constrained 'sdi' to bel 'X30/Y0/io1'
Info: constraining clock net 'clk' to 16.00 MHz
Info: constraining clock net 'clk_pll' to 48.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: usb_p feeds SB_IO u_usb_p, removing $nextpnr_iobuf usb_p.
Info: usb_n feeds SB_IO u_usb_n, removing $nextpnr_iobuf usb_n.
Info: usb_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_pu.
Info: Packing LUT-FFs..
Info:      900 LCs used as LUT4 only
Info:      417 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      111 LCs used as DFF only
Info: Packing carries..
Info:       13 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        8 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'u_pll' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'u_pll' is constrained to 16.0 MHz
Info:     VCO frequency of PLL 'u_pll' is constrained to 768.0 MHz
Info:   PLL 'u_pll' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'u_app.rstn_i_SB_LUT4_I3_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_O[0] [reset] (fanout 345)
Info: promoting u_usb_cdc.clk_gate [cen] (fanout 175)
Info: promoting clk$SB_IO_IN (fanout 106)
Info: promoting u_app.rstn_SB_LUT4_I3_O [reset] (fanout 88)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_1_O [reset] (fanout 73)
Info: promoting u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_10_D_SB_LUT4_O_I3[0] [cen] (fanout 20)
Info: promoting u_usb_cdc.u_sie.crc16_q_SB_DFFER_Q_E [cen] (fanout 16)
Info: Constraining chains...
Info:       26 LCs used to legalise carry chains.
Info: Checksum: 0xa5dbb2ed

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x99dedd71

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1461/ 7680    19%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:     9/  256     3%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     1/    1   100%

Info: Placed 12 cells based on constraints.
Info: Creating initial analytic placement for 1336 cells, random placement wirelen = 43523.
Info:     at initial placer iter 0, wirelen = 590
Info:     at initial placer iter 1, wirelen = 584
Info:     at initial placer iter 2, wirelen = 615
Info:     at initial placer iter 3, wirelen = 581
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 563, spread = 6833, legal = 7367; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 848, spread = 5816, legal = 6403; time = 0.04s
Info:     at iteration #3, type ALL: wirelen solved = 1137, spread = 5066, legal = 5844; time = 0.16s
Info:     at iteration #4, type ALL: wirelen solved = 1355, spread = 5305, legal = 6285; time = 0.39s
Info:     at iteration #5, type ALL: wirelen solved = 1529, spread = 5294, legal = 5775; time = 0.85s
Info:     at iteration #6, type ALL: wirelen solved = 1734, spread = 5254, legal = 5596; time = 0.03s
Info:     at iteration #7, type ALL: wirelen solved = 1903, spread = 4573, legal = 5422; time = 0.36s
Info:     at iteration #8, type ALL: wirelen solved = 1946, spread = 4500, legal = 5023; time = 0.04s
Info:     at iteration #9, type ALL: wirelen solved = 2140, spread = 4575, legal = 5248; time = 0.74s
Info:     at iteration #10, type ALL: wirelen solved = 2262, spread = 4611, legal = 5082; time = 0.64s
Info:     at iteration #11, type ALL: wirelen solved = 2410, spread = 4544, legal = 5042; time = 0.04s
Info:     at iteration #12, type ALL: wirelen solved = 2452, spread = 4525, legal = 4828; time = 0.03s
Info:     at iteration #13, type ALL: wirelen solved = 2497, spread = 4425, legal = 4838; time = 1.16s
Info:     at iteration #14, type ALL: wirelen solved = 2599, spread = 4405, legal = 4836; time = 0.06s
Info:     at iteration #15, type ALL: wirelen solved = 2622, spread = 4225, legal = 4856; time = 0.04s
Info:     at iteration #16, type ALL: wirelen solved = 2632, spread = 4108, legal = 4876; time = 0.54s
Info:     at iteration #17, type ALL: wirelen solved = 2656, spread = 4039, legal = 4801; time = 0.07s
Info:     at iteration #18, type ALL: wirelen solved = 2661, spread = 4017, legal = 4574; time = 0.03s
Info:     at iteration #19, type ALL: wirelen solved = 2740, spread = 4192, legal = 4718; time = 0.10s
Info:     at iteration #20, type ALL: wirelen solved = 2858, spread = 4121, legal = 5019; time = 0.04s
Info:     at iteration #21, type ALL: wirelen solved = 2819, spread = 4135, legal = 4932; time = 0.03s
Info:     at iteration #22, type ALL: wirelen solved = 2915, spread = 4136, legal = 5134; time = 0.03s
Info:     at iteration #23, type ALL: wirelen solved = 2993, spread = 4109, legal = 4836; time = 0.48s
Info: HeAP Placer Time: 6.17s
Info:   of which solving equations: 0.52s
Info:   of which spreading cells: 0.09s
Info:   of which strict legalisation: 5.37s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 352, wirelen = 4574
Info:   at iteration #5: temp = 0.000000, timing cost = 308, wirelen = 4087
Info:   at iteration #10: temp = 0.000000, timing cost = 372, wirelen = 3914
Info:   at iteration #15: temp = 0.000000, timing cost = 434, wirelen = 3754
Info:   at iteration #20: temp = 0.000000, timing cost = 267, wirelen = 3703
Info:   at iteration #25: temp = 0.000000, timing cost = 428, wirelen = 3676
Info:   at iteration #28: temp = 0.000000, timing cost = 272, wirelen = 3669 
Info: SA placement time 1.17s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 74.52 MHz (PASS at 16.00 MHz)
Info: Max frequency for clock               'clk_pll': 45.22 MHz (FAIL at 48.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 4.63 ns
Info: Max delay <async>                       -> posedge clk_pll              : 3.94 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 6.55 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> posedge clk_pll              : 2.35 ns
Info: Max delay posedge clk_pll               -> <async>                      : 9.50 ns
Info: Max delay posedge clk_pll               -> posedge clk$SB_IO_IN_$glb_clk: 10.56 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [ -1279,   2771) |****+
Info: [  2771,   6821) |************+
Info: [  6821,  10871) |*********************************************************+
Info: [ 10871,  14921) |********************************+
Info: [ 14921,  18971) |************************************************************ 
Info: [ 18971,  23021) | 
Info: [ 23021,  27071) | 
Info: [ 27071,  31121) | 
Info: [ 31121,  35171) | 
Info: [ 35171,  39221) | 
Info: [ 39221,  43271) | 
Info: [ 43271,  47321) | 
Info: [ 47321,  51371) |********+
Info: [ 51371,  55421) |******+
Info: [ 55421,  59471) |****************+
Info: [ 59471,  63521) |***+
Info: [ 63521,  67571) | 
Info: [ 67571,  71621) | 
Info: [ 71621,  75671) |+
Info: [ 75671,  79721) |+
Info: Checksum: 0x2fa5f6e6

Info: Routing..
Info: Setting up routing queue.
Info: Routing 5053 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       26        973 |   26   973 |      4104|       0.29       0.29|
Info:       2000 |      165       1834 |  139   861 |      3277|       0.09       0.39|
Info:       3000 |      376       2589 |  211   755 |      2566|       0.11       0.50|
Info:       4000 |      626       3306 |  250   717 |      1953|       0.10       0.60|
Info:       5000 |      915       4012 |  289   706 |      1347|       0.10       0.71|
Info:       6000 |     1219       4687 |  304   675 |       727|       0.09       0.80|
Info:       7000 |     1432       5465 |  213   778 |         2|       0.28       1.07|
Info:       7001 |     1432       5467 |    0     2 |         0|       0.00       1.08|
Info: Routing complete.
Info: Router1 time 1.08s
Info: Checksum: 0xc3cd2ded

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_app.wr_length_d_SB_LUT4_O_4_LC.O
Info:  0.9  1.7    Net u_app.wr_length_q[4] budget 7.117000 ns (13,3) -> (13,3)
Info:                Sink u_app.wr_length_d_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_LC.I0
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:66.8-79.28
Info:                  ../hdl/bootloader/app.v:70.21-70.32
Info:  0.7  2.3  Source u_app.wr_length_d_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_LC.O
Info:  0.9  3.2    Net u_app.wr_length_d_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] budget 7.117000 ns (13,3) -> (13,4)
Info:                Sink u_app.wr_length_d_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  3.9  Source u_app.wr_length_d_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  0.9  4.7    Net u_app.wr_length_d_SB_LUT4_O_I2[0] budget 7.117000 ns (13,4) -> (13,5)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_gt12mhz_async_data.app_out_consumed_q_SB_LUT4_I2_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  5.3  Source u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_gt12mhz_async_data.app_out_consumed_q_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  1.4  6.7    Net u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_gt12mhz_async_data.app_in_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I2[3] budget 7.117000 ns (13,5) -> (13,7)
Info:                Sink u_app.u_spi.en_d_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  7.2  Source u_app.u_spi.en_d_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  0.9  8.1    Net u_app.u_spi.en_d_SB_LUT4_O_I2[3] budget 7.117000 ns (13,7) -> (13,8)
Info:                Sink u_app.u_spi.sck_d_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  8.7  Source u_app.u_spi.sck_d_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.9  9.6    Net u_app.u_spi.sck_d_SB_LUT4_O_I3_SB_LUT4_O_I1[1] budget 7.116000 ns (13,8) -> (13,8)
Info:                Sink u_app.u_spi.sck_d_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.2  Source u_app.u_spi.sck_d_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.9 11.0    Net u_app.u_spi.sck_d_SB_LUT4_O_I3[3] budget 7.116000 ns (13,8) -> (13,9)
Info:                Sink u_app.u_spi.sck_d_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 11.5  Source u_app.u_spi.sck_d_SB_LUT4_O_LC.O
Info:  2.5 14.0    Net u_app.u_spi.sck_d budget 7.190000 ns (13,9) -> (13,10)
Info:                Sink u_app.u_spi.rd_data_q_SB_DFFER_Q_DFFLC.CEN
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:66.8-79.28
Info:                  ../../common/hdl/flash/spi.v:95.28-95.33
Info:                  ../hdl/bootloader/app.v:202.4-214.27
Info:  0.1 14.1  Setup u_app.u_spi.rd_data_q_SB_DFFER_Q_DFFLC.CEN
Info: 5.0 ns logic, 9.1 ns routing

Info: Critical path report for clock 'clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_ctrl_endp.byte_cnt_q_SB_DFFER_Q_3_D_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net u_usb_cdc.ctrl_stall_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] budget 1.051000 ns (6,9) -> (6,8)
Info:                Sink u_usb_cdc.ctrl_stall_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  2.3  Source u_usb_cdc.ctrl_stall_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.O
Info:  0.9  3.2    Net u_usb_cdc.ctrl_stall_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0] budget 1.050000 ns (6,8) -> (5,9)
Info:                Sink u_usb_cdc.ctrl_stall_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  3.9  Source u_usb_cdc.ctrl_stall_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:  0.9  4.7    Net u_usb_cdc.ctrl_stall_SB_LUT4_I2_O_SB_LUT4_I2_O[2] budget 1.050000 ns (5,9) -> (4,8)
Info:                Sink u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  5.3  Source u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.O
Info:  0.9  6.1    Net u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1] budget 1.050000 ns (4,8) -> (4,9)
Info:                Sink u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  6.7  Source u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:  0.9  7.6    Net u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_I2[1] budget 1.050000 ns (4,9) -> (5,10)
Info:                Sink u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  8.2  Source u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_LC.O
Info:  0.9  9.1    Net u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O[0] budget 1.050000 ns (5,10) -> (4,11)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.rx_eop_qq_SB_LUT4_I2_I1_SB_LUT4_I2_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  9.7  Source u_usb_cdc.u_sie.u_phy_rx.rx_eop_qq_SB_LUT4_I2_I1_SB_LUT4_I2_LC.O
Info:  2.0 11.7    Net u_usb_cdc.ctrl_stall_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1] budget 1.050000 ns (4,11) -> (3,5)
Info:                Sink u_usb_cdc.ctrl_stall_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 12.3  Source u_usb_cdc.ctrl_stall_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  0.9 13.1    Net u_usb_cdc.ctrl_stall_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0] budget 1.050000 ns (3,5) -> (4,5)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_I1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 13.8  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_I1_LC.O
Info:  0.9 14.7    Net u_usb_cdc.ctrl_stall_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_I3_O[2] budget 1.050000 ns (4,5) -> (3,5)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 15.1  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.O
Info:  0.9 16.0    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] budget 1.064000 ns (3,5) -> (3,4)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 16.6  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  0.9 17.4    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] budget 1.063000 ns (3,4) -> (4,3)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 18.0  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:  1.4 19.4    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_10_D_SB_LUT4_O_I1[0] budget 1.063000 ns (4,3) -> (5,5)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_10_D_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 20.1  Setup u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_10_D_SB_LUT4_O_LC.I0
Info: 8.1 ns logic, 12.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source sdi$sb_io.D_IN_0
Info:  4.1  4.1    Net sdi$SB_IO_IN budget 61.808998 ns (30,0) -> (13,10)
Info:                Sink u_app.u_spi.rd_data_q_SB_DFFER_Q_7_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:66.8-79.28
Info:                  ../../common/hdl/flash/spi.v:93.32-93.41
Info:                  ../hdl/bootloader/app.v:202.4-214.27
Info:  0.7  4.8  Setup u_app.u_spi.rd_data_q_SB_DFFER_Q_7_DFFLC.I0
Info: 0.7 ns logic, 4.1 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_pll':
Info: curr total
Info:  0.0  0.0  Source u_usb_p.D_IN_0
Info:  3.3  3.3    Net dp_rx budget 20.142000 ns (9,33) -> (4,19)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.dp_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:89.4-105.31
Info:                  ../../../usb_cdc/sie.v:647.4-659.32
Info:                  ../../../usb_cdc/phy_rx.v:61.18-61.25
Info:                  ../../../usb_cdc/usb_cdc.v:152.4-188.49
Info:  0.7  4.0  Setup u_usb_cdc.u_sie.u_phy_rx.dp_q_SB_DFFR_Q_DFFLC.I0
Info: 0.7 ns logic, 3.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_app.u_spi.state_d_SB_LUT4_O_LC.O
Info:  2.9  3.7    Net u_app.u_spi.en_d_SB_LUT4_O_I3[0] budget 41.036999 ns (14,7) -> (21,2)
Info:                Sink ss_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:66.8-79.28
Info:                  ../../common/hdl/flash/spi.v:90.21-90.28
Info:                  ../hdl/bootloader/app.v:202.4-214.27
Info:  0.5  4.2  Source ss_SB_LUT4_O_LC.O
Info:  2.8  7.0    Net ss$SB_IO_OUT budget 41.035999 ns (21,2) -> (31,0)
Info:                Sink ss$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:66.8-79.28
Info:                  ../../common/hdl/flash/spi.v:40.18-40.23
Info:                  ../hdl/bootloader/app.v:202.4-214.27
Info: 1.3 ns logic, 5.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_gt12mhz_async_data.app_out_consumed_q_SB_DFFER_Q_DFFLC.O
Info:  0.9  1.7    Net u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_gt12mhz_async_data.app_out_consumed_q budget 19.347000 ns (13,8) -> (14,8)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_gt12mhz_async_data.app_out_consumed_sq_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  2.4  Setup u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_gt12mhz_async_data.app_out_consumed_sq_SB_DFFR_Q_DFFLC.I0
Info: 1.5 ns logic, 0.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_D_SB_LUT4_O_LC.O
Info:  1.9  2.7    Net u_usb_cdc.u_ctrl_endp.dev_state_qq[1] budget 1.987000 ns (2,5) -> (4,8)
Info:                Sink led_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:89.4-105.31
Info:                  ../../../usb_cdc/ctrl_endp.v:432.27-432.39
Info:                  ../../../usb_cdc/usb_cdc.v:202.4-226.46
Info:  0.6  3.2  Source led_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.9  5.1    Net led_SB_LUT4_O_I3[1] budget 27.172001 ns (4,8) -> (6,10)
Info:                Sink led_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  5.6  Source led_SB_LUT4_O_LC.O
Info:  4.6 10.2    Net led$SB_IO_OUT budget 27.171000 ns (6,10) -> (5,33)
Info:                Sink led$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:5.11-5.14
Info: 1.8 ns logic, 8.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_sie.u_phy_rx.bus_reset_d_SB_LUT4_O_LC.O
Info:  3.0  3.8    Net u_usb_cdc.bus_reset budget 6.157000 ns (2,11) -> (4,2)
Info:                Sink u_usb_cdc.rstn_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  ../hdl/bootloader/bootloader.v:89.4-105.31
Info:                  ../../../usb_cdc/sie.v:647.4-659.32
Info:                  ../../../usb_cdc/phy_rx.v:159.24-159.35
Info:                  ../../../usb_cdc/usb_cdc.v:152.4-188.49
Info:  0.6  4.3  Source u_usb_cdc.rstn_SB_LUT4_I3_LC.O
Info:  3.0  7.3    Net u_usb_cdc.rstn_SB_LUT4_I3_O[0] budget 6.157000 ns (4,2) -> (17,0)
Info:                Sink $gbuf_u_usb_cdc.rstn_SB_LUT4_I3_O[0]_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  8.2  Source $gbuf_u_usb_cdc.rstn_SB_LUT4_I3_O[0]_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:  0.7  8.9    Net u_usb_cdc.rstn_SB_LUT4_I3_O[0]_$glb_sr budget 20.046000 ns (17,0) -> (13,9)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.app_rstn_SB_DFFR_Q_DFFLC.SR
Info:  0.1  9.0  Setup u_usb_cdc.u_bulk_endps[0].u_bulk_endp.app_rstn_SB_DFFR_Q_DFFLC.SR
Info: 2.4 ns logic, 6.6 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 71.13 MHz (PASS at 16.00 MHz)
Info: Max frequency for clock               'clk_pll': 49.72 MHz (PASS at 48.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 4.82 ns
Info: Max delay <async>                       -> posedge clk_pll              : 4.03 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 6.96 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> posedge clk_pll              : 2.35 ns
Info: Max delay posedge clk_pll               -> <async>                      : 10.16 ns
Info: Max delay posedge clk_pll               -> posedge clk$SB_IO_IN_$glb_clk: 9.00 ns

Info: Slack histogram:
Info:  legend: * represents 15 endpoint(s)
Info:          + represents [1,15) endpoint(s)
Info: [   721,   4669) |********+
Info: [  4669,   8617) |******+
Info: [  8617,  12565) |************************************************************ 
Info: [ 12565,  16513) |******************+
Info: [ 16513,  20461) |***************************************+
Info: [ 20461,  24409) | 
Info: [ 24409,  28357) | 
Info: [ 28357,  32305) | 
Info: [ 32305,  36253) | 
Info: [ 36253,  40201) | 
Info: [ 40201,  44149) | 
Info: [ 44149,  48097) | 
Info: [ 48097,  52045) |***+
Info: [ 52045,  55993) |*********+
Info: [ 55993,  59941) |************+
Info: [ 59941,  63889) |**+
Info: [ 63889,  67837) | 
Info: [ 67837,  71785) | 
Info: [ 71785,  75733) |+
Info: [ 75733,  79681) |+

Info: Program finished normally.
