Loading plugins phase: Elapsed time ==> 0s.187ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Luis Alonso Murillo\Documents\GitHub\DTMF\transmitter\Encoder.cydsn\Encoder.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Luis Alonso Murillo\Documents\GitHub\DTMF\transmitter\Encoder.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.577ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Encoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Luis Alonso Murillo\Documents\GitHub\DTMF\transmitter\Encoder.cydsn\Encoder.cyprj -dcpsoc3 Encoder.v -verilog
======================================================================

======================================================================
Compiling:  Encoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Luis Alonso Murillo\Documents\GitHub\DTMF\transmitter\Encoder.cydsn\Encoder.cyprj -dcpsoc3 Encoder.v -verilog
======================================================================

======================================================================
Compiling:  Encoder.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Luis Alonso Murillo\Documents\GitHub\DTMF\transmitter\Encoder.cydsn\Encoder.cyprj -dcpsoc3 -verilog Encoder.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 16 19:45:28 2018


======================================================================
Compiling:  Encoder.v
Program  :   vpp
Options  :    -yv2 -q10 Encoder.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 16 19:45:28 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Encoder.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Encoder.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Luis Alonso Murillo\Documents\GitHub\DTMF\transmitter\Encoder.cydsn\Encoder.cyprj -dcpsoc3 -verilog Encoder.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 16 19:45:29 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Luis Alonso Murillo\Documents\GitHub\DTMF\transmitter\Encoder.cydsn\codegentemp\Encoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Luis Alonso Murillo\Documents\GitHub\DTMF\transmitter\Encoder.cydsn\codegentemp\Encoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Encoder.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Luis Alonso Murillo\Documents\GitHub\DTMF\transmitter\Encoder.cydsn\Encoder.cyprj -dcpsoc3 -verilog Encoder.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 16 19:45:30 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Luis Alonso Murillo\Documents\GitHub\DTMF\transmitter\Encoder.cydsn\codegentemp\Encoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Luis Alonso Murillo\Documents\GitHub\DTMF\transmitter\Encoder.cydsn\codegentemp\Encoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	Net_53
	Net_54
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_50
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\Col_Tone:Net_280\
	\Col_Tone:Net_80\
	\Row_Tone:Net_280\
	\Row_Tone:Net_80\
	\Col_Divider:PWMUDB:km_run\
	\Col_Divider:PWMUDB:ctrl_cmpmode2_2\
	\Col_Divider:PWMUDB:ctrl_cmpmode2_1\
	\Col_Divider:PWMUDB:ctrl_cmpmode2_0\
	\Col_Divider:PWMUDB:ctrl_cmpmode1_2\
	\Col_Divider:PWMUDB:ctrl_cmpmode1_1\
	\Col_Divider:PWMUDB:ctrl_cmpmode1_0\
	\Col_Divider:PWMUDB:capt_rising\
	\Col_Divider:PWMUDB:capt_falling\
	\Col_Divider:PWMUDB:trig_rise\
	\Col_Divider:PWMUDB:trig_fall\
	\Col_Divider:PWMUDB:sc_kill\
	\Col_Divider:PWMUDB:min_kill\
	\Col_Divider:PWMUDB:km_tc\
	\Col_Divider:PWMUDB:db_tc\
	\Col_Divider:PWMUDB:dith_sel\
	\Col_Divider:Net_101\
	\Col_Divider:Net_96\
	Net_2126
	\Col_Divider:PWMUDB:MODULE_6:b_31\
	\Col_Divider:PWMUDB:MODULE_6:b_30\
	\Col_Divider:PWMUDB:MODULE_6:b_29\
	\Col_Divider:PWMUDB:MODULE_6:b_28\
	\Col_Divider:PWMUDB:MODULE_6:b_27\
	\Col_Divider:PWMUDB:MODULE_6:b_26\
	\Col_Divider:PWMUDB:MODULE_6:b_25\
	\Col_Divider:PWMUDB:MODULE_6:b_24\
	\Col_Divider:PWMUDB:MODULE_6:b_23\
	\Col_Divider:PWMUDB:MODULE_6:b_22\
	\Col_Divider:PWMUDB:MODULE_6:b_21\
	\Col_Divider:PWMUDB:MODULE_6:b_20\
	\Col_Divider:PWMUDB:MODULE_6:b_19\
	\Col_Divider:PWMUDB:MODULE_6:b_18\
	\Col_Divider:PWMUDB:MODULE_6:b_17\
	\Col_Divider:PWMUDB:MODULE_6:b_16\
	\Col_Divider:PWMUDB:MODULE_6:b_15\
	\Col_Divider:PWMUDB:MODULE_6:b_14\
	\Col_Divider:PWMUDB:MODULE_6:b_13\
	\Col_Divider:PWMUDB:MODULE_6:b_12\
	\Col_Divider:PWMUDB:MODULE_6:b_11\
	\Col_Divider:PWMUDB:MODULE_6:b_10\
	\Col_Divider:PWMUDB:MODULE_6:b_9\
	\Col_Divider:PWMUDB:MODULE_6:b_8\
	\Col_Divider:PWMUDB:MODULE_6:b_7\
	\Col_Divider:PWMUDB:MODULE_6:b_6\
	\Col_Divider:PWMUDB:MODULE_6:b_5\
	\Col_Divider:PWMUDB:MODULE_6:b_4\
	\Col_Divider:PWMUDB:MODULE_6:b_3\
	\Col_Divider:PWMUDB:MODULE_6:b_2\
	\Col_Divider:PWMUDB:MODULE_6:b_1\
	\Col_Divider:PWMUDB:MODULE_6:b_0\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:a_31\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:a_30\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:a_29\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:a_28\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:a_27\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:a_26\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:a_25\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:a_24\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_31\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_30\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_29\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_28\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_27\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_26\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_25\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_24\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_23\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_22\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_21\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_20\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_19\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_18\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_17\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_16\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_15\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_14\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_13\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_12\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_11\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_10\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_9\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_8\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_7\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_6\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_5\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_4\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_3\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_2\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_1\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:b_0\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_31\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_30\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_29\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_28\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_27\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_26\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_25\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_24\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_23\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_22\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_21\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_20\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_19\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_18\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_17\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_16\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_15\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_14\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_13\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_12\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_11\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_10\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_9\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_8\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_7\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_6\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_5\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_4\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_3\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_2\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2133
	Net_2127
	Net_2125
	\Col_Divider:Net_113\
	\Col_Divider:Net_107\
	\Col_Divider:Net_114\
	\Row_Divider:PWMUDB:km_run\
	\Row_Divider:PWMUDB:ctrl_cmpmode2_2\
	\Row_Divider:PWMUDB:ctrl_cmpmode2_1\
	\Row_Divider:PWMUDB:ctrl_cmpmode2_0\
	\Row_Divider:PWMUDB:ctrl_cmpmode1_2\
	\Row_Divider:PWMUDB:ctrl_cmpmode1_1\
	\Row_Divider:PWMUDB:ctrl_cmpmode1_0\
	\Row_Divider:PWMUDB:capt_rising\
	\Row_Divider:PWMUDB:capt_falling\
	\Row_Divider:PWMUDB:trig_rise\
	\Row_Divider:PWMUDB:trig_fall\
	\Row_Divider:PWMUDB:sc_kill\
	\Row_Divider:PWMUDB:min_kill\
	\Row_Divider:PWMUDB:km_tc\
	\Row_Divider:PWMUDB:db_tc\
	\Row_Divider:PWMUDB:dith_sel\
	\Row_Divider:Net_101\
	\Row_Divider:Net_96\
	Net_2137
	\Row_Divider:PWMUDB:MODULE_7:b_31\
	\Row_Divider:PWMUDB:MODULE_7:b_30\
	\Row_Divider:PWMUDB:MODULE_7:b_29\
	\Row_Divider:PWMUDB:MODULE_7:b_28\
	\Row_Divider:PWMUDB:MODULE_7:b_27\
	\Row_Divider:PWMUDB:MODULE_7:b_26\
	\Row_Divider:PWMUDB:MODULE_7:b_25\
	\Row_Divider:PWMUDB:MODULE_7:b_24\
	\Row_Divider:PWMUDB:MODULE_7:b_23\
	\Row_Divider:PWMUDB:MODULE_7:b_22\
	\Row_Divider:PWMUDB:MODULE_7:b_21\
	\Row_Divider:PWMUDB:MODULE_7:b_20\
	\Row_Divider:PWMUDB:MODULE_7:b_19\
	\Row_Divider:PWMUDB:MODULE_7:b_18\
	\Row_Divider:PWMUDB:MODULE_7:b_17\
	\Row_Divider:PWMUDB:MODULE_7:b_16\
	\Row_Divider:PWMUDB:MODULE_7:b_15\
	\Row_Divider:PWMUDB:MODULE_7:b_14\
	\Row_Divider:PWMUDB:MODULE_7:b_13\
	\Row_Divider:PWMUDB:MODULE_7:b_12\
	\Row_Divider:PWMUDB:MODULE_7:b_11\
	\Row_Divider:PWMUDB:MODULE_7:b_10\
	\Row_Divider:PWMUDB:MODULE_7:b_9\
	\Row_Divider:PWMUDB:MODULE_7:b_8\
	\Row_Divider:PWMUDB:MODULE_7:b_7\
	\Row_Divider:PWMUDB:MODULE_7:b_6\
	\Row_Divider:PWMUDB:MODULE_7:b_5\
	\Row_Divider:PWMUDB:MODULE_7:b_4\
	\Row_Divider:PWMUDB:MODULE_7:b_3\
	\Row_Divider:PWMUDB:MODULE_7:b_2\
	\Row_Divider:PWMUDB:MODULE_7:b_1\
	\Row_Divider:PWMUDB:MODULE_7:b_0\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:a_31\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:a_30\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:a_29\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:a_28\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:a_27\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:a_26\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:a_25\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:a_24\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_31\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_30\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_29\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_28\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_27\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_26\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_25\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_24\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_23\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_22\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_21\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_20\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_19\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_18\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_17\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_16\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_15\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_14\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_13\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_12\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_11\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_10\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_9\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_8\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_7\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_6\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_5\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_4\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_3\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_2\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_1\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:b_0\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_31\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_30\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_29\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_28\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_27\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_26\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_25\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_24\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_23\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_22\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_21\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_20\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_19\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_18\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_17\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_16\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_15\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_14\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_13\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_12\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_11\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_10\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_9\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_8\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_7\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_6\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_5\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_4\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_3\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_2\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2144
	Net_2138
	Net_2136
	\Row_Divider:Net_113\
	\Row_Divider:Net_107\
	\Row_Divider:Net_114\

    Synthesized names
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_31\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_30\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_29\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_28\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_27\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_26\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_25\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_24\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_23\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_22\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_21\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_20\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_19\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_18\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_17\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_16\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_15\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_14\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_13\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_12\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_11\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_10\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_9\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_8\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_7\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_6\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_5\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_4\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_3\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_2\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_31\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_30\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_29\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_28\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_27\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_26\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_25\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_24\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_23\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_22\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_21\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_20\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_19\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_18\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_17\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_16\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_15\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_14\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_13\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_12\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_11\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_10\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_9\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_8\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_7\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_6\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_5\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_4\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_3\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 299 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:tx_hd_send_break\ to Net_36
Aliasing \UART_1:BUART:HalfDuplexSend\ to Net_36
Aliasing \UART_1:BUART:FinalParityType_1\ to Net_36
Aliasing \UART_1:BUART:FinalParityType_0\ to Net_36
Aliasing \UART_1:BUART:FinalAddrMode_2\ to Net_36
Aliasing \UART_1:BUART:FinalAddrMode_1\ to Net_36
Aliasing \UART_1:BUART:FinalAddrMode_0\ to Net_36
Aliasing \UART_1:BUART:tx_ctrl_mark\ to Net_36
Aliasing zero to Net_36
Aliasing \UART_1:BUART:tx_status_6\ to Net_36
Aliasing \UART_1:BUART:tx_status_5\ to Net_36
Aliasing \UART_1:BUART:tx_status_4\ to Net_36
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to Net_36
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_36
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_36
Aliasing \UART_1:BUART:rx_status_1\ to Net_36
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_36
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_36
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_36
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_36
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_36
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_36
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_36
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_36
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_12_6_net_0 to one
Aliasing tmpOE__Tx_P12_7_net_0 to one
Aliasing Net_1177 to Net_36
Aliasing tmpOE__P00_Vout_net_0 to one
Aliasing \Col_Tone:VDAC8:Net_83\ to Net_36
Aliasing \Col_Tone:VDAC8:Net_81\ to Net_36
Aliasing \Col_Tone:VDAC8:Net_82\ to Net_36
Aliasing Net_1176 to Net_36
Aliasing Net_1178 to Net_36
Aliasing Net_1179 to Net_36
Aliasing \Row_Tone:VDAC8:Net_83\ to Net_36
Aliasing \Row_Tone:VDAC8:Net_81\ to Net_36
Aliasing \Row_Tone:VDAC8:Net_82\ to Net_36
Aliasing \Col_Divider:PWMUDB:hwCapture\ to Net_36
Aliasing \Col_Divider:PWMUDB:trig_out\ to one
Aliasing \Col_Divider:PWMUDB:runmode_enable\\S\ to Net_36
Aliasing \Col_Divider:PWMUDB:ltch_kill_reg\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:ltch_kill_reg\\S\ to Net_36
Aliasing \Col_Divider:PWMUDB:min_kill_reg\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:min_kill_reg\\S\ to Net_36
Aliasing \Col_Divider:PWMUDB:final_kill\ to one
Aliasing \Col_Divider:PWMUDB:dith_count_1\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:dith_count_1\\S\ to Net_36
Aliasing \Col_Divider:PWMUDB:dith_count_0\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:dith_count_0\\S\ to Net_36
Aliasing \Col_Divider:PWMUDB:status_6\ to Net_36
Aliasing \Col_Divider:PWMUDB:status_4\ to Net_36
Aliasing \Col_Divider:PWMUDB:cmp1_status_reg\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:cmp1_status_reg\\S\ to Net_36
Aliasing \Col_Divider:PWMUDB:cmp2_status_reg\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:cmp2_status_reg\\S\ to Net_36
Aliasing \Col_Divider:PWMUDB:final_kill_reg\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:final_kill_reg\\S\ to Net_36
Aliasing \Col_Divider:PWMUDB:cs_addr_0\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:pwm_temp\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_23\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_22\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_21\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_20\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_19\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_18\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_17\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_16\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_15\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_14\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_13\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_12\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_11\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_10\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_9\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_8\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_7\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_6\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_5\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_4\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_3\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_2\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Row_Divider:PWMUDB:hwCapture\ to Net_36
Aliasing \Row_Divider:PWMUDB:trig_out\ to one
Aliasing \Row_Divider:PWMUDB:runmode_enable\\S\ to Net_36
Aliasing \Row_Divider:PWMUDB:ltch_kill_reg\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:ltch_kill_reg\\S\ to Net_36
Aliasing \Row_Divider:PWMUDB:min_kill_reg\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:min_kill_reg\\S\ to Net_36
Aliasing \Row_Divider:PWMUDB:final_kill\ to one
Aliasing \Row_Divider:PWMUDB:dith_count_1\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:dith_count_1\\S\ to Net_36
Aliasing \Row_Divider:PWMUDB:dith_count_0\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:dith_count_0\\S\ to Net_36
Aliasing \Row_Divider:PWMUDB:status_6\ to Net_36
Aliasing \Row_Divider:PWMUDB:status_4\ to Net_36
Aliasing \Row_Divider:PWMUDB:cmp1_status_reg\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:cmp1_status_reg\\S\ to Net_36
Aliasing \Row_Divider:PWMUDB:cmp2_status_reg\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:cmp2_status_reg\\S\ to Net_36
Aliasing \Row_Divider:PWMUDB:final_kill_reg\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:final_kill_reg\\S\ to Net_36
Aliasing \Row_Divider:PWMUDB:cs_addr_0\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:pwm_temp\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_23\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_22\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_21\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_20\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_19\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_18\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_17\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_16\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_15\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_14\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_13\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_12\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_11\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_10\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_9\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_8\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_7\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_6\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_5\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_4\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_3\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_2\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:rx_break_status\\D\ to Net_36
Aliasing \Col_Divider:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Col_Divider:PWMUDB:prevCapture\\D\ to Net_36
Aliasing \Col_Divider:PWMUDB:trig_last\\D\ to Net_36
Aliasing \Col_Divider:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Col_Divider:PWMUDB:tc_i_reg\\D\ to \Col_Divider:PWMUDB:status_2\
Aliasing \Row_Divider:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Row_Divider:PWMUDB:prevCapture\\D\ to Net_36
Aliasing \Row_Divider:PWMUDB:trig_last\\D\ to Net_36
Aliasing \Row_Divider:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Row_Divider:PWMUDB:tc_i_reg\\D\ to \Row_Divider:PWMUDB:status_2\
Removing Lhs of wire \UART_1:Net_61\[2] = \UART_1:Net_9\[1]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[8] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[9] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[10] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[11] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[12] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[13] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[14] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[15] = Net_36[7]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[27] = \UART_1:BUART:tx_bitclk_dp\[64]
Removing Lhs of wire zero[28] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[74] = \UART_1:BUART:tx_counter_dp\[65]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[75] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[76] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[77] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[79] = \UART_1:BUART:tx_fifo_empty\[42]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[81] = \UART_1:BUART:tx_fifo_notfull\[41]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[141] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[149] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[151] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[161]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[152] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[177]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[153] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[191]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[154] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[155]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[155] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[156] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[157] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[163] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[164] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[165] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[166] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[167] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[168] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[169] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[170] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[171] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[172] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[173] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[174] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[179] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[180] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[181] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[182] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[183] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[184] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[185] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[186] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[187] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[188] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[195] = Net_36[7]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[196] = \UART_1:BUART:rx_parity_error_status\[197]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[198] = \UART_1:BUART:rx_stop_bit_error\[199]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[209] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[258]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[213] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[280]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[214] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[215] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[216] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[217] = \UART_1:BUART:sRX:MODIN4_6\[218]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[218] = \UART_1:BUART:rx_count_6\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[219] = \UART_1:BUART:sRX:MODIN4_5\[220]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[220] = \UART_1:BUART:rx_count_5\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[221] = \UART_1:BUART:sRX:MODIN4_4\[222]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[222] = \UART_1:BUART:rx_count_4\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[223] = \UART_1:BUART:sRX:MODIN4_3\[224]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[224] = \UART_1:BUART:rx_count_3\[139]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[225] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[226] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[227] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[228] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[229] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[230] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[231] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[232] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[233] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[234] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[235] = \UART_1:BUART:rx_count_6\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[236] = \UART_1:BUART:rx_count_5\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[237] = \UART_1:BUART:rx_count_4\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[238] = \UART_1:BUART:rx_count_3\[139]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[239] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[240] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[241] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[242] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[243] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[244] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[245] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[260] = \UART_1:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[261] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[262] = \UART_1:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[263] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[264] = \UART_1:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[265] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[267] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[268] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[269] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire tmpOE__Rx_12_6_net_0[291] = one[4]
Removing Lhs of wire tmpOE__Tx_P12_7_net_0[296] = one[4]
Removing Lhs of wire Net_1177[301] = Net_36[7]
Removing Lhs of wire tmpOE__P00_Vout_net_0[303] = one[4]
Removing Rhs of wire \Col_Tone:Net_183\[323] = \Col_Tone:demux:tmp__demux_0_reg\[328]
Removing Rhs of wire \Col_Tone:Net_107\[326] = \Col_Tone:demux:tmp__demux_1_reg\[331]
Removing Rhs of wire \Col_Tone:Net_134\[329] = \Col_Tone:cydff_1\[343]
Removing Lhs of wire \Col_Tone:Net_336\[330] = Net_15[332]
Removing Rhs of wire Net_15[332] = \Col_Divider:PWMUDB:pwm1_i_reg\[498]
Removing Lhs of wire \Col_Tone:VDAC8:Net_83\[334] = Net_36[7]
Removing Lhs of wire \Col_Tone:VDAC8:Net_81\[335] = Net_36[7]
Removing Lhs of wire \Col_Tone:VDAC8:Net_82\[336] = Net_36[7]
Removing Lhs of wire Net_1176[344] = Net_36[7]
Removing Lhs of wire Net_1178[347] = Net_36[7]
Removing Lhs of wire Net_1179[348] = Net_36[7]
Removing Rhs of wire \Row_Tone:Net_183\[359] = \Row_Tone:demux:tmp__demux_0_reg\[364]
Removing Rhs of wire \Row_Tone:Net_107\[362] = \Row_Tone:demux:tmp__demux_1_reg\[367]
Removing Rhs of wire \Row_Tone:Net_134\[365] = \Row_Tone:cydff_1\[379]
Removing Lhs of wire \Row_Tone:Net_336\[366] = Net_309[368]
Removing Rhs of wire Net_309[368] = \Row_Divider:PWMUDB:pwm1_i_reg\[830]
Removing Lhs of wire \Row_Tone:VDAC8:Net_83\[370] = Net_36[7]
Removing Lhs of wire \Row_Tone:VDAC8:Net_81\[371] = Net_36[7]
Removing Lhs of wire \Row_Tone:VDAC8:Net_82\[372] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:ctrl_enable\[393] = \Col_Divider:PWMUDB:control_7\[385]
Removing Lhs of wire \Col_Divider:PWMUDB:hwCapture\[403] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:hwEnable\[404] = \Col_Divider:PWMUDB:control_7\[385]
Removing Lhs of wire \Col_Divider:PWMUDB:trig_out\[408] = one[4]
Removing Lhs of wire \Col_Divider:PWMUDB:runmode_enable\\R\[410] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:runmode_enable\\S\[411] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:final_enable\[412] = \Col_Divider:PWMUDB:runmode_enable\[409]
Removing Lhs of wire \Col_Divider:PWMUDB:ltch_kill_reg\\R\[416] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:ltch_kill_reg\\S\[417] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:min_kill_reg\\R\[418] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:min_kill_reg\\S\[419] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:final_kill\[422] = one[4]
Removing Lhs of wire \Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_1\[426] = \Col_Divider:PWMUDB:MODULE_6:g2:a0:s_1\[665]
Removing Lhs of wire \Col_Divider:PWMUDB:add_vi_vv_MODGEN_6_0\[428] = \Col_Divider:PWMUDB:MODULE_6:g2:a0:s_0\[666]
Removing Lhs of wire \Col_Divider:PWMUDB:dith_count_1\\R\[429] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:dith_count_1\\S\[430] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:dith_count_0\\R\[431] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:dith_count_0\\S\[432] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:status_6\[435] = Net_36[7]
Removing Rhs of wire \Col_Divider:PWMUDB:status_5\[436] = \Col_Divider:PWMUDB:final_kill_reg\[451]
Removing Lhs of wire \Col_Divider:PWMUDB:status_4\[437] = Net_36[7]
Removing Rhs of wire \Col_Divider:PWMUDB:status_3\[438] = \Col_Divider:PWMUDB:fifo_full\[458]
Removing Rhs of wire \Col_Divider:PWMUDB:status_1\[440] = \Col_Divider:PWMUDB:cmp2_status_reg\[450]
Removing Rhs of wire \Col_Divider:PWMUDB:status_0\[441] = \Col_Divider:PWMUDB:cmp1_status_reg\[449]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp1_status_reg\\R\[452] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp1_status_reg\\S\[453] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp2_status_reg\\R\[454] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp2_status_reg\\S\[455] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:final_kill_reg\\R\[456] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:final_kill_reg\\S\[457] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:cs_addr_2\[459] = \Col_Divider:PWMUDB:tc_i\[414]
Removing Lhs of wire \Col_Divider:PWMUDB:cs_addr_1\[460] = \Col_Divider:PWMUDB:runmode_enable\[409]
Removing Lhs of wire \Col_Divider:PWMUDB:cs_addr_0\[461] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:compare1\[494] = \Col_Divider:PWMUDB:cmp1_less\[465]
Removing Lhs of wire \Col_Divider:PWMUDB:compare2\[495] = \Col_Divider:PWMUDB:cmp2_less\[468]
Removing Lhs of wire \Col_Divider:PWMUDB:pwm_temp\[506] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_23\[547] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_22\[548] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_21\[549] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_20\[550] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_19\[551] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_18\[552] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_17\[553] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_16\[554] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_15\[555] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_14\[556] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_13\[557] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_12\[558] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_11\[559] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_10\[560] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_9\[561] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_8\[562] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_7\[563] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_6\[564] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_5\[565] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_4\[566] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_3\[567] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_2\[568] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_1\[569] = \Col_Divider:PWMUDB:MODIN5_1\[570]
Removing Lhs of wire \Col_Divider:PWMUDB:MODIN5_1\[570] = \Col_Divider:PWMUDB:dith_count_1\[425]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:a_0\[571] = \Col_Divider:PWMUDB:MODIN5_0\[572]
Removing Lhs of wire \Col_Divider:PWMUDB:MODIN5_0\[572] = \Col_Divider:PWMUDB:dith_count_0\[427]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[704] = one[4]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[705] = one[4]
Removing Lhs of wire \Row_Divider:PWMUDB:ctrl_enable\[725] = \Row_Divider:PWMUDB:control_7\[717]
Removing Lhs of wire \Row_Divider:PWMUDB:hwCapture\[735] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:hwEnable\[736] = \Row_Divider:PWMUDB:control_7\[717]
Removing Lhs of wire \Row_Divider:PWMUDB:trig_out\[740] = one[4]
Removing Lhs of wire \Row_Divider:PWMUDB:runmode_enable\\R\[742] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:runmode_enable\\S\[743] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:final_enable\[744] = \Row_Divider:PWMUDB:runmode_enable\[741]
Removing Lhs of wire \Row_Divider:PWMUDB:ltch_kill_reg\\R\[748] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:ltch_kill_reg\\S\[749] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:min_kill_reg\\R\[750] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:min_kill_reg\\S\[751] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:final_kill\[754] = one[4]
Removing Lhs of wire \Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_1\[758] = \Row_Divider:PWMUDB:MODULE_7:g2:a0:s_1\[997]
Removing Lhs of wire \Row_Divider:PWMUDB:add_vi_vv_MODGEN_7_0\[760] = \Row_Divider:PWMUDB:MODULE_7:g2:a0:s_0\[998]
Removing Lhs of wire \Row_Divider:PWMUDB:dith_count_1\\R\[761] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:dith_count_1\\S\[762] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:dith_count_0\\R\[763] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:dith_count_0\\S\[764] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:status_6\[767] = Net_36[7]
Removing Rhs of wire \Row_Divider:PWMUDB:status_5\[768] = \Row_Divider:PWMUDB:final_kill_reg\[783]
Removing Lhs of wire \Row_Divider:PWMUDB:status_4\[769] = Net_36[7]
Removing Rhs of wire \Row_Divider:PWMUDB:status_3\[770] = \Row_Divider:PWMUDB:fifo_full\[790]
Removing Rhs of wire \Row_Divider:PWMUDB:status_1\[772] = \Row_Divider:PWMUDB:cmp2_status_reg\[782]
Removing Rhs of wire \Row_Divider:PWMUDB:status_0\[773] = \Row_Divider:PWMUDB:cmp1_status_reg\[781]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp1_status_reg\\R\[784] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp1_status_reg\\S\[785] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp2_status_reg\\R\[786] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp2_status_reg\\S\[787] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:final_kill_reg\\R\[788] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:final_kill_reg\\S\[789] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:cs_addr_2\[791] = \Row_Divider:PWMUDB:tc_i\[746]
Removing Lhs of wire \Row_Divider:PWMUDB:cs_addr_1\[792] = \Row_Divider:PWMUDB:runmode_enable\[741]
Removing Lhs of wire \Row_Divider:PWMUDB:cs_addr_0\[793] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:compare1\[826] = \Row_Divider:PWMUDB:cmp1_less\[797]
Removing Lhs of wire \Row_Divider:PWMUDB:compare2\[827] = \Row_Divider:PWMUDB:cmp2_less\[800]
Removing Lhs of wire \Row_Divider:PWMUDB:pwm_temp\[838] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_23\[879] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_22\[880] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_21\[881] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_20\[882] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_19\[883] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_18\[884] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_17\[885] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_16\[886] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_15\[887] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_14\[888] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_13\[889] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_12\[890] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_11\[891] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_10\[892] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_9\[893] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_8\[894] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_7\[895] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_6\[896] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_5\[897] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_4\[898] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_3\[899] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_2\[900] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_1\[901] = \Row_Divider:PWMUDB:MODIN6_1\[902]
Removing Lhs of wire \Row_Divider:PWMUDB:MODIN6_1\[902] = \Row_Divider:PWMUDB:dith_count_1\[757]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:a_0\[903] = \Row_Divider:PWMUDB:MODIN6_0\[904]
Removing Lhs of wire \Row_Divider:PWMUDB:MODIN6_0\[904] = \Row_Divider:PWMUDB:dith_count_0\[759]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1036] = one[4]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1037] = one[4]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1044] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1059] = \UART_1:BUART:rx_bitclk_pre\[130]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1068] = \UART_1:BUART:rx_parity_error_pre\[207]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1069] = Net_36[7]
Removing Lhs of wire \Col_Tone:cydff_1\\D\[1073] = Net_36[7]
Removing Lhs of wire \Row_Tone:cydff_1\\D\[1074] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:min_kill_reg\\D\[1075] = one[4]
Removing Lhs of wire \Col_Divider:PWMUDB:prevCapture\\D\[1076] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:trig_last\\D\[1077] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:ltch_kill_reg\\D\[1080] = one[4]
Removing Lhs of wire \Col_Divider:PWMUDB:prevCompare1\\D\[1083] = \Col_Divider:PWMUDB:cmp1\[444]
Removing Lhs of wire \Col_Divider:PWMUDB:prevCompare2\\D\[1084] = \Col_Divider:PWMUDB:cmp2\[447]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp1_status_reg\\D\[1085] = \Col_Divider:PWMUDB:cmp1_status\[445]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp2_status_reg\\D\[1086] = \Col_Divider:PWMUDB:cmp2_status\[448]
Removing Lhs of wire \Col_Divider:PWMUDB:pwm_i_reg\\D\[1088] = \Col_Divider:PWMUDB:pwm_i\[497]
Removing Lhs of wire \Col_Divider:PWMUDB:pwm1_i_reg\\D\[1089] = \Col_Divider:PWMUDB:pwm1_i\[499]
Removing Lhs of wire \Col_Divider:PWMUDB:pwm2_i_reg\\D\[1090] = \Col_Divider:PWMUDB:pwm2_i\[501]
Removing Lhs of wire \Col_Divider:PWMUDB:tc_i_reg\\D\[1091] = \Col_Divider:PWMUDB:status_2\[439]
Removing Lhs of wire \Row_Divider:PWMUDB:min_kill_reg\\D\[1092] = one[4]
Removing Lhs of wire \Row_Divider:PWMUDB:prevCapture\\D\[1093] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:trig_last\\D\[1094] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:ltch_kill_reg\\D\[1097] = one[4]
Removing Lhs of wire \Row_Divider:PWMUDB:prevCompare1\\D\[1100] = \Row_Divider:PWMUDB:cmp1\[776]
Removing Lhs of wire \Row_Divider:PWMUDB:prevCompare2\\D\[1101] = \Row_Divider:PWMUDB:cmp2\[779]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp1_status_reg\\D\[1102] = \Row_Divider:PWMUDB:cmp1_status\[777]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp2_status_reg\\D\[1103] = \Row_Divider:PWMUDB:cmp2_status\[780]
Removing Lhs of wire \Row_Divider:PWMUDB:pwm_i_reg\\D\[1105] = \Row_Divider:PWMUDB:pwm_i\[829]
Removing Lhs of wire \Row_Divider:PWMUDB:pwm1_i_reg\\D\[1106] = \Row_Divider:PWMUDB:pwm1_i\[831]
Removing Lhs of wire \Row_Divider:PWMUDB:pwm2_i_reg\\D\[1107] = \Row_Divider:PWMUDB:pwm2_i\[833]
Removing Lhs of wire \Row_Divider:PWMUDB:tc_i_reg\\D\[1108] = \Row_Divider:PWMUDB:status_2\[771]

------------------------------------------------------
Aliased 0 equations, 275 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_36' (cost = 0):
Net_36 <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:cmp1\' (cost = 0):
\Col_Divider:PWMUDB:cmp1\ <= (\Col_Divider:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:cmp2\' (cost = 0):
\Col_Divider:PWMUDB:cmp2\ <= (\Col_Divider:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Col_Divider:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \Col_Divider:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Col_Divider:PWMUDB:dith_count_1\ and \Col_Divider:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:cmp1\' (cost = 0):
\Row_Divider:PWMUDB:cmp1\ <= (\Row_Divider:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:cmp2\' (cost = 0):
\Row_Divider:PWMUDB:cmp2\ <= (\Row_Divider:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Row_Divider:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \Row_Divider:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Row_Divider:PWMUDB:dith_count_1\ and \Row_Divider:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \Col_Divider:PWMUDB:dith_count_0\ and \Col_Divider:PWMUDB:dith_count_1\)
	OR (not \Col_Divider:PWMUDB:dith_count_1\ and \Col_Divider:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \Row_Divider:PWMUDB:dith_count_0\ and \Row_Divider:PWMUDB:dith_count_1\)
	OR (not \Row_Divider:PWMUDB:dith_count_1\ and \Row_Divider:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_25 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_25 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_25 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_25 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_25 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 83 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to Net_36
Aliasing \UART_1:BUART:rx_status_6\ to Net_36
Aliasing \Col_Divider:PWMUDB:final_capture\ to Net_36
Aliasing \Col_Divider:PWMUDB:pwm_i\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_36
Aliasing \Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_36
Aliasing \Row_Divider:PWMUDB:final_capture\ to Net_36
Aliasing \Row_Divider:PWMUDB:pwm_i\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_36
Aliasing \Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_36
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to Net_36
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to Net_36
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to Net_36
Aliasing \Col_Divider:PWMUDB:final_kill_reg\\D\ to Net_36
Aliasing \Row_Divider:PWMUDB:final_kill_reg\\D\ to Net_36
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[94] = \UART_1:BUART:rx_bitclk\[142]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[193] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[202] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:final_capture\[463] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:pwm_i\[497] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[675] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[685] = Net_36[7]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[695] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:final_capture\[795] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:pwm_i\[829] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1007] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1017] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1027] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1051] = \UART_1:BUART:tx_ctrl_mark_last\[85]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1063] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1064] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1066] = Net_36[7]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1067] = \UART_1:BUART:rx_markspace_pre\[206]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1072] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \Col_Divider:PWMUDB:runmode_enable\\D\[1078] = \Col_Divider:PWMUDB:control_7\[385]
Removing Lhs of wire \Col_Divider:PWMUDB:final_kill_reg\\D\[1087] = Net_36[7]
Removing Lhs of wire \Row_Divider:PWMUDB:runmode_enable\\D\[1095] = \Row_Divider:PWMUDB:control_7\[717]
Removing Lhs of wire \Row_Divider:PWMUDB:final_kill_reg\\D\[1104] = Net_36[7]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_25 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_25 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Luis Alonso Murillo\Documents\GitHub\DTMF\transmitter\Encoder.cydsn\Encoder.cyprj" -dcpsoc3 Encoder.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.390ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Friday, 16 March 2018 19:45:31
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Luis Alonso Murillo\Documents\GitHub\DTMF\transmitter\Encoder.cydsn\Encoder.cyprj -d CY8C5888LTI-LP097 Encoder.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_36
    Removed wire end \Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_36
    Removed wire end \Col_Divider:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_36
    Removed wire end \Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_36
    Removed wire end \Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_36
    Removed wire end \Row_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_36
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Col_Tone:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \Row_Tone:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \Col_Divider:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Col_Divider:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Col_Divider:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Col_Divider:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Row_Divider:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Row_Divider:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Row_Divider:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Row_Divider:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ToneClock'. Fanout=2, Signal=Net_297
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Col_Divider:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ToneClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ToneClock, EnableOut: Constant 1
    UDB Clk/Enable \Row_Divider:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ToneClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ToneClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_12_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_12_6(0)__PA ,
            fb => Net_25 ,
            pad => Rx_12_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_P12_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_P12_7(0)__PA ,
            pin_input => Net_20 ,
            pad => Tx_P12_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P00_Vout(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P00_Vout(0)__PA ,
            analog_term => Net_1180 ,
            pad => P00_Vout(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_20, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_20 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_25 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Col_Divider:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:runmode_enable\ * \Col_Divider:PWMUDB:tc_i\
        );
        Output = \Col_Divider:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Row_Divider:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:runmode_enable\ * \Row_Divider:PWMUDB:tc_i\
        );
        Output = \Row_Divider:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_25
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_25 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_25 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_25
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_25 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_25 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_25
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_25
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Col_Divider:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:control_7\
        );
        Output = \Col_Divider:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Col_Divider:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:cmp1_less\
        );
        Output = \Col_Divider:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Col_Divider:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:cmp2_less\
        );
        Output = \Col_Divider:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Col_Divider:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Col_Divider:PWMUDB:prevCompare1\ * 
              \Col_Divider:PWMUDB:cmp1_less\
        );
        Output = \Col_Divider:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Col_Divider:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Col_Divider:PWMUDB:prevCompare2\ * 
              \Col_Divider:PWMUDB:cmp2_less\
        );
        Output = \Col_Divider:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_15, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:runmode_enable\ * 
              \Col_Divider:PWMUDB:cmp1_less\
        );
        Output = Net_15 (fanout=2)

    MacroCell: Name=\Row_Divider:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:control_7\
        );
        Output = \Row_Divider:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Row_Divider:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:cmp1_less\
        );
        Output = \Row_Divider:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Row_Divider:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:cmp2_less\
        );
        Output = \Row_Divider:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Row_Divider:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Row_Divider:PWMUDB:prevCompare1\ * 
              \Row_Divider:PWMUDB:cmp1_less\
        );
        Output = \Row_Divider:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Row_Divider:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Row_Divider:PWMUDB:prevCompare2\ * 
              \Row_Divider:PWMUDB:cmp2_less\
        );
        Output = \Row_Divider:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_309, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:runmode_enable\ * 
              \Row_Divider:PWMUDB:cmp1_less\
        );
        Output = Net_309 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Col_Divider:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_297 ,
            cs_addr_2 => \Col_Divider:PWMUDB:tc_i\ ,
            cs_addr_1 => \Col_Divider:PWMUDB:runmode_enable\ ,
            cl0_comb => \Col_Divider:PWMUDB:cmp1_less\ ,
            z0_comb => \Col_Divider:PWMUDB:tc_i\ ,
            cl1_comb => \Col_Divider:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Col_Divider:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Row_Divider:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_297 ,
            cs_addr_2 => \Row_Divider:PWMUDB:tc_i\ ,
            cs_addr_1 => \Row_Divider:PWMUDB:runmode_enable\ ,
            cl0_comb => \Row_Divider:PWMUDB:cmp1_less\ ,
            z0_comb => \Row_Divider:PWMUDB:tc_i\ ,
            cl1_comb => \Row_Divider:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Row_Divider:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Col_Divider:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_297 ,
            status_3 => \Col_Divider:PWMUDB:status_3\ ,
            status_2 => \Col_Divider:PWMUDB:status_2\ ,
            status_1 => \Col_Divider:PWMUDB:status_1\ ,
            status_0 => \Col_Divider:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Row_Divider:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_297 ,
            status_3 => \Row_Divider:PWMUDB:status_3\ ,
            status_2 => \Row_Divider:PWMUDB:status_2\ ,
            status_1 => \Row_Divider:PWMUDB:status_1\ ,
            status_0 => \Row_Divider:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Col_Divider:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_297 ,
            control_7 => \Col_Divider:PWMUDB:control_7\ ,
            control_6 => \Col_Divider:PWMUDB:control_6\ ,
            control_5 => \Col_Divider:PWMUDB:control_5\ ,
            control_4 => \Col_Divider:PWMUDB:control_4\ ,
            control_3 => \Col_Divider:PWMUDB:control_3\ ,
            control_2 => \Col_Divider:PWMUDB:control_2\ ,
            control_1 => \Col_Divider:PWMUDB:control_1\ ,
            control_0 => \Col_Divider:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Row_Divider:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_297 ,
            control_7 => \Row_Divider:PWMUDB:control_7\ ,
            control_6 => \Row_Divider:PWMUDB:control_6\ ,
            control_5 => \Row_Divider:PWMUDB:control_5\ ,
            control_4 => \Row_Divider:PWMUDB:control_4\ ,
            control_3 => \Row_Divider:PWMUDB:control_3\ ,
            control_2 => \Row_Divider:PWMUDB:control_2\ ,
            control_1 => \Row_Divider:PWMUDB:control_1\ ,
            control_0 => \Row_Divider:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\Col_Tone:Wave1_DMA\
        PORT MAP (
            dmareq => Net_15 ,
            termin => Net_36 ,
            termout => Net_1182 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\Col_Tone:Wave2_DMA\
        PORT MAP (
            termin => Net_36 ,
            termout => Net_1183 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\Row_Tone:Wave1_DMA\
        PORT MAP (
            dmareq => Net_309 ,
            termin => Net_36 ,
            termout => Net_1184 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\Row_Tone:Wave2_DMA\
        PORT MAP (
            termin => Net_36 ,
            termout => Net_1185 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :    6 :   42 :   48 : 12.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   38 :  154 :  192 : 19.79 %
  Unique P-terms              :   58 :  326 :  384 : 15.10 %
  Total P-terms               :   67 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.156ms
Tech Mapping phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : P00_Vout(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_12_6(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_P12_7(0) (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \DTMF_Buffer:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \Col_Tone:VDAC8:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \Row_Tone:VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 57% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 86% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : P00_Vout(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_12_6(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_P12_7(0) (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \DTMF_Buffer:ABuf\ (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \Col_Tone:VDAC8:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \Row_Tone:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 2s.452ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1180 {
    p0_0
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: Net_198 {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agl4_x_agr4
    agl4
    agl4_x_opamp_2_vplus
    opamp_2_vplus
    agl4_x_vidac_2_vout
    vidac_2_vout
  }
  Net: \Col_Tone:VDAC8:Net_77\ {
  }
  Net: \Row_Tone:VDAC8:Net_77\ {
  }
}
Map of item to net {
  p0_0                                             -> Net_1180
  opamp_2_vminus_x_p0_0                            -> Net_1180
  opamp_2_vminus                                   -> Net_1180
  vidac_3_vout                                     -> Net_198
  agr4_x_vidac_3_vout                              -> Net_198
  agr4                                             -> Net_198
  agl4_x_agr4                                      -> Net_198
  agl4                                             -> Net_198
  agl4_x_opamp_2_vplus                             -> Net_198
  opamp_2_vplus                                    -> Net_198
  agl4_x_vidac_2_vout                              -> Net_198
  vidac_2_vout                                     -> Net_198
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.468ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.31
                   Pterms :            4.06
               Macrocells :            2.38
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :      10.25 :       4.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_25 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_25
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_25
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_25 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_25
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_25
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_25 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_25 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_25 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_20, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_20 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Col_Divider:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:runmode_enable\ * \Col_Divider:PWMUDB:tc_i\
        );
        Output = \Col_Divider:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Col_Divider:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:cmp2_less\
        );
        Output = \Col_Divider:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Col_Divider:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:cmp1_less\
        );
        Output = \Col_Divider:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Col_Divider:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Col_Divider:PWMUDB:prevCompare1\ * 
              \Col_Divider:PWMUDB:cmp1_less\
        );
        Output = \Col_Divider:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Col_Divider:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_297 ,
        cs_addr_2 => \Col_Divider:PWMUDB:tc_i\ ,
        cs_addr_1 => \Col_Divider:PWMUDB:runmode_enable\ ,
        cl0_comb => \Col_Divider:PWMUDB:cmp1_less\ ,
        z0_comb => \Col_Divider:PWMUDB:tc_i\ ,
        cl1_comb => \Col_Divider:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Col_Divider:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Col_Divider:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_297 ,
        status_3 => \Col_Divider:PWMUDB:status_3\ ,
        status_2 => \Col_Divider:PWMUDB:status_2\ ,
        status_1 => \Col_Divider:PWMUDB:status_1\ ,
        status_0 => \Col_Divider:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Col_Divider:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Col_Divider:PWMUDB:prevCompare2\ * 
              \Col_Divider:PWMUDB:cmp2_less\
        );
        Output = \Col_Divider:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Row_Divider:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:cmp1_less\
        );
        Output = \Row_Divider:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_309, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:runmode_enable\ * 
              \Row_Divider:PWMUDB:cmp1_less\
        );
        Output = Net_309 (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Row_Divider:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:control_7\
        );
        Output = \Row_Divider:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Row_Divider:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Row_Divider:PWMUDB:prevCompare1\ * 
              \Row_Divider:PWMUDB:cmp1_less\
        );
        Output = \Row_Divider:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Col_Divider:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:control_7\
        );
        Output = \Col_Divider:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Col_Divider:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_297 ,
        control_7 => \Col_Divider:PWMUDB:control_7\ ,
        control_6 => \Col_Divider:PWMUDB:control_6\ ,
        control_5 => \Col_Divider:PWMUDB:control_5\ ,
        control_4 => \Col_Divider:PWMUDB:control_4\ ,
        control_3 => \Col_Divider:PWMUDB:control_3\ ,
        control_2 => \Col_Divider:PWMUDB:control_2\ ,
        control_1 => \Col_Divider:PWMUDB:control_1\ ,
        control_0 => \Col_Divider:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Row_Divider:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:runmode_enable\ * \Row_Divider:PWMUDB:tc_i\
        );
        Output = \Row_Divider:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Row_Divider:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:cmp2_less\
        );
        Output = \Row_Divider:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Row_Divider:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Row_Divider:PWMUDB:prevCompare2\ * 
              \Row_Divider:PWMUDB:cmp2_less\
        );
        Output = \Row_Divider:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_15, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_297) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:runmode_enable\ * 
              \Col_Divider:PWMUDB:cmp1_less\
        );
        Output = Net_15 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Row_Divider:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_297 ,
        cs_addr_2 => \Row_Divider:PWMUDB:tc_i\ ,
        cs_addr_1 => \Row_Divider:PWMUDB:runmode_enable\ ,
        cl0_comb => \Row_Divider:PWMUDB:cmp1_less\ ,
        z0_comb => \Row_Divider:PWMUDB:tc_i\ ,
        cl1_comb => \Row_Divider:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Row_Divider:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Row_Divider:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_297 ,
        status_3 => \Row_Divider:PWMUDB:status_3\ ,
        status_2 => \Row_Divider:PWMUDB:status_2\ ,
        status_1 => \Row_Divider:PWMUDB:status_1\ ,
        status_0 => \Row_Divider:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Row_Divider:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_297 ,
        control_7 => \Row_Divider:PWMUDB:control_7\ ,
        control_6 => \Row_Divider:PWMUDB:control_6\ ,
        control_5 => \Row_Divider:PWMUDB:control_5\ ,
        control_4 => \Row_Divider:PWMUDB:control_4\ ,
        control_3 => \Row_Divider:PWMUDB:control_3\ ,
        control_2 => \Row_Divider:PWMUDB:control_2\ ,
        control_1 => \Row_Divider:PWMUDB:control_1\ ,
        control_0 => \Row_Divider:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\Col_Tone:Wave1_DMA\
        PORT MAP (
            dmareq => Net_15 ,
            termin => Net_36 ,
            termout => Net_1182 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\Col_Tone:Wave2_DMA\
        PORT MAP (
            termin => Net_36 ,
            termout => Net_1183 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\Row_Tone:Wave1_DMA\
        PORT MAP (
            dmareq => Net_309 ,
            termin => Net_36 ,
            termout => Net_1184 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\Row_Tone:Wave2_DMA\
        PORT MAP (
            termin => Net_36 ,
            termout => Net_1185 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P00_Vout(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P00_Vout(0)__PA ,
        analog_term => Net_1180 ,
        pad => P00_Vout(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_12_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_12_6(0)__PA ,
        fb => Net_25 ,
        pad => Rx_12_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_P12_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_P12_7(0)__PA ,
        pin_input => Net_20 ,
        pad => Tx_P12_7(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_297 ,
            dclk_0 => Net_297_local ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\Col_Tone:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_15 ,
            vout => Net_198 ,
            iout => \Col_Tone:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\Row_Tone:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_309 ,
            vout => Net_198 ,
            iout => \Row_Tone:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,2): 
    abufcell: Name =\DTMF_Buffer:ABuf\
        PORT MAP (
            vplus => Net_198 ,
            vminus => Net_1180 ,
            vout => Net_1180 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-----------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG | P00_Vout(0) | Analog(Net_1180)
-----+-----+-------+-----------+------------------+-------------+-----------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |  Rx_12_6(0) | FB(Net_25)
     |   7 |     * |      NONE |         CMOS_OUT | Tx_P12_7(0) | In(Net_20)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.077ms
Digital Placement phase: Elapsed time ==> 2s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Encoder_r.vh2" --pcf-path "Encoder.pco" --des-name "Encoder" --dsf-path "Encoder.dsf" --sdc-path "Encoder.sdc" --lib-path "Encoder_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Encoder_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.734ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.014ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.014ms
API generation phase: Elapsed time ==> 2s.781ms
Dependency generation phase: Elapsed time ==> 0s.078ms
Cleanup phase: Elapsed time ==> 0s.031ms
