Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers