Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Nov 22 18:33:50 2018
| Host         : shelly running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: ckt/fsm/PS_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ckt/fsm/PS_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ckt/fsm/PS_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ckt/fsm/PS_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_0/data_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_0/data_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_0/data_out_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_0/data_out_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_1/data_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_1/data_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_1/data_out_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_1/data_out_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_2/data_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_2/data_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_2/data_out_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_2/data_out_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_3/data_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_3/data_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_3/data_out_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ckt/fsmControlled/REG_3/data_out_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ckt/slowerCLK/count_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.423        0.000                      0                   49        0.198        0.000                      0                   49        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.423        0.000                      0                   49        0.198        0.000                      0                   49        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 ckt/slowerCLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ckt/slowerCLK/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 2.034ns (79.056%)  route 0.539ns (20.944%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    ckt/slowerCLK/I9
    SLICE_X62Y17         FDRE                                         r  ckt/slowerCLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  ckt/slowerCLK/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.145    ckt/slowerCLK/count_reg_n_0_[1]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.819 r  ckt/slowerCLK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    ckt/slowerCLK/count_reg[0]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  ckt/slowerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    ckt/slowerCLK/count_reg[4]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  ckt/slowerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    ckt/slowerCLK/count_reg[8]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  ckt/slowerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    ckt/slowerCLK/count_reg[12]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  ckt/slowerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    ckt/slowerCLK/count_reg[16]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  ckt/slowerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.389    ckt/slowerCLK/count_reg[20]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 r  ckt/slowerCLK/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.723    ckt/slowerCLK/count_reg[24]_i_1_n_6
    SLICE_X62Y23         FDRE                                         r  ckt/slowerCLK/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.504    14.845    ckt/slowerCLK/I9
    SLICE_X62Y23         FDRE                                         r  ckt/slowerCLK/count_reg[25]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    ckt/slowerCLK/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 Display/clk_s/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/clk_s/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.842ns (33.110%)  route 1.701ns (66.890%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.621     5.142    Display/clk_s/I9
    SLICE_X65Y27         FDRE                                         r  Display/clk_s/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  Display/clk_s/count_reg[2]/Q
                         net (fo=5, routed)           0.898     6.459    Display/clk_s/count_reg_n_0_[2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I2_O)        0.299     6.758 r  Display/clk_s/count[7]_i_2/O
                         net (fo=2, routed)           0.803     7.561    Display/clk_s/count[7]_i_2_n_0
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.685 r  Display/clk_s/count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.685    Display/clk_s/p_0_in[6]
    SLICE_X64Y27         FDRE                                         r  Display/clk_s/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.505    14.846    Display/clk_s/I9
    SLICE_X64Y27         FDRE                                         r  Display/clk_s/count_reg[6]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.077    15.162    Display/clk_s/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 Display/clk_s/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/clk_s/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.864ns (33.683%)  route 1.701ns (66.317%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.621     5.142    Display/clk_s/I9
    SLICE_X65Y27         FDRE                                         r  Display/clk_s/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  Display/clk_s/count_reg[2]/Q
                         net (fo=5, routed)           0.898     6.459    Display/clk_s/count_reg_n_0_[2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I2_O)        0.299     6.758 r  Display/clk_s/count[7]_i_2/O
                         net (fo=2, routed)           0.803     7.561    Display/clk_s/count[7]_i_2_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I1_O)        0.146     7.707 r  Display/clk_s/count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.707    Display/clk_s/p_0_in[7]
    SLICE_X64Y27         FDRE                                         r  Display/clk_s/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.505    14.846    Display/clk_s/I9
    SLICE_X64Y27         FDRE                                         r  Display/clk_s/count_reg[7]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.118    15.203    Display/clk_s/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.534ns  (required time - arrival time)
  Source:                 ckt/slowerCLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ckt/slowerCLK/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    ckt/slowerCLK/I9
    SLICE_X62Y17         FDRE                                         r  ckt/slowerCLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  ckt/slowerCLK/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.145    ckt/slowerCLK/count_reg_n_0_[1]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.819 r  ckt/slowerCLK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    ckt/slowerCLK/count_reg[0]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  ckt/slowerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    ckt/slowerCLK/count_reg[4]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  ckt/slowerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    ckt/slowerCLK/count_reg[8]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  ckt/slowerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    ckt/slowerCLK/count_reg[12]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  ckt/slowerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    ckt/slowerCLK/count_reg[16]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  ckt/slowerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.389    ckt/slowerCLK/count_reg[20]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.612 r  ckt/slowerCLK/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.612    ckt/slowerCLK/count_reg[24]_i_1_n_7
    SLICE_X62Y23         FDRE                                         r  ckt/slowerCLK/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.504    14.845    ckt/slowerCLK/I9
    SLICE_X62Y23         FDRE                                         r  ckt/slowerCLK/count_reg[24]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    ckt/slowerCLK/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  7.534    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 ckt/slowerCLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ckt/slowerCLK/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    ckt/slowerCLK/I9
    SLICE_X62Y17         FDRE                                         r  ckt/slowerCLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  ckt/slowerCLK/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.145    ckt/slowerCLK/count_reg_n_0_[1]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.819 r  ckt/slowerCLK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    ckt/slowerCLK/count_reg[0]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  ckt/slowerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    ckt/slowerCLK/count_reg[4]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  ckt/slowerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    ckt/slowerCLK/count_reg[8]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  ckt/slowerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    ckt/slowerCLK/count_reg[12]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  ckt/slowerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    ckt/slowerCLK/count_reg[16]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.609 r  ckt/slowerCLK/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.609    ckt/slowerCLK/count_reg[20]_i_1_n_6
    SLICE_X62Y22         FDRE                                         r  ckt/slowerCLK/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.505    14.846    ckt/slowerCLK/I9
    SLICE_X62Y22         FDRE                                         r  ckt/slowerCLK/count_reg[21]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.062    15.147    ckt/slowerCLK/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 ckt/slowerCLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ckt/slowerCLK/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    ckt/slowerCLK/I9
    SLICE_X62Y17         FDRE                                         r  ckt/slowerCLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  ckt/slowerCLK/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.145    ckt/slowerCLK/count_reg_n_0_[1]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.819 r  ckt/slowerCLK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    ckt/slowerCLK/count_reg[0]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  ckt/slowerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    ckt/slowerCLK/count_reg[4]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  ckt/slowerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    ckt/slowerCLK/count_reg[8]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  ckt/slowerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    ckt/slowerCLK/count_reg[12]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  ckt/slowerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    ckt/slowerCLK/count_reg[16]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.588 r  ckt/slowerCLK/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.588    ckt/slowerCLK/count_reg[20]_i_1_n_4
    SLICE_X62Y22         FDRE                                         r  ckt/slowerCLK/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.505    14.846    ckt/slowerCLK/I9
    SLICE_X62Y22         FDRE                                         r  ckt/slowerCLK/count_reg[23]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.062    15.147    ckt/slowerCLK/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.633ns  (required time - arrival time)
  Source:                 ckt/slowerCLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ckt/slowerCLK/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    ckt/slowerCLK/I9
    SLICE_X62Y17         FDRE                                         r  ckt/slowerCLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  ckt/slowerCLK/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.145    ckt/slowerCLK/count_reg_n_0_[1]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.819 r  ckt/slowerCLK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    ckt/slowerCLK/count_reg[0]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  ckt/slowerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    ckt/slowerCLK/count_reg[4]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  ckt/slowerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    ckt/slowerCLK/count_reg[8]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  ckt/slowerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    ckt/slowerCLK/count_reg[12]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  ckt/slowerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    ckt/slowerCLK/count_reg[16]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.514 r  ckt/slowerCLK/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.514    ckt/slowerCLK/count_reg[20]_i_1_n_5
    SLICE_X62Y22         FDRE                                         r  ckt/slowerCLK/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.505    14.846    ckt/slowerCLK/I9
    SLICE_X62Y22         FDRE                                         r  ckt/slowerCLK/count_reg[22]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.062    15.147    ckt/slowerCLK/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  7.633    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 ckt/slowerCLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ckt/slowerCLK/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    ckt/slowerCLK/I9
    SLICE_X62Y17         FDRE                                         r  ckt/slowerCLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  ckt/slowerCLK/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.145    ckt/slowerCLK/count_reg_n_0_[1]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.819 r  ckt/slowerCLK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    ckt/slowerCLK/count_reg[0]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  ckt/slowerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    ckt/slowerCLK/count_reg[4]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  ckt/slowerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    ckt/slowerCLK/count_reg[8]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  ckt/slowerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    ckt/slowerCLK/count_reg[12]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  ckt/slowerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    ckt/slowerCLK/count_reg[16]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.498 r  ckt/slowerCLK/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.498    ckt/slowerCLK/count_reg[20]_i_1_n_7
    SLICE_X62Y22         FDRE                                         r  ckt/slowerCLK/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.505    14.846    ckt/slowerCLK/I9
    SLICE_X62Y22         FDRE                                         r  ckt/slowerCLK/count_reg[20]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.062    15.147    ckt/slowerCLK/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.654ns  (required time - arrival time)
  Source:                 ckt/slowerCLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ckt/slowerCLK/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    ckt/slowerCLK/I9
    SLICE_X62Y17         FDRE                                         r  ckt/slowerCLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  ckt/slowerCLK/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.145    ckt/slowerCLK/count_reg_n_0_[1]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.819 r  ckt/slowerCLK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    ckt/slowerCLK/count_reg[0]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  ckt/slowerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    ckt/slowerCLK/count_reg[4]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  ckt/slowerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    ckt/slowerCLK/count_reg[8]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  ckt/slowerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    ckt/slowerCLK/count_reg[12]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.495 r  ckt/slowerCLK/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.495    ckt/slowerCLK/count_reg[16]_i_1_n_6
    SLICE_X62Y21         FDRE                                         r  ckt/slowerCLK/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.848    ckt/slowerCLK/I9
    SLICE_X62Y21         FDRE                                         r  ckt/slowerCLK/count_reg[17]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDRE (Setup_fdre_C_D)        0.062    15.149    ckt/slowerCLK/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  7.654    

Slack (MET) :             7.675ns  (required time - arrival time)
  Source:                 ckt/slowerCLK/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ckt/slowerCLK/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    ckt/slowerCLK/I9
    SLICE_X62Y17         FDRE                                         r  ckt/slowerCLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  ckt/slowerCLK/count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.145    ckt/slowerCLK/count_reg_n_0_[1]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.819 r  ckt/slowerCLK/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    ckt/slowerCLK/count_reg[0]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  ckt/slowerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    ckt/slowerCLK/count_reg[4]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  ckt/slowerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.047    ckt/slowerCLK/count_reg[8]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  ckt/slowerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    ckt/slowerCLK/count_reg[12]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.474 r  ckt/slowerCLK/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.474    ckt/slowerCLK/count_reg[16]_i_1_n_4
    SLICE_X62Y21         FDRE                                         r  ckt/slowerCLK/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.848    ckt/slowerCLK/I9
    SLICE_X62Y21         FDRE                                         r  ckt/slowerCLK/count_reg[19]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDRE (Setup_fdre_C_D)        0.062    15.149    ckt/slowerCLK/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Display/clk_s/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/clk_s/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    Display/clk_s/I9
    SLICE_X64Y27         FDRE                                         r  Display/clk_s/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Display/clk_s/count_reg[0]/Q
                         net (fo=7, routed)           0.094     1.726    Display/clk_s/count_reg_n_0_[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  Display/clk_s/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.771    Display/clk_s/p_0_in[5]
    SLICE_X65Y27         FDRE                                         r  Display/clk_s/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     1.980    Display/clk_s/I9
    SLICE_X65Y27         FDRE                                         r  Display/clk_s/count_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.092     1.573    Display/clk_s/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Display/clk_s/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/clk_s/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    Display/clk_s/I9
    SLICE_X65Y27         FDRE                                         r  Display/clk_s/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Display/clk_s/count_reg[1]/Q
                         net (fo=6, routed)           0.170     1.779    Display/clk_s/count_reg_n_0_[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.043     1.822 r  Display/clk_s/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    Display/clk_s/p_0_in[4]
    SLICE_X65Y27         FDRE                                         r  Display/clk_s/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     1.980    Display/clk_s/I9
    SLICE_X65Y27         FDRE                                         r  Display/clk_s/count_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.107     1.575    Display/clk_s/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Display/clk_faster/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/clk_faster/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.582     1.465    Display/clk_faster/I9
    SLICE_X64Y24         FDRE                                         r  Display/clk_faster/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  Display/clk_faster/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.744    Display/clk_faster/count_reg_n_0_[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  Display/clk_faster/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.854    Display/clk_faster/count_reg[8]_i_1__0_n_5
    SLICE_X64Y24         FDRE                                         r  Display/clk_faster/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.850     1.977    Display/clk_faster/I9
    SLICE_X64Y24         FDRE                                         r  Display/clk_faster/count_reg[10]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    Display/clk_faster/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Display/clk_faster/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/clk_faster/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    Display/clk_faster/I9
    SLICE_X64Y22         FDRE                                         r  Display/clk_faster/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Display/clk_faster/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.747    Display/clk_faster/count_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  Display/clk_faster/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.857    Display/clk_faster/count_reg[0]_i_1__0_n_5
    SLICE_X64Y22         FDRE                                         r  Display/clk_faster/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     1.980    Display/clk_faster/I9
    SLICE_X64Y22         FDRE                                         r  Display/clk_faster/count_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    Display/clk_faster/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Display/clk_faster/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/clk_faster/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.583     1.466    Display/clk_faster/I9
    SLICE_X64Y23         FDRE                                         r  Display/clk_faster/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  Display/clk_faster/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.745    Display/clk_faster/count_reg_n_0_[6]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  Display/clk_faster/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.855    Display/clk_faster/count_reg[4]_i_1__0_n_5
    SLICE_X64Y23         FDRE                                         r  Display/clk_faster/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.851     1.978    Display/clk_faster/I9
    SLICE_X64Y23         FDRE                                         r  Display/clk_faster/count_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    Display/clk_faster/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Display/clk_s/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/clk_s/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    Display/clk_s/I9
    SLICE_X65Y27         FDRE                                         r  Display/clk_s/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Display/clk_s/count_reg[1]/Q
                         net (fo=6, routed)           0.170     1.779    Display/clk_s/count_reg_n_0_[1]
    SLICE_X65Y27         LUT4 (Prop_lut4_I1_O)        0.045     1.824 r  Display/clk_s/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.824    Display/clk_s/p_0_in[3]
    SLICE_X65Y27         FDRE                                         r  Display/clk_s/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     1.980    Display/clk_s/I9
    SLICE_X65Y27         FDRE                                         r  Display/clk_s/count_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.092     1.560    Display/clk_s/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ckt/slowerCLK/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ckt/slowerCLK/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.587     1.470    ckt/slowerCLK/I9
    SLICE_X62Y19         FDRE                                         r  ckt/slowerCLK/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ckt/slowerCLK/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.733    ckt/slowerCLK/count_reg_n_0_[10]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  ckt/slowerCLK/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    ckt/slowerCLK/count_reg[8]_i_1_n_5
    SLICE_X62Y19         FDRE                                         r  ckt/slowerCLK/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.856     1.983    ckt/slowerCLK/I9
    SLICE_X62Y19         FDRE                                         r  ckt/slowerCLK/count_reg[10]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    ckt/slowerCLK/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ckt/slowerCLK/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ckt/slowerCLK/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    ckt/slowerCLK/I9
    SLICE_X62Y21         FDRE                                         r  ckt/slowerCLK/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ckt/slowerCLK/count_reg[18]/Q
                         net (fo=1, routed)           0.121     1.731    ckt/slowerCLK/count_reg_n_0_[18]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  ckt/slowerCLK/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    ckt/slowerCLK/count_reg[16]_i_1_n_5
    SLICE_X62Y21         FDRE                                         r  ckt/slowerCLK/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.854     1.981    ckt/slowerCLK/I9
    SLICE_X62Y21         FDRE                                         r  ckt/slowerCLK/count_reg[18]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    ckt/slowerCLK/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ckt/slowerCLK/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ckt/slowerCLK/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    ckt/slowerCLK/I9
    SLICE_X62Y22         FDRE                                         r  ckt/slowerCLK/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ckt/slowerCLK/count_reg[22]/Q
                         net (fo=1, routed)           0.121     1.731    ckt/slowerCLK/count_reg_n_0_[22]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  ckt/slowerCLK/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    ckt/slowerCLK/count_reg[20]_i_1_n_5
    SLICE_X62Y22         FDRE                                         r  ckt/slowerCLK/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.853     1.980    ckt/slowerCLK/I9
    SLICE_X62Y22         FDRE                                         r  ckt/slowerCLK/count_reg[22]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    ckt/slowerCLK/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ckt/slowerCLK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ckt/slowerCLK/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.471    ckt/slowerCLK/I9
    SLICE_X62Y18         FDRE                                         r  ckt/slowerCLK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ckt/slowerCLK/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.734    ckt/slowerCLK/count_reg_n_0_[6]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  ckt/slowerCLK/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    ckt/slowerCLK/count_reg[4]_i_1_n_5
    SLICE_X62Y18         FDRE                                         r  ckt/slowerCLK/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     1.984    ckt/slowerCLK/I9
    SLICE_X62Y18         FDRE                                         r  ckt/slowerCLK/count_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    ckt/slowerCLK/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   Display/clk_faster/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   Display/clk_faster/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   Display/clk_faster/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   Display/clk_faster/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   Display/clk_faster/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   Display/clk_faster/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   Display/clk_faster/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   Display/clk_faster/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   Display/clk_faster/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Display/clk_faster/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   Display/clk_faster/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   Display/clk_faster/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Display/clk_faster/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Display/clk_faster/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Display/clk_faster/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Display/clk_faster/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Display/clk_faster/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Display/clk_faster/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   Display/clk_faster/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Display/clk_faster/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   Display/clk_faster/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   Display/clk_faster/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Display/clk_faster/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Display/clk_faster/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   Display/clk_faster/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Display/clk_faster/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Display/clk_faster/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Display/clk_faster/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   Display/clk_faster/count_reg[4]/C



