module alu_8bit (
    input  logic [7:0] a,
    input  logic [7:0] b,
    input  logic [2:0] opcode,
    output logic [7:0] result
);

always_comb begin
    case (opcode)
        3'b000: result = a + b;  // ADD
        3'b001: result = a - b;  // SUB
        3'b010: result = a & b;  // AND
        3'b011: result = a | b;  // OR
        3'b100: result = a ^ b;  // XOR
        default: result = 8'b00000000;
    endcase
end

endmodule
