# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do uppgift_vhdl_2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift2/uppgift_vhdl_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:40:46 on Oct 02,2016
# vcom -reportprogress 300 -93 -work work C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift2/uppgift_vhdl_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uppgift_vhdl_2
# -- Compiling architecture rtl of uppgift_vhdl_2
# End time: 13:40:46 on Oct 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift2/simulation/modelsim/uppgift_vhdl_2.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:40:46 on Oct 02,2016
# vcom -reportprogress 300 -93 -work work C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift2/simulation/modelsim/uppgift_vhdl_2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uppgift_vhdl_2_vhd_tst
# -- Compiling architecture uppgift_vhdl_2_arch of uppgift_vhdl_2_vhd_tst
# ** Warning: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift2/simulation/modelsim/uppgift_vhdl_2.vht(35): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 13:40:47 on Oct 02,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  uppgift_vhdl_2_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" uppgift_vhdl_2_vhd_tst 
# Start time: 13:40:47 on Oct 02,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.uppgift_vhdl_2_vhd_tst(uppgift_vhdl_2_arch)
# Loading ieee.numeric_std(body)
# Loading work.uppgift_vhdl_2(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
