module instructionmemory#(
    parameter INS_ADDRESS = 9,
    parameter INS_W = 32
     )(
    input logic [ INS_ADDRESS -1:0] ra , // Read address of the instruction memory , comes from PC
    output logic [ INS_W -1:0] rd // Read Data
    );
    

logic [INS_W-1 :0] Inst_mem [(2**(INS_ADDRESS-2))-1:0];
//                                                                                 Operation    HEX                 DECIMAL   
assign Inst_mem[0]  = 32'h00007033;//  0000000 00000 00000 111 00000 011 0011;     and          0                   0
assign Inst_mem[1]  = 32'h00110093;//  0000 0000 0001 00010 000 00001 001 0011;    addi         1                   1  
assign Inst_mem[2]  = 32'h01208113;//  0000 0001 0010 00001 000 00010 001 0011;    addi         13                  19
assign Inst_mem[3]  = 32'h30300193;//  0011 0000 0011 00000 000 00011 001 0011;    addi         303                 771  
assign Inst_mem[4]  = 32'h06438213;//  0000 0110 0100 00111 000 00100 001 0011;    addi         64                  100
assign Inst_mem[5]  = 32'h80100293;//  1000 0000 0001 00000 000 00101 001 0011;    addi         fffffffffffff801    -2047
assign Inst_mem[6]  = 32'h0e618313;//  0000 1110 0110 00011 000 00110 001 0011;    addi         3e9                 1001    
assign Inst_mem[7]  = 32'hd0718393;//  1101 0000 0111 00011 000 00111 001 0011;    addi         a                   10
assign Inst_mem[8]   = 32'h00318433;//  0000000 00011 00011 000 01000 011 0011;    add          606                 1542
assign Inst_mem[9]   = 32'h405404b3;//  0100000 00101 01000 000 01001 011 0011;    sub          e05                 3589
assign Inst_mem[10]  = 32'h0079f533;//  0000000 00111 10011 111 01010 011 0011;    and          0                   0
assign Inst_mem[11]  = 32'h002165b3;//  0000000 00010 00010 110 01011 011 0011;    or           13                  19
assign Inst_mem[12]  = 32'h12a1a8a3;//  0001001 01010 00011 010 10001 010 0011;    sw           434                 1076
assign Inst_mem[13]  = 32'h108420a3;//  0001000 01000 01000 010 00001 010 0011;    sw           707                 1799
assign Inst_mem[14]  = 32'h0104a603;//  0000 0001 0000 01001 010 01100 000 0011;   lw           e15                 3605

assign rd =  Inst_mem [ra[INS_ADDRESS-1:2]];  

endmodule
