;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SUB #300, 90
	MOV 117, 240
	SLT 20, @12
	ADD #10, <1
	SUB -207, <-120
	ADD 97, @-40
	MOV @128, 103
	SLT #162, @290
	SUB @-127, 100
	MOV #-16, <-29
	SPL @300, 90
	SPL @300, 90
	SUB @-127, 100
	SUB -207, <-120
	SUB <-0, @62
	SUB 117, 243
	SUB <0, @2
	SUB @0, @2
	SUB <0, @2
	JMZ 261, 100
	JMZ 261, 100
	SUB @-127, 100
	SPL <126, #110
	ADD 30, 9
	SUB @0, @2
	SPL 11, <107
	SPL 11, <107
	CMP @127, 106
	SUB #72, @200
	ADD 30, 9
	ADD 270, 30
	MOV -7, <-20
	SPL 11, <107
	DAT #-71, <409
	MOV -7, <-20
	DAT <271, <3
	SPL -0, <402
	SUB #-26, <-29
	SUB @121, 106
	MOV -7, <-20
	CMP -207, <-120
	ADD 117, 240
	ADD 117, 240
	ADD -117, 448
	ADD -117, 448
	MOV 117, 240
