--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf ok.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 122547 paths analyzed, 26707 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.929ns.
--------------------------------------------------------------------------------

Paths for end point U31/MEM/U104/_o7740_0 (SLICE_X95Y33.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U31/MEM/U104/_o7740_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.804ns (Levels of Logic = 2)
  Clock Path Skew:      -0.090ns (0.709 - 0.799)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U31/MEM/U104/_o7740_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y39.DQ     Tcko                  0.269   rst
                                                       U9/rst
    SLICE_X8Y54.A1       net (fanout=302)      3.623   rst
    SLICE_X8Y54.A        Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X89Y20.D5      net (fanout=256)      3.684   U31/MEM/U104/_n04801
    SLICE_X89Y20.D       Tilo                  0.053   U31/MEM/U104/_o7724<7>
                                                       U31/MEM/U104/_n04881
    SLICE_X95Y33.CE      net (fanout=8)        0.878   U31/MEM/U104/_n0488
    SLICE_X95Y33.CLK     Tceck                 0.244   U31/MEM/U104/_o7740<3>
                                                       U31/MEM/U104/_o7740_0
    -------------------------------------------------  ---------------------------
    Total                                      8.804ns (0.619ns logic, 8.185ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/U103/BWD (FF)
  Destination:          U31/MEM/U104/_o7740_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (1.220 - 1.273)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/U103/BWD to U31/MEM/U104/_o7740_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.BQ      Tcko                  0.269   U31/wd
                                                       U31/U103/BWD
    SLICE_X35Y40.D2      net (fanout=4)        0.997   U31/wd
    SLICE_X35Y40.D       Tilo                  0.053   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X8Y54.A5       net (fanout=22)       1.399   U31/MEM/U104/we_full_AND_2_o
    SLICE_X8Y54.A        Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X89Y20.D5      net (fanout=256)      3.684   U31/MEM/U104/_n04801
    SLICE_X89Y20.D       Tilo                  0.053   U31/MEM/U104/_o7724<7>
                                                       U31/MEM/U104/_n04881
    SLICE_X95Y33.CE      net (fanout=8)        0.878   U31/MEM/U104/_n0488
    SLICE_X95Y33.CLK     Tceck                 0.244   U31/MEM/U104/_o7740<3>
                                                       U31/MEM/U104/_o7740_0
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (0.672ns logic, 6.958ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/MEM/U104/wrPtr_4 (FF)
  Destination:          U31/MEM/U104/_o7740_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.275ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (1.220 - 1.273)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/MEM/U104/wrPtr_4 to U31/MEM/U104/_o7740_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y40.AQ      Tcko                  0.269   U31/MEM/U104/wrPtr<4>
                                                       U31/MEM/U104/wrPtr_4
    SLICE_X8Y54.A2       net (fanout=24)       2.094   U31/MEM/U104/wrPtr<4>
    SLICE_X8Y54.A        Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X89Y20.D5      net (fanout=256)      3.684   U31/MEM/U104/_n04801
    SLICE_X89Y20.D       Tilo                  0.053   U31/MEM/U104/_o7724<7>
                                                       U31/MEM/U104/_n04881
    SLICE_X95Y33.CE      net (fanout=8)        0.878   U31/MEM/U104/_n0488
    SLICE_X95Y33.CLK     Tceck                 0.244   U31/MEM/U104/_o7740<3>
                                                       U31/MEM/U104/_o7740_0
    -------------------------------------------------  ---------------------------
    Total                                      7.275ns (0.619ns logic, 6.656ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point U31/MEM/U104/_o7740_1 (SLICE_X95Y33.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U31/MEM/U104/_o7740_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.804ns (Levels of Logic = 2)
  Clock Path Skew:      -0.090ns (0.709 - 0.799)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U31/MEM/U104/_o7740_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y39.DQ     Tcko                  0.269   rst
                                                       U9/rst
    SLICE_X8Y54.A1       net (fanout=302)      3.623   rst
    SLICE_X8Y54.A        Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X89Y20.D5      net (fanout=256)      3.684   U31/MEM/U104/_n04801
    SLICE_X89Y20.D       Tilo                  0.053   U31/MEM/U104/_o7724<7>
                                                       U31/MEM/U104/_n04881
    SLICE_X95Y33.CE      net (fanout=8)        0.878   U31/MEM/U104/_n0488
    SLICE_X95Y33.CLK     Tceck                 0.244   U31/MEM/U104/_o7740<3>
                                                       U31/MEM/U104/_o7740_1
    -------------------------------------------------  ---------------------------
    Total                                      8.804ns (0.619ns logic, 8.185ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/U103/BWD (FF)
  Destination:          U31/MEM/U104/_o7740_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (1.220 - 1.273)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/U103/BWD to U31/MEM/U104/_o7740_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.BQ      Tcko                  0.269   U31/wd
                                                       U31/U103/BWD
    SLICE_X35Y40.D2      net (fanout=4)        0.997   U31/wd
    SLICE_X35Y40.D       Tilo                  0.053   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X8Y54.A5       net (fanout=22)       1.399   U31/MEM/U104/we_full_AND_2_o
    SLICE_X8Y54.A        Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X89Y20.D5      net (fanout=256)      3.684   U31/MEM/U104/_n04801
    SLICE_X89Y20.D       Tilo                  0.053   U31/MEM/U104/_o7724<7>
                                                       U31/MEM/U104/_n04881
    SLICE_X95Y33.CE      net (fanout=8)        0.878   U31/MEM/U104/_n0488
    SLICE_X95Y33.CLK     Tceck                 0.244   U31/MEM/U104/_o7740<3>
                                                       U31/MEM/U104/_o7740_1
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (0.672ns logic, 6.958ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/MEM/U104/wrPtr_4 (FF)
  Destination:          U31/MEM/U104/_o7740_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.275ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (1.220 - 1.273)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/MEM/U104/wrPtr_4 to U31/MEM/U104/_o7740_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y40.AQ      Tcko                  0.269   U31/MEM/U104/wrPtr<4>
                                                       U31/MEM/U104/wrPtr_4
    SLICE_X8Y54.A2       net (fanout=24)       2.094   U31/MEM/U104/wrPtr<4>
    SLICE_X8Y54.A        Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X89Y20.D5      net (fanout=256)      3.684   U31/MEM/U104/_n04801
    SLICE_X89Y20.D       Tilo                  0.053   U31/MEM/U104/_o7724<7>
                                                       U31/MEM/U104/_n04881
    SLICE_X95Y33.CE      net (fanout=8)        0.878   U31/MEM/U104/_n0488
    SLICE_X95Y33.CLK     Tceck                 0.244   U31/MEM/U104/_o7740<3>
                                                       U31/MEM/U104/_o7740_1
    -------------------------------------------------  ---------------------------
    Total                                      7.275ns (0.619ns logic, 6.656ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point U31/MEM/U104/_o7740_2 (SLICE_X95Y33.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U31/MEM/U104/_o7740_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.804ns (Levels of Logic = 2)
  Clock Path Skew:      -0.090ns (0.709 - 0.799)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U31/MEM/U104/_o7740_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y39.DQ     Tcko                  0.269   rst
                                                       U9/rst
    SLICE_X8Y54.A1       net (fanout=302)      3.623   rst
    SLICE_X8Y54.A        Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X89Y20.D5      net (fanout=256)      3.684   U31/MEM/U104/_n04801
    SLICE_X89Y20.D       Tilo                  0.053   U31/MEM/U104/_o7724<7>
                                                       U31/MEM/U104/_n04881
    SLICE_X95Y33.CE      net (fanout=8)        0.878   U31/MEM/U104/_n0488
    SLICE_X95Y33.CLK     Tceck                 0.244   U31/MEM/U104/_o7740<3>
                                                       U31/MEM/U104/_o7740_2
    -------------------------------------------------  ---------------------------
    Total                                      8.804ns (0.619ns logic, 8.185ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/U103/BWD (FF)
  Destination:          U31/MEM/U104/_o7740_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (1.220 - 1.273)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/U103/BWD to U31/MEM/U104/_o7740_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.BQ      Tcko                  0.269   U31/wd
                                                       U31/U103/BWD
    SLICE_X35Y40.D2      net (fanout=4)        0.997   U31/wd
    SLICE_X35Y40.D       Tilo                  0.053   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X8Y54.A5       net (fanout=22)       1.399   U31/MEM/U104/we_full_AND_2_o
    SLICE_X8Y54.A        Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X89Y20.D5      net (fanout=256)      3.684   U31/MEM/U104/_n04801
    SLICE_X89Y20.D       Tilo                  0.053   U31/MEM/U104/_o7724<7>
                                                       U31/MEM/U104/_n04881
    SLICE_X95Y33.CE      net (fanout=8)        0.878   U31/MEM/U104/_n0488
    SLICE_X95Y33.CLK     Tceck                 0.244   U31/MEM/U104/_o7740<3>
                                                       U31/MEM/U104/_o7740_2
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (0.672ns logic, 6.958ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/MEM/U104/wrPtr_4 (FF)
  Destination:          U31/MEM/U104/_o7740_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.275ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (1.220 - 1.273)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/MEM/U104/wrPtr_4 to U31/MEM/U104/_o7740_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y40.AQ      Tcko                  0.269   U31/MEM/U104/wrPtr<4>
                                                       U31/MEM/U104/wrPtr_4
    SLICE_X8Y54.A2       net (fanout=24)       2.094   U31/MEM/U104/wrPtr<4>
    SLICE_X8Y54.A        Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X89Y20.D5      net (fanout=256)      3.684   U31/MEM/U104/_n04801
    SLICE_X89Y20.D       Tilo                  0.053   U31/MEM/U104/_o7724<7>
                                                       U31/MEM/U104/_n04881
    SLICE_X95Y33.CE      net (fanout=8)        0.878   U31/MEM/U104/_n0488
    SLICE_X95Y33.CLK     Tceck                 0.244   U31/MEM/U104/_o7740<3>
                                                       U31/MEM/U104/_o7740_2
    -------------------------------------------------  ---------------------------
    Total                                      7.275ns (0.619ns logic, 6.656ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U31/MEM/U102/Mram_data (RAMB18_X1Y20.ADDRBWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U31/MEM/U102/rdPtr_5 (FF)
  Destination:          U31/MEM/U102/Mram_data (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.393 - 0.327)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U31/MEM/U102/rdPtr_5 to U31/MEM/U102/Mram_data
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X21Y54.AQ           Tcko                  0.100   U31/MEM/U102/rdPtr<6>
                                                            U31/MEM/U102/rdPtr_5
    RAMB18_X1Y20.ADDRBWRADDR8 net (fanout=5)        0.234   U31/MEM/U102/rdPtr<5>
    RAMB18_X1Y20.WRCLK        Trckc_ADDRB (-Th)     0.183   U31/MEM/U102/Mram_data
                                                            U31/MEM/U102/Mram_data
    ------------------------------------------------------  ---------------------------
    Total                                           0.151ns (-0.083ns logic, 0.234ns route)
                                                            (-55.0% logic, 155.0% route)

--------------------------------------------------------------------------------

Paths for end point U31/MEM/U102/Mram_data (RAMB18_X1Y20.ADDRBWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U31/MEM/U102/rdPtr_6 (FF)
  Destination:          U31/MEM/U102/Mram_data (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.393 - 0.327)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U31/MEM/U102/rdPtr_6 to U31/MEM/U102/Mram_data
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X21Y54.CQ           Tcko                  0.100   U31/MEM/U102/rdPtr<6>
                                                            U31/MEM/U102/rdPtr_6
    RAMB18_X1Y20.ADDRBWRADDR9 net (fanout=7)        0.240   U31/MEM/U102/rdPtr<6>
    RAMB18_X1Y20.WRCLK        Trckc_ADDRB (-Th)     0.183   U31/MEM/U102/Mram_data
                                                            U31/MEM/U102/Mram_data
    ------------------------------------------------------  ---------------------------
    Total                                           0.157ns (-0.083ns logic, 0.240ns route)
                                                            (-52.9% logic, 152.9% route)

--------------------------------------------------------------------------------

Paths for end point U31/MEM/U100/counter_0 (SLICE_X8Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U31/MEM/U100/state_FSM_FFd2 (FF)
  Destination:          U31/MEM/U100/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U31/MEM/U100/state_FSM_FFd2 to U31/MEM/U100/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y66.CQ       Tcko                  0.100   U31/MEM/U100/state_FSM_FFd2
                                                       U31/MEM/U100/state_FSM_FFd2
    SLICE_X8Y66.A6       net (fanout=10)       0.079   U31/MEM/U100/state_FSM_FFd2
    SLICE_X8Y66.CLK      Tah         (-Th)     0.059   U31/MEM/U100/counter<4>
                                                       U31/MEM/U100/Mmux_state[1]_counter[9]_wide_mux_22_OUT11
                                                       U31/MEM/U100/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.041ns logic, 0.079ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.505ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.495ns (400.802MHz) (Trper_CLKA)
  Physical resource: U31/MEM/U102/Mram_data/CLKARDCLK
  Logical resource: U31/MEM/U102/Mram_data/CLKARDCLK
  Location pin: RAMB18_X1Y20.RDCLK
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.549ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.451ns (407.997MHz) (Trper_CLKA)
  Physical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y12.CLKARDCLKL
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.549ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.451ns (407.997MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Logical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Location pin: RAMB36_X3Y12.CLKARDCLKU
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    8.929|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 122547 paths, 0 nets, and 34435 connections

Design statistics:
   Minimum period:   8.929ns{1}   (Maximum frequency: 111.995MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 18 23:14:01 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5555 MB



