[General]
CurrentVersion=103
[CACHEDOC|Aldec.Project.Generic.7|C:\Rene\Libros\LibroHSP\chapter 3\vhdl\listing3-13\TST_RAM_sp3_2p1c1rw1r\TST_RAM_sp3_2p1c1rw1r\TST_RAM_sp3_2p1c1rw1r.adf|]
Path=/DUT01
[CACHEDOC|Aldec.Project.Generic.7|D:\Materias\UAQ\ElectronicaAvanzada3\05 DWT\05 RAM vhdl\TST_RAM_sp3_2p1c1rw1r\TST_RAM_sp3_2p1c1rw1r\TST_RAM_sp3_2p1c1rw1r.adf|]
Path=
[OPENDOC|Aldec.Hde.HdePlugIn.7|D:\Materias\UAQ\ElectronicaAvanzada3\05 DWT\05 RAM vhdl\TST_RAM_sp3_2p1c1rw1r\TST_RAM_sp3_2p1c1rw1r\src\TST_RAM_sp3_2p1c1rw1r.vhd|]
CurrentLine=0
CurrentColumn=0
Bookmarks=-1
BookmarksLength=3
Frame=0
WindowWorkspaceInfo=2C0000000000000001000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB00000062000000000500003C020000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C8000000C80000000000000000000000C8000000C8000000000000000000000000000000000000000900000001000000BD
[OPENDOC|Aldec.Hde.HdePlugIn.7|D:\Materias\UAQ\ElectronicaAvanzada3\05 DWT\05 RAM vhdl\TST_RAM_sp3_2p1c1rw1r\TST_RAM_sp3_2p1c1rw1r\src\ram_sp3_2p1c1rw1r.vhd|]
CurrentLine=10
CurrentColumn=49
Bookmarks=-1
BookmarksLength=3
Frame=0
WindowWorkspaceInfo=2C0000000000000001000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB00000062000000000500003C020000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C8000000C80000000000000000000000C8000000C8000000000000000000000000000000000000000900000001000000BD
