// Seed: 2586249804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  assign module_1.id_8 = 0;
  tri0 id_6;
  wire id_7;
  assign id_6 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    output wire id_4,
    output tri0 id_5,
    output logic id_6
    , id_17,
    input wire id_7,
    input wand id_8,
    input tri0 id_9,
    input tri id_10,
    input uwire id_11,
    output tri0 id_12,
    input wor id_13,
    input tri0 id_14,
    input wand id_15
);
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18
  );
  id_19(
      .id_0(id_13), .id_1(id_17)
  );
  wire id_20;
  wire id_21;
  always id_6 = #(1) 1;
endmodule
