{
  "nodes":
  [
    {
      "name":"device"
      , "id":4255
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel device Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"device"
          , "id":4257
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000000000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":4258
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000200000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":4259
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000400000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":4260
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000600000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":4256
      , "parent":"4255"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":4261
      , "parent":"4255"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":4262
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":4265
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Writes":"6"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":4263
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Reads":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":4264
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":4278
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":4279
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":4280
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":4281
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":4266
      , "parent":"4255"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":4267
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"1 cycle"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV1"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":547
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":4268
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"1 cycle"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV1"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":547
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":4269
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"1 cycle"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV1"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":547
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":4270
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"7"
              , "Latency":"1 cycle"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV1"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp"
                , "line":547
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":4271
      , "parent":"4255"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":4272
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"17"
              , "Latency":"42 cycles"
              , "Width":"32 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernelV1"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":4273
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"17"
              , "Latency":"42 cycles"
              , "Width":"32 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernelV1"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":278
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":4274
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"59"
              , "Latency":"186 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV1"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":4275
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"59"
              , "Latency":"186 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV1"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":278
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":4276
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"59"
              , "Latency":"179 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV1"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":277
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":4277
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"59"
              , "Latency":"179 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV1"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp"
                , "line":278
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"host"
      , "id":4282
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"No"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel host Width (bits)":"512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"host"
          , "id":4284
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"48"
              , "Latency":"800"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":4283
      , "parent":"4282"
      , "bw":"30000.00"
      , "num_channels":"1"
      , "interleave":"0"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":4285
      , "parent":"4282"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":4286
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":4257
      , "to":4256
    }
    , {
      "from":4256
      , "to":4257
    }
    , {
      "from":4258
      , "to":4256
    }
    , {
      "from":4256
      , "to":4258
    }
    , {
      "from":4259
      , "to":4256
    }
    , {
      "from":4256
      , "to":4259
    }
    , {
      "from":4260
      , "to":4256
    }
    , {
      "from":4256
      , "to":4260
    }
    , {
      "from":4263
      , "to":4262
    }
    , {
      "from":4265
      , "to":4262
    }
    , {
      "from":4262
      , "to":4256
    }
    , {
      "from":4267
      , "to":4263
    }
    , {
      "from":4268
      , "to":4263
    }
    , {
      "from":4269
      , "to":4263
    }
    , {
      "from":4270
      , "to":4263
    }
    , {
      "from":4272
      , "to":4265
    }
    , {
      "from":4273
      , "to":4265
    }
    , {
      "from":4274
      , "to":4265
    }
    , {
      "from":4275
      , "to":4265
    }
    , {
      "from":4276
      , "to":4265
    }
    , {
      "from":4277
      , "to":4265
    }
    , {
      "from":4256
      , "to":4278
    }
    , {
      "from":4256
      , "to":4279
    }
    , {
      "from":4256
      , "to":4280
    }
    , {
      "from":4256
      , "to":4281
    }
    , {
      "from":4278
      , "to":4267
      , "reverse":1
    }
    , {
      "from":4279
      , "to":4268
      , "reverse":1
    }
    , {
      "from":4280
      , "to":4269
      , "reverse":1
    }
    , {
      "from":4281
      , "to":4270
      , "reverse":1
    }
    , {
      "from":4284
      , "to":4283
    }
    , {
      "from":4283
      , "to":4284
    }
    , {
      "from":4286
      , "to":4283
    }
  ]
}
