<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Digital Electronics-All Units Notes</title>
    <link rel="stylesheet" href="../../../../style.css">
</head>

<body>
    <header>
        <h1>All Unit Notes</h1>
    </header>

    <main class="container">
     <a href="https://drive.google.com/file/d/1kHpNnzTZ2JgJRmFrAXRJhQULwSjTm5Ri/view?usp=drivesdk " class="card">Unit 1 - Combinational Logic Circuit</a>
     <a href="https://drive.google.com/file/d/14b5_2CneOVhVfe0p0MeRPeIsyvXVuVOQ/view?usp=drivesdk " class="card">Unit 2 - Sequential Logic Design</a>
     <a href="https://drive.google.com/file/d/12yAZM1ZADiLGG9Lz_25iNhV5OxAbHAIr/view?usp=drivesdk " class="card">Unit 3 - State Machines</a>
     <a href="https://drive.google.com/file/d/1LP3rgAnnDBrelrxypJj10vkDGXxyyi2S/view" class="card">Unit 4 - Digital Logic Families</a>
     <a href="https://drive.google.com/file/d/1b4Mnn67lCvrNXqNCvM8fDHZ3q1JfMir9/view?usp=drivesdk " class="card">Unit 5 - VHDL</a>
    </main>

    <footer>
        <a href="../AIDS3sem.html" class="back">‚Üê Back to Semester Selection</a>
    </footer>
</body>

</html>