{"article_publication_date": "06-01-1990", "fulltext": "\n\t\t\t", "proc_id": "93542", "abstract": "<p>Though graph coloring algorithms have been shown to work well when applied to register allocation problems, the technique has not been generalized for processor architectures in which some instructions refer to individual operands that are comprised of multiple registers. This paper presents a suitable generalization.</p>", "authors": [{"name": "Brian R. Nickerson", "author_profile_id": "81100161601", "affiliation": "Intel Corporation, 5200 NE Elam Young Parkway, Hillsboro, OR", "person_id": "P32872", "email_address": "", "orcid_id": ""}], "doi_number": "10.1145/93542.93552", "year": "1990", "article_id": "93552", "conference": "PLDI", "title": "Graph coloring register allocation for processors with multi-register operands", "url": "http://dl.acm.org/citation.cfm?id=93552"}