$date
	Mon Dec 12 19:31:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dl_tb $end
$var wire 1 ! _Q $end
$var wire 1 " Q $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var integer 32 % i [31:0] $end
$var integer 32 & j [31:0] $end
$scope module DL $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var reg 1 " Q $end
$var reg 1 ! _Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
1$
1#
1"
0!
$end
#10
1!
0"
0$
#20
b0 %
0#
#30
1$
b1 %
#40
0$
b0 &
b10 %
#50
1$
b1 &
#60
1#
0$
b10 &
#70
0!
1"
1$
b11 &
#80
b100 &
