Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a36df8a5a868461c909b61681b92287d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_prencoder_16to4_behav xil_defaultlib.tb_prencoder_16to4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.prencoder_16to4 [prencoder_16to4_default]
Compiling architecture test of entity xil_defaultlib.tb_prencoder_16to4
Built simulation snapshot tb_prencoder_16to4_behav
