
*** Running vivado
    with args -log xillydemo.vds -m64 -mode batch -messageDb vivado.pb -notrace -source xillydemo.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xillydemo.tcl -notrace
Command: synth_design -top xillydemo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 53424 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module fifo_8x2048 [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fifo_8x2048.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module fifo_32x512 [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fifo_32x512.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module system [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/system.v:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1289.051 ; gain = 247.270 ; free physical = 3460 ; free virtual = 27374
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xillydemo' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillydemo.v:3]
INFO: [Synth 8-638] synthesizing module 'xillybus' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillybus.v:3]
INFO: [Synth 8-638] synthesizing module 'FDCE' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3749]
INFO: [Synth 8-256] done synthesizing module 'FDCE' (1#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3749]
INFO: [Synth 8-638] synthesizing module 'system' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/system.v:4]
INFO: [Synth 8-638] synthesizing module 'vivado_system' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:1594]
INFO: [Synth 8-638] synthesizing module 'vivado_system_processing_system7_0_0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (3#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (4#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (5#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:612]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_processing_system7_0_0' (6#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:59]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'vivado_system_processing_system7_0_0' requires 165 connections, but only 147 given [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:2098]
INFO: [Synth 8-638] synthesizing module 'vivado_system_processing_system7_0_axi_periph_0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:2576]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_TN0WBI' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:12]
INFO: [Synth 8-638] synthesizing module 'vivado_system_auto_pc_0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/synth/vivado_system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' (7#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' (8#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' (9#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' (10#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' (11#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' (12#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' (12#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' (13#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' (14#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' (15#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' (15#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' (15#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' (16#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (17#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (18#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' (18#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' (18#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' (18#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (19#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' (20#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (20#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' (20#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' (20#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' (20#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' (20#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' (20#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (20#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' (20#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s' (21#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (22#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_auto_pc_0' (23#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/synth/vivado_system_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'vivado_system_auto_pc_0' requires 60 connections, but only 58 given [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:251]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_TN0WBI' (24#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1V1KO5M' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:312]
INFO: [Synth 8-638] synthesizing module 'vivado_system_auto_pc_1' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_1/synth/vivado_system_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_auto_pc_1' (25#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_1/synth/vivado_system_auto_pc_1.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'vivado_system_auto_pc_1' requires 60 connections, but only 58 given [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:551]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1V1KO5M' (26#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:312]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_11J5E2F' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:612]
INFO: [Synth 8-638] synthesizing module 'vivado_system_auto_pc_2' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_2/synth/vivado_system_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_auto_pc_2' (27#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_2/synth/vivado_system_auto_pc_2.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'vivado_system_auto_pc_2' requires 60 connections, but only 58 given [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:851]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_11J5E2F' (28#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:612]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_7TUPWJ' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:912]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_7TUPWJ' (29#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:912]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WHIN6P' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:1198]
INFO: [Synth 8-638] synthesizing module 'vivado_system_auto_pc_3' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_3/synth/vivado_system_auto_pc_3.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized0' (29#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_auto_pc_3' (30#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_3/synth/vivado_system_auto_pc_3.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'vivado_system_auto_pc_3' requires 79 connections, but only 77 given [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:1513]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WHIN6P' (31#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:1198]
INFO: [Synth 8-638] synthesizing module 'vivado_system_xbar_0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/synth/vivado_system_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_si_transactor' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (32#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (33#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (33#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (33#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' (34#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43460]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (35#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43460]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl' (36#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo' (37#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_arbiter_resp' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_arbiter_resp' (38#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21361]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (39#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21361]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (40#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_si_transactor' (41#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (41#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized0' (41#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter' (42#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_router' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized0' (42#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized1' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized1' (42#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized2' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized2' (42#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo' (43#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_router' (44#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized3' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized3' (44#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized4' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized4' (44#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized5' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized5' (44#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized6' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized6' (44#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized7' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized7' (44#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized8' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized8' (44#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized9' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized9' (44#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized10' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized10' (44#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized0' (44#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_mux' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_mux' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized1' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized9' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized9' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized10' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized10' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized11' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized11' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized12' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized12' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized1' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized1' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized11' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized11' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized12' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized12' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized13' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized13' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized14' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized14' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized15' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized15' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized16' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized16' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized17' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized17' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized18' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized18' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized1' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized2' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized13' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized13' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized14' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized14' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized15' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized15' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized16' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized16' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized17' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized17' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized2' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized2' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized19' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized19' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized20' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized20' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized21' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized21' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized22' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized22' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized23' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized23' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized24' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized24' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized25' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized25' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized26' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized26' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized2' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized3' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized18' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized18' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized19' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized19' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized20' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized20' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized21' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized21' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized22' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized22' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized3' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized3' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized27' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized27' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized28' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized28' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized29' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized29' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized30' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized30' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized31' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized31' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized32' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized32' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized33' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized33' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized34' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized34' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized3' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_mux__parameterized0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_mux__parameterized0' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized4' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized23' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized23' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized24' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized24' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized25' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized25' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized26' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized26' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized27' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized27' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized4' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized4' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized35' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized35' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized36' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized36' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized37' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized37' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized38' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized38' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized39' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized39' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized40' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized40' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized41' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized41' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized42' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized42' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized4' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_mux__parameterized1' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_mux__parameterized1' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized5' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized28' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized28' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized29' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized29' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized30' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized30' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized31' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized31' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized32' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized32' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized5' (45#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' (46#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter' (47#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_crossbar' (48#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' (49#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_xbar_0' (50#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/synth/vivado_system_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_processing_system7_0_axi_periph_0' (51#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:2576]
WARNING: [Synth 8-350] instance 'processing_system7_0_axi_periph' of module 'vivado_system_processing_system7_0_axi_periph_0' requires 140 connections, but only 112 given [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:2246]
INFO: [Synth 8-638] synthesizing module 'vivado_system_rst_processing_system7_0_100M_0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (52#1) [/opt/xilinx/xilinx_2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (53#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (54#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (55#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (56#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (57#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_rst_processing_system7_0_100M_0' (58#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'vivado_system_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:2359]
INFO: [Synth 8-638] synthesizing module 'vivado_system_xillybus_ip_0_0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/synth/vivado_system_xillybus_ip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xillybus_ip' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/work/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillybus_ip' (59#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/work/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:1]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_xillybus_ip_0_0' (60#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/synth/vivado_system_xillybus_ip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'vivado_system_xillybus_lite_0_0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:139]
INFO: [Synth 8-638] synthesizing module 'xillybus_lite' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:55]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_xillybus_lite_0_0' (61#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:139]
INFO: [Synth 8-638] synthesizing module 'vivado_system_xillyvga_0_0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/synth/vivado_system_xillyvga_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xillyvga' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v:1]
INFO: [Synth 8-638] synthesizing module 'xillyvga_core' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillyvga_core' (62#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillyvga' (63#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v:1]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_xillyvga_0_0' (64#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/synth/vivado_system_xillyvga_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'vivado_system_xlconcat_0_0' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xlconcat_0_0/synth/vivado_system_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (65#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_xlconcat_0_0' (66#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xlconcat_0_0/synth/vivado_system_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'vivado_system' (67#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/hdl/vivado_system.v:1594]
INFO: [Synth 8-256] done synthesizing module 'system' (68#1) [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/system.v:4]
INFO: [Synth 8-638] synthesizing module 'xillybus_core' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillybus_core.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillybus_core' (69#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillybus_core.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillybus' (70#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillybus.v:3]
WARNING: [Synth 8-350] instance 'xillybus_ins' of module 'xillybus' requires 87 connections, but only 66 given [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillydemo.v:124]
INFO: [Synth 8-638] synthesizing module 'fifo_32x512' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fifo_32x512.v:1]
INFO: [Synth 8-256] done synthesizing module 'fifo_32x512' (71#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fifo_32x512.v:1]
INFO: [Synth 8-638] synthesizing module 'dut' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut.v:185]
INFO: [Synth 8-638] synthesizing module 'dut_main_function' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_main_function.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_main_function.v:593]
INFO: [Synth 8-638] synthesizing module 'dut_SpMV' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:793]
INFO: [Synth 8-638] synthesizing module 'dut_SpMV_tmp_dest_0' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV_tmp_dest_0.v:62]
INFO: [Synth 8-638] synthesizing module 'dut_SpMV_tmp_dest_0_ram' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV_tmp_dest_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV_tmp_dest_0.v:26]
INFO: [Synth 8-256] done synthesizing module 'dut_SpMV_tmp_dest_0_ram' (72#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV_tmp_dest_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_SpMV_tmp_dest_0' (73#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV_tmp_dest_0.v:62]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_9' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9.v:258]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_9_row10_10_0' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_row10_10_0.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_9_row10_10_0_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_row10_10_0.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_9_row10_10_0_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_row10_10_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_9_row10_10_0_rom' (74#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_row10_10_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_9_row10_10_0' (75#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_row10_10_0.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_9_val10_10_0' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_val10_10_0.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_9_val10_10_0_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_val10_10_0.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_9_val10_10_0_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_val10_10_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_9_val10_10_0_rom' (76#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_val10_10_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_9_val10_10_0' (77#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_val10_10_0.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_9_col10_10_0' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_col10_10_0.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_9_col10_10_0_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_col10_10_0.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_9_col10_10_0_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_col10_10_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_9_col10_10_0_rom' (78#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_col10_10_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_9_col10_10_0' (79#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9_col10_10_0.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_fadd_32ns_32ns_32_5_full_dsp' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_ap_fadd_3_full_dsp_32' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/synth/dut_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/synth/dut_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'dut_ap_fadd_3_full_dsp_32' (97#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/synth/dut_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dut_fadd_32ns_32ns_32_5_full_dsp' (98#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_fmul_32ns_32ns_32_4_max_dsp' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_ap_fmul_2_max_dsp_32' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fmul_2_max_dsp_32/synth/dut_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fmul_2_max_dsp_32/synth/dut_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'dut_ap_fmul_2_max_dsp_32' (106#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fmul_2_max_dsp_32/synth/dut_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dut_fmul_32ns_32ns_32_4_max_dsp' (107#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_mux_100to1_sel7_32_1' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_mux_100to1_sel7_32_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'dut_mux_100to1_sel7_32_1' (108#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_mux_100to1_sel7_32_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_9' (109#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_9.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_8' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8.v:258]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_8_row10_10_1' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_row10_10_1.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_8_row10_10_1_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_row10_10_1.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_8_row10_10_1_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_row10_10_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_8_row10_10_1_rom' (110#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_row10_10_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_8_row10_10_1' (111#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_row10_10_1.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_8_val10_10_1' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_val10_10_1.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_8_val10_10_1_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_val10_10_1.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_8_val10_10_1_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_val10_10_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_8_val10_10_1_rom' (112#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_val10_10_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_8_val10_10_1' (113#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_val10_10_1.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_8_col10_10_1' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_col10_10_1.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_8_col10_10_1_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_col10_10_1.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_8_col10_10_1_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_col10_10_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_8_col10_10_1_rom' (114#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_col10_10_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_8_col10_10_1' (115#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_col10_10_1.v:43]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_8' (116#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_7' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7.v:258]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_7_row10_10_2' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_row10_10_2.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_7_row10_10_2_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_row10_10_2.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_7_row10_10_2_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_row10_10_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_7_row10_10_2_rom' (117#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_row10_10_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_7_row10_10_2' (118#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_row10_10_2.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_7_val10_10_2' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_val10_10_2.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_7_val10_10_2_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_val10_10_2.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_7_val10_10_2_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_val10_10_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_7_val10_10_2_rom' (119#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_val10_10_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_7_val10_10_2' (120#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_val10_10_2.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_7_col10_10_2' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_col10_10_2.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_7_col10_10_2_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_col10_10_2.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_7_col10_10_2_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_col10_10_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_7_col10_10_2_rom' (121#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_col10_10_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_7_col10_10_2' (122#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7_col10_10_2.v:43]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_7' (123#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_7.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_6' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6.v:258]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_6_row10_10_3' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_row10_10_3.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_6_row10_10_3_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_row10_10_3.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_6_row10_10_3_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_row10_10_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_6_row10_10_3_rom' (124#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_row10_10_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_6_row10_10_3' (125#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_row10_10_3.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_6_val10_10_3' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_val10_10_3.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_6_val10_10_3_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_val10_10_3.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_6_val10_10_3_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_val10_10_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_6_val10_10_3_rom' (126#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_val10_10_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_6_val10_10_3' (127#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_val10_10_3.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_6_col10_10_3' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_col10_10_3.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_6_col10_10_3_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_col10_10_3.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_6_col10_10_3_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_col10_10_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_6_col10_10_3_rom' (128#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_col10_10_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_6_col10_10_3' (129#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_col10_10_3.v:43]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_6' (130#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_5' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5.v:258]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_5_row10_10_4' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_row10_10_4.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_5_row10_10_4_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_row10_10_4.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_5_row10_10_4_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_row10_10_4.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_5_row10_10_4_rom' (131#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_row10_10_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_5_row10_10_4' (132#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_row10_10_4.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_5_val10_10_4' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_val10_10_4.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_5_val10_10_4_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_val10_10_4.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_5_val10_10_4_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_val10_10_4.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_5_val10_10_4_rom' (133#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_val10_10_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_5_val10_10_4' (134#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_val10_10_4.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_5_col10_10_4' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_col10_10_4.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_5_col10_10_4_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_col10_10_4.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_5_col10_10_4_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_col10_10_4.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_5_col10_10_4_rom' (135#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_col10_10_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_5_col10_10_4' (136#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_col10_10_4.v:43]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_5' (137#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_4' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4.v:258]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_4_row10_10_5' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_row10_10_5.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_4_row10_10_5_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_row10_10_5.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_4_row10_10_5_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_row10_10_5.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_4_row10_10_5_rom' (138#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_row10_10_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_4_row10_10_5' (139#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_row10_10_5.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_4_val10_10_5' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_val10_10_5.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_4_val10_10_5_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_val10_10_5.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_4_val10_10_5_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_val10_10_5.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_4_val10_10_5_rom' (140#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_val10_10_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_4_val10_10_5' (141#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_val10_10_5.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_4_col10_10_5' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_col10_10_5.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_4_col10_10_5_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_col10_10_5.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_4_col10_10_5_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_col10_10_5.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_4_col10_10_5_rom' (142#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_col10_10_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_4_col10_10_5' (143#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4_col10_10_5.v:43]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_4' (144#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_4.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_3' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3.v:258]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_3_row10_10_6' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_row10_10_6.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_3_row10_10_6_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_row10_10_6.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_3_row10_10_6_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_row10_10_6.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_3_row10_10_6_rom' (145#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_row10_10_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_3_row10_10_6' (146#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_row10_10_6.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_3_val10_10_6' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_val10_10_6.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_3_val10_10_6_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_val10_10_6.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_3_val10_10_6_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_val10_10_6.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_3_val10_10_6_rom' (147#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_val10_10_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_3_val10_10_6' (148#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_val10_10_6.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_3_col10_10_6' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_col10_10_6.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_3_col10_10_6_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_col10_10_6.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_3_col10_10_6_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_col10_10_6.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_3_col10_10_6_rom' (149#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_col10_10_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_3_col10_10_6' (150#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_col10_10_6.v:43]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_3' (151#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_2' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2.v:258]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_2_row10_10_7' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_row10_10_7.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_2_row10_10_7_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_row10_10_7.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_2_row10_10_7_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_row10_10_7.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_2_row10_10_7_rom' (152#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_row10_10_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_2_row10_10_7' (153#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_row10_10_7.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_2_val10_10_7' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_val10_10_7.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_2_val10_10_7_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_val10_10_7.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_2_val10_10_7_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_val10_10_7.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_2_val10_10_7_rom' (154#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_val10_10_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_2_val10_10_7' (155#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_val10_10_7.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_2_col10_10_7' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_col10_10_7.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_2_col10_10_7_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_col10_10_7.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_2_col10_10_7_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_col10_10_7.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_2_col10_10_7_rom' (156#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_col10_10_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_2_col10_10_7' (157#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2_col10_10_7.v:43]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_2' (158#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_2.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_1' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1.v:258]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_1_row10_10_8' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_row10_10_8.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_1_row10_10_8_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_row10_10_8.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_1_row10_10_8_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_row10_10_8.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_1_row10_10_8_rom' (159#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_row10_10_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_1_row10_10_8' (160#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_row10_10_8.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_1_val10_10_8' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_val10_10_8.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_1_val10_10_8_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_val10_10_8.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_1_val10_10_8_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_val10_10_8.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_1_val10_10_8_rom' (161#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_val10_10_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_1_val10_10_8' (162#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_val10_10_8.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_1_col10_10_8' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_col10_10_8.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_1_col10_10_8_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_col10_10_8.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_1_col10_10_8_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_col10_10_8.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_1_col10_10_8_rom' (163#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_col10_10_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_1_col10_10_8' (164#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1_col10_10_8.v:43]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_1' (165#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_1.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_0' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0.v:258]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_0_row10_10_9' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_row10_10_9.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_0_row10_10_9_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_row10_10_9.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_0_row10_10_9_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_row10_10_9.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_0_row10_10_9_rom' (166#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_row10_10_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_0_row10_10_9' (167#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_row10_10_9.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_0_val10_10_9' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_val10_10_9.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_0_val10_10_9_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_val10_10_9.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_0_val10_10_9_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_val10_10_9.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_0_val10_10_9_rom' (168#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_val10_10_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_0_val10_10_9' (169#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_val10_10_9.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_0_col10_10_9' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_col10_10_9.v:43]
INFO: [Synth 8-638] synthesizing module 'dut_COO_SpMV_0_col10_10_9_rom' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_col10_10_9.v:9]
INFO: [Synth 8-3876] $readmem data file './dut_COO_SpMV_0_col10_10_9_rom.dat' is read successfully [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_col10_10_9.v:24]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_0_col10_10_9_rom' (170#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_col10_10_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_0_col10_10_9' (171#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0_col10_10_9.v:43]
INFO: [Synth 8-256] done synthesizing module 'dut_COO_SpMV_0' (172#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_0.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_mux_10to1_sel4_32_1' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_mux_10to1_sel4_32_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'dut_mux_10to1_sel4_32_1' (173#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_mux_10to1_sel4_32_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5579]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5583]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5595]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5603]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5629]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5631]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5633]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5657]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5677]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5715]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5755]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5757]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5759]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5777]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'dut_SpMV' (174#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_vector_cp' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_vector_cp.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_vector_cp.v:763]
INFO: [Synth 8-256] done synthesizing module 'dut_vector_cp' (175#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_vector_cp.v:10]
INFO: [Synth 8-638] synthesizing module 'dut_is_converged' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_is_converged.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_is_converged.v:468]
INFO: [Synth 8-638] synthesizing module 'dut_faddfsub_32ns_32ns_32_5_full_dsp' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_faddfsub_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_ap_faddfsub_3_full_dsp_32' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_faddfsub_3_full_dsp_32/synth/dut_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_faddfsub_3_full_dsp_32/synth/dut_ap_faddfsub_3_full_dsp_32.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'dut_ap_faddfsub_3_full_dsp_32' (176#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_faddfsub_3_full_dsp_32/synth/dut_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'dut_faddfsub_32ns_32ns_32_5_full_dsp' (177#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_faddfsub_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_fcmp_32ns_32ns_1_1' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'dut_ap_fcmp_0_no_dsp_32' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fcmp_0_no_dsp_32/synth/dut_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fcmp_0_no_dsp_32/synth/dut_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'dut_ap_fcmp_0_no_dsp_32' (181#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fcmp_0_no_dsp_32/synth/dut_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dut_fcmp_32ns_32ns_1_1' (182#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'dut_is_converged' (183#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_is_converged.v:10]
INFO: [Synth 8-256] done synthesizing module 'dut_main_function' (184#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_main_function.v:10]
INFO: [Synth 8-256] done synthesizing module 'dut' (185#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut.v:12]
WARNING: [Synth 8-350] instance 'test_fpga_design' of module 'dut' requires 12 connections, but only 9 given [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillydemo.v:363]
INFO: [Synth 8-638] synthesizing module 'fifo_8x2048' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fifo_8x2048.v:1]
INFO: [Synth 8-256] done synthesizing module 'fifo_8x2048' (186#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fifo_8x2048.v:1]
INFO: [Synth 8-638] synthesizing module 'i2s_audio' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/i2s_audio.v:1]
INFO: [Synth 8-256] done synthesizing module 'i2s_audio' (187#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/i2s_audio.v:1]
INFO: [Synth 8-638] synthesizing module 'smbus' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/smbus.v:1]
INFO: [Synth 8-256] done synthesizing module 'smbus' (188#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/smbus.v:1]
WARNING: [Synth 8-3848] Net user_r_read_32_eof in module/entity xillydemo does not have driver. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillydemo.v:56]
INFO: [Synth 8-256] done synthesizing module 'xillydemo' (189#1) [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillydemo.v:3]
WARNING: [Synth 8-3331] design i2s_audio has unconnected port quiesce
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized244 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized244 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized244 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized244 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized244 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized242 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized242 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized242 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized242 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized242 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized240 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized240 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized240 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized240 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized240 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized238 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized238 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized238 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized238 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized238 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized236 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized236 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized236 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized236 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized236 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized234 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized234 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized234 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized234 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized234 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized232 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized232 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized232 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized232 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized232 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized246 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized246 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized246 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized246 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized246 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized254 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized254 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized254 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized254 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized254 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized252 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized252 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized252 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized252 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized252 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized250 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized250 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized250 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized250 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized250 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized248 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized248 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized248 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized248 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized248 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized184 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized184 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized184 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized184 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized184 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized230 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized230 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized230 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized230 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized230 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized228 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized228 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized228 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized228 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized228 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized226 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized226 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized226 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized226 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized226 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized224 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized224 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized224 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized224 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized224 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized222 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized222 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized222 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized222 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized222 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized220 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized220 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:29 ; elapsed = 00:01:38 . Memory (MB): peak = 1760.887 ; gain = 719.105 ; free physical = 2866 ; free virtual = 26789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin xillybus_ins:PS_SRSTB to constant 0 [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-3295] tying undriven pin xillybus_ins:PS_CLK to constant 0 [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-3295] tying undriven pin xillybus_ins:PS_PORB to constant 0 [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillydemo.v:124]
WARNING: [Synth 8-3295] tying undriven pin xillybus_ins:user_r_read_32_eof to constant 0 [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillydemo.v:124]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1760.887 ; gain = 719.105 ; free physical = 2915 ; free virtual = 26838
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'fifo_32x512' instantiated as 'fifo_32_0'. 4 instances of this cell are unresolved black boxes. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillydemo.v:334]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'fifo_8x2048' instantiated as 'fifo_8'. 2 instances of this cell are unresolved black boxes. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillydemo.v:393]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'xillybus_core' instantiated as 'xillybus_ins/xillybus_core_ins' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/xillybus.v:278]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'xillyvga_core' instantiated as 'xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v:64]
INFO: [Netlist 29-17] Analyzing 1375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/.Xil/Vivado-53032-en-ec-ecelinux-01.coecis.cornell.edu/dcp_2/fifo_8x2048_in_context.xdc] for cell 'fifo_8'
Finished Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/.Xil/Vivado-53032-en-ec-ecelinux-01.coecis.cornell.edu/dcp_2/fifo_8x2048_in_context.xdc] for cell 'fifo_8'
Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/.Xil/Vivado-53032-en-ec-ecelinux-01.coecis.cornell.edu/dcp_2/fifo_8x2048_in_context.xdc] for cell 'smbus/fifo'
Finished Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/.Xil/Vivado-53032-en-ec-ecelinux-01.coecis.cornell.edu/dcp_2/fifo_8x2048_in_context.xdc] for cell 'smbus/fifo'
Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/.Xil/Vivado-53032-en-ec-ecelinux-01.coecis.cornell.edu/dcp_3/fifo_32x512_in_context.xdc] for cell 'fifo_32_0'
Finished Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/.Xil/Vivado-53032-en-ec-ecelinux-01.coecis.cornell.edu/dcp_3/fifo_32x512_in_context.xdc] for cell 'fifo_32_0'
Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/.Xil/Vivado-53032-en-ec-ecelinux-01.coecis.cornell.edu/dcp_3/fifo_32x512_in_context.xdc] for cell 'fifo_32_1'
Finished Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/.Xil/Vivado-53032-en-ec-ecelinux-01.coecis.cornell.edu/dcp_3/fifo_32x512_in_context.xdc] for cell 'fifo_32_1'
Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/.Xil/Vivado-53032-en-ec-ecelinux-01.coecis.cornell.edu/dcp_3/fifo_32x512_in_context.xdc] for cell 'audio/playback_fifo'
Finished Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/.Xil/Vivado-53032-en-ec-ecelinux-01.coecis.cornell.edu/dcp_3/fifo_32x512_in_context.xdc] for cell 'audio/playback_fifo'
Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/.Xil/Vivado-53032-en-ec-ecelinux-01.coecis.cornell.edu/dcp_3/fifo_32x512_in_context.xdc] for cell 'audio/record_fifo'
Finished Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/.Xil/Vivado-53032-en-ec-ecelinux-01.coecis.cornell.edu/dcp_3/fifo_32x512_in_context.xdc] for cell 'audio/record_fifo'
Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst'
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:129]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:130]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:134]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:135]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:140]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:141]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:144]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:146]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:147]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:148]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:148]
Finished Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/xillydemo.xdc]
WARNING: [Vivado 12-627] No clocks matched 'vga_clk_ins/*'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/xillydemo.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/xillydemo.xdc:5]
WARNING: [Vivado 12-627] No clocks matched 'vga_clk_ins/*'. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/xillydemo.xdc:6]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/xillydemo.xdc:6]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/xillydemo.xdc:12]
Finished Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/xillydemo.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/xillydemo.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xillydemo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/xillydemo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==vga_fifo || ORIG_REF_NAME==vga_fifo}'. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc:7]
Finished Parsing XDC File [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xillydemo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  FDE => FDRE: 36 instances
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2775.020 ; gain = 0.000 ; free physical = 2819 ; free virtual = 26743
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:35 ; elapsed = 00:02:44 . Memory (MB): peak = 2775.020 ; gain = 1733.238 ; free physical = 2815 ; free virtual = 26738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:35 ; elapsed = 00:02:44 . Memory (MB): peak = 2775.020 ; gain = 1733.238 ; free physical = 2815 ; free virtual = 26738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst. (constraint file  /home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0. (constraint file  /home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for audio/playback_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio/record_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_32_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for smbus/fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/dut_fadd_32ns_32ns_32_5_full_dsp_U1679/dut_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/dut_fmul_32ns_32ns_32_4_max_dsp_U1680/dut_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_0_fu_5670/dut_fadd_32ns_32ns_32_5_full_dsp_U964/dut_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_0_fu_5670/dut_fmul_32ns_32ns_32_4_max_dsp_U965/dut_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_1_fu_5459/dut_fadd_32ns_32ns_32_5_full_dsp_U857/dut_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_1_fu_5459/dut_fmul_32ns_32ns_32_4_max_dsp_U858/dut_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_2_fu_5248/dut_fadd_32ns_32ns_32_5_full_dsp_U750/dut_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_2_fu_5248/dut_fmul_32ns_32ns_32_4_max_dsp_U751/dut_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_3_fu_5037/dut_fadd_32ns_32ns_32_5_full_dsp_U643/dut_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_3_fu_5037/dut_fmul_32ns_32ns_32_4_max_dsp_U644/dut_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_4_fu_4826/dut_fadd_32ns_32ns_32_5_full_dsp_U536/dut_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_4_fu_4826/dut_fmul_32ns_32ns_32_4_max_dsp_U537/dut_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_5_fu_4615/dut_fadd_32ns_32ns_32_5_full_dsp_U429/dut_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_5_fu_4615/dut_fmul_32ns_32ns_32_4_max_dsp_U430/dut_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_6_fu_4404/dut_fadd_32ns_32ns_32_5_full_dsp_U322/dut_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_6_fu_4404/dut_fmul_32ns_32ns_32_4_max_dsp_U323/dut_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_7_fu_4193/dut_fadd_32ns_32ns_32_5_full_dsp_U215/dut_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_7_fu_4193/dut_fmul_32ns_32ns_32_4_max_dsp_U216/dut_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_8_fu_3982/dut_fadd_32ns_32ns_32_5_full_dsp_U108/dut_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_8_fu_3982/dut_fmul_32ns_32ns_32_4_max_dsp_U109/dut_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_9_fu_3771/dut_fadd_32ns_32ns_32_5_full_dsp_U1/dut_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/grp_dut_COO_SpMV_9_fu_3771/dut_fmul_32ns_32ns_32_4_max_dsp_U2/dut_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_is_converged_fu_33698/dut_faddfsub_32ns_32ns_32_5_full_dsp_U1273/dut_ap_faddfsub_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_is_converged_fu_33698/dut_fcmp_32ns_32ns_1_1_U1275/dut_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_dut_main_function_fu_731/grp_dut_is_converged_fu_33698/dut_fmul_32ns_32ns_32_4_max_dsp_U1274/dut_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xillybus_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xillybus_lite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xillyvga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:36 ; elapsed = 00:02:45 . Memory (MB): peak = 2775.020 ; gain = 1733.238 ; free physical = 2816 ; free virtual = 26739
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:231]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:122]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:577]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:577]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_10/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_913_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5573]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5573]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5573]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_6381_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_8313_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'p_shl3_reg_12592_reg[4:1]' into 'p_shl_reg_12587_reg[6:3]' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:3668]
INFO: [Synth 8-5544] ROM "exitcond1_fu_6381_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_8313_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_3131_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_1668_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_1916_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_38229_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_36812_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_39744_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_2211_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_895_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_when_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smbus'
INFO: [Synth 8-5546] ROM "pre_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "save_direction" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdata_logic" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_logic" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                             0000 |                             0000
                st_start |                             0001 |                             0001
                st_fetch |                             0010 |                             0010
                 st_bit0 |                             0011 |                             0011
                 st_bit1 |                             0100 |                             0100
                 st_bit2 |                             0101 |                             0101
                 st_ack0 |                             0110 |                             0110
                 st_ack1 |                             0111 |                             0111
                 st_ack2 |                             1000 |                             1000
                st_stop0 |                             1001 |                             1001
                st_stop1 |                             1010 |                             1010
                  iSTATE |                             1011 |                             1011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'smbus'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:51 ; elapsed = 00:03:01 . Memory (MB): peak = 2775.020 ; gain = 1733.238 ; free physical = 2824 ; free virtual = 26748
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |dut_SpMV__GB0           |           1|     26333|
|2     |dut_SpMV__GB1           |           1|     18181|
|3     |dut_SpMV__GB2           |           1|     15779|
|4     |dut_SpMV__GB3           |           1|     24067|
|5     |dut_main_function__GCB0 |           1|     33124|
|6     |dut_main_function__GCB1 |           1|     11643|
|7     |dut_main_function__GCB2 |           1|     10525|
|8     |dut__GC0                |           1|     14153|
|9     |xillydemo__GC0          |           1|     16286|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_SpMV.v:5573]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-3936] Found unconnected internal register 'col10_10_6_U/dut_COO_SpMV_3_col10_10_6_rom_U/q0_reg' and it is trimmed from '8' to '7' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_3_col10_10_6.v:33]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-3936] Found unconnected internal register 'col10_10_4_U/dut_COO_SpMV_5_col10_10_4_rom_U/q0_reg' and it is trimmed from '8' to '7' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_5_col10_10_4.v:33]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-3936] Found unconnected internal register 'col10_10_1_U/dut_COO_SpMV_8_col10_10_1_rom_U/q0_reg' and it is trimmed from '8' to '7' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_8_col10_10_1.v:33]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_dut_COO_SpMV_6_fu_4404/col10_10_3_U/dut_COO_SpMV_6_col10_10_3_rom_U/q0_reg' and it is trimmed from '8' to '7' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_COO_SpMV_6_col10_10_3.v:33]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'dut_fmul_32ns_32ns_32_4_max_dsp_U1274/din1_buf1_reg[31:0]' into 'dut_fmul_32ns_32ns_32_4_max_dsp_U1274/din0_buf1_reg[31:0]' [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/src/fpga-design/dut_fmul_32ns_32ns_32_4_max_dsp.v:54]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_fadd_3_full_dsp_32/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_9/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
WARNING: [Synth 8-3917] design xillydemo__GC0 has port smbus_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design xillydemo__GC0 has port smbus_addr[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:03:32 . Memory (MB): peak = 2775.020 ; gain = 1733.238 ; free physical = 1080 ; free virtual = 25005
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:03 ; elapsed = 00:03:32 . Memory (MB): peak = 2775.020 ; gain = 1733.238 ; free physical = 1080 ; free virtual = 25005

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |dut_SpMV__GB0           |           1|     30280|
|2     |dut_SpMV__GB1           |           1|     22763|
|3     |dut_SpMV__GB2           |           1|     18062|
|4     |dut_SpMV__GB3           |           1|     26706|
|5     |dut_main_function__GCB0 |           1|     45145|
|6     |dut_main_function__GCB1 |           1|     17079|
|7     |dut_main_function__GCB2 |           1|     16537|
|8     |dut__GC0                |           1|     14689|
|9     |xillydemo__GC0          |           1|     16976|
+------+------------------------+------------+----------+
INFO: [Synth 8-3971] The signal tmp_dest_7_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal tmp_dest_8_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal tmp_dest_9_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal tmp_dest_6_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal tmp_dest_4_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal tmp_dest_5_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal tmp_dest_1_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal tmp_dest_3_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal tmp_dest_2_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal tmp_dest_0_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_U/dut_COO_SpMV_0_val10_10_9_rom_U/q0_reg[26]' (FDE) to 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_U/dut_COO_SpMV_0_val10_10_9_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_U/dut_COO_SpMV_0_val10_10_9_rom_U/q0_reg[27]' (FDE) to 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_U/dut_COO_SpMV_0_val10_10_9_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_U/dut_COO_SpMV_0_val10_10_9_rom_U/q0_reg[28]' (FDE) to 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_U/dut_COO_SpMV_0_val10_10_9_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_U/dut_COO_SpMV_1_val10_10_8_rom_U/q0_reg[26]' (FDE) to 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_U/dut_COO_SpMV_1_val10_10_8_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_U/dut_COO_SpMV_1_val10_10_8_rom_U/q0_reg[27]' (FDE) to 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_U/dut_COO_SpMV_1_val10_10_8_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_U/dut_COO_SpMV_1_val10_10_8_rom_U/q0_reg[28]' (FDE) to 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_U/dut_COO_SpMV_1_val10_10_8_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_U/dut_COO_SpMV_2_val10_10_7_rom_U/q0_reg[26]' (FDE) to 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_U/dut_COO_SpMV_2_val10_10_7_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_U/dut_COO_SpMV_2_val10_10_7_rom_U/q0_reg[27]' (FDE) to 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_U/dut_COO_SpMV_2_val10_10_7_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_U/dut_COO_SpMV_2_val10_10_7_rom_U/q0_reg[28]' (FDE) to 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_U/dut_COO_SpMV_2_val10_10_7_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_load_reg_1597_reg[30]' (FDE) to 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_load_reg_1597_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_COO_SpMV_0_fu_5670/\val10_10_9_load_reg_1597_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_load_reg_1597_reg[30]' (FDE) to 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_load_reg_1597_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_COO_SpMV_1_fu_5459/\val10_10_8_load_reg_1597_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_load_reg_1597_reg[30]' (FDE) to 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_load_reg_1597_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_COO_SpMV_2_fu_5248/\val10_10_7_load_reg_1597_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_0_fu_5670/dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[30]' (FD) to 'grp_dut_COO_SpMV_0_fu_5670/dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_1_fu_5459/dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[30]' (FD) to 'grp_dut_COO_SpMV_1_fu_5459/dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_2_fu_5248/dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[30]' (FD) to 'grp_dut_COO_SpMV_2_fu_5248/dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl_reg_12587_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl_reg_12587_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl_reg_12587_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl3_reg_12592_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_load_reg_1597_reg[26]' (FDE) to 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_load_reg_1597_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_load_reg_1597_reg[27]' (FDE) to 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_load_reg_1597_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_load_reg_1597_reg[28]' (FDE) to 'grp_dut_COO_SpMV_0_fu_5670/val10_10_9_load_reg_1597_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_load_reg_1597_reg[26]' (FDE) to 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_load_reg_1597_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_load_reg_1597_reg[27]' (FDE) to 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_load_reg_1597_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_load_reg_1597_reg[28]' (FDE) to 'grp_dut_COO_SpMV_1_fu_5459/val10_10_8_load_reg_1597_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_load_reg_1597_reg[26]' (FDE) to 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_load_reg_1597_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_load_reg_1597_reg[27]' (FDE) to 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_load_reg_1597_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_load_reg_1597_reg[28]' (FDE) to 'grp_dut_COO_SpMV_2_fu_5248/val10_10_7_load_reg_1597_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_0_fu_5670/dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[26]' (FD) to 'grp_dut_COO_SpMV_0_fu_5670/dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_0_fu_5670/dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[27]' (FD) to 'grp_dut_COO_SpMV_0_fu_5670/dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_0_fu_5670/dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[28]' (FD) to 'grp_dut_COO_SpMV_0_fu_5670/dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_COO_SpMV_0_fu_5670/\dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_1_fu_5459/dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[26]' (FD) to 'grp_dut_COO_SpMV_1_fu_5459/dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_1_fu_5459/dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[27]' (FD) to 'grp_dut_COO_SpMV_1_fu_5459/dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_1_fu_5459/dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[28]' (FD) to 'grp_dut_COO_SpMV_1_fu_5459/dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_COO_SpMV_1_fu_5459/\dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_2_fu_5248/dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[26]' (FD) to 'grp_dut_COO_SpMV_2_fu_5248/dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_2_fu_5248/dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[27]' (FD) to 'grp_dut_COO_SpMV_2_fu_5248/dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_2_fu_5248/dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[28]' (FD) to 'grp_dut_COO_SpMV_2_fu_5248/dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_COO_SpMV_2_fu_5248/\dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[31] )
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_2_val10_10_7_rom_U/q0_reg[28]) is unused and will be removed from module dut_COO_SpMV_2_val10_10_7.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_2_val10_10_7_rom_U/q0_reg[27]) is unused and will be removed from module dut_COO_SpMV_2_val10_10_7.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_2_val10_10_7_rom_U/q0_reg[26]) is unused and will be removed from module dut_COO_SpMV_2_val10_10_7.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_2_col10_10_7_rom_U/q0_reg[7]) is unused and will be removed from module dut_COO_SpMV_2_col10_10_7.
WARNING: [Synth 8-3332] Sequential element (val10_10_7_load_reg_1597_reg[31]) is unused and will be removed from module dut_COO_SpMV_2.
WARNING: [Synth 8-3332] Sequential element (val10_10_7_load_reg_1597_reg[30]) is unused and will be removed from module dut_COO_SpMV_2.
WARNING: [Synth 8-3332] Sequential element (val10_10_7_load_reg_1597_reg[28]) is unused and will be removed from module dut_COO_SpMV_2.
WARNING: [Synth 8-3332] Sequential element (val10_10_7_load_reg_1597_reg[27]) is unused and will be removed from module dut_COO_SpMV_2.
WARNING: [Synth 8-3332] Sequential element (val10_10_7_load_reg_1597_reg[26]) is unused and will be removed from module dut_COO_SpMV_2.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[31]) is unused and will be removed from module dut_COO_SpMV_2.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[30]) is unused and will be removed from module dut_COO_SpMV_2.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[28]) is unused and will be removed from module dut_COO_SpMV_2.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[27]) is unused and will be removed from module dut_COO_SpMV_2.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U751/din0_buf1_reg[26]) is unused and will be removed from module dut_COO_SpMV_2.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_1_val10_10_8_rom_U/q0_reg[28]) is unused and will be removed from module dut_COO_SpMV_1_val10_10_8.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_1_val10_10_8_rom_U/q0_reg[27]) is unused and will be removed from module dut_COO_SpMV_1_val10_10_8.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_1_val10_10_8_rom_U/q0_reg[26]) is unused and will be removed from module dut_COO_SpMV_1_val10_10_8.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_1_col10_10_8_rom_U/q0_reg[7]) is unused and will be removed from module dut_COO_SpMV_1_col10_10_8.
WARNING: [Synth 8-3332] Sequential element (val10_10_8_load_reg_1597_reg[31]) is unused and will be removed from module dut_COO_SpMV_1.
WARNING: [Synth 8-3332] Sequential element (val10_10_8_load_reg_1597_reg[30]) is unused and will be removed from module dut_COO_SpMV_1.
WARNING: [Synth 8-3332] Sequential element (val10_10_8_load_reg_1597_reg[28]) is unused and will be removed from module dut_COO_SpMV_1.
WARNING: [Synth 8-3332] Sequential element (val10_10_8_load_reg_1597_reg[27]) is unused and will be removed from module dut_COO_SpMV_1.
WARNING: [Synth 8-3332] Sequential element (val10_10_8_load_reg_1597_reg[26]) is unused and will be removed from module dut_COO_SpMV_1.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[31]) is unused and will be removed from module dut_COO_SpMV_1.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[30]) is unused and will be removed from module dut_COO_SpMV_1.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[28]) is unused and will be removed from module dut_COO_SpMV_1.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[27]) is unused and will be removed from module dut_COO_SpMV_1.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U858/din0_buf1_reg[26]) is unused and will be removed from module dut_COO_SpMV_1.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_0_val10_10_9_rom_U/q0_reg[28]) is unused and will be removed from module dut_COO_SpMV_0_val10_10_9.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_0_val10_10_9_rom_U/q0_reg[27]) is unused and will be removed from module dut_COO_SpMV_0_val10_10_9.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_0_val10_10_9_rom_U/q0_reg[26]) is unused and will be removed from module dut_COO_SpMV_0_val10_10_9.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_0_col10_10_9_rom_U/q0_reg[7]) is unused and will be removed from module dut_COO_SpMV_0_col10_10_9.
WARNING: [Synth 8-3332] Sequential element (val10_10_9_load_reg_1597_reg[31]) is unused and will be removed from module dut_COO_SpMV_0.
WARNING: [Synth 8-3332] Sequential element (val10_10_9_load_reg_1597_reg[30]) is unused and will be removed from module dut_COO_SpMV_0.
WARNING: [Synth 8-3332] Sequential element (val10_10_9_load_reg_1597_reg[28]) is unused and will be removed from module dut_COO_SpMV_0.
WARNING: [Synth 8-3332] Sequential element (val10_10_9_load_reg_1597_reg[27]) is unused and will be removed from module dut_COO_SpMV_0.
WARNING: [Synth 8-3332] Sequential element (val10_10_9_load_reg_1597_reg[26]) is unused and will be removed from module dut_COO_SpMV_0.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[31]) is unused and will be removed from module dut_COO_SpMV_0.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[30]) is unused and will be removed from module dut_COO_SpMV_0.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[28]) is unused and will be removed from module dut_COO_SpMV_0.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[27]) is unused and will be removed from module dut_COO_SpMV_0.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U965/din0_buf1_reg[26]) is unused and will be removed from module dut_COO_SpMV_0.
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_2_fu_5248/dut_fadd_32ns_32ns_32_5_full_dsp_U750/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'grp_dut_COO_SpMV_2_fu_5248/dut_fadd_32ns_32ns_32_5_full_dsp_U750/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_2_viv__13.
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_1_fu_5459/dut_fadd_32ns_32ns_32_5_full_dsp_U857/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'grp_dut_COO_SpMV_1_fu_5459/dut_fadd_32ns_32ns_32_5_full_dsp_U857/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_2_viv__12.
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_0_fu_5670/dut_fadd_32ns_32ns_32_5_full_dsp_U964/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'grp_dut_COO_SpMV_0_fu_5670/dut_fadd_32ns_32ns_32_5_full_dsp_U964/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_2_viv__11.
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_3_fu_5037/val10_10_6_U/dut_COO_SpMV_3_val10_10_6_rom_U/q0_reg[26]' (FDE) to 'grp_dut_COO_SpMV_3_fu_5037/val10_10_6_U/dut_COO_SpMV_3_val10_10_6_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_3_fu_5037/val10_10_6_U/dut_COO_SpMV_3_val10_10_6_rom_U/q0_reg[27]' (FDE) to 'grp_dut_COO_SpMV_3_fu_5037/val10_10_6_U/dut_COO_SpMV_3_val10_10_6_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_3_fu_5037/val10_10_6_U/dut_COO_SpMV_3_val10_10_6_rom_U/q0_reg[28]' (FDE) to 'grp_dut_COO_SpMV_3_fu_5037/val10_10_6_U/dut_COO_SpMV_3_val10_10_6_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_5_fu_4615/val10_10_4_U/dut_COO_SpMV_5_val10_10_4_rom_U/q0_reg[26]' (FDE) to 'grp_dut_COO_SpMV_5_fu_4615/val10_10_4_U/dut_COO_SpMV_5_val10_10_4_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_5_fu_4615/val10_10_4_U/dut_COO_SpMV_5_val10_10_4_rom_U/q0_reg[27]' (FDE) to 'grp_dut_COO_SpMV_5_fu_4615/val10_10_4_U/dut_COO_SpMV_5_val10_10_4_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_5_fu_4615/val10_10_4_U/dut_COO_SpMV_5_val10_10_4_rom_U/q0_reg[28]' (FDE) to 'grp_dut_COO_SpMV_5_fu_4615/val10_10_4_U/dut_COO_SpMV_5_val10_10_4_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_3_fu_5037/val10_10_6_load_reg_1597_reg[26]' (FDE) to 'grp_dut_COO_SpMV_3_fu_5037/val10_10_6_load_reg_1597_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_3_fu_5037/val10_10_6_load_reg_1597_reg[27]' (FDE) to 'grp_dut_COO_SpMV_3_fu_5037/val10_10_6_load_reg_1597_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_3_fu_5037/val10_10_6_load_reg_1597_reg[28]' (FDE) to 'grp_dut_COO_SpMV_3_fu_5037/val10_10_6_load_reg_1597_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_5_fu_4615/val10_10_4_load_reg_1597_reg[26]' (FDE) to 'grp_dut_COO_SpMV_5_fu_4615/val10_10_4_load_reg_1597_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_5_fu_4615/val10_10_4_load_reg_1597_reg[27]' (FDE) to 'grp_dut_COO_SpMV_5_fu_4615/val10_10_4_load_reg_1597_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_5_fu_4615/val10_10_4_load_reg_1597_reg[28]' (FDE) to 'grp_dut_COO_SpMV_5_fu_4615/val10_10_4_load_reg_1597_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_3_fu_5037/dut_fmul_32ns_32ns_32_4_max_dsp_U644/din0_buf1_reg[26]' (FD) to 'grp_dut_COO_SpMV_3_fu_5037/dut_fmul_32ns_32ns_32_4_max_dsp_U644/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_3_fu_5037/dut_fmul_32ns_32ns_32_4_max_dsp_U644/din0_buf1_reg[27]' (FD) to 'grp_dut_COO_SpMV_3_fu_5037/dut_fmul_32ns_32ns_32_4_max_dsp_U644/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_3_fu_5037/dut_fmul_32ns_32ns_32_4_max_dsp_U644/din0_buf1_reg[28]' (FD) to 'grp_dut_COO_SpMV_3_fu_5037/dut_fmul_32ns_32ns_32_4_max_dsp_U644/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_5_fu_4615/dut_fmul_32ns_32ns_32_4_max_dsp_U430/din0_buf1_reg[26]' (FD) to 'grp_dut_COO_SpMV_5_fu_4615/dut_fmul_32ns_32ns_32_4_max_dsp_U430/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_5_fu_4615/dut_fmul_32ns_32ns_32_4_max_dsp_U430/din0_buf1_reg[27]' (FD) to 'grp_dut_COO_SpMV_5_fu_4615/dut_fmul_32ns_32ns_32_4_max_dsp_U430/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_5_fu_4615/dut_fmul_32ns_32ns_32_4_max_dsp_U430/din0_buf1_reg[28]' (FD) to 'grp_dut_COO_SpMV_5_fu_4615/dut_fmul_32ns_32ns_32_4_max_dsp_U430/din0_buf1_reg[29]'
WARNING: [Synth 8-3332] Sequential element (val10_10_6_U/dut_COO_SpMV_3_val10_10_6_rom_U/q0_reg[28]) is unused and will be removed from module dut_COO_SpMV_3.
WARNING: [Synth 8-3332] Sequential element (val10_10_6_U/dut_COO_SpMV_3_val10_10_6_rom_U/q0_reg[27]) is unused and will be removed from module dut_COO_SpMV_3.
WARNING: [Synth 8-3332] Sequential element (val10_10_6_U/dut_COO_SpMV_3_val10_10_6_rom_U/q0_reg[26]) is unused and will be removed from module dut_COO_SpMV_3.
WARNING: [Synth 8-3332] Sequential element (val10_10_6_load_reg_1597_reg[28]) is unused and will be removed from module dut_COO_SpMV_3.
WARNING: [Synth 8-3332] Sequential element (val10_10_6_load_reg_1597_reg[27]) is unused and will be removed from module dut_COO_SpMV_3.
WARNING: [Synth 8-3332] Sequential element (val10_10_6_load_reg_1597_reg[26]) is unused and will be removed from module dut_COO_SpMV_3.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U644/din0_buf1_reg[28]) is unused and will be removed from module dut_COO_SpMV_3.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U644/din0_buf1_reg[27]) is unused and will be removed from module dut_COO_SpMV_3.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U644/din0_buf1_reg[26]) is unused and will be removed from module dut_COO_SpMV_3.
WARNING: [Synth 8-3332] Sequential element (val10_10_4_U/dut_COO_SpMV_5_val10_10_4_rom_U/q0_reg[28]) is unused and will be removed from module dut_COO_SpMV_5.
WARNING: [Synth 8-3332] Sequential element (val10_10_4_U/dut_COO_SpMV_5_val10_10_4_rom_U/q0_reg[27]) is unused and will be removed from module dut_COO_SpMV_5.
WARNING: [Synth 8-3332] Sequential element (val10_10_4_U/dut_COO_SpMV_5_val10_10_4_rom_U/q0_reg[26]) is unused and will be removed from module dut_COO_SpMV_5.
WARNING: [Synth 8-3332] Sequential element (val10_10_4_load_reg_1597_reg[28]) is unused and will be removed from module dut_COO_SpMV_5.
WARNING: [Synth 8-3332] Sequential element (val10_10_4_load_reg_1597_reg[27]) is unused and will be removed from module dut_COO_SpMV_5.
WARNING: [Synth 8-3332] Sequential element (val10_10_4_load_reg_1597_reg[26]) is unused and will be removed from module dut_COO_SpMV_5.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U430/din0_buf1_reg[28]) is unused and will be removed from module dut_COO_SpMV_5.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U430/din0_buf1_reg[27]) is unused and will be removed from module dut_COO_SpMV_5.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U430/din0_buf1_reg[26]) is unused and will be removed from module dut_COO_SpMV_5.
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_3_fu_5037/dut_fadd_32ns_32ns_32_5_full_dsp_U643/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'grp_dut_COO_SpMV_3_fu_5037/dut_fadd_32ns_32ns_32_5_full_dsp_U643/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_2_viv__15.
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_5_fu_4615/dut_fadd_32ns_32ns_32_5_full_dsp_U429/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'grp_dut_COO_SpMV_5_fu_4615/dut_fadd_32ns_32ns_32_5_full_dsp_U429/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_2_viv__14.
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_8_fu_3982/val10_10_1_U/dut_COO_SpMV_8_val10_10_1_rom_U/q0_reg[26]' (FDE) to 'grp_dut_COO_SpMV_8_fu_3982/val10_10_1_U/dut_COO_SpMV_8_val10_10_1_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_8_fu_3982/val10_10_1_U/dut_COO_SpMV_8_val10_10_1_rom_U/q0_reg[27]' (FDE) to 'grp_dut_COO_SpMV_8_fu_3982/val10_10_1_U/dut_COO_SpMV_8_val10_10_1_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_8_fu_3982/val10_10_1_U/dut_COO_SpMV_8_val10_10_1_rom_U/q0_reg[28]' (FDE) to 'grp_dut_COO_SpMV_8_fu_3982/val10_10_1_U/dut_COO_SpMV_8_val10_10_1_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_U/dut_COO_SpMV_4_val10_10_5_rom_U/q0_reg[26]' (FDE) to 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_U/dut_COO_SpMV_4_val10_10_5_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_U/dut_COO_SpMV_4_val10_10_5_rom_U/q0_reg[27]' (FDE) to 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_U/dut_COO_SpMV_4_val10_10_5_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_U/dut_COO_SpMV_4_val10_10_5_rom_U/q0_reg[28]' (FDE) to 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_U/dut_COO_SpMV_4_val10_10_5_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_8_fu_3982/val10_10_1_load_reg_1597_reg[26]' (FDE) to 'grp_dut_COO_SpMV_8_fu_3982/val10_10_1_load_reg_1597_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_8_fu_3982/val10_10_1_load_reg_1597_reg[27]' (FDE) to 'grp_dut_COO_SpMV_8_fu_3982/val10_10_1_load_reg_1597_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_8_fu_3982/val10_10_1_load_reg_1597_reg[28]' (FDE) to 'grp_dut_COO_SpMV_8_fu_3982/val10_10_1_load_reg_1597_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_load_reg_1597_reg[30]' (FDE) to 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_load_reg_1597_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_COO_SpMV_4_fu_4826/\val10_10_5_load_reg_1597_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_8_fu_3982/dut_fmul_32ns_32ns_32_4_max_dsp_U109/din0_buf1_reg[26]' (FD) to 'grp_dut_COO_SpMV_8_fu_3982/dut_fmul_32ns_32ns_32_4_max_dsp_U109/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_8_fu_3982/dut_fmul_32ns_32ns_32_4_max_dsp_U109/din0_buf1_reg[27]' (FD) to 'grp_dut_COO_SpMV_8_fu_3982/dut_fmul_32ns_32ns_32_4_max_dsp_U109/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_8_fu_3982/dut_fmul_32ns_32ns_32_4_max_dsp_U109/din0_buf1_reg[28]' (FD) to 'grp_dut_COO_SpMV_8_fu_3982/dut_fmul_32ns_32ns_32_4_max_dsp_U109/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_4_fu_4826/dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[30]' (FD) to 'grp_dut_COO_SpMV_4_fu_4826/dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_load_reg_1597_reg[26]' (FDE) to 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_load_reg_1597_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_load_reg_1597_reg[27]' (FDE) to 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_load_reg_1597_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_load_reg_1597_reg[28]' (FDE) to 'grp_dut_COO_SpMV_4_fu_4826/val10_10_5_load_reg_1597_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_4_fu_4826/dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[26]' (FD) to 'grp_dut_COO_SpMV_4_fu_4826/dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_4_fu_4826/dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[27]' (FD) to 'grp_dut_COO_SpMV_4_fu_4826/dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_4_fu_4826/dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[28]' (FD) to 'grp_dut_COO_SpMV_4_fu_4826/dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_COO_SpMV_4_fu_4826/\dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[31] )
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_4_val10_10_5_rom_U/q0_reg[28]) is unused and will be removed from module dut_COO_SpMV_4_val10_10_5.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_4_val10_10_5_rom_U/q0_reg[27]) is unused and will be removed from module dut_COO_SpMV_4_val10_10_5.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_4_val10_10_5_rom_U/q0_reg[26]) is unused and will be removed from module dut_COO_SpMV_4_val10_10_5.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_4_col10_10_5_rom_U/q0_reg[7]) is unused and will be removed from module dut_COO_SpMV_4_col10_10_5.
WARNING: [Synth 8-3332] Sequential element (val10_10_5_load_reg_1597_reg[31]) is unused and will be removed from module dut_COO_SpMV_4.
WARNING: [Synth 8-3332] Sequential element (val10_10_5_load_reg_1597_reg[30]) is unused and will be removed from module dut_COO_SpMV_4.
WARNING: [Synth 8-3332] Sequential element (val10_10_5_load_reg_1597_reg[28]) is unused and will be removed from module dut_COO_SpMV_4.
WARNING: [Synth 8-3332] Sequential element (val10_10_5_load_reg_1597_reg[27]) is unused and will be removed from module dut_COO_SpMV_4.
WARNING: [Synth 8-3332] Sequential element (val10_10_5_load_reg_1597_reg[26]) is unused and will be removed from module dut_COO_SpMV_4.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[31]) is unused and will be removed from module dut_COO_SpMV_4.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[30]) is unused and will be removed from module dut_COO_SpMV_4.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[28]) is unused and will be removed from module dut_COO_SpMV_4.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[27]) is unused and will be removed from module dut_COO_SpMV_4.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U537/din0_buf1_reg[26]) is unused and will be removed from module dut_COO_SpMV_4.
WARNING: [Synth 8-3332] Sequential element (val10_10_1_U/dut_COO_SpMV_8_val10_10_1_rom_U/q0_reg[28]) is unused and will be removed from module dut_COO_SpMV_8.
WARNING: [Synth 8-3332] Sequential element (val10_10_1_U/dut_COO_SpMV_8_val10_10_1_rom_U/q0_reg[27]) is unused and will be removed from module dut_COO_SpMV_8.
WARNING: [Synth 8-3332] Sequential element (val10_10_1_U/dut_COO_SpMV_8_val10_10_1_rom_U/q0_reg[26]) is unused and will be removed from module dut_COO_SpMV_8.
WARNING: [Synth 8-3332] Sequential element (val10_10_1_load_reg_1597_reg[28]) is unused and will be removed from module dut_COO_SpMV_8.
WARNING: [Synth 8-3332] Sequential element (val10_10_1_load_reg_1597_reg[27]) is unused and will be removed from module dut_COO_SpMV_8.
WARNING: [Synth 8-3332] Sequential element (val10_10_1_load_reg_1597_reg[26]) is unused and will be removed from module dut_COO_SpMV_8.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U109/din0_buf1_reg[28]) is unused and will be removed from module dut_COO_SpMV_8.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U109/din0_buf1_reg[27]) is unused and will be removed from module dut_COO_SpMV_8.
WARNING: [Synth 8-3332] Sequential element (dut_fmul_32ns_32ns_32_4_max_dsp_U109/din0_buf1_reg[26]) is unused and will be removed from module dut_COO_SpMV_8.
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_4_fu_4826/dut_fadd_32ns_32ns_32_5_full_dsp_U536/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'grp_dut_COO_SpMV_4_fu_4826/dut_fadd_32ns_32ns_32_5_full_dsp_U536/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_2_viv__17.
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_8_fu_3982/dut_fadd_32ns_32ns_32_5_full_dsp_U108/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'grp_dut_COO_SpMV_8_fu_3982/dut_fadd_32ns_32ns_32_5_full_dsp_U108/dut_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_2_viv__16.
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_U/dut_COO_SpMV_9_val10_10_0_rom_U/q0_reg[26]' (FDE) to 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_U/dut_COO_SpMV_9_val10_10_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_U/dut_COO_SpMV_9_val10_10_0_rom_U/q0_reg[27]' (FDE) to 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_U/dut_COO_SpMV_9_val10_10_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_U/dut_COO_SpMV_9_val10_10_0_rom_U/q0_reg[28]' (FDE) to 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_U/dut_COO_SpMV_9_val10_10_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_U/dut_COO_SpMV_7_val10_10_2_rom_U/q0_reg[26]' (FDE) to 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_U/dut_COO_SpMV_7_val10_10_2_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_U/dut_COO_SpMV_7_val10_10_2_rom_U/q0_reg[27]' (FDE) to 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_U/dut_COO_SpMV_7_val10_10_2_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_U/dut_COO_SpMV_7_val10_10_2_rom_U/q0_reg[28]' (FDE) to 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_U/dut_COO_SpMV_7_val10_10_2_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_6_fu_4404/val10_10_3_U/dut_COO_SpMV_6_val10_10_3_rom_U/q0_reg[26]' (FDE) to 'grp_dut_COO_SpMV_6_fu_4404/val10_10_3_U/dut_COO_SpMV_6_val10_10_3_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_6_fu_4404/val10_10_3_U/dut_COO_SpMV_6_val10_10_3_rom_U/q0_reg[27]' (FDE) to 'grp_dut_COO_SpMV_6_fu_4404/val10_10_3_U/dut_COO_SpMV_6_val10_10_3_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_6_fu_4404/val10_10_3_U/dut_COO_SpMV_6_val10_10_3_rom_U/q0_reg[28]' (FDE) to 'grp_dut_COO_SpMV_6_fu_4404/val10_10_3_U/dut_COO_SpMV_6_val10_10_3_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_load_reg_1597_reg[30]' (FDE) to 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_load_reg_1597_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_COO_SpMV_9_fu_3771/\val10_10_0_load_reg_1597_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_load_reg_1597_reg[30]' (FDE) to 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_load_reg_1597_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_COO_SpMV_7_fu_4193/\val10_10_2_load_reg_1597_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_6_fu_4404/val10_10_3_load_reg_1597_reg[30]' (FDE) to 'grp_dut_COO_SpMV_6_fu_4404/val10_10_3_load_reg_1597_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dut_COO_SpMV_6_fu_4404/val10_10_3_load_reg_1597_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_9_fu_3771/dut_fmul_32ns_32ns_32_4_max_dsp_U2/din0_buf1_reg[30]' (FD) to 'grp_dut_COO_SpMV_9_fu_3771/dut_fmul_32ns_32ns_32_4_max_dsp_U2/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_7_fu_4193/dut_fmul_32ns_32ns_32_4_max_dsp_U216/din0_buf1_reg[30]' (FD) to 'grp_dut_COO_SpMV_7_fu_4193/dut_fmul_32ns_32ns_32_4_max_dsp_U216/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_6_fu_4404/dut_fmul_32ns_32ns_32_4_max_dsp_U323/din0_buf1_reg[30]' (FD) to 'grp_dut_COO_SpMV_6_fu_4404/dut_fmul_32ns_32ns_32_4_max_dsp_U323/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_load_reg_1597_reg[26]' (FDE) to 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_load_reg_1597_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_load_reg_1597_reg[27]' (FDE) to 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_load_reg_1597_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_load_reg_1597_reg[28]' (FDE) to 'grp_dut_COO_SpMV_9_fu_3771/val10_10_0_load_reg_1597_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_load_reg_1597_reg[26]' (FDE) to 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_load_reg_1597_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_load_reg_1597_reg[27]' (FDE) to 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_load_reg_1597_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_load_reg_1597_reg[28]' (FDE) to 'grp_dut_COO_SpMV_7_fu_4193/val10_10_2_load_reg_1597_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_dut_COO_SpMV_6_fu_4404/val10_10_3_load_reg_1597_reg[26]' (FDE) to 'grp_dut_COO_SpMV_6_fu_4404/val10_10_3_load_reg_1597_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_COO_SpMV_9_fu_3771/\dut_fmul_32ns_32ns_32_4_max_dsp_U2/din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dut_COO_SpMV_7_fu_4193/\dut_fmul_32ns_32ns_32_4_max_dsp_U216/din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dut_COO_SpMV_6_fu_4404/dut_fmul_32ns_32ns_32_4_max_dsp_U323/din0_buf1_reg[31] )
WARNING: [Synth 8-3332] Sequential element (q0_reg[28]) is unused and will be removed from module dut_COO_SpMV_6_val10_10_3_rom.
WARNING: [Synth 8-3332] Sequential element (q0_reg[27]) is unused and will be removed from module dut_COO_SpMV_6_val10_10_3_rom.
WARNING: [Synth 8-3332] Sequential element (q0_reg[26]) is unused and will be removed from module dut_COO_SpMV_6_val10_10_3_rom.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_7_val10_10_2_rom_U/q0_reg[28]) is unused and will be removed from module dut_COO_SpMV_7_val10_10_2.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_7_val10_10_2_rom_U/q0_reg[27]) is unused and will be removed from module dut_COO_SpMV_7_val10_10_2.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_7_val10_10_2_rom_U/q0_reg[26]) is unused and will be removed from module dut_COO_SpMV_7_val10_10_2.
WARNING: [Synth 8-3332] Sequential element (dut_COO_SpMV_7_col10_10_2_rom_U/q0_reg[7]) is unused and will be removed from module dut_COO_SpMV_7_col10_10_2.
WARNING: [Synth 8-3332] Sequential element (val10_10_2_load_reg_1597_reg[31]) is unused and will be removed from module dut_COO_SpMV_7.
WARNING: [Synth 8-3332] Sequential element (val10_10_2_load_reg_1597_reg[30]) is unused and will be removed from module dut_COO_SpMV_7.
WARNING: [Synth 8-3332] Sequential element (val10_10_2_load_reg_1597_reg[28]) is unused and will be removed from module dut_COO_SpMV_7.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fmul_32ns_32ns_32_4_max_dsp_U1680/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_fadd_32ns_32ns_32_5_full_dsp_U1679/din1_buf1_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[34] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:25 ; elapsed = 00:04:07 . Memory (MB): peak = 2775.020 ; gain = 1733.238 ; free physical = 515 ; free virtual = 24441
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:25 ; elapsed = 00:04:07 . Memory (MB): peak = 2775.020 ; gain = 1733.238 ; free physical = 515 ; free virtual = 24441

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |dut_SpMV__GB0           |           1|     24182|
|2     |dut_SpMV__GB1           |           1|     19962|
|3     |dut_SpMV__GB2           |           1|     14625|
|4     |dut_SpMV__GB3           |           1|     21201|
|5     |dut_main_function__GCB0 |           1|     39982|
|6     |dut_main_function__GCB1 |           1|     11622|
|7     |dut_main_function__GCB2 |           1|     10353|
|8     |dut__GC0                |           1|     13812|
|9     |xillydemo__GC0          |           1|     10743|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:36 ; elapsed = 00:04:19 . Memory (MB): peak = 2775.020 ; gain = 1733.238 ; free physical = 343 ; free virtual = 24270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:59 ; elapsed = 00:04:42 . Memory (MB): peak = 2818.355 ; gain = 1776.574 ; free physical = 228 ; free virtual = 24116
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |dut_SpMV__GB0           |           1|     24226|
|2     |dut_SpMV__GB1           |           1|     19962|
|3     |dut_SpMV__GB2           |           1|     14625|
|4     |dut_SpMV__GB3           |           1|     21201|
|5     |dut_main_function__GCB0 |           1|     39982|
|6     |dut_main_function__GCB1 |           1|     11622|
|7     |dut_main_function__GCB2 |           1|     10353|
|8     |dut__GC0                |           1|     13806|
|9     |xillydemo__GC0          |           1|     10743|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_7_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_8_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_9_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_6_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_4_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_5_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_1_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_3_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_2_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_0_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:22 ; elapsed = 00:05:18 . Memory (MB): peak = 2894.176 ; gain = 1852.395 ; free physical = 308 ; free virtual = 23015
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:04:22 ; elapsed = 00:05:18 . Memory (MB): peak = 2894.176 ; gain = 1852.395 ; free physical = 308 ; free virtual = 23015

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |dut_SpMV__GB0           |           1|      9988|
|2     |dut_SpMV__GB1           |           1|      8408|
|3     |dut_SpMV__GB2           |           1|      6047|
|4     |dut_SpMV__GB3           |           1|      8317|
|5     |dut_main_function__GCB0 |           1|     20890|
|6     |dut_main_function__GCB1 |           1|      7688|
|7     |dut_main_function__GCB2 |           1|      8198|
|8     |dut__GC0                |           1|     11083|
|9     |xillydemo__GC0          |           1|      7044|
+------+------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:04:22 ; elapsed = 00:05:18 . Memory (MB): peak = 2894.176 ; gain = 1852.395 ; free physical = 308 ; free virtual = 23015
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_7_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_8_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_9_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_6_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_4_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_5_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_1_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_3_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_2_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_dut_main_function_fu_731/grp_dut_SpMV_fu_33230/tmp_dest_0_U/dut_SpMV_tmp_dest_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4163] Replicating register \audio/audio_adc_reg_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \audio/audio_lrclk_reg_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \audio/audio_bclk_reg_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \audio/audio_dac_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:40 ; elapsed = 00:05:37 . Memory (MB): peak = 2948.328 ; gain = 1906.547 ; free physical = 632 ; free virtual = 23153
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:41 ; elapsed = 00:05:38 . Memory (MB): peak = 2948.328 ; gain = 1906.547 ; free physical = 811 ; free virtual = 23332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:59 ; elapsed = 00:05:57 . Memory (MB): peak = 2948.328 ; gain = 1906.547 ; free physical = 543 ; free virtual = 23065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:00 ; elapsed = 00:05:58 . Memory (MB): peak = 2948.328 ; gain = 1906.547 ; free physical = 251 ; free virtual = 22696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:12 ; elapsed = 00:06:10 . Memory (MB): peak = 2948.328 ; gain = 1906.547 ; free physical = 242 ; free virtual = 22210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:12 ; elapsed = 00:06:11 . Memory (MB): peak = 2948.328 ; gain = 1906.547 ; free physical = 243 ; free virtual = 22211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo_32x512   |         4|
|2     |fifo_8x2048   |         2|
|3     |xillybus_core |         1|
|4     |xillybus_lite |         1|
|5     |xillyvga_core |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |fifo_32x512        |     1|
|2     |fifo_32x512__1     |     1|
|3     |fifo_32x512__2     |     1|
|4     |fifo_32x512__3     |     1|
|5     |fifo_8x2048        |     1|
|6     |fifo_8x2048__1     |     1|
|7     |xillybus_core      |     1|
|8     |xillybus_lite_bbox |     1|
|9     |xillyvga_core      |     1|
|10    |BIBUF              |   130|
|11    |BUFG               |     2|
|12    |CARRY4             |   126|
|13    |DSP48E1            |    12|
|14    |DSP48E1_1          |    12|
|15    |DSP48E1_2          |    12|
|16    |DSP48E1_3          |    12|
|17    |DSP48E1_4          |    12|
|18    |LUT1               |   372|
|19    |LUT2               |  1030|
|20    |LUT3               |  8904|
|21    |LUT4               |  4591|
|22    |LUT5               |  1636|
|23    |LUT6               | 21576|
|24    |MUXCY              |   930|
|25    |MUXF7              |  3949|
|26    |MUXF8              |   974|
|27    |PS7                |     1|
|28    |RAM32X1S           |    40|
|29    |RAMB18E1_1         |     1|
|30    |RAMB36E1           |    10|
|31    |SRL16              |     1|
|32    |SRL16E             |   188|
|33    |SRLC32E            |   144|
|34    |XORCY              |   300|
|35    |FDCE               |    14|
|36    |FDE                |    36|
|37    |FDR                |     8|
|38    |FDRE               | 39813|
|39    |FDSE               |  1877|
|40    |IBUF               |     5|
|41    |IOBUF              |    57|
|42    |OBUF               |    22|
|43    |OBUFT              |     1|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:12 ; elapsed = 00:06:11 . Memory (MB): peak = 2948.328 ; gain = 1906.547 ; free physical = 243 ; free virtual = 22211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 520 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:42 ; elapsed = 00:04:35 . Memory (MB): peak = 2952.242 ; gain = 744.238 ; free physical = 236 ; free virtual = 22204
Synthesis Optimization Complete : Time (s): cpu = 00:05:13 ; elapsed = 00:06:11 . Memory (MB): peak = 2952.242 ; gain = 1910.461 ; free physical = 244 ; free virtual = 22205
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20160526 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20160526 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xillybus_core.ngc ...
WARNING:NetListWriters:298 - No output is written to xillybus_core.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_real_word[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bar_registers_ins/buf_ctrl_reg[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4_send_dma_ins/GND_9_o_GND_9_o_sub_181_OUT[8 : 3] on block xillybus_core
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_
   lut[8 : 3] on block xillybus_core is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/Madd_n0532_Madd_cy[2 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A[3 : 0] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT[31 : 22] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/GND_5_o_GND_5_o_mux_88_OUT[26 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_w0[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xillybus_core.edif ...
ngc2edif: Total memory usage is 118276 kilobytes

Reading core file '/home/sec322/ece5775/final_project/project/zedboard_project/cores/xillybus_core.ngc' for (cell view 'xillybus_core', library 'work')
Parsing EDIF File [./.ngc2edfcache/xillybus_core_ngc_37518cfe.edif]
Finished Parsing EDIF File [./.ngc2edfcache/xillybus_core_ngc_37518cfe.edif]
Release 14.7 - ngc2edif P_INT.20160526 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20160526 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xillybus_lite.ngc ...
WARNING:NetListWriters:298 - No output is written to xillybus_lite.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xillybus_lite.edif ...
ngc2edif: Total memory usage is 104168 kilobytes

Reading core file '/home/sec322/ece5775/final_project/project/zedboard_project/vivado-essentials/vivado_system/system/pcores/xillybus_lite_v1_00_a/netlist/xillybus_lite.ngc' for (cell view 'xillybus_lite', library 'work')
Parsing EDIF File [./.ngc2edfcache/xillybus_lite_ngc_41d76325.edif]
Finished Parsing EDIF File [./.ngc2edfcache/xillybus_lite_ngc_41d76325.edif]
Release 14.7 - ngc2edif P_INT.20160526 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20160526 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xillyvga_core.ngc ...
WARNING:NetListWriters:298 - No output is written to xillyvga_core.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifo_rd_data_w[32 : 0] on block
   xillyvga_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus screensaver_ins/vorigin[8 : 0] on block
   xillyvga_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Result[9 : 0] on block xillyvga_core is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT[2 : 0] on block
   xillyvga_core is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xillyvga_core.edif ...
ngc2edif: Total memory usage is 106496 kilobytes

Reading core file '/home/sec322/ece5775/final_project/project/zedboard_project/cores/xillyvga_core.ngc' for (cell view 'xillyvga_core', library 'work')
Parsing EDIF File [./.ngc2edfcache/xillyvga_core_ngc_37518cfe.edif]
Finished Parsing EDIF File [./.ngc2edfcache/xillyvga_core_ngc_37518cfe.edif]
INFO: [Netlist 29-17] Analyzing 6098 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20160526
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3595 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 489 instances
  FD => FDRE: 368 instances
  FDE => FDRE: 1933 instances
  FDR => FDRE: 423 instances
  FDS => FDSE: 28 instances
  INV => LUT1: 180 instances
  IOBUF => IOBUF (IBUF, OBUFT): 57 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 40 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 36 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances
  SRL16 => SRL16E: 1 instances
  SRLC16E => SRL16E: 3 instances
  SRLC32E => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1225 Infos, 323 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:34 ; elapsed = 00:06:29 . Memory (MB): peak = 3396.363 ; gain = 2219.082 ; free physical = 4352 ; free virtual = 26377
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3652.371 ; gain = 256.008 ; free physical = 4533 ; free virtual = 26572
report_utilization: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3652.371 ; gain = 0.000 ; free physical = 4533 ; free virtual = 26572
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 11:51:45 2022...
