<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_3_36</h1></br><li>7.10.1.1.52 SYR_SM_MCU_3_36</br></li><li>7.10.1.1.52.1 Description</br></li><li>7.10.1.1.52.1.0-1 Brief description:ECC error classification:
1 bit error is correctable error
An error of 2 bits or more is uncorrectable error
If MEMU reports a different 1 bit error at the same address, it is correctable error.
However, since it is an error of the same address, a 2-bit error occurs.
In this case, consider it as uncorrectable error.
</br></li><li>7.10.1.1.52.1.0-2 Preconditions:</br></li><li>7.10.1.1.52.1.0-3 Trigger:</br></li><li>7.10.1.1.52.1.0-4 Input data:</br></li><li>7.10.1.1.52.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.52.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.52.1.0-7 Output data:</br></li><li>7.10.1.1.52.1.0-8 Postconditions:</br></li><li>7.10.1.1.52.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.52.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.52.2 Differences to CRS</br></li><li>7.10.1.1.52.2.0-1 xxx</br></li><li>7.10.1.1.52.3 Questions and Answers</br></li><li>7.10.1.1.52.3.0-1 xxx</br></li>