// Seed: 2901991934
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4
    , id_7,
    output logic id_5,
    input id_6
);
  assign id_3 = id_1 + 1'b0 == id_7;
endmodule
