// Seed: 831432547
module module_0 (
    input  tri0 id_0,
    output tri1 id_1,
    input  wire id_2,
    input  tri0 id_3,
    output wire id_4
);
  assign id_1 = 1;
  wor id_6 = 1, id_7;
  assign module_1.id_6 = 0;
  wire id_8;
  assign id_1 = id_8 + 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wor id_3,
    input tri id_4
    , id_10,
    input tri0 id_5,
    input uwire id_6,
    output wire id_7,
    output supply1 id_8
);
  assign #1 id_8 = 1;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_4,
      id_1,
      id_8
  );
endmodule
