-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sigmoid is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of sigmoid is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv26_3FFFFF1 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111111110001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_200 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_const_lv12_200 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sigmoid_table2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce0 : STD_LOGIC;
    signal sigmoid_table2_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce1 : STD_LOGIC;
    signal sigmoid_table2_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce2 : STD_LOGIC;
    signal sigmoid_table2_q2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce3 : STD_LOGIC;
    signal sigmoid_table2_q3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce4 : STD_LOGIC;
    signal sigmoid_table2_q4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce5 : STD_LOGIC;
    signal sigmoid_table2_q5 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce6 : STD_LOGIC;
    signal sigmoid_table2_q6 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce7 : STD_LOGIC;
    signal sigmoid_table2_q7 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce8 : STD_LOGIC;
    signal sigmoid_table2_q8 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce9 : STD_LOGIC;
    signal sigmoid_table2_q9 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce10 : STD_LOGIC;
    signal sigmoid_table2_q10 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce11 : STD_LOGIC;
    signal sigmoid_table2_q11 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address12 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce12 : STD_LOGIC;
    signal sigmoid_table2_q12 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address13 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce13 : STD_LOGIC;
    signal sigmoid_table2_q13 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address14 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce14 : STD_LOGIC;
    signal sigmoid_table2_q14 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_address15 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table2_ce15 : STD_LOGIC;
    signal sigmoid_table2_q15 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln700_fu_511_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_1_fu_644_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_2_fu_777_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_3_fu_910_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_4_fu_1043_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_5_fu_1176_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_6_fu_1309_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_7_fu_1442_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_8_fu_1575_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_9_fu_1708_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_10_fu_1841_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_11_fu_1974_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_12_fu_2107_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_13_fu_2240_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_14_fu_2373_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_15_fu_2506_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_391_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln_fu_383_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_fu_411_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_fu_415_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_fu_401_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_fu_429_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_fu_405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_fu_435_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_fu_443_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_fu_451_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_fu_455_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_467_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_16_fu_461_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_fu_475_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_487_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_fu_483_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_fu_503_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_fu_524_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_1_fu_516_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_1_fu_544_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_1_fu_548_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_1_fu_534_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_1_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_1_fu_562_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_1_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_1_fu_568_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_1_fu_576_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_1_fu_584_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_1_fu_588_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_fu_600_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_17_fu_594_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_1_fu_608_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_fu_620_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_1_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_1_fu_616_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_1_fu_636_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_657_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_2_fu_649_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_2_fu_677_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_2_fu_681_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_2_fu_667_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_2_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_2_fu_695_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_2_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_2_fu_701_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_2_fu_709_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_2_fu_717_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_2_fu_721_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_11_fu_733_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_18_fu_727_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_2_fu_741_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_fu_753_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_2_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_2_fu_749_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_2_fu_769_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_7_fu_790_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_3_fu_782_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_3_fu_810_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_3_fu_814_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_3_fu_800_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_3_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_3_fu_828_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_3_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_3_fu_834_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_3_fu_842_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_3_fu_850_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_3_fu_854_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_fu_866_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_19_fu_860_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_3_fu_874_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_17_fu_886_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_3_fu_896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_3_fu_882_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_3_fu_902_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_fu_923_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_4_fu_915_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_4_fu_943_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_4_fu_947_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_4_fu_933_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_4_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_4_fu_961_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_4_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_4_fu_967_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_4_fu_975_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_4_fu_983_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_4_fu_987_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_19_fu_999_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_20_fu_993_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_4_fu_1007_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_21_fu_1019_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_4_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_4_fu_1015_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_4_fu_1035_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_1056_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_5_fu_1048_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_5_fu_1076_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_5_fu_1080_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_5_fu_1066_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_5_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_5_fu_1094_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_5_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_5_fu_1100_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_5_fu_1108_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_5_fu_1116_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_5_fu_1120_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_23_fu_1132_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_21_fu_1126_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_5_fu_1140_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_25_fu_1152_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_5_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_5_fu_1148_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_5_fu_1168_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_1189_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_6_fu_1181_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_6_fu_1209_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_6_fu_1213_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_6_fu_1199_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_6_fu_1221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_6_fu_1227_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_6_fu_1203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_6_fu_1233_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_6_fu_1241_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_6_fu_1249_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_6_fu_1253_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_27_fu_1265_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_22_fu_1259_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_6_fu_1273_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_29_fu_1285_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_6_fu_1295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_6_fu_1281_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_6_fu_1301_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_fu_1322_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_7_fu_1314_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_7_fu_1342_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_7_fu_1346_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_7_fu_1332_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_7_fu_1354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_7_fu_1360_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_7_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_7_fu_1366_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_7_fu_1374_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_7_fu_1382_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_7_fu_1386_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_31_fu_1398_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_23_fu_1392_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_7_fu_1406_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_32_fu_1418_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_7_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_7_fu_1414_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_7_fu_1434_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_14_fu_1455_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_8_fu_1447_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_8_fu_1475_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_8_fu_1479_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_8_fu_1465_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_8_fu_1487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_8_fu_1493_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_8_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_8_fu_1499_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_8_fu_1507_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_8_fu_1515_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_8_fu_1519_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_33_fu_1531_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_24_fu_1525_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_8_fu_1539_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_34_fu_1551_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_8_fu_1561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_8_fu_1547_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_8_fu_1567_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_16_fu_1588_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_9_fu_1580_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_9_fu_1608_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_9_fu_1612_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_9_fu_1598_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_9_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_9_fu_1626_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_9_fu_1602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_9_fu_1632_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_9_fu_1640_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_9_fu_1648_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_9_fu_1652_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_35_fu_1664_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_25_fu_1658_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_9_fu_1672_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_fu_1684_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_9_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_9_fu_1680_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_9_fu_1700_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_18_fu_1721_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_s_fu_1713_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_10_fu_1741_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_s_fu_1745_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_10_fu_1731_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_10_fu_1753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_10_fu_1759_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_10_fu_1735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_10_fu_1765_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_10_fu_1773_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_10_fu_1781_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_10_fu_1785_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_37_fu_1797_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_26_fu_1791_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_10_fu_1805_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_38_fu_1817_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_10_fu_1827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_10_fu_1813_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_10_fu_1833_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_20_fu_1854_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_10_fu_1846_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_11_fu_1874_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_10_fu_1878_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_11_fu_1864_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_11_fu_1886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_11_fu_1892_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_11_fu_1868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_11_fu_1898_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_11_fu_1906_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_11_fu_1914_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_11_fu_1918_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_39_fu_1930_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_27_fu_1924_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_11_fu_1938_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_40_fu_1950_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_11_fu_1960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_11_fu_1946_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_11_fu_1966_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_22_fu_1987_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_11_fu_1979_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_12_fu_2007_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_11_fu_2011_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_12_fu_1997_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_12_fu_2019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_12_fu_2025_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_12_fu_2001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_12_fu_2031_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_12_fu_2039_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_12_fu_2047_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_12_fu_2051_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_41_fu_2063_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_28_fu_2057_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_12_fu_2071_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_42_fu_2083_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_12_fu_2093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_12_fu_2079_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_12_fu_2099_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_24_fu_2120_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_12_fu_2112_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_13_fu_2140_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_12_fu_2144_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_13_fu_2130_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_13_fu_2152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_13_fu_2158_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_13_fu_2134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_13_fu_2164_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_13_fu_2172_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_13_fu_2180_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_13_fu_2184_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_43_fu_2196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_29_fu_2190_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_13_fu_2204_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_44_fu_2216_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_13_fu_2226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_13_fu_2212_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_13_fu_2232_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_26_fu_2253_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_13_fu_2245_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_14_fu_2273_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_13_fu_2277_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_14_fu_2263_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_14_fu_2285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_14_fu_2291_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_14_fu_2267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_14_fu_2297_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_14_fu_2305_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_14_fu_2313_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_14_fu_2317_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_45_fu_2329_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_30_fu_2323_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_14_fu_2337_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_46_fu_2349_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_14_fu_2359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_14_fu_2345_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_14_fu_2365_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_28_fu_2386_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_14_fu_2378_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_15_fu_2406_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_2_14_fu_2410_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_15_fu_2396_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_15_fu_2418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_15_fu_2424_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_15_fu_2400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_15_fu_2430_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_15_fu_2438_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_15_fu_2446_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_15_fu_2450_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_47_fu_2462_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_31_fu_2456_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_15_fu_2470_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_48_fu_2482_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_15_fu_2492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_15_fu_2478_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_15_fu_2498_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln785_fu_2511_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_1_fu_2515_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_2_fu_2519_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_3_fu_2523_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_4_fu_2527_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_5_fu_2531_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_6_fu_2535_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_7_fu_2539_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_8_fu_2543_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_9_fu_2547_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_10_fu_2551_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_11_fu_2555_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_12_fu_2559_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_13_fu_2563_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_14_fu_2567_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln785_15_fu_2571_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component sigmoid_sigmoid_tcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address4 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address5 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address6 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address7 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address8 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address9 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address10 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address11 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address12 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address13 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address14 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address15 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    sigmoid_table2_U : component sigmoid_sigmoid_tcud
    generic map (
        DataWidth => 10,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sigmoid_table2_address0,
        ce0 => sigmoid_table2_ce0,
        q0 => sigmoid_table2_q0,
        address1 => sigmoid_table2_address1,
        ce1 => sigmoid_table2_ce1,
        q1 => sigmoid_table2_q1,
        address2 => sigmoid_table2_address2,
        ce2 => sigmoid_table2_ce2,
        q2 => sigmoid_table2_q2,
        address3 => sigmoid_table2_address3,
        ce3 => sigmoid_table2_ce3,
        q3 => sigmoid_table2_q3,
        address4 => sigmoid_table2_address4,
        ce4 => sigmoid_table2_ce4,
        q4 => sigmoid_table2_q4,
        address5 => sigmoid_table2_address5,
        ce5 => sigmoid_table2_ce5,
        q5 => sigmoid_table2_q5,
        address6 => sigmoid_table2_address6,
        ce6 => sigmoid_table2_ce6,
        q6 => sigmoid_table2_q6,
        address7 => sigmoid_table2_address7,
        ce7 => sigmoid_table2_ce7,
        q7 => sigmoid_table2_q7,
        address8 => sigmoid_table2_address8,
        ce8 => sigmoid_table2_ce8,
        q8 => sigmoid_table2_q8,
        address9 => sigmoid_table2_address9,
        ce9 => sigmoid_table2_ce9,
        q9 => sigmoid_table2_q9,
        address10 => sigmoid_table2_address10,
        ce10 => sigmoid_table2_ce10,
        q10 => sigmoid_table2_q10,
        address11 => sigmoid_table2_address11,
        ce11 => sigmoid_table2_ce11,
        q11 => sigmoid_table2_q11,
        address12 => sigmoid_table2_address12,
        ce12 => sigmoid_table2_ce12,
        q12 => sigmoid_table2_q12,
        address13 => sigmoid_table2_address13,
        ce13 => sigmoid_table2_ce13,
        q13 => sigmoid_table2_q13,
        address14 => sigmoid_table2_address14,
        ce14 => sigmoid_table2_ce14,
        q14 => sigmoid_table2_q14,
        address15 => sigmoid_table2_address15,
        ce15 => sigmoid_table2_ce15,
        q15 => sigmoid_table2_q15);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln167_10_fu_1785_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_10_fu_1773_p3));
    add_ln167_11_fu_1918_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_11_fu_1906_p3));
    add_ln167_12_fu_2051_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_12_fu_2039_p3));
    add_ln167_13_fu_2184_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_13_fu_2172_p3));
    add_ln167_14_fu_2317_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_14_fu_2305_p3));
    add_ln167_15_fu_2450_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_15_fu_2438_p3));
    add_ln167_16_fu_461_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_fu_451_p1));
    add_ln167_17_fu_594_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_1_fu_584_p1));
    add_ln167_18_fu_727_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_2_fu_717_p1));
    add_ln167_19_fu_860_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_3_fu_850_p1));
    add_ln167_1_fu_588_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_1_fu_576_p3));
    add_ln167_20_fu_993_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_4_fu_983_p1));
    add_ln167_21_fu_1126_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_5_fu_1116_p1));
    add_ln167_22_fu_1259_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_6_fu_1249_p1));
    add_ln167_23_fu_1392_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_7_fu_1382_p1));
    add_ln167_24_fu_1525_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_8_fu_1515_p1));
    add_ln167_25_fu_1658_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_9_fu_1648_p1));
    add_ln167_26_fu_1791_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_10_fu_1781_p1));
    add_ln167_27_fu_1924_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_11_fu_1914_p1));
    add_ln167_28_fu_2057_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_12_fu_2047_p1));
    add_ln167_29_fu_2190_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_13_fu_2180_p1));
    add_ln167_2_fu_721_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_2_fu_709_p3));
    add_ln167_30_fu_2323_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_14_fu_2313_p1));
    add_ln167_31_fu_2456_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_15_fu_2446_p1));
    add_ln167_3_fu_854_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_3_fu_842_p3));
    add_ln167_4_fu_987_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_4_fu_975_p3));
    add_ln167_5_fu_1120_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_5_fu_1108_p3));
    add_ln167_6_fu_1253_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_6_fu_1241_p3));
    add_ln167_7_fu_1386_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_7_fu_1374_p3));
    add_ln167_8_fu_1519_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_8_fu_1507_p3));
    add_ln167_9_fu_1652_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_9_fu_1640_p3));
    add_ln167_fu_455_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_fu_443_p3));
    add_ln700_10_fu_1759_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_10_fu_1731_p1));
    add_ln700_11_fu_1892_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_11_fu_1864_p1));
    add_ln700_12_fu_2025_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_12_fu_1997_p1));
    add_ln700_13_fu_2158_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_13_fu_2130_p1));
    add_ln700_14_fu_2291_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_14_fu_2263_p1));
    add_ln700_15_fu_2424_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_15_fu_2396_p1));
    add_ln700_1_fu_562_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_1_fu_534_p1));
    add_ln700_2_fu_695_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_2_fu_667_p1));
    add_ln700_3_fu_828_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_3_fu_800_p1));
    add_ln700_4_fu_961_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_4_fu_933_p1));
    add_ln700_5_fu_1094_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_5_fu_1066_p1));
    add_ln700_6_fu_1227_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_6_fu_1199_p1));
    add_ln700_7_fu_1360_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_7_fu_1332_p1));
    add_ln700_8_fu_1493_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_8_fu_1465_p1));
    add_ln700_9_fu_1626_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_9_fu_1598_p1));
    add_ln700_fu_429_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_fu_401_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= zext_ln785_fu_2511_p1;
    ap_return_1 <= zext_ln785_1_fu_2515_p1;
    ap_return_10 <= zext_ln785_10_fu_2551_p1;
    ap_return_11 <= zext_ln785_11_fu_2555_p1;
    ap_return_12 <= zext_ln785_12_fu_2559_p1;
    ap_return_13 <= zext_ln785_13_fu_2563_p1;
    ap_return_14 <= zext_ln785_14_fu_2567_p1;
    ap_return_15 <= zext_ln785_15_fu_2571_p1;
    ap_return_2 <= zext_ln785_2_fu_2519_p1;
    ap_return_3 <= zext_ln785_3_fu_2523_p1;
    ap_return_4 <= zext_ln785_4_fu_2527_p1;
    ap_return_5 <= zext_ln785_5_fu_2531_p1;
    ap_return_6 <= zext_ln785_6_fu_2535_p1;
    ap_return_7 <= zext_ln785_7_fu_2539_p1;
    ap_return_8 <= zext_ln785_8_fu_2543_p1;
    ap_return_9 <= zext_ln785_9_fu_2547_p1;
    icmp_ln169_10_fu_1827_p2 <= "0" when (tmp_38_fu_1817_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_11_fu_1960_p2 <= "0" when (tmp_40_fu_1950_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_12_fu_2093_p2 <= "0" when (tmp_42_fu_2083_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_13_fu_2226_p2 <= "0" when (tmp_44_fu_2216_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_14_fu_2359_p2 <= "0" when (tmp_46_fu_2349_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_15_fu_2492_p2 <= "0" when (tmp_48_fu_2482_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_1_fu_630_p2 <= "0" when (tmp_8_fu_620_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_2_fu_763_p2 <= "0" when (tmp_13_fu_753_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_3_fu_896_p2 <= "0" when (tmp_17_fu_886_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_4_fu_1029_p2 <= "0" when (tmp_21_fu_1019_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_5_fu_1162_p2 <= "0" when (tmp_25_fu_1152_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_6_fu_1295_p2 <= "0" when (tmp_29_fu_1285_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_7_fu_1428_p2 <= "0" when (tmp_32_fu_1418_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_8_fu_1561_p2 <= "0" when (tmp_34_fu_1551_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_9_fu_1694_p2 <= "0" when (tmp_36_fu_1684_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_fu_497_p2 <= "0" when (tmp_4_fu_487_p4 = ap_const_lv2_0) else "1";
    icmp_ln850_10_fu_1735_p2 <= "1" when (signed(shl_ln1118_s_fu_1713_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_11_fu_1868_p2 <= "1" when (signed(shl_ln1118_10_fu_1846_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_12_fu_2001_p2 <= "1" when (signed(shl_ln1118_11_fu_1979_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_13_fu_2134_p2 <= "1" when (signed(shl_ln1118_12_fu_2112_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_14_fu_2267_p2 <= "1" when (signed(shl_ln1118_13_fu_2245_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_15_fu_2400_p2 <= "1" when (signed(shl_ln1118_14_fu_2378_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_1_fu_538_p2 <= "1" when (signed(shl_ln1118_1_fu_516_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_2_fu_671_p2 <= "1" when (signed(shl_ln1118_2_fu_649_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_3_fu_804_p2 <= "1" when (signed(shl_ln1118_3_fu_782_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_4_fu_937_p2 <= "1" when (signed(shl_ln1118_4_fu_915_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_5_fu_1070_p2 <= "1" when (signed(shl_ln1118_5_fu_1048_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_6_fu_1203_p2 <= "1" when (signed(shl_ln1118_6_fu_1181_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_7_fu_1336_p2 <= "1" when (signed(shl_ln1118_7_fu_1314_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_8_fu_1469_p2 <= "1" when (signed(shl_ln1118_8_fu_1447_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_9_fu_1602_p2 <= "1" when (signed(shl_ln1118_9_fu_1580_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_fu_405_p2 <= "1" when (signed(shl_ln_fu_383_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln851_10_fu_1753_p2 <= "1" when (p_Result_2_s_fu_1745_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_11_fu_1886_p2 <= "1" when (p_Result_2_10_fu_1878_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_12_fu_2019_p2 <= "1" when (p_Result_2_11_fu_2011_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_13_fu_2152_p2 <= "1" when (p_Result_2_12_fu_2144_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_14_fu_2285_p2 <= "1" when (p_Result_2_13_fu_2277_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_15_fu_2418_p2 <= "1" when (p_Result_2_14_fu_2410_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_1_fu_556_p2 <= "1" when (p_Result_2_1_fu_548_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_2_fu_689_p2 <= "1" when (p_Result_2_2_fu_681_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_3_fu_822_p2 <= "1" when (p_Result_2_3_fu_814_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_4_fu_955_p2 <= "1" when (p_Result_2_4_fu_947_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_5_fu_1088_p2 <= "1" when (p_Result_2_5_fu_1080_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_6_fu_1221_p2 <= "1" when (p_Result_2_6_fu_1213_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_7_fu_1354_p2 <= "1" when (p_Result_2_7_fu_1346_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_8_fu_1487_p2 <= "1" when (p_Result_2_8_fu_1479_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_9_fu_1620_p2 <= "1" when (p_Result_2_9_fu_1612_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_fu_423_p2 <= "1" when (p_Result_2_fu_415_p3 = ap_const_lv10_0) else "0";
    p_Result_2_10_fu_1878_p3 <= (trunc_ln851_11_fu_1874_p1 & ap_const_lv6_0);
    p_Result_2_11_fu_2011_p3 <= (trunc_ln851_12_fu_2007_p1 & ap_const_lv6_0);
    p_Result_2_12_fu_2144_p3 <= (trunc_ln851_13_fu_2140_p1 & ap_const_lv6_0);
    p_Result_2_13_fu_2277_p3 <= (trunc_ln851_14_fu_2273_p1 & ap_const_lv6_0);
    p_Result_2_14_fu_2410_p3 <= (trunc_ln851_15_fu_2406_p1 & ap_const_lv6_0);
    p_Result_2_1_fu_548_p3 <= (trunc_ln851_1_fu_544_p1 & ap_const_lv6_0);
    p_Result_2_2_fu_681_p3 <= (trunc_ln851_2_fu_677_p1 & ap_const_lv6_0);
    p_Result_2_3_fu_814_p3 <= (trunc_ln851_3_fu_810_p1 & ap_const_lv6_0);
    p_Result_2_4_fu_947_p3 <= (trunc_ln851_4_fu_943_p1 & ap_const_lv6_0);
    p_Result_2_5_fu_1080_p3 <= (trunc_ln851_5_fu_1076_p1 & ap_const_lv6_0);
    p_Result_2_6_fu_1213_p3 <= (trunc_ln851_6_fu_1209_p1 & ap_const_lv6_0);
    p_Result_2_7_fu_1346_p3 <= (trunc_ln851_7_fu_1342_p1 & ap_const_lv6_0);
    p_Result_2_8_fu_1479_p3 <= (trunc_ln851_8_fu_1475_p1 & ap_const_lv6_0);
    p_Result_2_9_fu_1612_p3 <= (trunc_ln851_9_fu_1608_p1 & ap_const_lv6_0);
    p_Result_2_fu_415_p3 <= (trunc_ln851_fu_411_p1 & ap_const_lv6_0);
    p_Result_2_s_fu_1745_p3 <= (trunc_ln851_10_fu_1741_p1 & ap_const_lv6_0);
    select_ln168_10_fu_1805_p3 <= 
        ap_const_lv12_0 when (tmp_37_fu_1797_p3(0) = '1') else 
        add_ln167_26_fu_1791_p2;
    select_ln168_11_fu_1938_p3 <= 
        ap_const_lv12_0 when (tmp_39_fu_1930_p3(0) = '1') else 
        add_ln167_27_fu_1924_p2;
    select_ln168_12_fu_2071_p3 <= 
        ap_const_lv12_0 when (tmp_41_fu_2063_p3(0) = '1') else 
        add_ln167_28_fu_2057_p2;
    select_ln168_13_fu_2204_p3 <= 
        ap_const_lv12_0 when (tmp_43_fu_2196_p3(0) = '1') else 
        add_ln167_29_fu_2190_p2;
    select_ln168_14_fu_2337_p3 <= 
        ap_const_lv12_0 when (tmp_45_fu_2329_p3(0) = '1') else 
        add_ln167_30_fu_2323_p2;
    select_ln168_15_fu_2470_p3 <= 
        ap_const_lv12_0 when (tmp_47_fu_2462_p3(0) = '1') else 
        add_ln167_31_fu_2456_p2;
    select_ln168_1_fu_608_p3 <= 
        ap_const_lv12_0 when (tmp_6_fu_600_p3(0) = '1') else 
        add_ln167_17_fu_594_p2;
    select_ln168_2_fu_741_p3 <= 
        ap_const_lv12_0 when (tmp_11_fu_733_p3(0) = '1') else 
        add_ln167_18_fu_727_p2;
    select_ln168_3_fu_874_p3 <= 
        ap_const_lv12_0 when (tmp_15_fu_866_p3(0) = '1') else 
        add_ln167_19_fu_860_p2;
    select_ln168_4_fu_1007_p3 <= 
        ap_const_lv12_0 when (tmp_19_fu_999_p3(0) = '1') else 
        add_ln167_20_fu_993_p2;
    select_ln168_5_fu_1140_p3 <= 
        ap_const_lv12_0 when (tmp_23_fu_1132_p3(0) = '1') else 
        add_ln167_21_fu_1126_p2;
    select_ln168_6_fu_1273_p3 <= 
        ap_const_lv12_0 when (tmp_27_fu_1265_p3(0) = '1') else 
        add_ln167_22_fu_1259_p2;
    select_ln168_7_fu_1406_p3 <= 
        ap_const_lv12_0 when (tmp_31_fu_1398_p3(0) = '1') else 
        add_ln167_23_fu_1392_p2;
    select_ln168_8_fu_1539_p3 <= 
        ap_const_lv12_0 when (tmp_33_fu_1531_p3(0) = '1') else 
        add_ln167_24_fu_1525_p2;
    select_ln168_9_fu_1672_p3 <= 
        ap_const_lv12_0 when (tmp_35_fu_1664_p3(0) = '1') else 
        add_ln167_25_fu_1658_p2;
    select_ln168_fu_475_p3 <= 
        ap_const_lv12_0 when (tmp_2_fu_467_p3(0) = '1') else 
        add_ln167_16_fu_461_p2;
    select_ln169_10_fu_1833_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_10_fu_1827_p2(0) = '1') else 
        trunc_ln168_10_fu_1813_p1;
    select_ln169_11_fu_1966_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_11_fu_1960_p2(0) = '1') else 
        trunc_ln168_11_fu_1946_p1;
    select_ln169_12_fu_2099_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_12_fu_2093_p2(0) = '1') else 
        trunc_ln168_12_fu_2079_p1;
    select_ln169_13_fu_2232_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_13_fu_2226_p2(0) = '1') else 
        trunc_ln168_13_fu_2212_p1;
    select_ln169_14_fu_2365_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_14_fu_2359_p2(0) = '1') else 
        trunc_ln168_14_fu_2345_p1;
    select_ln169_15_fu_2498_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_15_fu_2492_p2(0) = '1') else 
        trunc_ln168_15_fu_2478_p1;
    select_ln169_1_fu_636_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_1_fu_630_p2(0) = '1') else 
        trunc_ln168_1_fu_616_p1;
    select_ln169_2_fu_769_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_2_fu_763_p2(0) = '1') else 
        trunc_ln168_2_fu_749_p1;
    select_ln169_3_fu_902_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_3_fu_896_p2(0) = '1') else 
        trunc_ln168_3_fu_882_p1;
    select_ln169_4_fu_1035_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_4_fu_1029_p2(0) = '1') else 
        trunc_ln168_4_fu_1015_p1;
    select_ln169_5_fu_1168_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_5_fu_1162_p2(0) = '1') else 
        trunc_ln168_5_fu_1148_p1;
    select_ln169_6_fu_1301_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_6_fu_1295_p2(0) = '1') else 
        trunc_ln168_6_fu_1281_p1;
    select_ln169_7_fu_1434_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_7_fu_1428_p2(0) = '1') else 
        trunc_ln168_7_fu_1414_p1;
    select_ln169_8_fu_1567_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_8_fu_1561_p2(0) = '1') else 
        trunc_ln168_8_fu_1547_p1;
    select_ln169_9_fu_1700_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_9_fu_1694_p2(0) = '1') else 
        trunc_ln168_9_fu_1680_p1;
    select_ln169_fu_503_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_fu_497_p2(0) = '1') else 
        trunc_ln168_fu_483_p1;
    select_ln850_10_fu_1773_p3 <= 
        select_ln851_10_fu_1765_p3 when (icmp_ln850_10_fu_1735_p2(0) = '1') else 
        sext_ln850_10_fu_1731_p1;
    select_ln850_11_fu_1906_p3 <= 
        select_ln851_11_fu_1898_p3 when (icmp_ln850_11_fu_1868_p2(0) = '1') else 
        sext_ln850_11_fu_1864_p1;
    select_ln850_12_fu_2039_p3 <= 
        select_ln851_12_fu_2031_p3 when (icmp_ln850_12_fu_2001_p2(0) = '1') else 
        sext_ln850_12_fu_1997_p1;
    select_ln850_13_fu_2172_p3 <= 
        select_ln851_13_fu_2164_p3 when (icmp_ln850_13_fu_2134_p2(0) = '1') else 
        sext_ln850_13_fu_2130_p1;
    select_ln850_14_fu_2305_p3 <= 
        select_ln851_14_fu_2297_p3 when (icmp_ln850_14_fu_2267_p2(0) = '1') else 
        sext_ln850_14_fu_2263_p1;
    select_ln850_15_fu_2438_p3 <= 
        select_ln851_15_fu_2430_p3 when (icmp_ln850_15_fu_2400_p2(0) = '1') else 
        sext_ln850_15_fu_2396_p1;
    select_ln850_1_fu_576_p3 <= 
        select_ln851_1_fu_568_p3 when (icmp_ln850_1_fu_538_p2(0) = '1') else 
        sext_ln850_1_fu_534_p1;
    select_ln850_2_fu_709_p3 <= 
        select_ln851_2_fu_701_p3 when (icmp_ln850_2_fu_671_p2(0) = '1') else 
        sext_ln850_2_fu_667_p1;
    select_ln850_3_fu_842_p3 <= 
        select_ln851_3_fu_834_p3 when (icmp_ln850_3_fu_804_p2(0) = '1') else 
        sext_ln850_3_fu_800_p1;
    select_ln850_4_fu_975_p3 <= 
        select_ln851_4_fu_967_p3 when (icmp_ln850_4_fu_937_p2(0) = '1') else 
        sext_ln850_4_fu_933_p1;
    select_ln850_5_fu_1108_p3 <= 
        select_ln851_5_fu_1100_p3 when (icmp_ln850_5_fu_1070_p2(0) = '1') else 
        sext_ln850_5_fu_1066_p1;
    select_ln850_6_fu_1241_p3 <= 
        select_ln851_6_fu_1233_p3 when (icmp_ln850_6_fu_1203_p2(0) = '1') else 
        sext_ln850_6_fu_1199_p1;
    select_ln850_7_fu_1374_p3 <= 
        select_ln851_7_fu_1366_p3 when (icmp_ln850_7_fu_1336_p2(0) = '1') else 
        sext_ln850_7_fu_1332_p1;
    select_ln850_8_fu_1507_p3 <= 
        select_ln851_8_fu_1499_p3 when (icmp_ln850_8_fu_1469_p2(0) = '1') else 
        sext_ln850_8_fu_1465_p1;
    select_ln850_9_fu_1640_p3 <= 
        select_ln851_9_fu_1632_p3 when (icmp_ln850_9_fu_1602_p2(0) = '1') else 
        sext_ln850_9_fu_1598_p1;
    select_ln850_fu_443_p3 <= 
        select_ln851_fu_435_p3 when (icmp_ln850_fu_405_p2(0) = '1') else 
        sext_ln850_fu_401_p1;
    select_ln851_10_fu_1765_p3 <= 
        sext_ln850_10_fu_1731_p1 when (icmp_ln851_10_fu_1753_p2(0) = '1') else 
        add_ln700_10_fu_1759_p2;
    select_ln851_11_fu_1898_p3 <= 
        sext_ln850_11_fu_1864_p1 when (icmp_ln851_11_fu_1886_p2(0) = '1') else 
        add_ln700_11_fu_1892_p2;
    select_ln851_12_fu_2031_p3 <= 
        sext_ln850_12_fu_1997_p1 when (icmp_ln851_12_fu_2019_p2(0) = '1') else 
        add_ln700_12_fu_2025_p2;
    select_ln851_13_fu_2164_p3 <= 
        sext_ln850_13_fu_2130_p1 when (icmp_ln851_13_fu_2152_p2(0) = '1') else 
        add_ln700_13_fu_2158_p2;
    select_ln851_14_fu_2297_p3 <= 
        sext_ln850_14_fu_2263_p1 when (icmp_ln851_14_fu_2285_p2(0) = '1') else 
        add_ln700_14_fu_2291_p2;
    select_ln851_15_fu_2430_p3 <= 
        sext_ln850_15_fu_2396_p1 when (icmp_ln851_15_fu_2418_p2(0) = '1') else 
        add_ln700_15_fu_2424_p2;
    select_ln851_1_fu_568_p3 <= 
        sext_ln850_1_fu_534_p1 when (icmp_ln851_1_fu_556_p2(0) = '1') else 
        add_ln700_1_fu_562_p2;
    select_ln851_2_fu_701_p3 <= 
        sext_ln850_2_fu_667_p1 when (icmp_ln851_2_fu_689_p2(0) = '1') else 
        add_ln700_2_fu_695_p2;
    select_ln851_3_fu_834_p3 <= 
        sext_ln850_3_fu_800_p1 when (icmp_ln851_3_fu_822_p2(0) = '1') else 
        add_ln700_3_fu_828_p2;
    select_ln851_4_fu_967_p3 <= 
        sext_ln850_4_fu_933_p1 when (icmp_ln851_4_fu_955_p2(0) = '1') else 
        add_ln700_4_fu_961_p2;
    select_ln851_5_fu_1100_p3 <= 
        sext_ln850_5_fu_1066_p1 when (icmp_ln851_5_fu_1088_p2(0) = '1') else 
        add_ln700_5_fu_1094_p2;
    select_ln851_6_fu_1233_p3 <= 
        sext_ln850_6_fu_1199_p1 when (icmp_ln851_6_fu_1221_p2(0) = '1') else 
        add_ln700_6_fu_1227_p2;
    select_ln851_7_fu_1366_p3 <= 
        sext_ln850_7_fu_1332_p1 when (icmp_ln851_7_fu_1354_p2(0) = '1') else 
        add_ln700_7_fu_1360_p2;
    select_ln851_8_fu_1499_p3 <= 
        sext_ln850_8_fu_1465_p1 when (icmp_ln851_8_fu_1487_p2(0) = '1') else 
        add_ln700_8_fu_1493_p2;
    select_ln851_9_fu_1632_p3 <= 
        sext_ln850_9_fu_1598_p1 when (icmp_ln851_9_fu_1620_p2(0) = '1') else 
        add_ln700_9_fu_1626_p2;
    select_ln851_fu_435_p3 <= 
        sext_ln850_fu_401_p1 when (icmp_ln851_fu_423_p2(0) = '1') else 
        add_ln700_fu_429_p2;
        sext_ln850_10_fu_1731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_1721_p4),13));

        sext_ln850_11_fu_1864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_20_fu_1854_p4),13));

        sext_ln850_12_fu_1997_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_1987_p4),13));

        sext_ln850_13_fu_2130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_24_fu_2120_p4),13));

        sext_ln850_14_fu_2263_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_fu_2253_p4),13));

        sext_ln850_15_fu_2396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_28_fu_2386_p4),13));

        sext_ln850_1_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_524_p4),13));

        sext_ln850_2_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_657_p4),13));

        sext_ln850_3_fu_800_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_790_p4),13));

        sext_ln850_4_fu_933_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_923_p4),13));

        sext_ln850_5_fu_1066_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_1056_p4),13));

        sext_ln850_6_fu_1199_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_1189_p4),13));

        sext_ln850_7_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_1322_p4),13));

        sext_ln850_8_fu_1465_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_1455_p4),13));

        sext_ln850_9_fu_1598_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_16_fu_1588_p4),13));

        sext_ln850_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_391_p4),13));

    shl_ln1118_10_fu_1846_p3 <= (data_11_V_read & ap_const_lv10_0);
    shl_ln1118_11_fu_1979_p3 <= (data_12_V_read & ap_const_lv10_0);
    shl_ln1118_12_fu_2112_p3 <= (data_13_V_read & ap_const_lv10_0);
    shl_ln1118_13_fu_2245_p3 <= (data_14_V_read & ap_const_lv10_0);
    shl_ln1118_14_fu_2378_p3 <= (data_15_V_read & ap_const_lv10_0);
    shl_ln1118_1_fu_516_p3 <= (data_1_V_read & ap_const_lv10_0);
    shl_ln1118_2_fu_649_p3 <= (data_2_V_read & ap_const_lv10_0);
    shl_ln1118_3_fu_782_p3 <= (data_3_V_read & ap_const_lv10_0);
    shl_ln1118_4_fu_915_p3 <= (data_4_V_read & ap_const_lv10_0);
    shl_ln1118_5_fu_1048_p3 <= (data_5_V_read & ap_const_lv10_0);
    shl_ln1118_6_fu_1181_p3 <= (data_6_V_read & ap_const_lv10_0);
    shl_ln1118_7_fu_1314_p3 <= (data_7_V_read & ap_const_lv10_0);
    shl_ln1118_8_fu_1447_p3 <= (data_8_V_read & ap_const_lv10_0);
    shl_ln1118_9_fu_1580_p3 <= (data_9_V_read & ap_const_lv10_0);
    shl_ln1118_s_fu_1713_p3 <= (data_10_V_read & ap_const_lv10_0);
    shl_ln_fu_383_p3 <= (data_0_V_read & ap_const_lv10_0);
    sigmoid_table2_address0 <= zext_ln700_fu_511_p1(10 - 1 downto 0);
    sigmoid_table2_address1 <= zext_ln700_1_fu_644_p1(10 - 1 downto 0);
    sigmoid_table2_address10 <= zext_ln700_10_fu_1841_p1(10 - 1 downto 0);
    sigmoid_table2_address11 <= zext_ln700_11_fu_1974_p1(10 - 1 downto 0);
    sigmoid_table2_address12 <= zext_ln700_12_fu_2107_p1(10 - 1 downto 0);
    sigmoid_table2_address13 <= zext_ln700_13_fu_2240_p1(10 - 1 downto 0);
    sigmoid_table2_address14 <= zext_ln700_14_fu_2373_p1(10 - 1 downto 0);
    sigmoid_table2_address15 <= zext_ln700_15_fu_2506_p1(10 - 1 downto 0);
    sigmoid_table2_address2 <= zext_ln700_2_fu_777_p1(10 - 1 downto 0);
    sigmoid_table2_address3 <= zext_ln700_3_fu_910_p1(10 - 1 downto 0);
    sigmoid_table2_address4 <= zext_ln700_4_fu_1043_p1(10 - 1 downto 0);
    sigmoid_table2_address5 <= zext_ln700_5_fu_1176_p1(10 - 1 downto 0);
    sigmoid_table2_address6 <= zext_ln700_6_fu_1309_p1(10 - 1 downto 0);
    sigmoid_table2_address7 <= zext_ln700_7_fu_1442_p1(10 - 1 downto 0);
    sigmoid_table2_address8 <= zext_ln700_8_fu_1575_p1(10 - 1 downto 0);
    sigmoid_table2_address9 <= zext_ln700_9_fu_1708_p1(10 - 1 downto 0);

    sigmoid_table2_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce0 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce1 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce10_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce10 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce11_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce11 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce12_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce12 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce13_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce13 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce14_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce14 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce15_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce15 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce2_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce2 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce3_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce3 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce4_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce4 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce5_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce5 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce6_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce6 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce7_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce7 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce8_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce8 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table2_ce9_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table2_ce9 <= ap_const_logic_1;
        else 
            sigmoid_table2_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_1189_p4 <= data_6_V_read(15 downto 4);
    tmp_11_fu_733_p3 <= add_ln167_2_fu_721_p2(12 downto 12);
    tmp_12_fu_1322_p4 <= data_7_V_read(15 downto 4);
    tmp_13_fu_753_p4 <= select_ln168_2_fu_741_p3(11 downto 10);
    tmp_14_fu_1455_p4 <= data_8_V_read(15 downto 4);
    tmp_15_fu_866_p3 <= add_ln167_3_fu_854_p2(12 downto 12);
    tmp_16_fu_1588_p4 <= data_9_V_read(15 downto 4);
    tmp_17_fu_886_p4 <= select_ln168_3_fu_874_p3(11 downto 10);
    tmp_18_fu_1721_p4 <= data_10_V_read(15 downto 4);
    tmp_19_fu_999_p3 <= add_ln167_4_fu_987_p2(12 downto 12);
    tmp_1_fu_391_p4 <= data_0_V_read(15 downto 4);
    tmp_20_fu_1854_p4 <= data_11_V_read(15 downto 4);
    tmp_21_fu_1019_p4 <= select_ln168_4_fu_1007_p3(11 downto 10);
    tmp_22_fu_1987_p4 <= data_12_V_read(15 downto 4);
    tmp_23_fu_1132_p3 <= add_ln167_5_fu_1120_p2(12 downto 12);
    tmp_24_fu_2120_p4 <= data_13_V_read(15 downto 4);
    tmp_25_fu_1152_p4 <= select_ln168_5_fu_1140_p3(11 downto 10);
    tmp_26_fu_2253_p4 <= data_14_V_read(15 downto 4);
    tmp_27_fu_1265_p3 <= add_ln167_6_fu_1253_p2(12 downto 12);
    tmp_28_fu_2386_p4 <= data_15_V_read(15 downto 4);
    tmp_29_fu_1285_p4 <= select_ln168_6_fu_1273_p3(11 downto 10);
    tmp_2_fu_467_p3 <= add_ln167_fu_455_p2(12 downto 12);
    tmp_31_fu_1398_p3 <= add_ln167_7_fu_1386_p2(12 downto 12);
    tmp_32_fu_1418_p4 <= select_ln168_7_fu_1406_p3(11 downto 10);
    tmp_33_fu_1531_p3 <= add_ln167_8_fu_1519_p2(12 downto 12);
    tmp_34_fu_1551_p4 <= select_ln168_8_fu_1539_p3(11 downto 10);
    tmp_35_fu_1664_p3 <= add_ln167_9_fu_1652_p2(12 downto 12);
    tmp_36_fu_1684_p4 <= select_ln168_9_fu_1672_p3(11 downto 10);
    tmp_37_fu_1797_p3 <= add_ln167_10_fu_1785_p2(12 downto 12);
    tmp_38_fu_1817_p4 <= select_ln168_10_fu_1805_p3(11 downto 10);
    tmp_39_fu_1930_p3 <= add_ln167_11_fu_1918_p2(12 downto 12);
    tmp_3_fu_524_p4 <= data_1_V_read(15 downto 4);
    tmp_40_fu_1950_p4 <= select_ln168_11_fu_1938_p3(11 downto 10);
    tmp_41_fu_2063_p3 <= add_ln167_12_fu_2051_p2(12 downto 12);
    tmp_42_fu_2083_p4 <= select_ln168_12_fu_2071_p3(11 downto 10);
    tmp_43_fu_2196_p3 <= add_ln167_13_fu_2184_p2(12 downto 12);
    tmp_44_fu_2216_p4 <= select_ln168_13_fu_2204_p3(11 downto 10);
    tmp_45_fu_2329_p3 <= add_ln167_14_fu_2317_p2(12 downto 12);
    tmp_46_fu_2349_p4 <= select_ln168_14_fu_2337_p3(11 downto 10);
    tmp_47_fu_2462_p3 <= add_ln167_15_fu_2450_p2(12 downto 12);
    tmp_48_fu_2482_p4 <= select_ln168_15_fu_2470_p3(11 downto 10);
    tmp_4_fu_487_p4 <= select_ln168_fu_475_p3(11 downto 10);
    tmp_5_fu_657_p4 <= data_2_V_read(15 downto 4);
    tmp_6_fu_600_p3 <= add_ln167_1_fu_588_p2(12 downto 12);
    tmp_7_fu_790_p4 <= data_3_V_read(15 downto 4);
    tmp_8_fu_620_p4 <= select_ln168_1_fu_608_p3(11 downto 10);
    tmp_9_fu_923_p4 <= data_4_V_read(15 downto 4);
    tmp_s_fu_1056_p4 <= data_5_V_read(15 downto 4);
    trunc_ln167_10_fu_1781_p1 <= select_ln850_10_fu_1773_p3(12 - 1 downto 0);
    trunc_ln167_11_fu_1914_p1 <= select_ln850_11_fu_1906_p3(12 - 1 downto 0);
    trunc_ln167_12_fu_2047_p1 <= select_ln850_12_fu_2039_p3(12 - 1 downto 0);
    trunc_ln167_13_fu_2180_p1 <= select_ln850_13_fu_2172_p3(12 - 1 downto 0);
    trunc_ln167_14_fu_2313_p1 <= select_ln850_14_fu_2305_p3(12 - 1 downto 0);
    trunc_ln167_15_fu_2446_p1 <= select_ln850_15_fu_2438_p3(12 - 1 downto 0);
    trunc_ln167_1_fu_584_p1 <= select_ln850_1_fu_576_p3(12 - 1 downto 0);
    trunc_ln167_2_fu_717_p1 <= select_ln850_2_fu_709_p3(12 - 1 downto 0);
    trunc_ln167_3_fu_850_p1 <= select_ln850_3_fu_842_p3(12 - 1 downto 0);
    trunc_ln167_4_fu_983_p1 <= select_ln850_4_fu_975_p3(12 - 1 downto 0);
    trunc_ln167_5_fu_1116_p1 <= select_ln850_5_fu_1108_p3(12 - 1 downto 0);
    trunc_ln167_6_fu_1249_p1 <= select_ln850_6_fu_1241_p3(12 - 1 downto 0);
    trunc_ln167_7_fu_1382_p1 <= select_ln850_7_fu_1374_p3(12 - 1 downto 0);
    trunc_ln167_8_fu_1515_p1 <= select_ln850_8_fu_1507_p3(12 - 1 downto 0);
    trunc_ln167_9_fu_1648_p1 <= select_ln850_9_fu_1640_p3(12 - 1 downto 0);
    trunc_ln167_fu_451_p1 <= select_ln850_fu_443_p3(12 - 1 downto 0);
    trunc_ln168_10_fu_1813_p1 <= select_ln168_10_fu_1805_p3(10 - 1 downto 0);
    trunc_ln168_11_fu_1946_p1 <= select_ln168_11_fu_1938_p3(10 - 1 downto 0);
    trunc_ln168_12_fu_2079_p1 <= select_ln168_12_fu_2071_p3(10 - 1 downto 0);
    trunc_ln168_13_fu_2212_p1 <= select_ln168_13_fu_2204_p3(10 - 1 downto 0);
    trunc_ln168_14_fu_2345_p1 <= select_ln168_14_fu_2337_p3(10 - 1 downto 0);
    trunc_ln168_15_fu_2478_p1 <= select_ln168_15_fu_2470_p3(10 - 1 downto 0);
    trunc_ln168_1_fu_616_p1 <= select_ln168_1_fu_608_p3(10 - 1 downto 0);
    trunc_ln168_2_fu_749_p1 <= select_ln168_2_fu_741_p3(10 - 1 downto 0);
    trunc_ln168_3_fu_882_p1 <= select_ln168_3_fu_874_p3(10 - 1 downto 0);
    trunc_ln168_4_fu_1015_p1 <= select_ln168_4_fu_1007_p3(10 - 1 downto 0);
    trunc_ln168_5_fu_1148_p1 <= select_ln168_5_fu_1140_p3(10 - 1 downto 0);
    trunc_ln168_6_fu_1281_p1 <= select_ln168_6_fu_1273_p3(10 - 1 downto 0);
    trunc_ln168_7_fu_1414_p1 <= select_ln168_7_fu_1406_p3(10 - 1 downto 0);
    trunc_ln168_8_fu_1547_p1 <= select_ln168_8_fu_1539_p3(10 - 1 downto 0);
    trunc_ln168_9_fu_1680_p1 <= select_ln168_9_fu_1672_p3(10 - 1 downto 0);
    trunc_ln168_fu_483_p1 <= select_ln168_fu_475_p3(10 - 1 downto 0);
    trunc_ln851_10_fu_1741_p1 <= data_10_V_read(4 - 1 downto 0);
    trunc_ln851_11_fu_1874_p1 <= data_11_V_read(4 - 1 downto 0);
    trunc_ln851_12_fu_2007_p1 <= data_12_V_read(4 - 1 downto 0);
    trunc_ln851_13_fu_2140_p1 <= data_13_V_read(4 - 1 downto 0);
    trunc_ln851_14_fu_2273_p1 <= data_14_V_read(4 - 1 downto 0);
    trunc_ln851_15_fu_2406_p1 <= data_15_V_read(4 - 1 downto 0);
    trunc_ln851_1_fu_544_p1 <= data_1_V_read(4 - 1 downto 0);
    trunc_ln851_2_fu_677_p1 <= data_2_V_read(4 - 1 downto 0);
    trunc_ln851_3_fu_810_p1 <= data_3_V_read(4 - 1 downto 0);
    trunc_ln851_4_fu_943_p1 <= data_4_V_read(4 - 1 downto 0);
    trunc_ln851_5_fu_1076_p1 <= data_5_V_read(4 - 1 downto 0);
    trunc_ln851_6_fu_1209_p1 <= data_6_V_read(4 - 1 downto 0);
    trunc_ln851_7_fu_1342_p1 <= data_7_V_read(4 - 1 downto 0);
    trunc_ln851_8_fu_1475_p1 <= data_8_V_read(4 - 1 downto 0);
    trunc_ln851_9_fu_1608_p1 <= data_9_V_read(4 - 1 downto 0);
    trunc_ln851_fu_411_p1 <= data_0_V_read(4 - 1 downto 0);
    zext_ln700_10_fu_1841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_10_fu_1833_p3),64));
    zext_ln700_11_fu_1974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_11_fu_1966_p3),64));
    zext_ln700_12_fu_2107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_12_fu_2099_p3),64));
    zext_ln700_13_fu_2240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_13_fu_2232_p3),64));
    zext_ln700_14_fu_2373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_14_fu_2365_p3),64));
    zext_ln700_15_fu_2506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_15_fu_2498_p3),64));
    zext_ln700_1_fu_644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_1_fu_636_p3),64));
    zext_ln700_2_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_2_fu_769_p3),64));
    zext_ln700_3_fu_910_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_3_fu_902_p3),64));
    zext_ln700_4_fu_1043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_4_fu_1035_p3),64));
    zext_ln700_5_fu_1176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_5_fu_1168_p3),64));
    zext_ln700_6_fu_1309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_6_fu_1301_p3),64));
    zext_ln700_7_fu_1442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_7_fu_1434_p3),64));
    zext_ln700_8_fu_1575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_8_fu_1567_p3),64));
    zext_ln700_9_fu_1708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_9_fu_1700_p3),64));
    zext_ln700_fu_511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_fu_503_p3),64));
    zext_ln785_10_fu_2551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q10),16));
    zext_ln785_11_fu_2555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q11),16));
    zext_ln785_12_fu_2559_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q12),16));
    zext_ln785_13_fu_2563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q13),16));
    zext_ln785_14_fu_2567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q14),16));
    zext_ln785_15_fu_2571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q15),16));
    zext_ln785_1_fu_2515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q1),16));
    zext_ln785_2_fu_2519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q2),16));
    zext_ln785_3_fu_2523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q3),16));
    zext_ln785_4_fu_2527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q4),16));
    zext_ln785_5_fu_2531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q5),16));
    zext_ln785_6_fu_2535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q6),16));
    zext_ln785_7_fu_2539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q7),16));
    zext_ln785_8_fu_2543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q8),16));
    zext_ln785_9_fu_2547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q9),16));
    zext_ln785_fu_2511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table2_q0),16));
end behav;
