<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2681741-A1" country="EP" doc-number="2681741" kind="A1" date="20140108" family-id="45930978" file-reference-id="306796" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146586065" ucid="EP-2681741-A1"><document-id><country>EP</country><doc-number>2681741</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12712431-A" is-representative="NO"><document-id mxw-id="PAPP154848257" load-source="docdb" format="epo"><country>EP</country><doc-number>12712431</doc-number><kind>A</kind><date>20120227</date><lang>EN</lang></document-id><document-id mxw-id="PAPP220439999" load-source="docdb" format="original"><country>EP</country><doc-number>12712431.1</doc-number><date>20120227</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140551118" ucid="US-201113039110-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201113039110</doc-number><kind>A</kind><date>20110302</date></document-id></priority-claim><priority-claim mxw-id="PPC140556203" ucid="US-2012026827-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>2012026827</doc-number><kind>W</kind><date>20120227</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989317838" load-source="docdb">G01R  31/317       20060101ALI20120917BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989319102" load-source="docdb">G11C  29/02        20060101AFI20120917BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989319463" load-source="docdb">G01R  31/04        20060101ALI20120917BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989320624" load-source="docdb">G01R  31/28        20060101ALI20120917BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1989632757" load-source="docdb" scheme="CPC">G11C  29/022       20130101 FI20131128BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989641636" load-source="docdb" scheme="CPC">G01R  31/026       20130101 LA20131128BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132362828" lang="DE" load-source="patent-office">SYSTEM UND VERFAHREN FÜR DIE KONTINUITÄTSPRÜFUNG VON PADS IN EINER GEBONDETEN KONFIGURATION</invention-title><invention-title mxw-id="PT132362829" lang="EN" load-source="patent-office">SYSTEM AND METHOD FOR BONDED CONFIGURATION PAD CONTINUITY CHECK</invention-title><invention-title mxw-id="PT132362830" lang="FR" load-source="patent-office">SYSTÈME ET PROCÉDÉ DE VÉRIFICATION DE CONTINUITÉ DE PLOT À CONFIGURATION CONNECTÉE</invention-title><citations><non-patent-citations><nplcit><text>See references of WO 2012118770A1</text><sources><source mxw-id="PNPL67455786" load-source="docdb" name="SEA"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR919525820" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SANDISK TECHNOLOGIES INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR919538197" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SANDISK TECHNOLOGIES INC.</last-name></addressbook></applicant><applicant mxw-id="PPAR919018326" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>SanDisk Technologies Inc.</last-name><iid>101274537</iid><address><street>Two Legacy Town Center 6900 North Dallas Parkway</street><city>Plano, Texas 75024</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919525178" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>LIU BAOJING</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919527707" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>LIU, BAOJING</last-name></addressbook></inventor><inventor mxw-id="PPAR919008671" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>LIU, BAOJING</last-name><address><street>601 McCarthy Blvd.</street><city>Milpitas, CA 95035</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919508498" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>GUTTA ARUNA</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919536965" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>GUTTA, ARUNA</last-name></addressbook></inventor><inventor mxw-id="PPAR919007295" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>GUTTA, ARUNA</last-name><address><street>601 McCarthy Blvd.</street><city>Milpitas, CA 95035</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919514963" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>SKALA STEPHEN</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919529103" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>SKALA, STEPHEN</last-name></addressbook></inventor><inventor mxw-id="PPAR919007142" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>SKALA, STEPHEN</last-name><address><street>601 McCarthy Blvd.</street><city>Milpitas, CA 95035</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919006888" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Prock, Thomas</last-name><iid>101057000</iid><address><street>Marks &amp; Clerk LLP 90 Long Acre</street><city>London WC2E 9RA</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="US-2012026827-W"><document-id><country>US</country><doc-number>2012026827</doc-number><kind>W</kind><date>20120227</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012118770-A1"><document-id><country>WO</country><doc-number>2012118770</doc-number><kind>A1</kind><date>20120907</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS549913113" load-source="docdb">AL</country><country mxw-id="DS549756535" load-source="docdb">AT</country><country mxw-id="DS549913114" load-source="docdb">BE</country><country mxw-id="DS549833659" load-source="docdb">BG</country><country mxw-id="DS549844154" load-source="docdb">CH</country><country mxw-id="DS549763387" load-source="docdb">CY</country><country mxw-id="DS549756536" load-source="docdb">CZ</country><country mxw-id="DS549913115" load-source="docdb">DE</country><country mxw-id="DS549763388" load-source="docdb">DK</country><country mxw-id="DS549763413" load-source="docdb">EE</country><country mxw-id="DS549830812" load-source="docdb">ES</country><country mxw-id="DS549833660" load-source="docdb">FI</country><country mxw-id="DS549844155" load-source="docdb">FR</country><country mxw-id="DS549913116" load-source="docdb">GB</country><country mxw-id="DS549763414" load-source="docdb">GR</country><country mxw-id="DS549913117" load-source="docdb">HR</country><country mxw-id="DS549756541" load-source="docdb">HU</country><country mxw-id="DS549832526" load-source="docdb">IE</country><country mxw-id="DS549763415" load-source="docdb">IS</country><country mxw-id="DS549844156" load-source="docdb">IT</country><country mxw-id="DS549763416" load-source="docdb">LI</country><country mxw-id="DS549833661" load-source="docdb">LT</country><country mxw-id="DS549755790" load-source="docdb">LU</country><country mxw-id="DS549833666" load-source="docdb">LV</country><country mxw-id="DS549833667" load-source="docdb">MC</country><country mxw-id="DS549755791" load-source="docdb">MK</country><country mxw-id="DS549755792" load-source="docdb">MT</country><country mxw-id="DS549832527" load-source="docdb">NL</country><country mxw-id="DS549830813" load-source="docdb">NO</country><country mxw-id="DS549832528" load-source="docdb">PL</country><country mxw-id="DS549833668" load-source="docdb">PT</country><country mxw-id="DS549756542" load-source="docdb">RO</country><country mxw-id="DS549833669" load-source="docdb">RS</country><country mxw-id="DS549832529" load-source="docdb">SE</country><country mxw-id="DS549844157" load-source="docdb">SI</country><country mxw-id="DS549830818" load-source="docdb">SK</country><country mxw-id="DS549830819" load-source="docdb">SM</country><country mxw-id="DS549755805" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA99831480" ref-ucid="WO-2012118770-A1" lang="EN" load-source="patent-office"><p num="0000">A continuity test circuit for a boundary pad includes a pull-up transistor electrically connected between the boundary pad and a first power supply, and a pull-down transistor electrically connected between the boundary pad and a first reference ground potential. A normal output conductor is electrically connected to have a same electrical state as the boundary pad during normal operation. A continuity test output conductor is electrically connected to have a same electrical state as the boundary pad during continuity test operation. Continuity testing control circuitry is defined to control the pull-up transistor, the pull-down transistor, and the normal output conductor during continuity test operation such that an electrical state present on the continuity test output conductor indicates a status of electrical continuity between the boundary pad and either a second power supply or a second reference ground potential to which the boundary pad should be electrically connected.</p></abstract><abstract mxw-id="PA100328303" ref-ucid="WO-2012118770-A1" lang="EN" source="national office" load-source="docdb"><p>A continuity test circuit for a boundary pad includes a pull-up transistor electrically connected between the boundary pad and a first power supply, and a pull-down transistor electrically connected between the boundary pad and a first reference ground potential. A normal output conductor is electrically connected to have a same electrical state as the boundary pad during normal operation. A continuity test output conductor is electrically connected to have a same electrical state as the boundary pad during continuity test operation. Continuity testing control circuitry is defined to control the pull-up transistor, the pull-down transistor, and the normal output conductor during continuity test operation such that an electrical state present on the continuity test output conductor indicates a status of electrical continuity between the boundary pad and either a second power supply or a second reference ground potential to which the boundary pad should be electrically connected.</p></abstract><abstract mxw-id="PA99831481" ref-ucid="WO-2012118770-A1" lang="FR" load-source="patent-office"><p num="0000">L'invention porte sur un circuit d'essai de continuité pour plot de connexion qui comprend un transistor d'excursion haute, électriquement connecté entre le plot de connexion et une première alimentation électrique, et un transistor d'excursion basse, électriquement connecté entre le plot de connexion et un premier potentiel de masse de référence. Un conducteur de sortie normale est électriquement connecté de façon à avoir un même état électrique que le plot de connexion pendant un fonctionnement normal. Un conducteur de sortie d'essai de continuité est électriquement connecté de façon à avoir un même état électrique que le plot de connexion pendant une opération d'essai de continuité. Une circuiterie de commande d'essai de continuité est définie pour commander le transistor d'excursion haute, le transistor d'excursion basse et le conducteur de sortie normale pendant une opération d'essai de continuité de telle sorte qu'un état électrique présent sur le conducteur de sortie d'essai de continuité indique un état de continuité électrique entre le plot de connexion et soit une seconde alimentation électrique, soit un second potentiel de masse de référence auquel le plot de connexion devrait être électriquement connecté.</p></abstract><abstract mxw-id="PA100328304" ref-ucid="WO-2012118770-A1" lang="FR" source="national office" load-source="docdb"><p>L'invention porte sur un circuit d'essai de continuité pour plot de connexion qui comprend un transistor d'excursion haute, électriquement connecté entre le plot de connexion et une première alimentation électrique, et un transistor d'excursion basse, électriquement connecté entre le plot de connexion et un premier potentiel de masse de référence. Un conducteur de sortie normale est électriquement connecté de façon à avoir un même état électrique que le plot de connexion pendant un fonctionnement normal. Un conducteur de sortie d'essai de continuité est électriquement connecté de façon à avoir un même état électrique que le plot de connexion pendant une opération d'essai de continuité. Une circuiterie de commande d'essai de continuité est définie pour commander le transistor d'excursion haute, le transistor d'excursion basse et le conducteur de sortie normale pendant une opération d'essai de continuité de telle sorte qu'un état électrique présent sur le conducteur de sortie d'essai de continuité indique un état de continuité électrique entre le plot de connexion et soit une seconde alimentation électrique, soit un second potentiel de masse de référence auquel le plot de connexion devrait être électriquement connecté.</p></abstract><description mxw-id="PDES51232606" ref-ucid="WO-2012118770-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001"> System and Method for Bonded Configuration Pad Continuity Check </p><p id="p0002" num="0002">Background </p><p id="p0003" num="0003">[0001] Non- volatile semiconductor memory devices, such as flash memory cards and the like, have become an essential component for digital information storage in modern electronic devices. In particular, modern portable electronic devices benefit greatly from the high- capacity, versatility, ruggedness, and power utilization efficiency afforded by semiconductor memory devices. Such modern portable electronic devices may include, by way of example, digital cameras, digital music players, smart phones, video game consoles, portable computing devices, among others. </p><p id="p0004" num="0004"> [0002] Flash memory storage cards may be fabricated as a system-in-a-package (SIP) or as a multichip module (MCM), in which multiple semiconductor die are mounted and interconnected on a substrate. The substrate may include a rigid, dielectric base with a conductive layer etched on one or both sides. The die are electrically connected to the conductive layer(s) of the substrate. In turn, the conductive layer(s) of the substrate provide for electrical connection of the die to a host electronic device. Following electrical connection of the die to the conductive layer(s) of the substrate, the die/substrate assembly may be encased in a protective material, which also assists in holding the die and substrate together. </p><p id="p0005" num="0005">[0003] Connection of the die to the substrate can include connection of electrically conductive pads on the die to wire bonds on the substrate. The connections between the pads of the die and the wire bonds of the substrate are often inaccessible for continuity testing once the die is placed on the substrate, and especially after the die and substrate are encased in the protective material. For product testing purposes, it is desirable to have an ability to test the electrical continuity between each pad of the die and the corresponding wire bond of the substrate to which the pad should be electrically connected. It is within this context that the present invention arises. </p><p id="p0006" num="0006"> Summary </p><p id="p0007" num="0007"> [0004] In one embodiment, a continuity test circuit for a boundary pad is disclosed. The continuity test circuit includes a pull-up transistor electrically connected between the boundary pad and a first power supply. The continuity test circuit also includes a pull-down transistor electrically connected between the boundary pad and a first reference ground potential. The continuity test circuit also includes a normal output conductor electrically 
<!-- EPO <DP n="3"/>-->
 connected to have a same electrical state as the boundary pad during normal operation. The continuity test circuit also includes a continuity test output conductor electrically connected to have a same electrical state as the boundary pad during continuity test operation. Additionally, the continuity test circuit includes continuity testing control circuitry defined to control the pull-up transistor, the pull-down transistor, and the normal output conductor during continuity test operation, such that an electrical state present on the continuity test output conductor indicates a status of electrical continuity between the boundary pad and either a second power supply or a second reference ground potential to which the boundary pad should be electrically connected. </p><p id="p0008" num="0008">[0005] In one embodiment, a memory system is disclosed to include a substrate and a die. The substrate includes a number of wire bonds. The die includes a number of boundary pads. The die is secured to the substrate such that the number of boundary pads are electrically and respectively connected to the number of wire bonds. The die also includes continuity test circuitry for each boundary pad. The continuity test circuitry for a given boundary pad is defined to enable firmware controlled testing of electrical continuity between the given boundary pad and its wire bond. </p><p id="p0009" num="0009"> [0006] In one embodiment, a method is disclosed for testing electrical continuity between a boundary pad and a wire bond. The method includes an operation for determining whether the wire bond is electrically connected to either an energized power supply or a reference ground potential. If the wire bond is connected to the energized power supply, the method proceeds with a first set of operations. The first set of operation include turning off a pull-up transistor connected to the boundary pad, and turning on a pull-down transistor connected to the boundary pad. The first set of operations also include observing a signal present at the boundary pad to determine whether the signal represents a high digital state or a low digital state. If the wire bond is connected to the energized power supply, the high digital state indicates electrical continuity between the boundary pad and the wire bond, and the low digital state indicates an absence of electrical continuity between the boundary pad and the wire bond. If the wire bond is connected to the reference ground potential, the method proceeds with a second set of operations. The second set of operations include turning on the pull-up transistor connected to the boundary pad, and turning off the pull-down transistor connected to the boundary pad. The second set of operations also include observing the signal present at the boundary pad to determine whether the signal represents the high digital state or the low digital state. If the wire bond is connected to the reference ground potential, the low 
<!-- EPO <DP n="4"/>-->
 digital state indicates electrical continuity between the boundary pad and the wire bond, and the high digital state indicates an absence of electrical continuity between the boundary pad and the wire bond. </p><p id="p0010" num="0010"> [0007] Other aspects and advantages of the invention will become more apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the present invention. </p><p id="p0011" num="0011"> Brief Description of the Drawings </p><p id="p0012" num="0012"> Figures 1 A and IB show conventional boundary pad configurations that may occur on a die; </p><p id="p0013" num="0013"> Figure 1C shows a memory system that includes a die connected to a substrate; </p><p id="p0014" num="0014"> Figure 2A shows a continuity test circuit for a boundary pad, in accordance with one embodiment of the present invention; </p><p id="p0015" num="0015"> Figure 2B shows the digital states present within the continuity test circuit of Figure 2A when the continuity test is performed and electrical continuity does exist between the boundary pad and the wire bond to which the second power supply is connected, in accordance with one embodiment of the present invention; </p><p id="p0016" num="0016"> Figure 2C shows the digital states present within the continuity test circuit of Figure 2A when the continuity test is performed and electrical continuity does not exist between the boundary pad and the wire bond to which the second power supply is connected, in accordance with one embodiment of the present invention; </p><p id="p0017" num="0017"> Figure 3 A shows the continuity test circuitry of Figure 2A, with the boundary pad on the die electrically connected to the second reference ground potential on the substrate, in accordance with one embodiment of the present invention; </p><p id="p0018" num="0018"> Figure 3B shows the digital states present within the continuity test circuit of Figure 3A when the continuity test is performed and electrical continuity does exist between the boundary pad and the wire bond to which the second reference ground potential is connected, in accordance with one embodiment of the present invention; </p><p id="p0019" num="0019"> Figure 3C shows the digital states present within the continuity test circuit of Figure 3A when the continuity test is performed and electrical continuity does not exist between the boundary pad and the wire bond to which the second reference ground potential is connected, in accordance with one embodiment of the present invention; 
<!-- EPO <DP n="5"/>-->
 Figure 4 shows a memory system that includes the die connected to the substrate, in which the die includes continuity test circuitry for each of its boundary pads, in accordance with one embodiment of the present invention; and </p><p id="p0020" num="0020"> Figure 5 shows a flowchart of a method for testing electrical continuity between a boundary pad and a wire bond, in accordance with one embodiment of the present invention. </p><p id="p0021" num="0021"> Detailed Description </p><p id="p0022" num="0022"> [0008] In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without some or all of these specific details. In other instances, well known process operations have not been described in detail in order not to unnecessarily obscure the present invention. </p><p id="p0023" num="0023"> [0009] Figures 1 A and IB show conventional boundary pad configurations that may occur on a die. In Figure 1 A, the boundary pad 100 is electrically connected to a power supply 103 by way of a wire bond 123. The boundary pad 100 is also electrically connected to a buffer 101. The output of the buffer 101 is connected to a normal output conductor 107, along which an electrical signal (cout) may be transmitted from the boundary pad 100 to other circuitry on the die, such as core logic circuitry. In Figure IB, the boundary pad 100 is also connected to the buffer 101, which is in turn connected to the normal output conductor 107. However, in Figure IB, the boundary pad 100 is electrically connected to a reference ground potential 105 by way of a wire bond 123. </p><p id="p0024" num="0024"> [0010] Figure 1C shows a memory system 120 that includes a die 121 connected to a substrate 130. The die 121 includes a number of boundary pads 100, such as described with regard to Figures 1A and IB. When the die 121 is connected to the substrate 130, each boundary pad 100 is supposed to be electrically connected to a corresponding wire bond 123 present on the substrate 130. Each wire bond 123 is connected to either the power supply 103 or the reference ground potential 105. In some embodiments, the boundary pads 100 are not physically accessible after the die 121 is connected to the substrate 130. In these embodiments, it is not possible to visually inspect the electrical continuity between the boundary pad 100 and its wire bond 123. Also, it is not physically possible to probe between the die 121 and the substrate 130 after the die 121 is connected to the substrate 130. Therefore, the boundary pads 100 cannot be physically probed to confirm electrical continuity with their wire bonds 123. Therefore, a solution is needed to provide for testing of electrical 
<!-- EPO <DP n="6"/>-->
 continuity between the boundary pad 100 and its wire bond 123, after the die 121 is connected to the substrate 130. </p><p id="p0025" num="0025"> [0011] Figure 2 A shows a continuity test circuit for a boundary pad 100, in accordance with one embodiment of the present invention. The continuity test circuit includes a pull-up transistor 201 that is electrically connected between the boundary pad 100 and a first power supply 203. The boundary pad 100 is electrically connected through the pull-up transistor 201 to the first power supply 203 when the pull-up transistor 201 is on. The boundary pad 100 is electrically isolated from the first power supply 203 by the pull-up transistor 201 when the pull-up transistor 201 is off. The continuity test circuit also includes a pull-down transistor 205 that is electrically connected between the boundary pad 100 and a first reference ground potential 207. The boundary pad 100 is electrically connected through the pull-down transistor 205 to the first reference ground potential 207 when the pull-down transistor 205 is on. The boundary pad 100 is electrically isolated from the first reference ground potential 207 by the pull-down transistor 205 when the pull-down transistor 205 is off. It should be understood that the pull-up transistor 210, the pull-down transistor 205, the first power supply 203, and the first reference ground potential 207 are defined within a die 200. </p><p id="p0026" num="0026">[0012] The continuity test circuit also includes the normal output conductor 107 electrically connected to have a same electrical state as the boundary pad 100 during normal operation, as discussed in more detail below. The continuity test circuit further includes a continuity test output conductor 209 electrically connected to have a same electrical state as the boundary pad 100 during continuity test operation. In one embodiment, the normal output conductor 107 and the continuity test output conductor 109 are both electrically connected to the boundary pad 100 through a buffer 101. More specifically, the buffer 100 has an input 101 A electrically connected to the boundary pad 100, and an output 101B electrically connected to the continuity test output conductor 109. As discussed in more detail below, an electrical signal present at the output 101B of the buffer 101 is transmitted to the normal output conductor 107 under the direction of an output control multiplexer 215, during normal operation. </p><p id="p0027" num="0027"> [0013] The continuity test circuit also includes continuity testing control circuitry defined to control the pull-up transistor 201, the pull-down transistor 205, and the normal output conductor 107 during continuity test operation such that an electrical state present on the continuity test output conductor 209 indicates a status of electrical continuity between the boundary pad 100 and either a second power supply 103 or a second reference ground 
<!-- EPO <DP n="7"/>-->
 potential 105 to which the boundary pad 100 should be electrically connected. Figure 3 A shows the case where the boundary pad 100 is electrically connected to the second reference ground potential 105. </p><p id="p0028" num="0028"> [0014] It should be understood that the boundary pad 100 is physically connected to a wire bond 123 to establish the electrical continuity between the boundary pad 100 and either the second power supply 103 or the second reference ground potential 105, as the case may be. Therefore, for the boundary pad 100 connected to the second power supply 103, electrical continuity between the boundary pad 100 and the second power supply 103 is indicative of whether or not the boundary pad 100 is physically connected to its wire bond 123. And, for the boundary pad 100 connected to the second reference ground potential 105, electrical continuity between the boundary pad 100 and the second reference ground potential 105 is indicative of whether or not the boundary pad 100 is physically connected to its wire bond 123. </p><p id="p0029" num="0029"> [0015] It should be understood that the wire bond 123, second power supply 103, and second reference ground potential 105 are defined within the substrate 130 to which the die 200 is connected. In one embodiment, the first power supply 203 and the second power supply 103 are equivalent. In another embodiment, the first power supply 203 and the second power supply 103 are different. In one embodiment, the first reference ground potential 207 and the second reference ground potential 105 are equivalent. Γη another embodiment, the first reference ground potential 207 and the second reference ground potential 105 are different. </p><p id="p0030" num="0030">[0016] The continuity testing control circuitry includes a pull-up control multiplexer 211 defined to control a gate 201 A of the pull-up transistor 201, in accordance with an operation control signal (bypass_en). The pull-up control multiplexer 211 is defined to include a select input 21 ID electrically connected to a continuity testing enable register 217 in which the operation control signal (bypass_en) is set. The operation control signal (bypass_en) is set within the continuity testing enable register 217 to indicate either a normal operation mode or a continuity test operation mode. In one embodiment, the operation control signal (bypass_en) is set within the continuity testing enable register 217 through firmware 219. The pull-up control multiplexer 211 is also defined to have a first input 211 A connected to receive a pull- up transistor normal control signal (pu_n_f). The pull-up control multiplexer 211 is defined to have a second input 21 IB connected to receive a pull-up transistor test control signal (pu_n_fw). The pull-up control multiplexer 211 further includes an output 211C electrically connected to the gate 201 A of the pull-up transistor 201. 
<!-- EPO <DP n="8"/>-->
 [0017] When the operation control signal (bypass_en) indicates normal operation mode, the pull-up transistor normal control signal (pu_n_f) is transmitted by the pull-up control multiplexer 211 to the gate 201 A of the pull-up transistor 201. The pull-up transistor normal control signal (pu_n_f) is generated through the firmware 219, and may correspond to either a high digital state signal (1) or a low digital state signal (0), depending on the normal operation requirements associated with the boundary pad 100. </p><p id="p0031" num="0031"> [0018] When the operation control signal (bypass en) indicates continuity test operation mode, the pull-up transistor test control signal (pu_n_fw) is transmitted by the pull-up control multiplexer 211 to the gate 201 A of the pull-up transistor 201. The pull-up transistor test control signal (pu_n_fw) is generated through the firmware 219, and may correspond to either a high digital state signal (1) or a low digital state signal (0), depending on whether the boundary pad 100 is supposed to connect to the second power supply 103 or to the second reference ground potential 105. </p><p id="p0032" num="0032"> [0019] Specifically, when the boundary pad 100 is supposed to connect to the second power supply 103, as shown in Figure 2 A, the firmware 219 operates to set the pull-up transistor test control signal (pu_n_fw) to the low digital state signal (0), such that the pull-up transistor 201 will be turned off when the operation control signal (bypass_en) causes the pull-up transistor test control signal (pu_n_fw) to be transmitted through the pull-up control multiplexer 211 to the gate 201 A of the pull-up transistor 201. Alternatively, when the boundary pad 100 is supposed to connect to the second reference ground potential 105, as shown in Figure 3 A, the firmware 219 operates to set the pull-up transistor test control signal (pu_n_fw) to the high digital state signal (1), such that the pull-up transistor 201 will be turned on when the operation control signal (bypass_en) causes the pull-up transistor test control signal (pu_n_fw) to be transmitted through the pull-up control multiplexer 211 to the gate 201 A of the pull-up transistor 201. </p><p id="p0033" num="0033"> [0020] The continuity testing control circuitry also includes a pull-down control multiplexer 213 defined to control a gate 205A of the pull-down transistor 205, in accordance with the operation control signal (bypass<sub>^</sub>en). The pull-down control multiplexer 213 is defined to include a select input 213D electrically connected to the continuity testing enable register 217 in which the operation control signal (bypass_en) is set. The pull-down control multiplexer 213 is also defined to have a first input 213 A connected to receive a pull-down transistor normal control signal (pd_n_f). The pull-down control multiplexer 213 is defined to have a second input 213B connected to receive a pull-down transistor test control signal (pd_n_fw). 
<!-- EPO <DP n="9"/>-->
 The pull-down control multiplexer 213 further includes an output 213C electrically connected to the gate 205 A of the pull-down transistor 205. </p><p id="p0034" num="0034"> [0021] When the operation control signal (bypass_en) indicates normal operation mode, the pull-down transistor normal control signal (pd_n_f) is transmitted by the pull-down control multiplexer 213 to the gate 205 A of the pull-down transistor 205. The pull-down transistor normal control signal (pd_n_f) is generated through the firmware 219, and may correspond to either a high digital state signal (1) or a low digital state signal (0), depending on the normal operation requirements associated with the boundary pad 100. </p><p id="p0035" num="0035"> [0022] When the operation control signal (bypass_en) indicates continuity test operation mode, the pull-down transistor test control signal (pd_n_fw) is transmitted by the pull-down control multiplexer 213 to the gate 205 A of the pull-down transistor 205. The pull-down transistor test control signal (pd_n_fw) is generated through the firmware 219, and may correspond to either a high digital state signal (1) or a low digital state signal (0), depending on whether the boundary pad 100 is supposed to connect to the second power supply 103 or to the second reference ground potential 105. </p><p id="p0036" num="0036"> [0023] Specifically, when the boundary pad 100 is supposed to connect to the second power supply 103, as shown in Figure 2 A, the firmware 219 operates to set the pull-down transistor test control signal (pd_n_fw) to the high digital state signal (1), such that the pull-down transistor 205 will be turned on when the operation control signal (bypass_en) causes the pull-down transistor test control signal (pd_n_fw) to be transmitted through the pull-down control multiplexer 213 to the gate 205 A of the pull-down transistor 205. Alternatively, when the boundary pad 100 is supposed to connect to the second reference ground potential 105, as shown in Figure 3 A, the firmware 219 operates to set the pull-down transistor test control signal (pd_n_fw) to the low digital state signal (0), such that the pull-down transistor 205 will be turned off when the operation control signal (bypass_en) causes the pull-down transistor test control signal (pd_n_fw) to be transmitted through the pull-down control multiplexer 213 to the gate 205 A of the pull-down transistor 205. </p><p id="p0037" num="0037"> [0024] The continuity testing control circuitry also includes the output control multiplexer 215 defined to persist a normal operation output signal (cout) to the normal output conductor 107, in accordance with the operation control signal (bypass_en). The output control multiplexer 215 is defined to include a select input 215D electrically connected to the continuity testing enable register 217 in which the operation control signal (bypass_en) is set. The output control multiplexer 215 is also defined to have a first input 215A connected to 
<!-- EPO <DP n="10"/>-->
 receive the electrical state present at the boundary pad 100. More specifically, the first input 215 A of the output control multiplexer 215 is electrically connected to the output 101B of the buffer 101. Because the output of the buffer 101 is an amplified version of the signal present at the boundary pad 100, the first input 215 A of the output control multiplexer 215 is connected to receive the electrical state present at the boundary pad 100. The output control multiplexer 215 is also defined to have a second input 215B connected to receive an output override signal (cout_override_fw). </p><p id="p0038" num="0038"> [0025] The output control multiplexer 215 also includes an output 215C that is electrically connected to the normal output conductor 107. The output control multiplexer 215 is defined such that when the operation control signal (bypass_en) indicates normal operation mode, the electrical state present at the first input 215A of the output control multiplexer 215 is transmitted by the output control multiplexer 215 to the normal output conductor 107. Therefore, when the operation control signal (bypass_en) indicates normal operation mode, the electrical state present at the boundary pad 100 is transmitted through the output control multiplexer 215 to the normal output conductor 107. </p><p id="p0039" num="0039"> [0026] When the operation control signal (bypass_en) indicates continuity test operation mode, the output override signal (cout_override_fw) is transmitted by the output control multiplexer 215 to the normal output conductor 107. The output override signal (cout_override_fw) is used to persist an expected normal operation output signal (cout) to the normal output conductor 107 during the continuity test operation mode. In this manner, any electrical state change at the boundary pad 100 during performance of the continuity testing will be hidden from other circuitry connected to receive the normal operation output signal (cout) from the boundary pad 100. Therefore, continuity testing on the boundary pad 100, as disclosed herein, can be performed without any potential disruption of the normal operation output signal (cout) expected by other circuitry, e.g., core circuitry, connected to the boundary pad 100. </p><p id="p0040" num="0040"> [0027] The output override signal (cout_override_fw) is generated through the firmware 219. When the boundary pad 100 is supposed to be connected to the second power supply 103, the output override signal (cout override fw) is set to indicate a high digital state (1). When the boundary pad 100 is supposed to be connected to the second reference ground potential 105, the output override signal (cout_override_fw) is set to indicate a low digital state (0). Therefore, by way of the output override signal (cout_override_fw) and the output control 
<!-- EPO <DP n="11"/>-->
 multiplexer 215, a correct electrical signal is provided at the normal output conductor 107 during the continuity test operation mode. </p><p id="p0041" num="0041"> [0028] Figure 2A shows the continuity test circuit for the boundary pad 100 on the die 200, in which the boundary pad 100 is supposed to be electrically connected to the second power supply 103 on the substrate 130, in accordance with one embodiment of the present invention. The continuity test circuit provides for testing of the electrical continuity between the boundary pad 100 on the die 200 and the wire bond 123 on the substrate 130. In one embodiment, the operation control signal (bypass_en) is set to a high digital state (1) to enter the continuity test operation mode. It should be understood that in another embodiment with reversed inputs on each of the pull-up control multiplexer 211, pull-down control multiplexer 213, and output control multiplexer 215, the operation control signal (bypass_en) could be set to a low digital state (0) to enter the continuity test operation mode. For ease of discussion, operation of the continuity test circuit is described herein with regard to the arrangement shown in Figure 2A, in which the high digital state (1) of the operation control signal (bypass_en) triggers the continuity test operation mode. </p><p id="p0042" num="0042"> [0029] As shown in Figure 2A, for continuity testing between the boundary pad 100 and the second power supply 103, the following settings are implemented through operation of the firmware 219: </p><p id="p0043" num="0043"> • the operation control signal (bypass_en) is set to the high digital state (1), </p><p id="p0044" num="0044"> · the pull-up transistor test control signal (pu_n_fw) is set to the low digital state signal</p><p id="p0045" num="0045">(0), thereby turning off the pull-up transistor 201, </p><p id="p0046" num="0046"> • the pull-down transistor test control signal (pd_n_fw) is set to the high digital state signal (1), thereby turning on the pull-down transistor 207, </p><p id="p0047" num="0047"> • the output override signal (cout_override_fw) is set to the high digital state (1) that is expected to be present at the boundary pad 100. </p><p id="p0048" num="0048"> [0030] With the above settings implemented, the electrical signal present at the continuity test output conductor 209, i.e., the continuity test output signal (cout_fw), is observed to determine whether or not electrical continuity is established between the boundary pad 100 and the second power supply 103. More specifically, for testing electrical continuity between the boundary pad 100 and the second power supply 103, if the continuity test output signal (cout_fw) corresponds to a high digital state (1), electrical continuity does exist between the boundary pad 100 and the wire bond 123 to which the second power supply 103 is connected. 
<!-- EPO <DP n="12"/>-->
 Figure 2B shows the digital states present within the continuity test circuit of Figure 2 A when the continuity test is performed and electrical continuity does exist between the boundary pad 100 and the wire bond 123 to which the second power supply 103 is connected, in accordance with one embodiment of the present invention. </p><p id="p0049" num="0049">[0031] Also, for testing electrical continuity between the boundary pad 100 and the second power supply 103, if the continuity test output signal (cout_fw) corresponds to a low digital state (0), electrical continuity does not exist between the boundary pad 100 and the wire bond 123 to which the second power supply 103 is connected. Figure 2C shows the digital states present within the continuity test circuit of Figure 2A when the continuity test is performed and electrical continuity does not exist between the boundary pad 100 and the wire bond 123 to which the second power supply 103 is connected, in accordance with one embodiment of the present invention. </p><p id="p0050" num="0050"> [0032] Figure 3 A shows the continuity test circuitry of Figure 2 A, with the boundary pad 100 on the die 200 electrically connected to the second reference ground potential 105 on the substrate 130, in accordance with one embodiment of the present invention. As shown in Figure 3 A, for continuity testing between the boundary pad 100 and the second reference ground potential 105, the following settings are implemented through operation of the firmware 219: </p><p id="p0051" num="0051"> • the operation control signal (bypass_en) is set to the high digital state (1), </p><p id="p0052" num="0052"> · the pull-up transistor test control signal (pu_n_fw) is set to the high digital state signal</p><p id="p0053" num="0053">(1), thereby turning on the pull-up transistor 201, </p><p id="p0054" num="0054"> • the pull-down transistor test control signal (pd_n_fw) is set to the low digital state signal (0), thereby turning off the pull-down transistor 207, </p><p id="p0055" num="0055"> • the output override signal (cout_override_fw) is set to the low digital state (0) that is expected to be present at the boundary pad 100. </p><p id="p0056" num="0056"> [0033] With the above settings implemented, the electrical signal present at the continuity test output conductor 209, i.e., the continuity test output signal (cout_fw), is observed to determine whether or not electrical continuity is established between the boundary pad 100 and the second reference ground potential 105. More specifically, for testing electrical continuity between the boundary pad 100 and the second reference ground potential 105, if the continuity test output signal (cout_fw) corresponds to a low digital state (0), electrical continuity does exist between the boundary pad 100 and the wire bond 123 to which the 
<!-- EPO <DP n="13"/>-->
 second reference ground potential 105 is connected. Figure 3B shows the digital states present within the continuity test circuit of Figure 3A when the continuity test is performed and electrical continuity does exist between the boundary pad 100 and the wire bond 123 to which the second reference ground potential 105 is connected, in accordance with one embodiment of the present invention. </p><p id="p0057" num="0057"> [0034] Also, for testing electrical continuity between the boundary pad 100 and the second reference ground potential 105, if the continuity test output signal (cout_fw) corresponds to a high digital state (1), electrical continuity does not exist between the boundary pad 100 and the wire bond 123 to which the second reference ground potential 105 is connected. Figure 3C shows the digital states present within the continuity test circuit of Figure 3 A when the continuity test is performed and electrical continuity does not exist between the boundary pad 100 and the wire bond 123 to which the second reference ground potential 105 is connected, in accordance with one embodiment of the present invention. </p><p id="p0058" num="0058"> [0035] Figure 4 shows a memory system 400 that includes the die 200 connected to the substrate 130, in which the die 200 includes continuity test circuitry 401 for each of its boundary pads 100, in accordance with one embodiment of the present invention. The substrate 130 includes the number of wire bonds 123. Some of the wire bonds 123 are electrically connected to the second power supply 103 on the substrate, and some of the wire bonds 123 are electrically connected to the second reference ground potential 105. The die 200 includes a number of boundary pads 100. The die 200 is secured to the substrate 130 such that the number of boundary pads 100 are electrically and respectively connected to the number of wire bonds 123. The die 200 includes continuity test circuitry 401 for each boundary pad 100. The continuity test circuitry 401 for a given boundary pad 100 is defined to enable firmware 219 controlled testing of electrical continuity between the given boundary pad 100 and its wire bond 123. It should be understood that when the die 200 is secured to the substrate 130, the number of boundary pads 100 are not physically accessible from outside the memory system 400. </p><p id="p0059" num="0059"> [0036] The continuity test circuitry 401 for each boundary pad 100 includes the pull-up transistor 201, the pull-up control multiplexer 211, the pull-down transistor 205, the pull- down control multiplexer 213, the output control multiplexer 215, the continuity test output conductor 209, the normal output conductor 107, the continuity testing enable register 217, the firmware 219, and their respective electrical connections as described with regard to each of Figures 2 A and 3 A. Therefore, the continuity test circuitry 401 is defined to test electrical 
<!-- EPO <DP n="14"/>-->
 continuity between a given boundary pad 100 and its wire bond 123 without disrupting an expected signal transmission from the given boundary pad 100 to a core 407 of the die 200. </p><p id="p0060" num="0060">[0037] In one embodiment, the signals used to operate the continuity test circuitry 401 are programmable through a central processing unit of a host device to which the memory system 400 is connected. Specifically, each of the pull-up transistor test control signal (pu_n_fw), the pull-down transistor test control signal (pd_n_fw), the output override signal (cout_override_ fw), and the operation control signal (bypass_en) can be programmed in a respective register through the host device to which the memory system 400 is connected. In this embodiment, the host device can send a command to the firmware 219 to initiate the continuity testing, i.e., to set the operation control signal (bypass_en) in the continuity testing enable register 217 to the high digital state (1). Also in this embodiment, the host can direct the firmware 219 to perform the continuity testing on each boundary pad 100, i.e., to poll each boundary pad 100, and check the continuity status of each boundary pad 100. </p><p id="p0061" num="0061">[0038] Figure 5 shows a flowchart of a method for testing electrical continuity between a boundary pad 100 and a wire bond 123, in accordance with one embodiment of the present invention. The method includes an operation 501 for determining whether the wire bond 123 is electrically connected to either an energized power supply 103 or a reference ground potential 105. If the wire bond 123 is connected to the energized power supply 103, the method proceeds with an operation 503 for turning off a pull-up transistor 201 connected to the boundary pad 100. An operation 505 is also performed to turn on a pull-down transistor 205 connected to the boundary pad 100. It should be understood that operations 503 and 505 can be performed in a substantially simultaneous manner. Then, an operation 507 is performed to observe a signal present at the boundary pad 100 to determine whether the signal represents a high digital state or a low digital state. Observation of the high digital state in operation 507 indicates electrical continuity between the boundary pad 100 and the wire bond 123. Observation of the low digital state in operation 507 indicates an absence of electrical continuity between the boundary pad 100 and the wire bond 123. </p><p id="p0062" num="0062"> [0039] With reference back to operation 501, if the wire bond 123 is connected to the reference ground potential 105, the method proceeds with an operation 509 for turning on the pull-up transistor 201 connected to the boundary pad 100. An operation 511 is also performed to turn off the pull-down transistor 205 connected to the boundary pad 100. It should be understood that operations 509 and 511 can be performed in a substantially simultaneous manner. Then, an operation 513 is performed to observe a signal present at the boundary pad 
<!-- EPO <DP n="15"/>-->
 100 to determine whether the signal represents a high digital state or a low digital state. Observation of the low digital state in operation 513 indicates electrical continuity between the boundary pad 100 and the wire bond 123. Observation of the high digital state in operation 513 indicates an absence of electrical continuity between the boundary pad 100 and the wire bond 123. </p><p id="p0063" num="0063"> [0040] In the method of Figure 5, turning on the pull-up transistor 201 connected to the boundary pad 100 causes the boundary pad 100 to be electrically connected with a continuity testing power supply 203. Also, turning off the pull-up transistor 201 connected to the boundary pad 100 causes the boundary pad 100 to be electrically isolated from the continuity testing power supply 203. Additionally, in the method of Figure 5, turning on the pull-down transistor 205 connected to the boundary pad 100 causes the boundary pad 100 to be electrically connected with a continuity testing reference ground potential 207. Also, turning off the pull-down transistor 205 connected to the boundary pad 100 causes the boundary pad 100 to be electrically isolated from the continuity testing reference ground potential 207. </p><p id="p0064" num="0064">[0041] The method of Figure 5 can also include an operation for electrically isolating the boundary pad 100 from core circuitry 407 to which the boundary pad 100 is normally connected. In one embodiment, a signal expected from the boundary pad 100 during normal operation is transmitted to the core circuitry 407 when the boundary pad 100 is electrically isolated from the core circuitry 407. Additionally, the method of Figure 5 can include an operation for buffering the signal present at the boundary pad 100 prior to observing the signal present at the boundary pad 100 in operations 507 and 513 to determine whether the signal represents a high digital state or a low digital state. </p><p id="p0065" num="0065"> [0042] It should be understood that the continuity test circuitry, dies, substrates, memory systems, memory components, memory chips, memory controller, etc., as discussed herein, can include additional circuitry and components that are not described herein to avoid unnecessarily obscuring the present invention. Also, it should be understood that the continuity test circuitry disclosed herein is defined to be compatible and interface with the additional circuitry of the various dies, substrates, memory systems, memory components, memory chips, memory controller, etc. Furthermore, it should be appreciated that the continuity test circuitry of the embodiments disclosed herein can be efficiently implemented in existing memory systems. </p><p id="p0066" num="0066"> [0043] In one embodiment, the continuity test circuitry described herein can be embodied as computer readable code on a computer readable medium. For example, the computer readable 
<!-- EPO <DP n="16"/>-->
 code can include a layout data file within which one or more layouts corresponding to the continuity test circuitry are stored. The computer readable medium mentioned herein is any data storage device that can store data which can thereafter be read by a computer system. Examples of the computer readable medium include hard drives, network attached storage (NAS), read-only memory, random-access memory, CD-ROMs, CD-Rs, CD-RWs, magnetic tapes, and other optical and non-optical data storage devices. </p><p id="p0067" num="0067"> [0044] Any of the operations described herein that form part of the invention are useful machine operations. The invention also relates to a device or an apparatus for performing these operations. The apparatus may be specially constructed for the required purpose, such as a special purpose computer. When defined as a special purpose computer, the computer can also perform other processing, program execution or routines that are not part of the special purpose, while still being capable of operating for the special purpose. Alternatively, the operations may be processed by a general purpose computer selectively activated or configured by one or more computer programs stored in the computer memory, cache, or obtained over a network. When data is obtained over a network the data maybe processed by other computers on the network, e.g., a cloud of computing resources. </p><p id="p0068" num="0068"> [0045] The embodiments of the present invention can also be defined as a machine that transforms data from one state to another state. The data may represent an article, that can be represented as an electronic signal and electronically manipulate data. The transformed data can, in some cases, be visually depicted on a display, representing the physical object that results from the transformation of data. The transformed data can be saved to storage generally, or in particular formats that enable the construction or depiction of a physical and tangible object. In some embodiments, the manipulation can be performed by a processor. In such an example, the processor thus transforms the data from one thing to another. Still further, the methods can be processed by one or more machines or processors that can be connected over a network. Each machine can transform data from one state or thing to another, and can also process data, save data to storage, transmit data over a network, display the result, or communicate the result to another machine. </p><p id="p0069" num="0069"> [0046] It should be further understood that the continuity test circuitry as disclosed herein can be manufactured as part of a semiconductor device or chip. In the fabrication of semiconductor devices such as integrated circuits, memory cells, and the like, a series of manufacturing operations are performed to define features on a semiconductor wafer. The wafer includes integrated circuit devices in the form of multi-level structures defined on a 
<!-- EPO <DP n="17"/>-->
 silicon substrate. At a substrate level, transistor devices with diffusion regions are formed. In subsequent levels, interconnect metallization lines are patterned and electrically connected to the transistor devices to define a desired integrated circuit device. Also, patterned conductive layers are insulated from other conductive layers by dielectric materials. </p><p id="p0070" num="0070">[0047] While this invention has been described in terms of several embodiments, it will be appreciated that those skilled in the art upon reading the preceding specifications and studying the drawings will realize various alterations, additions, permutations and equivalents thereof. Therefore, it is intended that the present invention includes all such alterations, additions, permutations, and equivalents as fall within the true spirit and scope of the invention. </p><p id="p0071" num="0071"> What is claimed is: 
</p></description><claims mxw-id="PCLM44851758" ref-ucid="WO-2012118770-A1" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="18"/>-->CLAIMS </claim-statement><claim id="clm-0001" num="1"><claim-text> 1. A continuity test circuit for a boundary pad, comprising: </claim-text><claim-text> a pull-up transistor electrically connected between the boundary pad and a first power supply; </claim-text><claim-text> a pull-down transistor electrically connected between the boundary pad and a first reference ground potential; </claim-text><claim-text> a normal output conductor electrically connected to have a same electrical state as the boundary pad during normal operation; </claim-text><claim-text> a continuity test output conductor electrically connected to have a same electrical state as the boundary pad during continuity test operation; and </claim-text><claim-text> continuity testing control circuitry defined to control the pull-up transistor, the pulldown transistor, and the normal output conductor during continuity test operation such that an electrical state present on the continuity test output conductor indicates a status of electrical continuity between the boundary pad and either a second power supply or a second reference ground potential to which the boundary pad should be electrically connected. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. A continuity test circuit for a boundary pad as recited in claim 1, wherein the boundary pad is electrically connected through the pull-up transistor to the first power supply when the pull-up transistor is on. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. A continuity test circuit for a boundary pad as recited in claim 1, wherein the boundary pad is electrically connected through the pull-down transistor to the first reference ground potential when the pull-down transistor is on. </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. A continuity test circuit for a boundary pad as recited in claim 1, wherein the first and second power supplies are equivalent. </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. A continuity test circuit for a boundary pad as recited in claim 1, wherein the first and second power supplies are different. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. A continuity test circuit for a boundary pad as recited in claim 1, wherein the continuity testing control circuitry includes a pull-up control multiplexer defined to control a gate of the pull-up transistor in accordance with an operation control signal, and <!-- EPO <DP n="19"/>--> wherein the continuity testing control circuitry includes a pull-down control multiplexer defined to control a gate of the pull-down transistor in accordance with the operation control signal, and </claim-text><claim-text> wherein the continuity testing control circuitry includes an output control multiplexer defined to persist a normal operation output signal to the normal output conductor in accordance with the operation control signal. </claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. A continuity test circuit for a boundary pad as recited in claim 6, wherein each of the pull-up, pull-down, and output control multiplexers is defined to include a respective select input electrically connected to a continuity testing enable register, wherein the operation control signal is set within the continuity testing enable register to indicate either a normal operation mode or a continuity test operation mode. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. A continuity test circuit for a boundary pad as recited in claim 7, wherein the pull-up control multiplexer is defined to have a first input connected to receive a pull-up transistor normal control signal and a second input connected to receive a pull-up transistor test control signal, wherein the pull-up control multiplexer further includes an output electrically connected to the gate of the pull-up transistor, such that when the operation control signal indicates normal operation mode the pull-up transistor normal control signal is transmitted by the pull-up control multiplexer to the gate of the pull-up transistor, and such that when the operation control signal indicates continuity test operation mode the pull-up transistor test control signal is transmitted by the pull-up control multiplexer to the gate of the pull-up transistor. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. A continuity test circuit for a boundary pad as recited in claim 8, wherein each of the pull-up transistor normal control signal and the pull-up transistor test control signal is generated through firmware. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. A continuity test circuit for a boundary pad as recited in claim 7, wherein the pull-down control multiplexer is defined to have a first input connected to receive a pulldown transistor normal control signal and a second input connected to receive a pull-down transistor test control signal, wherein the pull-down control multiplexer further includes an output electrically connected to the gate of the pull-down transistor, such that when the <!-- EPO <DP n="20"/>--> operation control signal indicates normal operation mode the pull-down transistor normal control signal is transmitted by the pull-down control multiplexer to the gate of the pull-down transistor, and such that when the operation control signal indicates continuity test operation mode the pull-down transistor test control signal is transmitted by the pull-down control multiplexer to the gate of the pull-down transistor. </claim-text></claim><claim id="clm-0011" num="11"><claim-text>11. A continuity test circuit for a boundary pad as recited in claim 10, wherein each of the pull-down transistor normal control signal and the pull-down transistor test control signal is generated through firmware. </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. A continuity test circuit for a boundary pad as recited in claim 7, wherein the output control multiplexer is defined to have a first input connected to receive the electrical state present at the boundary pad and a second input connected to receive an output override signal, wherein an output of the output control multiplexer is electrically connected to the normal output conductor, such that when the operation control signal indicates normal operation mode the electrical state present at the boundary pad is transmitted by the output control multiplexer to the normal output conductor, and such that when the operation control signal indicates continuity test operation mode the output override signal is transmitted by the output control multiplexer to the normal output conductor. </claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. A continuity test circuit for a boundary pad as recited in claim 12, wherein the output override signal is generated through firmware. </claim-text></claim><claim id="clm-0014" num="14"><claim-text>14. A continuity test circuit for a boundary pad as recited in claim 12, wherein the output override signal is set to indicate a high digital state when the boundary pad should be electrically connected to the second power supply, and wherein the output override signal is set to indicate a low digital state when the boundary pad should be electrically connected to the second reference ground potential. </claim-text></claim><claim id="clm-0015" num="15"><claim-text>15. A continuity test circuit for a boundary pad as recited in claim 12, further comprising: <!-- EPO <DP n="21"/>--> a buffer having an input and an output, wherein the first input of the output control multiplexer is electrically connected to the output of the buffer, and wherein the input of the buffer is electrically connected to the boundary pad. </claim-text></claim><claim id="clm-0016" num="16"><claim-text>16. A continuity test circuit for a boundary pad as recited in claim 15, wherein the continuity test output conductor is electrically connected to the output of the buffer. </claim-text></claim><claim id="clm-0017" num="17"><claim-text>17. A memory system, comprising: </claim-text><claim-text> a substrate including a number of wire bonds; </claim-text><claim-text> a die including a number of boundary pads, wherein the die is secured to the substrate such that the number of boundary pads are electrically and respectively connected to the number of wire bonds, wherein the die includes continuity test circuitry for each boundary pad, the continuity test circuitry for a given boundary pad defined to enable firmware controlled testing of electrical continuity between the given boundary pad and its wire bond. </claim-text></claim><claim id="clm-0018" num="18"><claim-text>18. A memory system as recited in claim 17, wherein the number of boundary pads are not physically accessible from outside the memory system. </claim-text></claim><claim id="clm-0019" num="19"><claim-text>19. A memory system as recited in claim 17, wherein the continuity test circuitry is defined to test electrical continuity between the given boundary pad and its wire bond without disrupting an expected signal transmission from the given boundary pad to a core of the die. </claim-text></claim><claim id="clm-0020" num="20"><claim-text>20. A memory system as recited in claim 17, wherein the continuity test circuitry for a given boundary pad includes, </claim-text><claim-text> a pull-up transistor electrically connected between the given boundary pad and a first power supply, </claim-text><claim-text> a pull-down transistor electrically connected between the given boundary pad and a first reference ground potential, </claim-text><claim-text> a normal output conductor electrically connected to have a same electrical state as the given boundary pad during normal operation, </claim-text><claim-text> a continuity test output conductor electrically connected to have a same electrical state as the given boundary pad during continuity test operation, and <!-- EPO <DP n="22"/>--> continuity testing control circuitry defined to control the pull-up transistor, the pulldown transistor, and the normal output conductor during continuity test operation such that an electrical state present on the continuity test output conductor indicates a status of electrical continuity between the given boundary pad and its wire bond. </claim-text></claim><claim id="clm-0021" num="21"><claim-text>21. A memory system as recited in claim 20, wherein the wire bond is electrically connected to either a power supply on the substrate or a reference ground potential on the substrate. </claim-text></claim><claim id="clm-0022" num="22"><claim-text>22. A method for testing electrical continuity between a boundary pad and a wire bond, comprising: </claim-text><claim-text> determining whether the wire bond is electrically connected to either an energized power supply or a reference ground potential; </claim-text><claim-text> if the wire bond is connected to the energized power supply, turning off a pull- up transistor connected to the boundary pad, and turning on a pull-down transistor connected to the boundary pad, and observing a signal present at the boundary pad to determine whether the signal represents a high digital state or a low digital state, wherein the high digital state indicates electrical continuity between the boundary pad and the wire bond, and wherein the low digital state indicates an absence of electrical continuity between the boundary pad and the wire bond; and </claim-text><claim-text> if the wire bond is connected to the reference ground potential, turning on the pull-up transistor connected to the boundary pad, and turning off the pull-down transistor connected to the boundary pad, and observing the signal present at the boundary pad to determine whether the signal represents the high digital state or the low digital state, wherein the low digital state indicates electrical continuity between the boundary pad and the wire bond, and wherein the high digital state indicates an absence of electrical continuity between the boundary pad and the wire bond. </claim-text></claim><claim id="clm-0023" num="23"><claim-text>23. A method for testing electrical continuity between a boundary pad and a wire bond as recited in claim 22, further comprising: </claim-text><claim-text> electrically isolating the boundary pad from core circuitry to which the boundary pad is normally connected. <!-- EPO <DP n="23"/>--> </claim-text></claim><claim id="clm-0024" num="24"><claim-text>24. A method for testing electrical continuity between a boundary pad and a wire bond as recited in claim 23, further comprising: </claim-text><claim-text> transmitting a signal expected from the boundary pad during normal operation to the core circuitry when the boundary pad is electrically isolated from the core circuitry. </claim-text></claim><claim id="clm-0025" num="25"><claim-text>25. A method for testing electrical continuity between a boundary pad and a wire bond as recited in claim 22, wherein turning on the pull-up transistor connected to the boundary pad causes the boundary pad to be electrically connected with a continuity testing power supply, and wherein turning off the pull-up transistor connected to the boundary pad causes the boundary pad to be electrically isolated from the continuity testing power supply, and </claim-text><claim-text> wherein turning on the pull-down transistor connected to the boundary pad causes the boundary pad to be electrically connected with a continuity testing reference ground potential, and wherein turning off the pull-down transistor connected to the boundary pad causes the boundary pad to be electrically isolated from the continuity testing reference ground potential. </claim-text></claim><claim id="clm-0026" num="26"><claim-text>26. A method for testing electrical continuity between a boundary pad and a wire bond as recited in claim 22, further comprising: </claim-text><claim-text> buffering the signal present at the boundary pad prior to observing the signal present at the boundary pad to determine whether the signal represents the high digital state or the low digital state. </claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
