$date
	Tue Mar 30 17:06:38 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module B $end
$var wire 1 ! in1 $end
$var wire 1 " in2 $end
$var wire 1 # out2 $end
$upscope $end
$scope module ex $end
$var wire 1 $ out1 $end
$var wire 1 % out2 $end
$var wire 1 & result $end
$upscope $end
$scope module test2 $end
$var wire 1 ' out $end
$var reg 1 ( inA $end
$var reg 1 ) inB $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
x'
x&
z%
z$
x#
z"
z!
$end
#10
0'
0)
0(
#20
1)
#30
1'
0)
1(
#40
1)
#50
