$date
	Tue Sep 13 23:21:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qnot $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ! qnot $end
$var wire 1 & reset $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
0$
0#
0"
1!
$end
#5
1#
#10
0#
1%
0&
#15
1#
#20
0#
#25
1#
#30
0#
0%
#35
1#
#40
0#
#45
1#
#50
0!
1"
0#
1$
#55
1#
#60
0#
#65
1#
#70
1!
0"
0#
1%
#75
1#
#80
0!
1"
0#
#85
1#
#90
1!
0"
0#
#95
1#
#100
0!
1"
0#
#105
1#
#110
1!
0"
0#
