Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Jan 06 10:18:00 2018
| Host         : DESKTOP-27D8AGB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file trafficlight_control_sets_placed.rpt
| Design       : trafficlight
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    77 |
| Unused register locations in slices containing registers |   385 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           28 |
| No           | No                    | Yes                    |             147 |           61 |
| No           | Yes                   | No                     |             125 |           42 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             412 |          153 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                    Enable Signal                   |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------+----------------+
|  alarm_clock/O_CLK_OBUF                         |                                                    |                                          |                1 |              1 |
|  CLK_IBUF_BUFG                                  | b2v_inst/count_light0                              | b2v_inst/count_light_reg[0]_P            |                1 |              1 |
|  CLK_IBUF_BUFG                                  | b2v_inst/count_light0                              | b2v_inst/count_light3                    |                1 |              1 |
|  CLK_IBUF_BUFG                                  |                                                    | a_reg[1][5]_LDC_i_2_n_0                  |                1 |              1 |
|  CLK_IBUF_BUFG                                  |                                                    | b2v_inst/count_light_reg[1]_C_0          |                1 |              1 |
|  CLK_IBUF_BUFG                                  |                                                    | b2v_inst/count_light_reg[0]_C_0          |                1 |              1 |
|  CLK_IBUF_BUFG                                  | a[3][6]_i_1_n_0                                    | a_reg[1][5]_LDC_i_1_n_0                  |                1 |              1 |
|  vga_controller_1/r2_reg[2]_LDC_i_1_n_0         |                                                    | vga_controller_1/r2_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  b2v_inst/count_light3                          |                                                    | Reset1_IBUF                              |                1 |              1 |
|  b2v_inst/count_light_reg[0]_P                  |                                                    | b2v_inst/count_light_reg[0]_C_0          |                1 |              1 |
|  b2v_inst/count_light_reg[1]_P                  |                                                    | b2v_inst/count_light_reg[1]_C_0          |                1 |              1 |
|  alarm_clock/cnt1_0_reg[25]/G0                  |                                                    |                                          |                1 |              1 |
|  vga_controller_1/g2_reg[2]_LDC_i_1_n_0         |                                                    | vga_controller_1/g2_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  thr_color_2_reg[1]/G0                          |                                                    |                                          |                1 |              1 |
|  thr_color_1_reg[1]/G0                          |                                                    |                                          |                1 |              1 |
|  btn_reg[0]/G0                                  |                                                    |                                          |                1 |              1 |
|  btn2_reg[0]/G0                                 |                                                    |                                          |                1 |              1 |
|  alarm_clock/cnt1_0_reg[24]/G0                  |                                                    |                                          |                1 |              1 |
|  alarm_clock/cnt1_0_reg[23]/G0                  |                                                    |                                          |                1 |              1 |
|  alarm_clock/cnt1_0_reg[18]/G0                  |                                                    |                                          |                1 |              1 |
|  a_reg[1][5]_LDC_i_1_n_0                        |                                                    | a_reg[1][5]_LDC_i_2_n_0                  |                1 |              1 |
|  CLK_IBUF_BUFG                                  | b2v_inst/count_light0                              | b2v_inst/count_light_reg[1]_P            |                1 |              1 |
|  alarm_clock/cnt1_0_reg[25]_i_1_n_0             |                                                    | alarm_clock/cnt1_0_reg[22]_i_1_n_0       |                1 |              2 |
|  b2v_inst/down_car_position_down_reg[0][0]_0[0] |                                                    | b2v_inst/AR[1]                           |                1 |              2 |
|  b2v_inst2/sdata_reg[0]                         |                                                    |                                          |                2 |              2 |
|  b2v_inst11/CLK                                 |                                                    |                                          |                2 |              2 |
|  a_reg[3][5]_LDC_i_1_n_0                        |                                                    | a_reg[3][5]_LDC_i_2_n_0                  |                1 |              2 |
|  a_reg[3][5]_LDC_i_2_n_0                        |                                                    | a_reg[3][5]_LDC_i_1_n_0                  |                1 |              2 |
|  CLK_IBUF_BUFG                                  | a[3][6]_i_1_n_0                                    | a_reg[3][4]_LDC_i_1_n_0                  |                1 |              2 |
|  b2v_inst/E[0]                                  |                                                    | b2v_inst/AS[1]                           |                1 |              2 |
|  pclk1                                          |                                                    | vga_controller_1/r2_reg[2]_LDC_i_1_n_0   |                1 |              3 |
|  pclk                                           |                                                    |                                          |                3 |              3 |
|  pclk1                                          |                                                    | vga_controller_1/r2_reg[2]_LDC_i_2_n_0   |                1 |              3 |
|  pclk1                                          |                                                    | vga_controller_1/g2_reg[2]_LDC_i_1_n_0   |                1 |              3 |
|  pclk1                                          |                                                    | vga_controller_1/g2_reg[2]_LDC_i_2_n_0   |                1 |              3 |
|  D_OUT_reg[1]_i_2_n_0                           |                                                    |                                          |                3 |              3 |
|  speed_select_IBUF_BUFG[1]                      |                                                    | vga_controller_1/speed_reg[1][2]_i_2_n_0 |                2 |              3 |
|  CLK_IBUF_BUFG                                  |                                                    | a_reg[3][4]_LDC_i_2_n_0                  |                2 |              3 |
|  vga_controller_1/speed                         |                                                    | vga_controller_1/speed_reg[2][2]_i_2_n_0 |                1 |              3 |
|  a_reg[3][4]_LDC_i_1_n_0                        |                                                    | a_reg[3][4]_LDC_i_2_n_0                  |                2 |              3 |
|  b2v_inst11/CLK                                 |                                                    | b2v_inst1/CData0                         |                1 |              4 |
|  b2v_inst11/CLK                                 |                                                    | b2v_inst2/CData0[3]_i_1_n_0              |                2 |              4 |
|  b2v_inst11/CLK                                 | b2v_inst2/p_3_in                                   | b2v_inst2/CData1[3]_i_1_n_0              |                1 |              4 |
|  CLK_IBUF_BUFG                                  | a[3][6]_i_1_n_0                                    | a[3][6]_i_3_n_0                          |                1 |              4 |
|  CLK_IBUF_BUFG                                  | a[3][6]_i_1_n_0                                    | a_reg[3][5]_LDC_i_2_n_0                  |                2 |              6 |
|  CLK_IBUF_BUFG                                  | a[3][6]_i_1_n_0                                    | a_reg[3][5]_LDC_i_1_n_0                  |                2 |              6 |
|  CLK_IBUF_BUFG                                  |                                                    |                                          |                3 |              6 |
|  pclk1                                          |                                                    | vga_controller_1/Reset                   |                3 |             10 |
|  pclk1                                          | vga_controller_1/vcount1[9]_i_1_n_0                | vga_controller_1/Reset                   |                3 |             10 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_straight_left[1][9]_i_1_n_0   | Reset1_IBUF                              |                2 |             10 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_straight_left[3][9]_i_1_n_0   | Reset1_IBUF                              |                4 |             10 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_straight_up[2][9]_i_1_n_0     | Reset1_IBUF                              |                2 |             10 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_straight_up[0][9]_i_1_n_0     | Reset1_IBUF                              |                3 |             10 |
|  vga_controller_1/VGA_protect_left[9]_i_2_n_0   |                                                    | vga_controller_1/Reset                   |                3 |             10 |
|  b2v_inst2/g_reg[2]_4                           |                                                    |                                          |                6 |             14 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_turn_right_left[1][6]_i_1_n_0 | Reset1_IBUF                              |                6 |             15 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_turn_right_up[0][6]_i_1_n_0   | Reset1_IBUF                              |                7 |             15 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_turn_right_up[2][7]_i_1_n_0   | Reset1_IBUF                              |                6 |             16 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_turn_right_left[3][8]_i_1_n_0 | Reset1_IBUF                              |                6 |             17 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_turn_left_right               | Reset1_IBUF                              |                7 |             18 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_turn_left_up                  | Reset1_IBUF                              |                5 |             19 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_turn_left_left[2][9]_i_1_n_0  | Reset1_IBUF                              |                8 |             20 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_turn_left_left[1][9]_i_1_n_0  | Reset1_IBUF                              |               10 |             20 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_turn_left_left[0][9]_i_1_n_0  | Reset1_IBUF                              |                6 |             20 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_turn_left_up[2][9]_i_1_n_0    | Reset1_IBUF                              |                9 |             20 |
|  vs_OBUF_BUFG                                   | vga_controller_1/up_car_position_down              | Reset1_IBUF                              |                5 |             20 |
|  vs_OBUF_BUFG                                   | vga_controller_1/right_car_position_right          | Reset1_IBUF                              |                5 |             20 |
|  vs_OBUF_BUFG                                   | vga_controller_1/left_car_position_right           | Reset1_IBUF                              |               10 |             20 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_turn_left_up[0][9]_i_1_n_0    | Reset1_IBUF                              |                8 |             20 |
|  vs_OBUF_BUFG                                   | vga_controller_1/car_turn_left_down[1][9]_i_1_n_0  | Reset1_IBUF                              |                8 |             20 |
|  vs_OBUF_BUFG                                   | vga_controller_1/down_car_position_down            | Reset1_IBUF                              |                7 |             20 |
|  CLK_IBUF_BUFG                                  |                                                    | alarm_clock/cnt[0]_i_1_n_0               |                7 |             28 |
|  pclk                                           |                                                    | Reset1_IBUF                              |               19 |             29 |
|  D_OUT_reg[1]_i_2_n_0                           |                                                    | b2v_inst11/clear                         |                8 |             32 |
|  CLK_IBUF_BUFG                                  |                                                    | b2v_inst12/cnt1_carry__3_n_7             |                8 |             32 |
|  pclk                                           | vga_controller_1/vcount[9]_i_1_n_0                 | Reset1_IBUF                              |               16 |             40 |
|  vs_OBUF_BUFG                                   |                                                    | Reset1_IBUF                              |               27 |             80 |
+-------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------+----------------+


