NTL__OVERRIDE_CGSTATE_MASK 0x3
#define MC_ARB_PM_CNTL__OVERRIDE_CGSTATE__SHIFT 0x0
#define MC_ARB_PM_CNTL__OVRR_CGRFSH_MASK 0x4
#define MC_ARB_PM_CNTL__OVRR_CGRFSH__SHIFT 0x2
#define MC_ARB_PM_CNTL__OVRR_CGSQM_MASK 0x8
#define MC_ARB_PM_CNTL__OVRR_CGSQM__SHIFT 0x3
#define MC_ARB_PM_CNTL__SRFSH_ON_D1_MASK 0x10
#define MC_ARB_PM_CNTL__SRFSH_ON_D1__SHIFT 0x4
#define MC_ARB_PM_CNTL__BLKOUT_ON_D1_MASK 0x20
#define MC_ARB_PM_CNTL__BLKOUT_ON_D1__SHIFT 0x5
#define MC_ARB_PM_CNTL__IDLE_ON_D1_MASK 0x40
#define MC_ARB_PM_CNTL__IDLE_ON_D1__SHIFT 0x6
#define MC_ARB_PM_CNTL__OVRR_PM_MASK 0x80
#define MC_ARB_PM_CNTL__OVRR_PM__SHIFT 0x7
#define MC_ARB_PM_CNTL__OVRR_PM_STATE_MASK 0x300
#define MC_ARB_PM_CNTL__OVRR_PM_STATE__SHIFT 0x8
#define MC_ARB_PM_CNTL__OVRR_RD_MASK 0x400
#define MC_ARB_PM_CNTL__OVRR_RD__SHIFT 0xa
#define MC_ARB_PM_CNTL__OVRR_RD_STATE_MASK 0x800
#define MC_ARB_PM_CNTL__OVRR_RD_STATE__SHIFT 0xb
#define MC_ARB_PM_CNTL__OVRR_WR_MASK 0x1000
#define MC_ARB_PM_CNTL__OVRR_WR__SHIFT 0xc
#define MC_ARB_PM_CNTL__OVRR_WR_STATE_MASK 0x2000
#define MC_ARB_PM_CNTL__OVRR_WR_STATE__SHIFT 0xd
#define MC_ARB_PM_CNTL__OVRR_RFSH_MASK 0x4000
#define MC_ARB_PM_CNTL__OVRR_RFSH__SHIFT 0xe
#define MC_ARB_PM_CNTL__OVRR_RFSH_STATE_MASK 0x8000
#define MC_ARB_PM_CNTL__OVRR_RFSH_STATE__SHIFT 0xf
#define MC_ARB_PM_CNTL__OVRR_RD0_BUSY_MASK 0x10000
#define MC_ARB_PM_CNTL__OVRR_RD0_BUSY__SHIFT 0x10
#define MC_ARB_PM_CNTL__OVRR_RD1_BUSY_MASK 0x20000
#define MC_ARB_PM_CNTL__OVRR_RD1_BUSY__SHIFT 0x11
#define MC_ARB_PM_CNTL__IDLE_ON_D2_MASK 0x40000
#define MC_ARB_PM_CNTL__IDLE_ON_D2__SHIFT 0x12
#define MC_ARB_PM_CNTL__IDLE_ON_D3_MASK 0x80000
#define MC_ARB_PM_CNTL__IDLE_ON_D3__SHIFT 0x13
#define MC_ARB_PM_CNTL__IDLE_CNT_MASK 0xf00000
#define MC_ARB_PM_CNTL__IDLE_CNT__SHIFT 0x14
#define MC_ARB_PM_CNTL__OVRR_WR0_BUSY_MASK 0x1000000
#define MC_ARB_PM_CNTL__OVRR_WR0_BUSY__SHIFT 0x18
#define MC_ARB_PM_CNTL__OVRR_WR1_BUSY_MASK 0x2000000
#define MC_ARB_PM_CNTL__OVRR_WR1_BUSY__SHIFT 0x19
#define MC_ARB_GDEC_RD_CNTL__PAGEBIT0_MASK 0xf
#define MC_ARB_GDEC_RD_CNTL__PAGEBIT0__SHIFT 0x0
#define MC_ARB_GDEC_RD_CNTL__PAGEBIT1_MASK 0xf0
#define MC_ARB_GDEC_RD_CNTL__PAGEBIT1__SHIFT 0x4
#define MC_ARB_GDEC_RD_CNTL__USE_RANK_MASK 0x100
#define MC_ARB_GDEC_RD_CNTL__USE_RANK__SHIFT 0x8
#define MC_ARB_GDEC_RD_CNTL__USE_RSNO_MASK 0x200
#define MC_ARB_GDEC_RD_CNTL__USE_RSNO__SHIFT 0x9
#define MC_ARB_GDEC_RD_CNTL__REM_DEFAULT_GRP_MASK 0x3c00
#define MC_ARB_GDEC_RD_CNTL__REM_DEFAULT_GRP__SHIFT 0xa
#define MC_ARB_GDEC_WR_CNTL__PAGEBIT0_MASK 0xf
#define MC_ARB_GDEC_WR_CNTL__PAGEBIT0__SHIFT 0x0
#define MC_ARB_GDEC_WR_CNTL__PAGEBIT1_MASK 0xf0
#define MC_ARB_GDEC_WR_CNTL__PAGEBIT1__SHIFT 0x4
#define MC_ARB_GDEC_WR_CNTL__USE_RANK_MASK 0x100
#define MC_ARB_GDEC_WR_CNTL__USE_RANK__SHIFT 0x8
#define MC_ARB_GDEC_WR_CNTL__USE_RSNO_MASK 0x200
#define MC_ARB_GDEC_WR_CNTL__USE_RSNO__SHIFT 0x9
#define MC_ARB_GDEC_WR_CNTL__REM_DEFAULT_GRP_MASK 0x3c00
#define MC_ARB_GDEC_WR_CNTL__REM_DEFAULT_GRP__SHIFT 0xa
#define MC_ARB_LM_RD__STREAK_LIMIT_MASK 0xff
#define MC_ARB_LM_RD__STREAK_LIMIT__SHIFT 0x0
#define MC_ARB_LM_RD__STREAK_LIMIT_UBER_MASK 0xff00
#define MC_ARB_LM_RD__STREAK_LIMIT_UBER__SHIFT 0x8
#define MC_ARB_LM_RD__STREAK_BREAK_MASK 0x10000
#define MC_ARB_LM_RD__STREAK_BREAK__SHIFT 0x10
#define MC_ARB_LM_RD__STREAK_UBER_MASK 0x20000
#define MC_ARB_LM_RD__STREAK_UBER__SHIFT 0x11
#define MC_ARB_LM_RD__ENABLE_TWO_LIST_MASK 0x40000
#define MC_ARB_LM_RD__ENABLE_TWO_LIST__SHIFT 0x12
#define MC_ARB_LM_RD__POPIDLE_RST_TWOLIST_MASK 0x80000
#define MC_ARB_LM_RD__POPIDLE_RST_TWOLIST__SHIFT 0x13
#define MC_ARB_LM_RD__SKID1_RST_TWOLIST_MASK 0x100000
#define MC_ARB_LM_RD__SKID1_RST_TWOLIST__SHIFT 0x14
#define MC_ARB_LM_RD__BANKGROUP_CONFIG_MASK 0xe00000
#define MC_ARB_LM_RD__BANKGROUP_CONFIG__SHIFT 0x15
#define MC_ARB_LM_WR__STREAK_LIMIT_MASK 0xff
#define MC_ARB_LM_WR__STREAK_LIMIT__SHIFT 0x0
#define MC_ARB_LM_WR__STREAK_LIMIT_UBER_MASK 0xff00
#define MC_ARB_LM_WR__STREAK_LIMIT_UBER__SHIFT 0x8
#define MC_ARB_LM_WR__STREAK_BREAK_MASK 0x10000
#define MC_ARB_LM_WR__STREAK_BREAK__SHIFT 0x10
#define MC_ARB_LM_WR__STREAK_UBER_MASK 0x20000
#define MC_ARB_LM_WR__STREAK_UBER__SHIFT 0x11
#define MC_ARB_LM_WR__ENABLE_TWO_LIST_MASK 0x40000
#define MC_ARB_LM_WR__ENABLE_TWO_LIST__SHIFT 0x12
#define MC_ARB_LM_WR__POPIDLE_RST_TWOLIST_MASK 0x80000
#define MC_ARB_LM_WR__POPIDLE_RST_TWOLIST__SHIFT 0x13
#define MC_ARB_LM_WR__SKID1_RST_TWOLIST_MASK 0x100000
#define MC_ARB_LM_WR__SKID1_RST_TWOLIST__SHIFT 0x14
#define MC_ARB_LM_WR__BANKGROUP_CONFIG_MASK 0xe00000
#define MC_ARB_LM_WR__BANKGROUP_CONFIG__SHIFT 0x15
#define MC_ARB_LM_WR__MASKWR_LM_EOB_MASK 0x1000000
#define MC_ARB_LM_WR__MASKWR_LM_EOB__SHIFT 0x18
#define MC_ARB_LM_WR__ATOMIC_LM_EOB_MASK 0x2000000
#define MC_ARB_LM_WR__ATOMIC_LM_EOB__SHIFT 0x19
#define MC_ARB_LM_WR__ATOMIC_RTN_LM_EOB_MASK 0x4000000
#define MC_ARB_LM_WR__ATOMIC_RTN_LM_EOB__SHIFT 0x1a
#define MC_ARB_REMREQ__RD_WATER_MASK 0xff
#define MC_ARB_REMREQ__RD_WATER__SHIFT 0x0
#define MC_ARB_REMREQ__WR_WATER_MASK 0xff00
#define MC_ARB_REMREQ__WR_WATER__SHIFT 0x8
#define MC_ARB_REMREQ__WR_MAXBURST_SIZE_MASK 0xf0000
#define MC_ARB_REMREQ__WR_MAXBURST_SIZE__SHIFT 0x10
#define MC_ARB_REMREQ__WR_LAZY_TIMER_MASK 0xf00000
#define MC_ARB_REMREQ__WR_LAZY_TIMER__SHIFT 0x14
#define MC_ARB_REMREQ__ENABLE_REMOTE_NACK_REQ_MASK 0x1000000
#define MC_ARB_REMREQ__ENABLE_REMOTE_NACK_REQ__SHIFT 0x18
#define MC_ARB_REPLAY__ENABLE_RD_MASK 0x1
#define MC_ARB_REPLAY__ENABLE_RD__SHIFT 0x0
#define MC_ARB_REPLAY__ENABLE_WR_MASK 0x2
#define MC_ARB_REPLAY__ENABLE_WR__SHIFT 0x1
#define MC_ARB_REPLAY__WRACK_MODE_MASK 0x4
#define MC_ARB_REPLAY__WRACK_MODE__SHIFT 0x2
#define MC_ARB_REPLAY__WAW_ENABLE_MASK 0x8
#define MC_ARB_REPLAY__WAW_ENABLE__SHIFT 0x3
#define MC_ARB_REPLAY__RAW_ENABLE_MASK 0x10
#define MC_ARB_REPLAY__RAW_ENABLE__SHIFT 0x4
#define MC_ARB_REPLAY__IGNORE_WR_CDC_MASK 0x20
#define MC_ARB_REPLAY__IGNORE_WR_CDC__SHIFT 0x5
#define MC_ARB_REPLAY__BREAK_ON_STALL_MASK 0x40
#define MC_ARB_REPLAY__BREAK_ON_STALL__SHIFT 0x6
#define MC_ARB_REPLAY__BOS_ENABLE_WAIT_CYC_MASK 0x80
#define MC_ARB_REPLAY__BOS_ENABLE_WAIT_CYC__SHIFT 0x7
#define MC_ARB_REPLAY__BOS_WAIT_CYC_MASK 0x7f00
#define MC_ARB_REPLAY__BOS_WAIT_CYC__SHIFT 0x8
#define MC_ARB_REPLAY__NO_PCH_AT_REPLAY_START_MASK 0x8000
#define MC_ARB_REPLAY__NO_PCH_AT_REPLAY_START__SHIFT 0xf
#define MC_ARB_RET_CREDITS_RD__LCL_MASK 0xff
#define MC_ARB_RET_CREDITS_RD__LCL__SHIFT 0x0
#define MC_ARB_RET_CREDITS_RD__HUB_MASK 0xff00
#define MC_ARB_RET_CREDITS_RD__HUB__SHIFT 0x8
#define MC_ARB_RET_CREDITS_RD__DISP_MASK 0xff0000
#define MC_ARB_RET_CREDITS_RD__DISP__SHIFT 0x10
#define MC_ARB_RET_CREDITS_RD__RETURN_CREDIT_MASK 0xff000000
#define MC_ARB_RET_CREDITS_RD__RETURN_CREDIT__SHIFT 0x18
#define MC_ARB_RET_CREDITS_WR__LCL_MASK 0xff
#define MC_ARB_RET_CREDITS_WR__LCL__SHIFT 0x0
#define MC_ARB_RET_CREDITS_WR__HUB_MASK 0xff00
#define MC_ARB_RET_CREDITS_WR__HUB__SHIFT 0x8
#define MC_ARB_RET_CREDITS_WR__RETURN_CREDIT_MASK 0xff0000
#define MC_ARB_RET_CREDITS_WR__RETURN_CREDIT__SHIFT 0x10
#define MC_ARB_RET_CREDITS_WR__WRRET_SEQ_SKID_MASK 0xf000000
#define MC_ARB_RET_CREDITS_WR__WRRET_SEQ_SKID__SHIFT 0x18
#define MC_ARB_RET_CREDITS_WR__WRRET_BP_MASK 0x10000000
#define MC_ARB_RET_CREDITS_WR__WRRET_BP__SHIFT 0x1c
#define MC_ARB_MAX_LAT_CID__CID_CH0_MASK 0xff
#define MC_ARB_MAX_LAT_CID__CID_CH0__SHIFT 0x0
#define MC_ARB_MAX_LAT_CID__CID_CH1_MASK 0xff00
#define MC_ARB_MAX_LAT_CID__CID_CH1__SHIFT 0x8
#define MC_ARB_MAX_LAT_CID__WRITE_CH0_MASK 0x10000
#define MC_ARB_MAX_LAT_CID__WRITE_CH0__SHIFT 0x10
#define MC_ARB_MAX_LAT_CID__WRITE_CH1_MASK 0x20000
#define MC_ARB_MAX_LAT_CID__WRITE_CH1__SHIFT 0x11
#define MC_ARB_MAX_LAT_CID__REALTIME_CH0_MASK 0x40000
#define MC_ARB_MAX_LAT_CID__REALTIME_CH0__SHIFT 0x12
#define MC_ARB_MAX_LAT_CID__REALTIME_CH1_MASK 0x80000
#define MC_ARB_MAX_LAT_CID__REALTIME_CH1__SHIFT 0x13
#define MC_ARB_MAX_LAT_RSLT0__MAX_LATENCY_MASK 0xffffffff
#define MC_ARB_MAX_LAT_RSLT0__MAX_LATENCY__SHIFT 0x0
#define MC_ARB_MAX_LAT_RSLT1__MAX_LATENCY_MASK 0xffffffff
#define MC_ARB_MAX_LAT_RSLT1__MAX_LATENCY__SHIFT 0x0
#define MC_ARB_GRUB_REALTIME_RD__CB0_MASK 0x1
#define MC_ARB_GRUB_REALTIME_RD__CB0__SHIFT 0x0
#define MC_ARB_GRUB_REALTIME_RD__CBCMASK0_MASK 0x2
#define MC_ARB_GRUB_REALTIME_RD__CBCMASK0__SHIFT 0x1
#define MC_ARB_GRUB_REALTIME_RD__CBFMASK0_MASK 0x4
#define MC_ARB_GRUB_REALTIME_RD__CBFMASK0__SHIFT 0x2
#define MC_ARB_GRUB_REALTIME_RD__DB0_MASK 0x8
#define MC_ARB_GRUB_REALTIME_RD__DB0__SHIFT 0x3
#define MC_ARB_GRUB_REALTIME_RD__DBHTILE0_MASK 0x10
#define MC_ARB_GRUB_REALTIME_RD__DBHTILE0__SHIFT 0x4
#define MC_ARB_GRUB_REALTIME_RD__DBSTEN0_MASK 0x20
#define MC_ARB_GRUB_REALTIME_RD__DBSTEN0__SHIFT 0x5
#define MC_ARB_GRUB_REALTIME_RD__TC0_MASK 0x40
#define MC_ARB_GRUB_REALTIME_RD__TC0__SHIFT 0x6
#define MC_ARB_GRUB_REALTIME_RD__IA_MASK 0x80
#define MC_ARB_GRUB_REALTIME_RD__IA__SHIFT 0x7
#define MC_ARB_GRUB_REALTIME_RD__ACPG_MASK 0x100
#define MC_ARB_GRUB_REALTIME_RD__ACPG__SHIFT 0x8
#define MC_ARB_GRUB_REALTIME_RD__ACPO_MASK 0x200
#define MC_ARB_GRUB_REALTIME_RD__ACPO__SHIFT 0x9
#define MC_ARB_GRUB_REALTIME_RD__DMIF_MASK 0x400
#define MC_ARB_GRUB_REALTIME_RD__DMIF__SHIFT 0xa
#define MC_ARB_GRUB_REALTIME_RD__DMIF_EXT0_MASK 0x800
#define MC_ARB_GRUB_REALTIME_RD__DMIF_EXT0__SHIFT 0xb
#define MC_ARB_GRUB_REALTIME_RD__DMIF_EXT1_MASK 0x1000
#define MC_ARB_GRUB_REALTIME_RD__DMIF_EXT1__SHIFT 0xc
#define MC_ARB_GRUB_REALTIME_RD__DMIF_TW_MASK 0x2000
#define MC_ARB_GRUB_REALTIME_RD__DMIF_TW__SHIFT 0xd
#define MC_ARB_GRUB_REALTIME_RD__MCIF_MASK 0x4000
#define MC_ARB_GRUB_REALTIME_RD__MCIF__SHIFT 0xe
#define MC_ARB_GRUB_REALTIME_RD__RLC_MASK 0x8000
#define MC_ARB_GRUB_REALTIME_RD__RLC__SHIFT 0xf
#define MC_ARB_GRUB_REALTIME_RD__VMC_MASK 0x10000
#define MC_ARB_GRUB_REALTIME_RD__VMC__SHIFT 0x10
#define MC_ARB_GRUB_REALTIME_RD__SDMA1_MASK 0x20000
#define MC_ARB_GRUB_REALTIME_RD__SDMA1__SHIFT 0x11
#define MC_ARB_GRUB_REALTIME_RD__SMU_MASK 0x40000
#define MC_ARB_GRUB_REALTIME_RD__SMU__SHIFT 0x12
#define MC_ARB_GRUB_REALTIME_RD__VCE0_MASK 0x80000
#define MC_ARB_GRUB_REALTIME_RD__VCE0__SHIFT 0x13
#define MC_ARB_GRUB_REALTIME_RD__VCE1_MASK 0x100000
#define MC_ARB_GRUB_REALTIME_RD__VCE1__SHIFT 0x14
#define MC_ARB_GRUB_REALTIME_RD__XDMAM_MASK 0x200000
#define MC_ARB_GRUB_REALTIME_RD__XDMAM__SHIFT 0x15
#define MC_ARB_GRUB_REALTIME_RD__SDMA0_MASK 0x400000
#define MC_ARB_GRUB_REALTIME_RD__SDMA0__SHIFT 0x16
#define MC_ARB_GRUB_REALTIME_RD__HDP_MASK 0x800000
#define MC_ARB_GRUB_REALTIME_RD__HDP__SHIFT 0x17
#define MC_ARB_GRUB_REALTIME_RD__UMC_MASK 0x1000000
#define MC_ARB_GRUB_REALTIME_RD__UMC__SHIFT 0x18
#define MC_ARB_GRUB_REALTIME_RD__UVD_MASK 0x2000000
#define MC_ARB_GRUB_REALTIME_RD__UVD__SHIFT 0x19
#define MC_ARB_GRUB_REALTIME_RD__UVD_EXT0_MASK 0x4000000
#define MC_ARB_GRUB_REALTIME_RD__UVD_EXT0__SHIFT 0x1a
#define MC_ARB_GRUB_REALTIME_RD__UVD_EXT1_MASK 0x8000000
#define MC_ARB_GRUB_REALTIME_RD__UVD_EXT1__SHIFT 0x1b
#define MC_ARB_GRUB_REALTIME_RD__SEM_MASK 0x10000000
#define MC_ARB_GRUB_REALTIME_RD__SEM__SHIFT 0x1c
#define MC_ARB_GRUB_REALTIME_RD__SAMMSP_MASK 0x20000000
#define MC_ARB_GRUB_REALTIME_RD__SAMMSP__SHIFT 0x1d
#define MC_ARB_GRUB_REALTIME_RD__VP8_MASK 0x40000000
#define MC_ARB_GRUB_REALTIME_RD__VP8__SHIFT 0x1e
#define MC_ARB_GRUB_REALTIME_RD__ISP_MASK 0x80000000
#define MC_ARB_GRUB_REALTIME_RD__ISP__SHIFT 0x1f
#define MC_ARB_CG__CG_ARB_REQ_MASK 0xff
#define MC_ARB_CG__CG_ARB_REQ__SHIFT 0x0
#define MC_ARB_CG__CG_ARB_RESP_MASK 0xff00
#define MC_ARB_CG__CG_ARB_RESP__SHIFT 0x8
#define MC_ARB_CG__RSV_0_MASK 0xff0000
#define MC_ARB_CG__RSV_0__SHIFT 0x10
#define MC_ARB_CG__RSV_1_MASK 0xff000000
#define MC_ARB_CG__RSV_1__SHIFT 0x18
#define MC_ARB_GRUB_REALTIME_WR__CB0_MASK 0x1
#define MC_ARB_GRUB_REALTIME_WR__CB0__SHIFT 0x0
#define MC_ARB_GRUB_REALTIME_WR__CBCMASK0_MASK 0x2
#define MC_ARB_GRUB_REALTIME_WR__CBCMASK0__SHIFT 0x1
#define MC_ARB_GRUB_REALTIME_WR__CBFMASK0_MASK 0x4
#define MC_ARB_GRUB_REALTIME_WR__CBFMASK0__SHIFT 0x2
#define MC_ARB_GRUB_REALTIME_WR__CBIMMED0_MASK 0x8
#define MC_ARB_GRUB_REALTIME_WR__CBIMMED0__SHIFT 0x3
#define MC_ARB_GRUB_REALTIME_WR__DB0_MASK 0x10
#define MC_ARB_GRUB_REALTIME_WR__DB0__SHIFT 0x4
#define MC_ARB_GRUB_REALTIME_WR__DBHTILE0_MASK 0x20
#define MC_ARB_GRUB_REALTIME_WR__DBHTILE0__SHIFT 0x5
#define MC_ARB_GRUB_REALTIME_WR__DBSTEN0_MASK 0x40
#define MC_ARB_GRUB_REALTIME_WR__DBSTEN0__SHIFT 0x6
#define MC_ARB_GRUB_REALTIME_WR__TC0_MASK 0x80
#define MC_ARB_GRUB_REALTIME_WR__TC0__SHIFT 0x7
#define MC_ARB_GRUB_REALTIME_WR__SH_MASK 0x100
#define MC_ARB_GRUB_REALTIME_WR__SH__SHIFT 0x8
#define MC_ARB_GRUB_REALTIME_WR__ACPG_MASK 0x200
#define MC_ARB_GRUB_REALTIME_WR__ACPG__SHIFT 0x9
#define MC_ARB_GRUB_REALTIME_WR__ACPO_MASK 0x400
#define MC_ARB_GRUB_REALTIME_WR__ACPO__SHIFT 0xa
#define MC_ARB_GRUB_REALTIME_WR__MCIF_MASK 0x800
#define MC_ARB_GRUB_REALTIME_WR__MCIF__SHIFT 0xb
#define MC_ARB_GRUB_REALTIME_WR__RLC_MASK 0x1000
#define MC_ARB_GRUB_REALTIME_WR__RLC__SHIFT 0xc
#define MC_ARB_GRUB_REALTIME_WR__SDMA1_MASK 0x2000
#define MC_ARB_GRUB_REALTIME_WR__SDMA1__SHIFT 0xd
#define MC_ARB_GRUB_REALTIME_WR__SMU_MASK 0x4000
#define MC_ARB_GRUB_REALTIME_WR__SMU__SHIFT 0xe
#define MC_ARB_GRUB_REALTIME_WR__VCE0_MASK 0x8000
#define MC_ARB_GRUB_REALTIME_WR__VCE0__SHIFT 0xf
#define MC_ARB_GRUB_REALTIME_WR__VCE1_MASK 0x10000
#define MC_ARB_GRUB_REALTIME_WR__VCE1__SHIFT 0x10
#define MC_ARB_GRUB_REALTIME_WR__SAMMSP_MASK 0x20000
#define MC_ARB_GRUB_REALTIME_WR__SAMMSP__SHIFT 0x11
#define MC_ARB_GRUB_REALTIME_WR__XDMA_MASK 0x40000
#define MC_ARB_GRUB_REALTIME_WR__XDMA__SHIFT 0x12
#define MC_ARB_GRUB_REALTIME_WR__XDMAM_MASK 0x80000
#define MC_ARB_GRUB_REALTIME_WR__XDMAM__SHIFT 0x13
#define MC_ARB_GRUB_REALTIME_WR__SDMA0_MASK 0x100000
#define MC_ARB_GRUB_REALTIME_WR__SDMA0__SHIFT 0x14
#define MC_ARB_GRUB_REALTIME_WR__HDP_MASK 0x200000
#define MC_ARB_GRUB_REALTIME_WR__HDP__SHIFT 0x15
#define MC_ARB_GRUB_REALTIME_WR__UMC_MASK 0x400000
#define MC_ARB_GRUB_REALTIME_WR__UMC__SHIFT 0x16
#define MC_ARB_GRUB_REALTIME_WR__UVD_MASK 0x800000
#define MC_ARB_GRUB_REALTIME_WR__UVD__SHIFT 0x17
#define MC_ARB_GRUB_REALTIME_WR__UVD_EXT0_MASK 0x1000000
#define MC_ARB_GRUB_REALTIME_WR__UVD_EXT0__SHIFT 0x18
#define MC_ARB_GRUB_REALTIME_WR__UVD_EXT1_MASK 0x2000000
#define MC_ARB_GRUB_REALTIME_WR__UVD_EXT1__SHIFT 0x19
#define MC_ARB_GRUB_REALTIME_WR__XDP_MASK 0x4000000
#define MC_ARB_GRUB_REALTIME_WR__XDP__SHIFT 0x1a
#define MC_ARB_GRUB_REALTIME_WR__SEM_MASK 0x8000000
#define MC_ARB_GRUB_REALTIME_WR__SEM__SHIFT 0x1b
#define MC_ARB_GRUB_REALTIME_WR__IH_MASK 0x10000000
#define MC_ARB_GRUB_REALTIME_WR__IH__SHIFT 0x1c
#define MC_ARB_GRUB_REALTIME_WR__VP8_MASK 0x20000000
#define MC_ARB_GRUB_REALTIME_WR__VP8__SHIFT 0x1d
#define MC_ARB_GRUB_REALTIME_WR__ISP_MASK 0x40000000
#define MC_ARB_GRUB_REALTIME_WR__ISP__SHIFT 0x1e
#define MC_ARB_GRUB_REALTIME_WR__VIN0_MASK 0x80000000
#define MC_ARB_GRUB_REALTIME_WR__VIN0__SHIFT 0x1f
#define MC_ARB_DRAM_TIMING_1__ACTRD_MASK 0xff
#define MC_ARB_DRAM_TIMING_1__ACTRD__SHIFT 0x0
#define MC_ARB_DRAM_TIMING_1__ACTWR_MASK 0xff00
#define MC_ARB_DRAM_TIMING_1__ACTWR__SHIFT 0x8
#define MC_ARB_DRAM_TIMING_1__RASMACTRD_MASK 0xff0000
#define MC_ARB_DRAM_TIMING_1__RASMACTRD__SHIFT 0x10
#define MC_ARB_DRAM_TIMING_1__RASMACTWR_MASK 0xff000000
#define MC_ARB_DRAM_TIMING_1__RASMACTWR__SHIFT 0x18
#define MC_ARB_BUSY_STATUS__LM_RD0_MASK 0x1
#define MC_ARB_BUSY_STATUS__LM_RD0__SHIFT 0x0
#define MC_ARB_BUSY_STATUS__LM_RD1_MASK 0x2
#define MC_ARB_BUSY_STATUS__LM_RD1__SHIFT 0x1
#define MC_ARB_BUSY_STATUS__LM_WR0_MASK 0x4
#define MC_ARB_BUSY_STATUS__LM_WR0__SHIFT 0x2
#define MC_ARB_BUSY_STATUS__LM_WR1_MASK 0x8
#define MC_ARB_BUSY_STATUS__LM_WR1__SHIFT 0x3
#define MC_ARB_BUSY_STATUS__HM_RD0_MASK 0x10
#define MC_ARB_BUSY_STATUS__HM_RD0__SHIFT 0x4
#define MC_ARB_BUSY_STATUS__HM_RD1_MASK 0x20
#define MC_ARB_BUSY_STATUS__HM_RD1__SHIFT 0x5
#define MC_ARB_BUSY_STATUS__HM_WR0_MASK 0x40
#define MC_ARB_BUSY_STATUS__HM_WR0__SHIFT 0x6
#define MC_ARB_BUSY_STATUS__HM_WR1_MASK 0x80
#define MC_ARB_BUSY_STATUS__HM_WR1__SHIFT 0x7
#define MC_ARB_BUSY_STATUS__WDE_RD0_MASK 0x100
#define MC_ARB_BUSY_STATUS__WDE_RD0__SHIFT 0x8
#define MC_ARB_BUSY_STATUS__WDE_RD1_MASK 0x200
#define MC_ARB_BUSY_STATUS__WDE_RD1__SHIFT 0x9
#define MC_ARB_BUSY_STATUS__WDE_WR0_MASK 0x400
#define MC_ARB_BUSY_STATUS__WDE_WR0__SHIFT 0xa
#define MC_ARB_BUSY_STATUS__WDE_WR1_MASK 0x800
#define MC_ARB_BUSY_STATUS__WDE_WR1__SHIFT 0xb
#define MC_ARB_BUSY_STATUS__POP0_MASK 0x1000
#define MC_ARB_BUSY_STATUS__POP0__SHIFT 0xc
#define MC_ARB_BUSY_STATUS__POP1_MASK 0x2000
#define MC_ARB_BUSY_STATUS__POP1__SHIFT 0xd
#define MC_ARB_BUSY_STATUS__TAGFIFO0_MASK 0x4000
#define MC_ARB_BUSY_STATUS__TAGFIFO0__SHIFT 0xe
#define MC_ARB_BUSY_STATUS__TAGFIFO1_MASK 0x8000
#define MC_ARB_BUSY_STATUS__TAGFIFO1__SHIFT 0xf
#define MC_ARB_BUSY_STATUS__REPLAY0_MASK 0x10000
#define MC_ARB_BUSY_STATUS__REPLAY0__SHIFT 0x10
#define MC_ARB_BUSY_STATUS__REPLAY1_MASK 0x20000
#define MC_ARB_BUSY_STATUS__REPLAY1__SHIFT 0x11
#define MC_ARB_BUSY_STATUS__RDRET0_MASK 0x40000
#define MC_ARB_BUSY_STATUS__RDRET0__SHIFT 0x12
#define MC_ARB_BUSY_STATUS__RDRET1_MASK 0x80000
#define MC_ARB_BUSY_STATUS__RDRET1__SHIFT 0x13
#define MC_ARB_BUSY_STATUS__GECC2_RD0_MASK 0x100000
#define MC_ARB_BUSY_STATUS__GECC2_RD0__SHIFT 0x14
#define MC_ARB_BUSY_STATUS__GECC2_RD1_MASK 0x200000
#define MC_ARB_BUSY_STATUS__GECC2_RD1__SHIFT 0x15
#define MC_ARB_BUSY_STATUS__GECC2_WR0_MASK 0x400000
#define MC_ARB_BUSY_STATUS__GECC2_WR0__SHIFT 0x16
#define MC_ARB_BUSY_STATUS__GECC2_WR1_MASK 0x800000
#define MC_ARB_BUSY_STATUS__GECC2_WR1__SHIFT 0x17
#define MC_ARB_BUSY_STATUS__WRRET0_MASK 0x1000000
#define MC_ARB_BUSY_STATUS__WRRET0__SHIFT 0x18
#define MC_ARB_BUSY_STATUS__WRRET1_MASK 0x2000000
#define MC_ARB_BUSY_STATUS__WRRET1__SHIFT 0x19
#define MC_ARB_BUSY_STATUS__RTT0_MASK 0x4000000
#define MC_ARB_BUSY_STATUS__RTT0__SHIFT 0x1a
#define MC_ARB_BUSY_STATUS__RTT1_MASK 0x8000000
#define MC_ARB_BUSY_STATUS__RTT1__SHIFT 0x1b
#define MC_ARB_BUSY_STATUS__REM_RD0_MASK 0x10000000
#define MC_ARB_BUSY_STATUS__REM_RD0__SHIFT 0x1c
#define MC_ARB_BUSY_STATUS__REM_RD1_MASK 0x20000000
#define MC_ARB_BUSY_STATUS__REM_RD1__SHIFT 0x1d
#define MC_ARB_BUSY_STATUS__REM_WR0_MASK 0x40000000
#define MC_ARB_BUSY_STATUS__REM_WR0__SHIFT 0x1e
#define MC_ARB_BUSY_STATUS__REM_WR1_MASK 0x80000000
#define MC_ARB_BUSY_STATUS__REM_WR1__SHIFT 0x1f
#define MC_ARB_DRAM_TIMING2_1__RAS2RAS_MASK 0xff
#define MC_ARB_DRAM_TIMING2_1__RAS2RAS__SHIFT 0x0
#define MC_ARB_DRAM_TIMING2_1__RP_MASK 0xff00
#define MC_ARB_DRAM_TIMING2_1__RP__SHIFT 0x8
#define MC_ARB_DRAM_TIMING2_1__WRPLUSRP_MASK 0xff0000
#define MC_ARB_DRAM_TIMING2_1__WRPLUSRP__SHIFT 0x10
#define MC_ARB_DRAM_TIMING2_1__BUS_TURN_MASK 0x1f000000
#define MC_ARB_DRAM_TIMING2_1__BUS_TURN__SHIFT 0x18
#define MC_ARB_GRUB2__REALTIME_GRP_RD_MASK 0xff
#define MC_ARB_GRUB2__REALTIME_GRP_RD__SHIFT 0x0
#define MC_ARB_GRUB2__REALTIME_GRP_WR_MASK 0xff00
#define MC_ARB_GRUB2__REALTIME_GRP_WR__SHIFT 0x8
#define MC_ARB_GRUB2__DISP_RD_STALL_EN_MASK 0x10000
#define MC_ARB_GRUB2__DISP_RD_STALL_EN__SHIFT 0x10
#define MC_ARB_GRUB2__ACP_RD_STALL_EN_MASK 0x20000
#define MC_ARB_GRUB2__ACP_RD_STALL_EN__SHIFT 0x11
#define MC_ARB_GRUB2__UVD_RD_STALL_EN_MASK 0x40000
#define MC_ARB_GRUB2__UVD_RD_STALL_EN__SHIFT 0x12
#define MC_ARB_GRUB2__VCE0_RD_STALL_EN_MASK 0x80000
#define MC_ARB_GRUB2__VCE0_RD_STALL_EN__SHIFT 0x13
#define MC