-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLOFDMSS/ofdm_ss_ip_src_hdl_wrapper.vhd
-- Created: 2024-10-01 22:57:03
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 1.6e-08
-- Target subsystem base rate: 1.6e-08
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        1.6e-08
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- data_out_r                    ce_out        1.6e-08
-- data_out_i                    ce_out        1.6e-08
-- peak_out                      ce_out        1.6e-08
-- phase_offset                  ce_out        1.6e-08
-- M_d                           ce_out        1.6e-08
-- reset_ofdm                    ce_out        1.6e-08
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ofdm_ss_ip_src_hdl_wrapper
-- Source Path: HDLOFDMSS/hdl_wrapper
-- Hierarchy Level: 0
-- Model version: 1.113
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ofdm_ss_ip_src_hdl_wrapper IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        data_in_r                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        data_in_i                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        ce_out                            :   OUT   std_logic;
        data_out_r                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        data_out_i                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        peak_out                          :   OUT   std_logic;
        phase_offset                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        M_d                               :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        reset_ofdm                        :   OUT   std_logic
        );
END ofdm_ss_ip_src_hdl_wrapper;


ARCHITECTURE rtl OF ofdm_ss_ip_src_hdl_wrapper IS

  -- Component Declarations
  COMPONENT ofdm_ss_ip_src_ofdm_symbol_sync
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          data_in_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          data_in_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          data_out_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          data_out_im                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          peak_sync                       :   OUT   std_logic;
          phase_offset                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          M_d                             :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          reset_ofdm                      :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ofdm_ss_ip_src_ofdm_symbol_sync
    USE ENTITY work.ofdm_ss_ip_src_ofdm_symbol_sync(rtl);

  -- Signals
  SIGNAL data_out_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL data_out_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ofdm_symbol_sync_out3            : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ofdm_symbol_sync_out4            : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ofdm_symbol_sync_out5            : std_logic;

BEGIN
  u_ofdm_symbol_sync : ofdm_ss_ip_src_ofdm_symbol_sync
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => clk_enable,
              data_in_re => data_in_r,  -- sfix16_En14
              data_in_im => data_in_i,  -- sfix16_En14
              data_out_re => data_out_re,  -- sfix16_En14
              data_out_im => data_out_im,  -- sfix16_En14
              peak_sync => peak_out,
              phase_offset => ofdm_symbol_sync_out3,  -- sfix16_En15
              M_d => ofdm_symbol_sync_out4,  -- sfix16_En14
              reset_ofdm => ofdm_symbol_sync_out5
              );

  ce_out <= clk_enable;

  data_out_r <= data_out_re;

  data_out_i <= data_out_im;

  phase_offset <= ofdm_symbol_sync_out3;

  M_d <= ofdm_symbol_sync_out4;

  reset_ofdm <= ofdm_symbol_sync_out5;

END rtl;

