Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue May 12 17:42:09 2020
| Host         : xilinx-vm running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file mandelbrot_pinout_timing_summary_routed.rpt -pb mandelbrot_pinout_timing_summary_routed.pb -rpx mandelbrot_pinout_timing_summary_routed.rpx -warn_on_violation
| Design       : mandelbrot_pinout
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.292        0.000                      0                 6905        0.152        0.000                      0                 6905        0.922        0.000                       0                   529  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                              ------------         ----------      --------------
FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI                                  {0.000 5.000}        10.000          100.000         
  ClkMandelxCO_clk_mandelbrot                                                      {0.000 5.000}        10.000          100.000         
  clkfbout_clk_mandelbrot                                                          {0.000 5.000}        10.000          100.000         
VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI  {0.000 5.000}        10.000          100.000         
  ClkHdmixCO_clk_vga_hdmi_1024x768                                                 {0.000 1.538}        3.077           325.000         
  ClkVgaxCO_clk_vga_hdmi_1024x768                                                  {0.000 7.692}        15.385          65.000          
  clkfbout_clk_vga_hdmi_1024x768                                                   {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI                                                                                                                                                                                    3.000        0.000                       0                     1  
  ClkMandelxCO_clk_mandelbrot                                                            0.292        0.000                      0                 4274        0.152        0.000                      0                 4274        4.500        0.000                       0                   228  
  clkfbout_clk_mandelbrot                                                                                                                                                                                                            7.845        0.000                       0                     3  
VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixCO_clk_vga_hdmi_1024x768                                                                                                                                                                                                   0.922        0.000                       0                    10  
  ClkVgaxCO_clk_vga_hdmi_1024x768                                                        1.426        0.000                      0                 2631        0.212        0.000                      0                 2631        7.192        0.000                       0                   281  
  clkfbout_clk_vga_hdmi_1024x768                                                                                                                                                                                                     7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                                          7.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
  To Clock:  FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkMandelxCO_clk_mandelbrot
  To Clock:  ClkMandelxCO_clk_mandelbrot

Setup :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.456ns (5.163%)  route 8.376ns (94.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.630     1.630    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.456     2.086 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        8.376    10.462    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y35         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.565    11.565    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y35         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.565    
                         clock uncertainty           -0.074    11.491    
    RAMB36_X3Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    10.754    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.754    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.456ns (5.069%)  route 8.539ns (94.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.630     1.630    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.456     2.086 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        8.539    10.626    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X4Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.732    11.732    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    11.740    
                         clock uncertainty           -0.074    11.666    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    10.929    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.456ns (5.069%)  route 8.539ns (94.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.630     1.630    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.456     2.086 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        8.539    10.626    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X4Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.732    11.732    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    11.740    
                         clock uncertainty           -0.074    11.666    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    10.929    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[180].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 0.456ns (5.166%)  route 8.371ns (94.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.630     1.630    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.456     2.086 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        8.371    10.457    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[180].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[180].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.582    11.582    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[180].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[180].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.582    
                         clock uncertainty           -0.074    11.508    
    RAMB36_X2Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    10.771    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[180].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 0.456ns (5.077%)  route 8.526ns (94.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.630     1.630    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.456     2.086 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        8.526    10.613    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X4Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.732    11.732    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    11.740    
                         clock uncertainty           -0.074    11.666    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    10.929    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 0.456ns (5.077%)  route 8.526ns (94.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.630     1.630    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.456     2.086 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        8.526    10.613    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X4Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.732    11.732    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    11.740    
                         clock uncertainty           -0.074    11.666    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    10.929    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 0.456ns (5.186%)  route 8.336ns (94.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.630     1.630    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.456     2.086 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        8.336    10.422    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y34         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.562    11.562    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y34         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.562    
                         clock uncertainty           -0.074    11.488    
    RAMB36_X3Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    10.751    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.751    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.456ns (5.163%)  route 8.376ns (94.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 11.594 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.630     1.630    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.456     2.086 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        8.376    10.462    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y29         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.594    11.594    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    11.602    
                         clock uncertainty           -0.074    11.527    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    10.790    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[185].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.790    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 0.456ns (5.085%)  route 8.511ns (94.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 11.736 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.630     1.630    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.456     2.086 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        8.511    10.598    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X4Y17         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.736    11.736    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    11.744    
                         clock uncertainty           -0.074    11.670    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    10.933    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[186].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 0.456ns (5.185%)  route 8.339ns (94.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.630     1.630    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.456     2.086 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        8.339    10.425    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[186].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y33         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[186].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         1.572    11.572    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[186].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y33         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[186].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.572    
                         clock uncertainty           -0.074    11.498    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    10.761    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[186].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.761    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  0.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.VCountIntxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.704%)  route 0.277ns (66.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.560     0.560    clka
    SLICE_X87Y117        FDCE                                         r  FpgaUserCDxB.VCountIntxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDCE (Prop_fdce_C_Q)         0.141     0.701 r  FpgaUserCDxB.VCountIntxD_reg[0]/Q
                         net (fo=198, routed)         0.277     0.978    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X5Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.877     0.877    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.826    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.287%)  route 0.417ns (74.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.554     0.554    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.141     0.695 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        0.417     1.111    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X5Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.877     0.877    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.939    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.HCountIntxD_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.517%)  route 0.293ns (67.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.566     0.566    clka
    SLICE_X91Y121        FDCE                                         r  FpgaUserCDxB.HCountIntxD_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y121        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  FpgaUserCDxB.HCountIntxD_reg[8]/Q
                         net (fo=212, routed)         0.293     0.999    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X5Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.871     0.871    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.820    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.HCountIntxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.162%)  route 0.326ns (69.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.566     0.566    clka
    SLICE_X91Y122        FDCE                                         r  FpgaUserCDxB.HCountIntxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y122        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  FpgaUserCDxB.HCountIntxD_reg[5]/Q
                         net (fo=214, routed)         0.326     1.033    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X5Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.877     0.877    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.826    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.HCountIntxD_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.239%)  route 0.325ns (69.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.566     0.566    clka
    SLICE_X91Y121        FDCE                                         r  FpgaUserCDxB.HCountIntxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y121        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  FpgaUserCDxB.HCountIntxD_reg[2]/Q
                         net (fo=208, routed)         0.325     1.032    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X5Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.871     0.871    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.820    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.813%)  route 0.477ns (77.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.554     0.554    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.141     0.695 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        0.477     1.172    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X5Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.877     0.877    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.939    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (22.984%)  route 0.472ns (77.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.554     0.554    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.141     0.695 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        0.472     1.167    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X5Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.871     0.871    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.933    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.HCountIntxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.008%)  route 0.362ns (71.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.566     0.566    clka
    SLICE_X91Y122        FDCE                                         r  FpgaUserCDxB.HCountIntxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y122        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  FpgaUserCDxB.HCountIntxD_reg[1]/Q
                         net (fo=207, routed)         0.362     1.069    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X5Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.877     0.877    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.826    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.HCountIntxD_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.028%)  route 0.362ns (71.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.566     0.566    clka
    SLICE_X91Y122        FDCE                                         r  FpgaUserCDxB.HCountIntxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y122        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  FpgaUserCDxB.HCountIntxD_reg[6]/Q
                         net (fo=210, routed)         0.362     1.069    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X5Y25         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.874     0.874    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.823    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.296%)  route 0.491ns (77.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.554     0.554    FpgaUserCDxB.ImageGeneratorxI/CLK
    SLICE_X86Y126        FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDCE (Prop_fdce_C_Q)         0.141     0.695 r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[21]/Q
                         net (fo=1344, routed)        0.491     1.186    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X5Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=226, routed)         0.871     0.871    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.933    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkMandelxCO_clk_mandelbrot
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y35     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y29     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y33     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[156].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y24     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y23     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y34     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y24     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y19     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y121    FpgaUserCDxB.HCountIntxD_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y123    FpgaUserCDxB.HCountIntxD_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y123    FpgaUserCDxB.HCountIntxD_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y123    FpgaUserCDxB.HCountIntxD_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y124    FpgaUserCDxB.HCountIntxD_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y124    FpgaUserCDxB.HCountIntxD_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y124    FpgaUserCDxB.HCountIntxD_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y121    FpgaUserCDxB.HCountIntxD_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y121    FpgaUserCDxB.HCountIntxD_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X89Y121    FpgaUserCDxB.HCountIntxD_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y121    FpgaUserCDxB.HCountIntxD_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y121    FpgaUserCDxB.HCountIntxD_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y123    FpgaUserCDxB.HCountIntxD_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y123    FpgaUserCDxB.HCountIntxD_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y123    FpgaUserCDxB.HCountIntxD_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y123    FpgaUserCDxB.HCountIntxD_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y123    FpgaUserCDxB.HCountIntxD_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y123    FpgaUserCDxB.HCountIntxD_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y124    FpgaUserCDxB.HCountIntxD_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y124    FpgaUserCDxB.HCountIntxD_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mandelbrot
  To Clock:  clkfbout_clk_mandelbrot

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mandelbrot
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    FpgaUserCDxB.ClkMandelbrotxI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
  To Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixCO_clk_vga_hdmi_1024x768
  To Clock:  ClkHdmixCO_clk_vga_hdmi_1024x768

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixCO_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.077       0.922      BUFGCTRL_X0Y1    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y140    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y139    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y136    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y135    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y134    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y133    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y148    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y147    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.077       1.828      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.077       210.283    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxCO_clk_vga_hdmi_1024x768
  To Clock:  ClkVgaxCO_clk_vga_hdmi_1024x768

Setup :            0  Failing Endpoints,  Worst Slack        1.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.672ns  (logic 0.518ns (3.789%)  route 13.154ns (96.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 17.407 - 15.385 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.666     1.666    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y131       FDCE (Prop_fdce_C_Q)         0.518     2.184 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=197, routed)        13.154    15.338    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y4          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         2.022    17.407    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    17.410    
                         clock uncertainty           -0.079    17.330    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    16.764    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.764    
                         arrival time                         -15.338    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.560ns  (logic 0.518ns (3.820%)  route 13.042ns (96.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 17.315 - 15.385 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.666     1.666    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y131       FDCE (Prop_fdce_C_Q)         0.518     2.184 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=197, routed)        13.042    15.226    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y2          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.930    17.315    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    17.318    
                         clock uncertainty           -0.079    17.238    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    16.672    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.672    
                         arrival time                         -15.226    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.502ns  (logic 0.642ns (4.755%)  route 12.860ns (95.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 17.246 - 15.385 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.666     1.666    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y131       FDCE (Prop_fdce_C_Q)         0.518     2.184 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/Q
                         net (fo=213, routed)        12.369    14.554    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y52          LUT5 (Prop_lut5_I1_O)        0.124    14.678 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__124/O
                         net (fo=1, routed)           0.490    15.168    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/enb_array[121]
    RAMB36_X0Y10         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.861    17.246    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    17.249    
                         clock uncertainty           -0.079    17.170    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    16.727    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.727    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.290ns  (logic 0.642ns (4.831%)  route 12.648ns (95.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 17.235 - 15.385 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.668     1.668    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y132       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y132       FDCE (Prop_fdce_C_Q)         0.518     2.186 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=213, routed)        12.158    14.344    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X8Y82          LUT5 (Prop_lut5_I1_O)        0.124    14.468 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__185/O
                         net (fo=1, routed)           0.490    14.959    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/enb_array[82]
    RAMB36_X0Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.850    17.235    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    17.238    
                         clock uncertainty           -0.079    17.159    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    16.716    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.716    
                         arrival time                         -14.959    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.334ns  (logic 0.518ns (3.885%)  route 12.816ns (96.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 17.404 - 15.385 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.666     1.666    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y131       FDCE (Prop_fdce_C_Q)         0.518     2.184 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=197, routed)        12.816    15.000    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y5          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         2.019    17.404    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    17.407    
                         clock uncertainty           -0.079    17.327    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    16.761    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.761    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.222ns  (logic 0.518ns (3.918%)  route 12.704ns (96.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.926ns = ( 17.311 - 15.385 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.666     1.666    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y131       FDCE (Prop_fdce_C_Q)         0.518     2.184 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=197, routed)        12.704    14.888    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y3          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.926    17.311    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    17.314    
                         clock uncertainty           -0.079    17.234    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    16.668    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.668    
                         arrival time                         -14.888    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.264ns  (logic 0.773ns (5.828%)  route 12.491ns (94.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 17.242 - 15.385 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.665     1.665    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X100Y132       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y132       FDCE (Prop_fdce_C_Q)         0.478     2.143 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/Q
                         net (fo=197, routed)        12.001    14.144    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X8Y62          LUT5 (Prop_lut5_I2_O)        0.295    14.439 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__109/O
                         net (fo=1, routed)           0.490    14.929    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/enb_array[112]
    RAMB36_X0Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.857    17.242    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    17.245    
                         clock uncertainty           -0.079    17.166    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    16.723    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.723    
                         arrival time                         -14.929    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.090ns  (logic 0.743ns (5.676%)  route 12.347ns (94.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 17.421 - 15.385 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.676     1.676    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X107Y134       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y134       FDCE (Prop_fdce_C_Q)         0.419     2.095 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/Q
                         net (fo=42, routed)          0.625     2.721    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_0
    SLICE_X107Y132       LUT2 (Prop_lut2_I0_O)        0.324     3.045 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_i_10/O
                         net (fo=192, routed)        11.722    14.767    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y9          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         2.036    17.421    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    17.424    
                         clock uncertainty           -0.079    17.344    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.774    16.570    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.570    
                         arrival time                         -14.767    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        12.752ns  (logic 0.743ns (5.826%)  route 12.009ns (94.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 17.246 - 15.385 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.676     1.676    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X107Y134       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y134       FDCE (Prop_fdce_C_Q)         0.419     2.095 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/Q
                         net (fo=42, routed)          0.625     2.721    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_0
    SLICE_X107Y132       LUT2 (Prop_lut2_I0_O)        0.324     3.045 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_i_10/O
                         net (fo=192, routed)        11.384    14.429    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y10         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.861    17.246    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    17.249    
                         clock uncertainty           -0.079    17.170    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.774    16.396    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[121].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.396    
                         arrival time                         -14.429    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.027ns  (logic 0.801ns (6.149%)  route 12.226ns (93.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 17.416 - 15.385 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         1.665     1.665    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X100Y132       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y132       FDCE (Prop_fdce_C_Q)         0.478     2.143 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[6]/Q
                         net (fo=197, routed)        11.514    13.657    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X8Y42          LUT5 (Prop_lut5_I3_O)        0.323    13.980 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__187/O
                         net (fo=1, routed)           0.712    14.692    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/enb_array[96]
    RAMB36_X0Y7          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         2.031    17.416    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.003    17.419    
                         clock uncertainty           -0.079    17.339    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.667    16.672    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.672    
                         arrival time                         -14.692    
  -------------------------------------------------------------------
                         slack                                  1.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.582     0.582    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X103Y134       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y134       FDCE (Prop_fdce_C_Q)         0.141     0.723 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/Q
                         net (fo=2, routed)           0.117     0.840    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]
    SLICE_X103Y134       LUT6 (Prop_lut6_I5_O)        0.045     0.885 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     0.885    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1_n_0
    SLICE_X103Y134       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.850     0.850    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X103Y134       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                         clock pessimism             -0.268     0.582    
    SLICE_X103Y134       FDCE (Hold_fdce_C_D)         0.091     0.673    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.870%)  route 0.159ns (43.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.579     0.579    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y131       FDCE (Prop_fdce_C_Q)         0.164     0.743 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/Q
                         net (fo=213, routed)         0.159     0.901    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/Q[4]
    SLICE_X102Y132       LUT6 (Prop_lut6_I3_O)        0.045     0.946 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[5]_i_1/O
                         net (fo=1, routed)           0.000     0.946    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[5]_i_1_n_0
    SLICE_X102Y132       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.848     0.848    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y132       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                         clock pessimism             -0.254     0.594    
    SLICE_X102Y132       FDCE (Hold_fdce_C_D)         0.120     0.714    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.390%)  route 0.190ns (47.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.579     0.579    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y131       FDCE (Prop_fdce_C_Q)         0.164     0.743 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/Q
                         net (fo=213, routed)         0.190     0.933    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/Q[4]
    SLICE_X100Y131       LUT6 (Prop_lut6_I3_O)        0.045     0.978 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[3]_i_1/O
                         net (fo=1, routed)           0.000     0.978    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[3]_i_1_n_0
    SLICE_X100Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.845     0.845    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X100Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/C
                         clock pessimism             -0.234     0.611    
    SLICE_X100Y131       FDCE (Hold_fdce_C_D)         0.121     0.732    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.129%)  route 0.192ns (47.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.579     0.579    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y131       FDCE (Prop_fdce_C_Q)         0.164     0.743 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/Q
                         net (fo=213, routed)         0.192     0.935    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/Q[4]
    SLICE_X100Y131       LUT6 (Prop_lut6_I3_O)        0.045     0.980 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[2]_i_1/O
                         net (fo=1, routed)           0.000     0.980    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[2]_i_1_n_0
    SLICE_X100Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.845     0.845    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X100Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/C
                         clock pessimism             -0.234     0.611    
    SLICE_X100Y131       FDCE (Hold_fdce_C_D)         0.120     0.731    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.318%)  route 0.206ns (49.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.579     0.579    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y131       FDCE (Prop_fdce_C_Q)         0.164     0.743 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[4]/Q
                         net (fo=213, routed)         0.206     0.949    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/Q[4]
    SLICE_X100Y132       LUT6 (Prop_lut6_I3_O)        0.045     0.994 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[8]_i_1/O
                         net (fo=1, routed)           0.000     0.994    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[8]_i_1_n_0
    SLICE_X100Y132       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.846     0.846    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X100Y132       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[8]/C
                         clock pessimism             -0.234     0.612    
    SLICE_X100Y132       FDCE (Hold_fdce_C_D)         0.120     0.732    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.585     0.585    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X107Y134       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y134       FDCE (Prop_fdce_C_Q)         0.141     0.726 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/Q
                         net (fo=8, routed)           0.168     0.894    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]_0
    SLICE_X107Y134       LUT6 (Prop_lut6_I5_O)        0.045     0.939 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     0.939    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1_n_0
    SLICE_X107Y134       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.854     0.854    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X107Y134       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X107Y134       FDCE (Hold_fdce_C_D)         0.091     0.676    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.164ns (31.170%)  route 0.362ns (68.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.579     0.579    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X102Y131       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y131       FDCE (Prop_fdce_C_Q)         0.164     0.743 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=197, routed)         0.362     1.105    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X6Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.886     0.886    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.652    
    RAMB36_X6Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.835    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.584     0.584    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X108Y131       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y131       FDRE (Prop_fdre_C_Q)         0.164     0.748 f  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/Q
                         net (fo=3, routed)           0.185     0.933    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg_n_0_[2]
    SLICE_X108Y131       LUT5 (Prop_lut5_I4_O)        0.045     0.978 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[3]_i_2__1/O
                         net (fo=1, routed)           0.000     0.978    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[3]_i_2__1_n_0
    SLICE_X108Y131       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.853     0.853    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X108Y131       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
                         clock pessimism             -0.269     0.584    
    SLICE_X108Y131       FDRE (Hold_fdre_C_D)         0.121     0.705    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.584     0.584    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X108Y131       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y131       FDRE (Prop_fdre_C_Q)         0.164     0.748 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/Q
                         net (fo=3, routed)           0.185     0.933    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg_n_0_[2]
    SLICE_X108Y131       LUT5 (Prop_lut5_I3_O)        0.045     0.978 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.978    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[2]_i_1__1_n_0
    SLICE_X108Y131       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.853     0.853    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X108Y131       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
                         clock pessimism             -0.269     0.584    
    SLICE_X108Y131       FDRE (Hold_fdre_C_D)         0.120     0.704    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.638     0.638    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X76Y92         FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y92         FDRE (Prop_fdre_C_Q)         0.164     0.802 f  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/Q
                         net (fo=4, routed)           0.187     0.990    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg_n_0_[0]
    SLICE_X76Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.035 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.035    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_1__0_n_0
    SLICE_X76Y92         FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=279, routed)         0.913     0.913    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X76Y92         FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/C
                         clock pessimism             -0.274     0.638    
    SLICE_X76Y92         FDRE (Hold_fdre_C_D)         0.121     0.759    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxCO_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y10     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y9      VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y35     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X5Y29     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X5Y33     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[156].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y24     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X6Y23     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y34     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X4Y24     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X6Y19     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X108Y131   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X109Y131   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X108Y131   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X108Y131   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X108Y134   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X109Y134   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X109Y134   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X109Y134   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X109Y134   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X109Y134   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X108Y131   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X108Y131   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X109Y131   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X109Y131   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X108Y131   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X108Y131   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X108Y131   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X108Y131   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X140Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X140Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x768
  To Clock:  clkfbout_clk_vga_hdmi_1024x768

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxCI }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  FpgaUserCDxB.BUFGClkSysToClkMandelxI/I
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/I



