$date
	Thu Apr 27 11:13:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ME_tb $end
$var wire 6 ! estado_salida [5:0] $end
$var reg 1 " clk $end
$var reg 2 # direction [1:0] $end
$scope module test1 $end
$var wire 1 " clk $end
$var wire 2 $ direction [1:0] $end
$var reg 6 % ESTADO_PREV [5:0] $end
$var reg 6 & estado_salida [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
b1 $
b1 #
0"
bx !
$end
#1
b0 !
b0 &
1"
#2
0"
#3
b0 %
b100 !
b100 &
1"
#4
b0 #
b0 $
0"
#5
b100 %
b110 !
b110 &
1"
#6
0"
#7
b110 %
b111 !
b111 &
1"
#8
0"
#9
b111 %
b110 !
b110 &
1"
#10
0"
#11
b110 %
b100 !
b100 &
1"
#12
0"
#13
b100 %
b0 !
b0 &
1"
#14
0"
#15
b0 %
1"
#16
0"
#17
1"
#18
0"
