#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue Oct 23 02:34:50 2018
# Process ID: 16892
# Log file: C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/jr_fall/ECE433/Lab7/ECE433_Advanced_Digital_Design_Verilog/Lab7Lee/planAhead_run_2/planAhead.log
# Journal file: C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/jr_fall/ECE433/Lab7/ECE433_Advanced_Digital_Design_Verilog/Lab7Lee/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/pakanalk/OneDrive - Rose-Hulman Institute of Technology/Class Files/jr_fall/ECE433/Lab7/ECE433_Advanced_Digital_Design_Verilog/Lab7Lee/pa.fromNetlist.tcl}
startgroup
set_property package_pin V16 [get_ports SCL]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clock_input]]
set_property iostandard LVCMOS25 [get_ports [list ClockLocked]]
set_property iostandard LVCMOS33 [get_ports [list ClockLocked]]
set_property iostandard LVCMOS33 [get_ports [list Go]]
set_property iostandard LVCMOS33 [get_ports [list Reset]]
set_property iostandard LVCMOS33 [get_ports [list SCL]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list SDA]]
save_constraints
startgroup
set_property package_pin V10 [get_ports clock_input]
endgroup
startgroup
set_property package_pin L4 [get_ports SCL]
endgroup
startgroup
set_property package_pin L3 [get_ports SDA]
endgroup
save_constraints
