--------------------------------------------------------------------------------
Release 10.1 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/home/cern/Xilinx/ISE/bin/lin/unwrapped/trce -ise /home/cern/top/top.ise
-intstyle ise -v 3 -s 5 -xml top top.ncd -o top.twr top.pcf -ucf led.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc2vp30,ff896,-5 (PRODUCTION 1.94 2008-07-25)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rx          |    1.137(R)|    0.062(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED_0       |    7.475(R)|clk_BUFGP         |   0.000|
LED_1       |    5.804(R)|clk_BUFGP         |   0.000|
LED_2       |    7.141(R)|clk_BUFGP         |   0.000|
LED_3       |    5.743(R)|clk_BUFGP         |   0.000|
tx          |   10.408(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.337|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 11 13:43:03 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 155 MB



