 
****************************************
Report : clock tree
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Tue Dec 27 20:13:43 2022
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk_p"
Clock Period                   : 40.00000       
Clock Tree root pin            : "clk_p"
Number of Levels               : 6
Number of Sinks                : 783
Number of CT Buffers           : 15
Number of CTS added gates      : 0
Number of Preexisting Gates    : 1
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 16
Total Area of CT Buffers       : 436.84485      
Total Area of CT cells         : 10036.84668    
Max Global Skew                : 0.03636   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.036
Longest path delay                16.412
Shortest path delay               16.376

The longest path delay end pin: SA_core_pe_0_1_Cij_o_reg_2_/CP
The shortest path delay end pin: SA_A_3_shift_reg_reg_0__1_/CP

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.305            1  18.058    9.920     9.920     r
u_pad_clk/PAD                               2.305            1  18.058    0.079     9.999     r
u_pad_clk/C                                 0.049            1  0.271     5.763     15.761    r
CTSCKND12BWP7T_G2B4I1/I                     0.049            1  0.217     0.005     15.766    r
CTSCKND12BWP7T_G2B4I1/ZN                    0.107            1  0.131     0.113     15.879    f
CTSCKND3BWP7T_G2B3I1/I                      0.107            1  0.140     0.018     15.896    f
CTSCKND3BWP7T_G2B3I1/ZN                     0.112            2  0.108     0.093     15.989    r
CTSCKND6BWP7T_G2B2I1/I                      0.112            1  0.109     0.002     15.991    r
CTSCKND6BWP7T_G2B2I1/ZN                     0.227            4  0.205     0.146     16.137    f
CTSCKND8BWP7T_G2B1I7/I                      0.227            1  0.208     0.013     16.150    f
CTSCKND8BWP7T_G2B1I7/ZN                     0.327           53  0.366     0.245     16.395    r
SA_core_pe_0_1_Cij_o_reg_2_/CP              0.327            0  0.373     0.017     16.412    r
[clock delay]                                                                       16.412
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.305            1  18.058    9.920     9.920     r
u_pad_clk/PAD                               2.305            1  18.058    0.079     9.999     r
u_pad_clk/C                                 0.049            1  0.271     5.763     15.761    r
CTSCKND12BWP7T_G2B4I1/I                     0.049            1  0.217     0.005     15.766    r
CTSCKND12BWP7T_G2B4I1/ZN                    0.107            1  0.131     0.113     15.879    f
CTSCKND3BWP7T_G2B3I1/I                      0.107            1  0.140     0.018     15.896    f
CTSCKND3BWP7T_G2B3I1/ZN                     0.112            2  0.108     0.093     15.989    r
CTSCKND12BWP7T_G2B2I2/I                     0.112            1  0.111     0.008     15.997    r
CTSCKND12BWP7T_G2B2I2/ZN                    0.422            7  0.166     0.118     16.115    f
CTSCKND12BWP7T_G2B1I9/I                     0.422            1  0.169     0.008     16.123    f
CTSCKND12BWP7T_G2B1I9/ZN                    0.454           79  0.413     0.247     16.370    r
SA_A_3_shift_reg_reg_0__1_/CP               0.454            0  0.418     0.006     16.376    r
[clock delay]                                                                       16.376
----------------------------------------------------------------------------------------------------

1
