#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar  8 17:13:34 2019
# Process ID: 2004
# Current directory: D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.runs/ZAES_AES_Full_0_0_synth_1
# Command line: vivado.exe -log ZAES_AES_Full_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZAES_AES_Full_0_0.tcl
# Log file: D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.runs/ZAES_AES_Full_0_0_synth_1/ZAES_AES_Full_0_0.vds
# Journal file: D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.runs/ZAES_AES_Full_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ZAES_AES_Full_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/AES_Encrypt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/AES_Decrypt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/AES_Full'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Dev/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.cache/ip 
Command: synth_design -top ZAES_AES_Full_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 383.879 ; gain = 106.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZAES_AES_Full_0_0' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ip/ZAES_AES_Full_0_0/synth/ZAES_AES_Full_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'AES_Full' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AES_Full.v:12]
	Parameter ap_ST_fsm_state1 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state152 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state153 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state154 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state157 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state164 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state165 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state175 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state176 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state177 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state178 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state179 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state180 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state181 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state182 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state183 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state184 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state185 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state186 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state187 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state188 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state189 bound to: 251'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state190 bound to: 251'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state191 bound to: 251'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state192 bound to: 251'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state193 bound to: 251'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state194 bound to: 251'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state195 bound to: 251'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state196 bound to: 251'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state197 bound to: 251'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state198 bound to: 251'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state199 bound to: 251'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state200 bound to: 251'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state201 bound to: 251'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state202 bound to: 251'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state203 bound to: 251'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state204 bound to: 251'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state205 bound to: 251'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state206 bound to: 251'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state207 bound to: 251'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state208 bound to: 251'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state209 bound to: 251'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state210 bound to: 251'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state211 bound to: 251'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state212 bound to: 251'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state213 bound to: 251'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state214 bound to: 251'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state215 bound to: 251'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state216 bound to: 251'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state217 bound to: 251'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state218 bound to: 251'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state219 bound to: 251'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state220 bound to: 251'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state221 bound to: 251'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state222 bound to: 251'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state223 bound to: 251'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state224 bound to: 251'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state225 bound to: 251'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state226 bound to: 251'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state227 bound to: 251'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state228 bound to: 251'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state229 bound to: 251'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state230 bound to: 251'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state231 bound to: 251'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state232 bound to: 251'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state233 bound to: 251'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state234 bound to: 251'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state235 bound to: 251'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state236 bound to: 251'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state237 bound to: 251'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state238 bound to: 251'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state239 bound to: 251'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state240 bound to: 251'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state241 bound to: 251'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state242 bound to: 251'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state243 bound to: 251'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state244 bound to: 251'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state245 bound to: 251'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state246 bound to: 251'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state247 bound to: 251'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state248 bound to: 251'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state249 bound to: 251'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state250 bound to: 251'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state251 bound to: 251'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AES_Full.v:318]
INFO: [Synth 8-6157] synthesizing module 'AES_Full_AES_s_axi' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AES_Full_AES_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_CIPHER_OR_I_CIPHER_DATA_0 bound to: 6'b010000 
	Parameter ADDR_CIPHER_OR_I_CIPHER_CTRL bound to: 6'b010100 
	Parameter ADDR_NR_DATA_0 bound to: 6'b011000 
	Parameter ADDR_NR_CTRL bound to: 6'b011100 
	Parameter ADDR_DATA_IN_BASE bound to: 6'b100000 
	Parameter ADDR_DATA_IN_HIGH bound to: 6'b101111 
	Parameter ADDR_DATA_OUT_BASE bound to: 6'b110000 
	Parameter ADDR_DATA_OUT_HIGH bound to: 6'b111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AES_Full_AES_s_axi_ram' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AES_Full_AES_s_axi.v:550]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AES_Full_AES_s_axi_ram' (1#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AES_Full_AES_s_axi.v:550]
INFO: [Synth 8-155] case statement is not full and has no default [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AES_Full_AES_s_axi.v:299]
WARNING: [Synth 8-6014] Unused sequential element int_data_out_shift_reg was removed.  [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AES_Full_AES_s_axi.v:540]
INFO: [Synth 8-6155] done synthesizing module 'AES_Full_AES_s_axi' (2#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AES_Full_AES_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'AddRoundKey' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:117]
INFO: [Synth 8-6157] synthesizing module 'AddRoundKey_expanbkb' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:475]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 624 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AddRoundKey_expanbkb_rom' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 624 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:114]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:115]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:116]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:117]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:118]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:119]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:120]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:121]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:122]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:123]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:124]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:125]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:126]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:127]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:128]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:129]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:132]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:133]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:134]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:135]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:136]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:137]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:138]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:139]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:140]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:141]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:142]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:143]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:144]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:145]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:146]
INFO: [Synth 8-3876] $readmem data file './AddRoundKey_expanbkb_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:147]
INFO: [Synth 8-6155] done synthesizing module 'AddRoundKey_expanbkb_rom' (3#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AddRoundKey_expanbkb' (4#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey_expanbkb.v:475]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1293]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1295]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1297]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1301]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1309]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1317]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1325]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1327]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1329]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1331]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1333]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1335]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1337]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1339]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1341]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1343]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1345]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1347]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1349]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1351]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1357]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1359]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1363]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1365]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1367]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1369]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1371]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1373]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1375]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1377]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1379]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1383]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1385]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:1389]
INFO: [Synth 8-6155] done synthesizing module 'AddRoundKey' (5#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AddRoundKey.v:10]
INFO: [Synth 8-6157] synthesizing module 'SubBytes' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes.v:113]
INFO: [Synth 8-6157] synthesizing module 'SubBytes_cipher' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:251]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SubBytes_cipher_rom' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:66]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:67]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:68]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:69]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:70]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:71]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:72]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:73]
INFO: [Synth 8-3876] $readmem data file './SubBytes_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:76]
INFO: [Synth 8-3876] $readmem data file './SubBytes_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:77]
INFO: [Synth 8-3876] $readmem data file './SubBytes_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:78]
INFO: [Synth 8-3876] $readmem data file './SubBytes_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:79]
INFO: [Synth 8-3876] $readmem data file './SubBytes_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:80]
INFO: [Synth 8-3876] $readmem data file './SubBytes_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:81]
INFO: [Synth 8-3876] $readmem data file './SubBytes_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:82]
INFO: [Synth 8-3876] $readmem data file './SubBytes_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:83]
INFO: [Synth 8-6155] done synthesizing module 'SubBytes_cipher_rom' (6#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:9]
INFO: [Synth 8-6155] done synthesizing module 'SubBytes_cipher' (7#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes_cipher.v:251]
INFO: [Synth 8-6155] done synthesizing module 'SubBytes' (8#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/SubBytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'MixColumns' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns.v:113]
INFO: [Synth 8-6157] synthesizing module 'MixColumns_cipher' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:475]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MixColumns_cipher_rom' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:114]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:115]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:116]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:117]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:118]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:119]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:120]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:121]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:122]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:123]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:124]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:125]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:126]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:127]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:128]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:129]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:132]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:133]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:134]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:135]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:136]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:137]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:138]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:139]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:140]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:141]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:142]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:143]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:144]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:145]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:146]
INFO: [Synth 8-3876] $readmem data file './MixColumns_cipher_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:147]
INFO: [Synth 8-6155] done synthesizing module 'MixColumns_cipher_rom' (9#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MixColumns_cipher' (10#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns_cipher.v:475]
INFO: [Synth 8-6155] done synthesizing module 'MixColumns' (11#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/MixColumns.v:10]
INFO: [Synth 8-6157] synthesizing module 'InvSubBytes' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes.v:113]
INFO: [Synth 8-6157] synthesizing module 'InvSubBytes_decipcud' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:251]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'InvSubBytes_decipcud_rom' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:66]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:67]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:68]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:69]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:70]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:71]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:72]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:73]
INFO: [Synth 8-3876] $readmem data file './InvSubBytes_decipcud_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:76]
INFO: [Synth 8-3876] $readmem data file './InvSubBytes_decipcud_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:77]
INFO: [Synth 8-3876] $readmem data file './InvSubBytes_decipcud_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:78]
INFO: [Synth 8-3876] $readmem data file './InvSubBytes_decipcud_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:79]
INFO: [Synth 8-3876] $readmem data file './InvSubBytes_decipcud_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:80]
INFO: [Synth 8-3876] $readmem data file './InvSubBytes_decipcud_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:81]
INFO: [Synth 8-3876] $readmem data file './InvSubBytes_decipcud_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:82]
INFO: [Synth 8-3876] $readmem data file './InvSubBytes_decipcud_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:83]
INFO: [Synth 8-6155] done synthesizing module 'InvSubBytes_decipcud_rom' (12#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'InvSubBytes_decipcud' (13#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes_decipcud.v:251]
INFO: [Synth 8-6155] done synthesizing module 'InvSubBytes' (14#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvSubBytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'InvMixColumns' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns.v:113]
INFO: [Synth 8-6157] synthesizing module 'InvMixColumns_decdEe' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:923]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'InvMixColumns_decdEe_rom' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:210]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:211]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:212]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:213]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:214]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:215]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:216]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:217]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:218]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:219]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:220]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:221]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:222]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:223]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:224]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:225]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:226]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:227]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:228]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:229]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:230]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:231]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:232]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:233]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:234]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:235]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:236]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:237]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:238]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:239]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:240]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:241]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:244]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:245]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:246]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:247]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:248]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:249]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:250]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:251]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:252]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:253]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:254]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:255]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:256]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:257]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:258]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:259]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:260]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:261]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:262]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:263]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:264]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:265]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:266]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:267]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:268]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:269]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:270]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:271]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:272]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:273]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:274]
INFO: [Synth 8-3876] $readmem data file './InvMixColumns_decdEe_rom.dat' is read successfully [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:275]
INFO: [Synth 8-6155] done synthesizing module 'InvMixColumns_decdEe_rom' (15#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'InvMixColumns_decdEe' (16#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns_decdEe.v:923]
INFO: [Synth 8-6155] done synthesizing module 'InvMixColumns' (17#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/InvMixColumns.v:10]
INFO: [Synth 8-6155] done synthesizing module 'AES_Full' (18#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/608b/hdl/verilog/AES_Full.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ZAES_AES_Full_0_0' (19#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ip/ZAES_AES_Full_0_0/synth/ZAES_AES_Full_0_0.v:57]
WARNING: [Synth 8-3331] design InvMixColumns_decdEe has unconnected port reset
WARNING: [Synth 8-3331] design InvSubBytes_decipcud has unconnected port reset
WARNING: [Synth 8-3331] design MixColumns_cipher has unconnected port reset
WARNING: [Synth 8-3331] design SubBytes_cipher has unconnected port reset
WARNING: [Synth 8-3331] design AddRoundKey_expanbkb has unconnected port reset
WARNING: [Synth 8-3331] design AddRoundKey has unconnected port round[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 613.098 ; gain = 335.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 613.098 ; gain = 335.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 613.098 ; gain = 335.488
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ip/ZAES_AES_Full_0_0/constraints/AES_Full_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.srcs/sources_1/bd/ZAES/ip/ZAES_AES_Full_0_0/constraints/AES_Full_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.runs/ZAES_AES_Full_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.runs/ZAES_AES_Full_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1042.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1042.543 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1044.047 ; gain = 1.723
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1044.047 ; gain = 766.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1044.047 ; gain = 766.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.runs/ZAES_AES_Full_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1044.047 ; gain = 766.438
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram8" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram8" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram9" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram9" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram10" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram10" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram11" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram11" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram12" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram12" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram13" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram13" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram14" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram14" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram15" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram15" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "sel_tmp4_fu_1169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_1163_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp_fu_1157_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram8" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram8" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram9" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram9" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram10" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram10" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram11" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram11" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram12" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram12" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram13" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram13" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram14" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram14" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram15" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram15" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Common 17-14] Message 'Synth 8-5547' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "grp_fu_4905_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4911_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4917_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4923_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4929_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4941_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4947_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4953_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4959_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4965_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4971_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4977_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4905_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4911_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4917_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4923_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4929_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4941_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4947_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4953_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4959_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4965_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4971_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4977_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 1044.047 ; gain = 766.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 32    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 14    
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
	   4 Input      8 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 593   
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 24    
+---RAMs : 
	              128 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 160   
+---Muxes : 
	 252 Input    251 Bit        Muxes := 1     
	   2 Input    236 Bit        Muxes := 15    
	   2 Input    234 Bit        Muxes := 1     
	   2 Input    232 Bit        Muxes := 1     
	   2 Input    230 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   2 Input    226 Bit        Muxes := 1     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input    222 Bit        Muxes := 1     
	   2 Input    220 Bit        Muxes := 1     
	   2 Input    218 Bit        Muxes := 1     
	   2 Input    216 Bit        Muxes := 1     
	   2 Input    214 Bit        Muxes := 1     
	   2 Input    212 Bit        Muxes := 1     
	   2 Input    210 Bit        Muxes := 1     
	   2 Input    208 Bit        Muxes := 1     
	   2 Input    206 Bit        Muxes := 1     
	   2 Input    205 Bit        Muxes := 1     
	   2 Input    203 Bit        Muxes := 1     
	   2 Input    201 Bit        Muxes := 1     
	   2 Input    200 Bit        Muxes := 1     
	   2 Input    198 Bit        Muxes := 1     
	   2 Input    196 Bit        Muxes := 1     
	   2 Input    195 Bit        Muxes := 1     
	   2 Input    193 Bit        Muxes := 1     
	   2 Input    191 Bit        Muxes := 1     
	   2 Input    190 Bit        Muxes := 1     
	   2 Input    188 Bit        Muxes := 1     
	   2 Input    186 Bit        Muxes := 1     
	   2 Input    185 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input    181 Bit        Muxes := 1     
	   2 Input    180 Bit        Muxes := 1     
	   2 Input    178 Bit        Muxes := 1     
	   2 Input    176 Bit        Muxes := 1     
	   2 Input    175 Bit        Muxes := 1     
	   2 Input    173 Bit        Muxes := 1     
	   2 Input    171 Bit        Muxes := 1     
	   2 Input    170 Bit        Muxes := 1     
	   2 Input    168 Bit        Muxes := 1     
	   2 Input    166 Bit        Muxes := 1     
	   2 Input    165 Bit        Muxes := 1     
	   2 Input    163 Bit        Muxes := 1     
	   2 Input    161 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    158 Bit        Muxes := 1     
	   2 Input    156 Bit        Muxes := 1     
	   2 Input    155 Bit        Muxes := 1     
	   2 Input    153 Bit        Muxes := 1     
	   2 Input    151 Bit        Muxes := 1     
	   2 Input    150 Bit        Muxes := 1     
	   2 Input    148 Bit        Muxes := 1     
	   2 Input    146 Bit        Muxes := 1     
	   2 Input    145 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	   2 Input    141 Bit        Muxes := 1     
	   2 Input    140 Bit        Muxes := 1     
	   2 Input    138 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 15    
	   2 Input    102 Bit        Muxes := 1     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     90 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     86 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 28    
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 278   
	  31 Input      4 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AES_Full_AES_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module AES_Full_AES_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module AddRoundKey_expanbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
+---ROMs : 
	                              ROMs := 32    
Module AddRoundKey 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 32    
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 16    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 65    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SubBytes_cipher_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---ROMs : 
	                              ROMs := 16    
Module SubBytes 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 1     
Module MixColumns_cipher_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
+---ROMs : 
	                              ROMs := 32    
Module MixColumns 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 16    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 1     
Module InvSubBytes_decipcud_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---ROMs : 
	                              ROMs := 16    
Module InvSubBytes 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 1     
Module InvMixColumns_decdEe_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 64    
+---ROMs : 
	                              ROMs := 64    
Module InvMixColumns 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 16    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 1     
Module AES_Full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 14    
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 352   
	                1 Bit    Registers := 9     
+---Muxes : 
	 252 Input    251 Bit        Muxes := 1     
	   2 Input    236 Bit        Muxes := 15    
	   2 Input    234 Bit        Muxes := 1     
	   2 Input    232 Bit        Muxes := 1     
	   2 Input    230 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   2 Input    226 Bit        Muxes := 1     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input    222 Bit        Muxes := 1     
	   2 Input    220 Bit        Muxes := 1     
	   2 Input    218 Bit        Muxes := 1     
	   2 Input    216 Bit        Muxes := 1     
	   2 Input    214 Bit        Muxes := 1     
	   2 Input    212 Bit        Muxes := 1     
	   2 Input    210 Bit        Muxes := 1     
	   2 Input    208 Bit        Muxes := 1     
	   2 Input    206 Bit        Muxes := 1     
	   2 Input    205 Bit        Muxes := 1     
	   2 Input    203 Bit        Muxes := 1     
	   2 Input    201 Bit        Muxes := 1     
	   2 Input    200 Bit        Muxes := 1     
	   2 Input    198 Bit        Muxes := 1     
	   2 Input    196 Bit        Muxes := 1     
	   2 Input    195 Bit        Muxes := 1     
	   2 Input    193 Bit        Muxes := 1     
	   2 Input    191 Bit        Muxes := 1     
	   2 Input    190 Bit        Muxes := 1     
	   2 Input    188 Bit        Muxes := 1     
	   2 Input    186 Bit        Muxes := 1     
	   2 Input    185 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input    181 Bit        Muxes := 1     
	   2 Input    180 Bit        Muxes := 1     
	   2 Input    178 Bit        Muxes := 1     
	   2 Input    176 Bit        Muxes := 1     
	   2 Input    175 Bit        Muxes := 1     
	   2 Input    173 Bit        Muxes := 1     
	   2 Input    171 Bit        Muxes := 1     
	   2 Input    170 Bit        Muxes := 1     
	   2 Input    168 Bit        Muxes := 1     
	   2 Input    166 Bit        Muxes := 1     
	   2 Input    165 Bit        Muxes := 1     
	   2 Input    163 Bit        Muxes := 1     
	   2 Input    161 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    158 Bit        Muxes := 1     
	   2 Input    156 Bit        Muxes := 1     
	   2 Input    155 Bit        Muxes := 1     
	   2 Input    153 Bit        Muxes := 1     
	   2 Input    151 Bit        Muxes := 1     
	   2 Input    150 Bit        Muxes := 1     
	   2 Input    148 Bit        Muxes := 1     
	   2 Input    146 Bit        Muxes := 1     
	   2 Input    145 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	   2 Input    141 Bit        Muxes := 1     
	   2 Input    140 Bit        Muxes := 1     
	   2 Input    138 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 15    
	   2 Input    102 Bit        Muxes := 1     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     90 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     86 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 80    
	  31 Input      4 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "sel_tmp_fu_1157_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_1163_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp4_fu_1169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4905_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4971_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4977_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4965_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4959_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4953_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4947_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4941_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4929_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4923_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4917_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_4911_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design AddRoundKey has unconnected port round[7]
WARNING: [Synth 8-3331] design AddRoundKey has unconnected port round[6]
INFO: [Synth 8-3971] The signal int_data_in/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_data_out/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/Nr_read_reg_5057_reg[6]' (FDE) to 'inst/tmp_cast_reg_5081_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Nr_read_reg_5057_reg[7]' (FDE) to 'inst/tmp_cast_reg_5081_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Nr_read_reg_5057_reg[5]' (FDE) to 'inst/tmp_cast_reg_5081_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Nr_read_reg_5057_reg[4]' (FDE) to 'inst/tmp_cast_reg_5081_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Nr_read_reg_5057_reg[1]' (FDE) to 'inst/tmp_cast_reg_5081_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Nr_read_reg_5057_reg[0]' (FDE) to 'inst/tmp_cast_reg_5081_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Nr_read_reg_5057_reg[3]' (FDE) to 'inst/tmp_cast_reg_5081_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Nr_read_reg_5057_reg[2]' (FDE) to 'inst/tmp_cast_reg_5081_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_cast_reg_5081_reg[8] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module AES_Full_AES_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module AES_Full_AES_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:35 . Memory (MB): peak = 1044.047 ; gain = 766.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|AES_Full_AES_s_axi_ram: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|AES_Full_AES_s_axi_ram: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/AES_Full_AES_s_axi_U/i_1/int_data_in/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/AES_Full_AES_s_axi_U/i_1/int_data_in/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/AES_Full_AES_s_axi_U/i_2/int_data_out/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_0/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_1/expandedKey_U/AddRoundKey_expanbkb_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_2/expandedKey_U/AddRoundKey_expanbkb_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_3/expandedKey_U/AddRoundKey_expanbkb_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_4/expandedKey_U/AddRoundKey_expanbkb_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_5/expandedKey_U/AddRoundKey_expanbkb_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_6/expandedKey_U/AddRoundKey_expanbkb_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_7/expandedKey_U/AddRoundKey_expanbkb_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_8/expandedKey_U/AddRoundKey_expanbkb_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_9/expandedKey_U/AddRoundKey_expanbkb_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_10/expandedKey_U/AddRoundKey_expanbkb_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_11/expandedKey_U/AddRoundKey_expanbkb_rom_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_12/expandedKey_U/AddRoundKey_expanbkb_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_13/expandedKey_U/AddRoundKey_expanbkb_rom_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_14/expandedKey_U/AddRoundKey_expanbkb_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_15/expandedKey_U/AddRoundKey_expanbkb_rom_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_16/expandedKey_U/AddRoundKey_expanbkb_rom_U/q16_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_17/expandedKey_U/AddRoundKey_expanbkb_rom_U/q17_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_18/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_19/expandedKey_U/AddRoundKey_expanbkb_rom_U/q19_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_20/expandedKey_U/AddRoundKey_expanbkb_rom_U/q20_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_21/expandedKey_U/AddRoundKey_expanbkb_rom_U/q21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_22/expandedKey_U/AddRoundKey_expanbkb_rom_U/q22_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_23/expandedKey_U/AddRoundKey_expanbkb_rom_U/q23_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_24/expandedKey_U/AddRoundKey_expanbkb_rom_U/q24_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_25/expandedKey_U/AddRoundKey_expanbkb_rom_U/q25_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_26/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_27/expandedKey_U/AddRoundKey_expanbkb_rom_U/q27_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_28/expandedKey_U/AddRoundKey_expanbkb_rom_U/q28_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_29/expandedKey_U/AddRoundKey_expanbkb_rom_U/q29_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_30/expandedKey_U/AddRoundKey_expanbkb_rom_U/q30_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_AddRoundKey_fu_1972/AddRoundKey_expanbkb_rom_Ui_31/expandedKey_U/AddRoundKey_expanbkb_rom_U/q31_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_0/cipher_U/SubBytes_cipher_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_1/cipher_U/SubBytes_cipher_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_2/cipher_U/SubBytes_cipher_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_3/cipher_U/SubBytes_cipher_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_4/cipher_U/SubBytes_cipher_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_5/cipher_U/SubBytes_cipher_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_6/cipher_U/SubBytes_cipher_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_7/cipher_U/SubBytes_cipher_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_8/cipher_U/SubBytes_cipher_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_9/cipher_U/SubBytes_cipher_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_10/cipher_U/SubBytes_cipher_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_11/cipher_U/SubBytes_cipher_rom_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_12/cipher_U/SubBytes_cipher_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_13/cipher_U/SubBytes_cipher_rom_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_14/cipher_U/SubBytes_cipher_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_SubBytes_fu_2181/SubBytes_cipher_rom_Ui_15/cipher_U/SubBytes_cipher_rom_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_0/cipher_U/MixColumns_cipher_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_1/cipher_U/MixColumns_cipher_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_2/cipher_U/MixColumns_cipher_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_3/cipher_U/MixColumns_cipher_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_4/cipher_U/MixColumns_cipher_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_5/cipher_U/MixColumns_cipher_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_6/cipher_U/MixColumns_cipher_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_7/cipher_U/MixColumns_cipher_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_8/cipher_U/MixColumns_cipher_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_9/cipher_U/MixColumns_cipher_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_10/cipher_U/MixColumns_cipher_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_11/cipher_U/MixColumns_cipher_rom_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_12/cipher_U/MixColumns_cipher_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_13/cipher_U/MixColumns_cipher_rom_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_14/cipher_U/MixColumns_cipher_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_15/cipher_U/MixColumns_cipher_rom_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_16/cipher_U/MixColumns_cipher_rom_U/q16_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_17/cipher_U/MixColumns_cipher_rom_U/q17_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_18/cipher_U/MixColumns_cipher_rom_U/q18_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_19/cipher_U/MixColumns_cipher_rom_U/q19_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_20/cipher_U/MixColumns_cipher_rom_U/q20_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_21/cipher_U/MixColumns_cipher_rom_U/q21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_22/cipher_U/MixColumns_cipher_rom_U/q22_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_23/cipher_U/MixColumns_cipher_rom_U/q23_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_24/cipher_U/MixColumns_cipher_rom_U/q24_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_25/cipher_U/MixColumns_cipher_rom_U/q25_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_26/cipher_U/MixColumns_cipher_rom_U/q26_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_27/cipher_U/MixColumns_cipher_rom_U/q27_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_28/cipher_U/MixColumns_cipher_rom_U/q28_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_29/cipher_U/MixColumns_cipher_rom_U/q29_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_30/cipher_U/MixColumns_cipher_rom_U/q30_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_MixColumns_fu_2266/MixColumns_cipher_rom_Ui_31/cipher_U/MixColumns_cipher_rom_U/q31_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_0/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_1/decipher_U/InvSubBytes_decipcud_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_2/decipher_U/InvSubBytes_decipcud_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_3/decipher_U/InvSubBytes_decipcud_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_4/decipher_U/InvSubBytes_decipcud_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_5/decipher_U/InvSubBytes_decipcud_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_6/decipher_U/InvSubBytes_decipcud_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_7/decipher_U/InvSubBytes_decipcud_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_8/decipher_U/InvSubBytes_decipcud_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_9/decipher_U/InvSubBytes_decipcud_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_10/decipher_U/InvSubBytes_decipcud_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_11/decipher_U/InvSubBytes_decipcud_rom_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_12/decipher_U/InvSubBytes_decipcud_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_13/decipher_U/InvSubBytes_decipcud_rom_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_14/decipher_U/InvSubBytes_decipcud_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvSubBytes_fu_2351/InvSubBytes_decipcud_rom_Ui_15/decipher_U/InvSubBytes_decipcud_rom_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_InvMixColumns_fu_2436/InvMixColumns_decdEe_rom_Ui_0/decipher_U/InvMixColumns_decdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:45 . Memory (MB): peak = 1044.047 ; gain = 766.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:58 . Memory (MB): peak = 1164.793 ; gain = 887.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|AES_Full_AES_s_axi_ram: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|AES_Full_AES_s_axi_ram: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:02:03 . Memory (MB): peak = 1170.113 ; gain = 892.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:02:05 . Memory (MB): peak = 1170.113 ; gain = 892.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:02:05 . Memory (MB): peak = 1170.113 ; gain = 892.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:02:06 . Memory (MB): peak = 1170.113 ; gain = 892.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:02:06 . Memory (MB): peak = 1170.113 ; gain = 892.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:02:06 . Memory (MB): peak = 1170.113 ; gain = 892.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:02:06 . Memory (MB): peak = 1170.113 ; gain = 892.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     6|
|2     |LUT2       |    80|
|3     |LUT3       |   834|
|4     |LUT4       |   648|
|5     |LUT5       |   943|
|6     |LUT6       |   962|
|7     |MUXF7      |    10|
|8     |RAMB18E1   |    16|
|9     |RAMB18E1_1 |    24|
|10    |RAMB18E1_2 |    40|
|11    |RAMB36E1   |     2|
|12    |FDRE       |  3867|
|13    |FDSE       |     9|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------+------+
|      |Instance                           |Module                   |Cells |
+------+-----------------------------------+-------------------------+------+
|1     |top                                |                         |  7441|
|2     |  inst                             |AES_Full                 |  7441|
|3     |    AES_Full_AES_s_axi_U           |AES_Full_AES_s_axi       |   454|
|4     |      int_data_in                  |AES_Full_AES_s_axi_ram   |    50|
|5     |      int_data_out                 |AES_Full_AES_s_axi_ram_0 |   228|
|6     |    grp_AddRoundKey_fu_1972        |AddRoundKey              |  1008|
|7     |      expandedKey_U                |AddRoundKey_expanbkb     |   621|
|8     |        AddRoundKey_expanbkb_rom_U |AddRoundKey_expanbkb_rom |   621|
|9     |    grp_InvMixColumns_fu_2436      |InvMixColumns            |  1491|
|10    |      decipher_U                   |InvMixColumns_decdEe     |  1310|
|11    |        InvMixColumns_decdEe_rom_U |InvMixColumns_decdEe_rom |  1310|
|12    |    grp_InvSubBytes_fu_2351        |InvSubBytes              |   431|
|13    |      decipher_U                   |InvSubBytes_decipcud     |   269|
|14    |        InvSubBytes_decipcud_rom_U |InvSubBytes_decipcud_rom |   269|
|15    |    grp_MixColumns_fu_2266         |MixColumns               |   427|
|16    |      cipher_U                     |MixColumns_cipher        |   273|
|17    |        MixColumns_cipher_rom_U    |MixColumns_cipher_rom    |   273|
|18    |    grp_SubBytes_fu_2181           |SubBytes                 |   327|
|19    |      cipher_U                     |SubBytes_cipher          |   137|
|20    |        SubBytes_cipher_rom_U      |SubBytes_cipher_rom      |   137|
+------+-----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:02:06 . Memory (MB): peak = 1170.113 ; gain = 892.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:01:51 . Memory (MB): peak = 1170.113 ; gain = 461.555
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:02:07 . Memory (MB): peak = 1170.113 ; gain = 892.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1170.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
592 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:02:11 . Memory (MB): peak = 1170.113 ; gain = 895.488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1170.113 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.runs/ZAES_AES_Full_0_0_synth_1/ZAES_AES_Full_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ZAES_AES_Full_0_0, cache-ID = 9738966ecdefc23c
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1170.113 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES/PynqZ1AES.runs/ZAES_AES_Full_0_0_synth_1/ZAES_AES_Full_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZAES_AES_Full_0_0_utilization_synth.rpt -pb ZAES_AES_Full_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  8 17:16:00 2019...
