<div align="center">

## RISC-Y Core
#### Very much a RISC-V core, written in SystemVerilog

[![Verilog](https://img.shields.io/badge/SystemVerilog-00599C.svg?style=for-the-badge&logoColor=white&logo=systemverilog)]()
[![RISC](https://img.shields.io/badge/risc--v-283272.svg?style=for-the-badge&logoColor=white&logo=riscv)]()

</div>

