INFO: [v++ 60-1548] Creating build summary session with primary output /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls_pfb.hlscompile_summary, at Sat Jan  3 13:25:29 2026
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb -config /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg -cmdlineconfig /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'brett' on host 'brett-System-Product-Name' (Linux_x86_64 version 6.8.0-90-generic) on Sat Jan 03 13:25:30 PST 2026
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/brett/FX_Correlator/pfb/hls_pfb'
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb 
INFO: [HLS 200-1510] Running: open_project /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb.cpp' at /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/brett/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/brett/FX_Correlator/pfb/hls_pfb/pfb.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=pfb_tb.cpp' at /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5)
INFO: [HLS 200-10] Adding test bench file '/home/brett/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=pfb_multichannel_decimator' at /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying ini 'part=xc7z045ffg900-2' at /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/brett/FX_Correlator/pfb/hls_pfb/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: apply_ini /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 274.207 MB.
INFO: [HLS 200-10] Analyzing design file '/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS interface' can only be applied inside function body (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:15:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.16 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.29 seconds; current allocated memory: 277.109 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,637 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 436 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 425 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,186 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 561 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 802 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 802 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 802 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 802 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 888 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 871 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 845 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 910 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'store_loop' is marked as complete unroll implied by the pipeline pragma (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:61:21)
INFO: [HLS 214-291] Loop 'channel_loop' is marked as complete unroll implied by the pipeline pragma (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:68:23)
INFO: [HLS 214-291] Loop 'tap_loop' is marked as complete unroll implied by the pipeline pragma (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:73:23)
INFO: [HLS 214-186] Unrolling loop 'store_loop' (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:61:21) in function 'compute_pfb' completely with a factor of 4 (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'channel_loop' (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:68:23) in function 'compute_pfb' completely with a factor of 4 (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'tap_loop' (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:73:23) in function 'compute_pfb' completely with a factor of 4 (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11compute_pfbRN3hls6streamI17parallel_sample_tLi0EEES3_PK8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEE13branch_memory.q': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11compute_pfbRN3hls6streamI17parallel_sample_tLi0EEES3_PK8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEE13branch_memory.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:38:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_read_to_compute' with compact=bit mode in 128-bits (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:153:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_compute_to_write' with compact=bit mode in 128-bits (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:154:36)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'compute_pfb(hls::stream<parallel_sample_t, 0>&, hls::stream<parallel_sample_t, 0>&, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const*)::local_coeffs' due to pipeline pragma (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11compute_pfbRN3hls6streamI17parallel_sample_tLi0EEES3_PK8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEE12local_coeffs': Cyclic partitioning with factor 5 on dimension 1. (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:45:0)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 16 in loop 'load_coeffs'(/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:49:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:49:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.06 seconds. CPU system time: 0.15 seconds. Elapsed time: 6 seconds; current allocated memory: 279.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 279.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 279.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 280.930 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'pfb_multichannel_decimator' (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:117:1), detected/extracted 3 process function(s): 
	 'read_inputs'
	 'compute_pfb'
	 'write_outputs'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_pfb' (/home/brett/FX_Correlator/pfb/hls_pfb/pfb.cpp:31:22)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 305.434 MB.
WARNING: [HLS 200-1449] Process compute_pfb has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 346.613 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pfb_multichannel_decimator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 348.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 348.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pfb_Pipeline_load_coeffs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'load_coeffs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 348.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pfb_Pipeline_compute_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'compute_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'compute_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 352.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pfb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_outputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'write_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pfb_multichannel_decimator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 352.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 352.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pfb_Pipeline_load_coeffs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pfb_Pipeline_load_coeffs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 354.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pfb_Pipeline_compute_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3Gfk' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_31s_31_4_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_31_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pfb_Pipeline_compute_loop'.
INFO: [RTMG 210-278] Implementing memory 'pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 359.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pfb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'coeff_loaded' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Lf8' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'write_bank_idx' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pfb'.
INFO: [RTMG 210-278] Implementing memory 'pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 368.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_outputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_outputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 369.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pfb_multichannel_decimator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_i0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_q0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_i1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_q1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_i2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_q2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_i3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_q3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_i0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_q0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_i1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_q1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_i2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_q2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_i3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_q3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/coeff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pfb_multichannel_decimator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'coeff' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pfb_multichannel_decimator'.
INFO: [RTMG 210-285] Implementing FIFO 'stream_read_to_compute_U(pfb_multichannel_decimator_fifo_w128_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_compute_to_write_U(pfb_multichannel_decimator_fifo_w128_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_outputs_U0_U(pfb_multichannel_decimator_start_for_write_outputs_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 371.516 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 374.934 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 384.180 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pfb_multichannel_decimator.
INFO: [VLOG 209-307] Generating Verilog RTL for pfb_multichannel_decimator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.43 seconds. CPU system time: 0.32 seconds. Elapsed time: 8.74 seconds; current allocated memory: 110.102 MB.
INFO: [HLS 200-1510] Running: export_design -flow none -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan  3 13:25:44 2026...
INFO: [HLS 200-802] Generated output file hls_pfb/pfb_multichannel_decimator.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5.8 seconds. CPU system time: 0.21 seconds. Elapsed time: 8.49 seconds; current allocated memory: 7.109 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 10.01 seconds. Total CPU system time: 0.6 seconds. Total elapsed time: 18 seconds; peak allocated memory: 391.418 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Jan  3 13:25:48 2026...
INFO: [v++ 60-791] Total elapsed time: 0h 0m 21s
