<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4193" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4193{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4193{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4193{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4193{left:70px;bottom:1084px;letter-spacing:-0.1px;}
#t5_4193{left:156px;bottom:1084px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t6_4193{left:70px;bottom:1062px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t7_4193{left:70px;bottom:1045px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t8_4193{left:70px;bottom:1019px;}
#t9_4193{left:96px;bottom:1022px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#ta_4193{left:96px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#tb_4193{left:96px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_4193{left:96px;bottom:972px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#td_4193{left:70px;bottom:945px;}
#te_4193{left:96px;bottom:949px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tf_4193{left:96px;bottom:932px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tg_4193{left:70px;bottom:873px;letter-spacing:0.13px;}
#th_4193{left:152px;bottom:873px;letter-spacing:0.15px;word-spacing:0.01px;}
#ti_4193{left:70px;bottom:851px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tj_4193{left:70px;bottom:834px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tk_4193{left:70px;bottom:817px;letter-spacing:-0.17px;word-spacing:-0.62px;}
#tl_4193{left:70px;bottom:800px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tm_4193{left:70px;bottom:778px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#tn_4193{left:70px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_4193{left:70px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tp_4193{left:70px;bottom:727px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#tq_4193{left:70px;bottom:710px;letter-spacing:-0.21px;word-spacing:-0.43px;}
#tr_4193{left:70px;bottom:687px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#ts_4193{left:70px;bottom:671px;letter-spacing:-0.21px;word-spacing:-1.05px;}
#tt_4193{left:70px;bottom:654px;letter-spacing:-0.2px;word-spacing:-0.8px;}
#tu_4193{left:70px;bottom:595px;letter-spacing:0.13px;}
#tv_4193{left:152px;bottom:595px;letter-spacing:0.17px;word-spacing:0.01px;}
#tw_4193{left:70px;bottom:573px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#tx_4193{left:70px;bottom:556px;letter-spacing:-0.17px;word-spacing:-0.88px;}
#ty_4193{left:70px;bottom:539px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tz_4193{left:70px;bottom:522px;letter-spacing:-0.27px;}
#t10_4193{left:70px;bottom:464px;letter-spacing:0.13px;}
#t11_4193{left:152px;bottom:464px;letter-spacing:0.15px;word-spacing:0.01px;}
#t12_4193{left:70px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t13_4193{left:70px;bottom:425px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_4193{left:70px;bottom:408px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t15_4193{left:70px;bottom:391px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t16_4193{left:70px;bottom:341px;letter-spacing:-0.08px;}
#t17_4193{left:156px;bottom:341px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t18_4193{left:70px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_4193{left:70px;bottom:302px;letter-spacing:-0.16px;word-spacing:-1.31px;}
#t1a_4193{left:70px;bottom:285px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1b_4193{left:70px;bottom:268px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1c_4193{left:70px;bottom:244px;letter-spacing:-0.16px;}
#t1d_4193{left:96px;bottom:244px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1e_4193{left:70px;bottom:219px;letter-spacing:-0.15px;}
#t1f_4193{left:96px;bottom:219px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#t1g_4193{left:70px;bottom:195px;letter-spacing:-0.14px;}
#t1h_4193{left:96px;bottom:195px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1i_4193{left:96px;bottom:178px;letter-spacing:-0.18px;word-spacing:-0.44px;}

.s1_4193{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4193{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4193{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4193{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4193{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4193{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4193" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4193Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4193" style="-webkit-user-select: none;"><object width="935" height="1210" data="4193/4193.svg" type="image/svg+xml" id="pdf4193" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4193" class="t s1_4193">Vol. 3C </span><span id="t2_4193" class="t s1_4193">33-31 </span>
<span id="t3_4193" class="t s2_4193">INTEL® PROCESSOR TRACE </span>
<span id="t4_4193" class="t s3_4193">33.3.2.2 </span><span id="t5_4193" class="t s3_4193">Disabling Packet Generation </span>
<span id="t6_4193" class="t s4_4193">After disabling packet generation by clearing IA32_RTIT_CTL, it is advisable to read the IA32_RTIT_STATUS MSR </span>
<span id="t7_4193" class="t s4_4193">(Section 33.2.8.4): </span>
<span id="t8_4193" class="t s5_4193">• </span><span id="t9_4193" class="t s4_4193">If the Error bit is set, an operational error was encountered, and the trace is most likely compromised. Software </span>
<span id="ta_4193" class="t s4_4193">should check the source of the error (by examining the output MSR values), correct the source of the problem, </span>
<span id="tb_4193" class="t s4_4193">and then attempt to gather the trace again. For details on operational errors, see Section 33.3.10. Software </span>
<span id="tc_4193" class="t s4_4193">should clear IA32_RTIT_STATUS.Error before re-enabling packet generation. </span>
<span id="td_4193" class="t s5_4193">• </span><span id="te_4193" class="t s4_4193">If the Stopped bit is set, software execution encountered an IP TraceStop (see Section 33.2.5.3) or the ToPA </span>
<span id="tf_4193" class="t s4_4193">Stop condition (see “ToPA STOP” in Section 33.2.7.2) before packet generation was disabled. </span>
<span id="tg_4193" class="t s6_4193">33.3.3 </span><span id="th_4193" class="t s6_4193">Flushing Trace Output </span>
<span id="ti_4193" class="t s4_4193">Packets are first buffered internally and then written out asynchronously. To collect packet output for post- </span>
<span id="tj_4193" class="t s4_4193">processing, a collector needs first to ensure that all packet data has been flushed from internal buffers. Software </span>
<span id="tk_4193" class="t s4_4193">can ensure this by stopping packet generation by clearing IA32_RTIT_CTL.TraceEn (see “Disabling Packet Genera- </span>
<span id="tl_4193" class="t s4_4193">tion” in Section 33.2.8.2). </span>
<span id="tm_4193" class="t s4_4193">When software clears IA32_RTIT_CTL.TraceEn to flush out internally buffered packets, the logical processor issues </span>
<span id="tn_4193" class="t s4_4193">an SFENCE operation which ensures that WC trace output stores will be ordered with respect to the next store, or </span>
<span id="to_4193" class="t s4_4193">serializing operation. A subsequent read from the same logical processor will see the flushed trace data, while a </span>
<span id="tp_4193" class="t s4_4193">read from another logical processor should be preceded by a store, fence, or architecturally serializing operation on </span>
<span id="tq_4193" class="t s4_4193">the tracing logical processor. </span>
<span id="tr_4193" class="t s4_4193">When the flush operations complete, the IA32_RTIT_OUTPUT_* MSR values indicate where the trace ended. While </span>
<span id="ts_4193" class="t s4_4193">TraceEn is set, these MSRs may hold stale values. Further, if a ToPA region with INT=1 is filled, meaning a ToPA PMI </span>
<span id="tt_4193" class="t s4_4193">has been triggered, IA32_PERF_GLOBAL_STATUS.Trace_ToPA_PMI[55] will be set by the time the flush completes. </span>
<span id="tu_4193" class="t s6_4193">33.3.4 </span><span id="tv_4193" class="t s6_4193">Warm Reset </span>
<span id="tw_4193" class="t s4_4193">The MSRs software uses to program Intel Processor Trace are cleared after a power-on RESET (or cold RESET). On </span>
<span id="tx_4193" class="t s4_4193">a warm RESET, the contents of those MSRs can retain their values from before the warm RESET with the exception </span>
<span id="ty_4193" class="t s4_4193">that IA32_RTIT_CTL.TraceEn will be cleared (which may have the side effect of clearing some bits in </span>
<span id="tz_4193" class="t s4_4193">IA32_RTIT_STATUS). </span>
<span id="t10_4193" class="t s6_4193">33.3.5 </span><span id="t11_4193" class="t s6_4193">Context Switch Consideration </span>
<span id="t12_4193" class="t s4_4193">To facilitate construction of instruction execution traces at the granularity of a software process or thread context, </span>
<span id="t13_4193" class="t s4_4193">software can save and restore the states of the trace configuration MSRs across the process or thread context </span>
<span id="t14_4193" class="t s4_4193">switch boundary. The principle is the same as saving and restoring the typical architectural processor states across </span>
<span id="t15_4193" class="t s4_4193">context switches. </span>
<span id="t16_4193" class="t s3_4193">33.3.5.1 </span><span id="t17_4193" class="t s3_4193">Manual Trace Configuration Context Switch </span>
<span id="t18_4193" class="t s4_4193">The configuration can be saved and restored through a sequence of instructions of RDMSR, management of MSR </span>
<span id="t19_4193" class="t s4_4193">content and WRMSR. To stop tracing and to ensure that all configuration MSRs contain stable values, software must </span>
<span id="t1a_4193" class="t s4_4193">clear IA32_RTIT_CTL.TraceEn before reading any other trace configuration MSRs. The recommended method for </span>
<span id="t1b_4193" class="t s4_4193">saving trace configuration context manually follows: </span>
<span id="t1c_4193" class="t s4_4193">1. </span><span id="t1d_4193" class="t s4_4193">RDMSR IA32_RTIT_CTL, save value to memory </span>
<span id="t1e_4193" class="t s4_4193">2. </span><span id="t1f_4193" class="t s4_4193">WRMSR IA32_RTIT_CTL with saved value from RDMSR above and TraceEn cleared </span>
<span id="t1g_4193" class="t s4_4193">3. </span><span id="t1h_4193" class="t s4_4193">RDMSR all other configuration MSRs whose values had changed from previous saved value, save changed </span>
<span id="t1i_4193" class="t s4_4193">values to memory </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
