CORE
../../verilog/SVA/system_verilog_assertion1.sv
--buechi --module main --bound 20 --trace
^EXIT=10$
^SIGNAL=0$
^Counterexample:$
--
^warning: ignoring
