# fifo

* paramterized FIFO implemented in System Verilog
* all signals/data are non-handshaked
