Info Session started: Sat Nov 11 20:07:31 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADDU-VI-SEW32_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vx
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADDU-VI-SEW32_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADDU-VI-SEW32_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADDU-VI-SEW32_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:31 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADDU-VI-SEW32_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000dac 0x00000dac R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADDU-VI-SEW32_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a00 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a00
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a00 bytes 4 0x86569d27
Info (ICV_FN) Finishing coverage at 0x80000d90
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSADDU-VI-SEW32_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vx
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/32 :   3.12%
Info   Coverage points hit   : 66/2910 :   2.27%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
86569d27
429ede3d
20219a51
91a8d5fd
0466250f
0466250f
e31ffa64
c737ad3a
91a8d5fd
bd8f6c65
0466250f
e31ffa64
c737ad3a
e54c8c1e
0692dadf
2c63c847
c737ad3a
e54c8c1e
ffffffff
0692dadf
2c63c847
fbba7ae7
195b62bf
f600a3d1
ffffffff
ffffffff
fbba7ae7
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
34b80fe3
3aef6003
34267ae8
681454cf
67dd34a1
b02d664d
b2d3f1d4
824d39bd
681454cf
67dd34a1
b2d3f1c5
b2d3f1d4
824d39bd
5233a4ec
18fc88d5
37bf4071
b2d3f1d4
824d39bd
5233a4ec
d498365f
37bf4071
c83b3c30
d1bc7dd8
a968a97f
d4983651
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
62f6cb7c
3874f8a5
6075c1a2
951e8621
4ff09378
4ff09387
9b327bb7
b32a4c61
6075c1b1
951e8630
4ff09387
9b327bb7
b32a4c61
03d5082a
0b56ed8c
484605f6
b32a4c52
b32a4c52
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
17a2fb29
0b56ed9b
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
9b1a8043
da4c9687
426b8dfc
e0e9092d
f6323d53
73b3e157
4bfb003e
86b081d5
e0e9092c
73b3e156
73b3e156
86b081d4
f22b6484
f22b6484
0cc9d6c8
3b9b3ddc
4bfb003d
86b081d4
f22b6484
93b06678
3b9b3ddc
169dbce8
05252532
a2167b52
ffffffff
3b9b3ddc
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
05252532
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
ffffffff
97056592
8bfcad15
4e1181e9
ffffffff
ffffffff
527e81e3
ffffffff
8bfcad24
4e1181f8
445da8db
ea35fe28
527e81f2
79e910ec
c47c5d71
24e0658c
527e81e3
527e81f2
79e910ec
0be793c2
24e0658c
47c6f638
c3a22eae
4ed86866
0be793c2
c47c5d80
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
e6b6a12b
4daa96e4
d7a568ff
66652ece
dfcadff0
3be0155e
691501a0
f1bcd85c
dfcadfe1
dfcadff0
3be0155e
f1bcd84d
f1bcd85c
734b986c
4c45120b
fde223d8
691501a0
f1bcd85c
734b986c
3533090a
fde223d8
dbee5e94
982bc336
65e3c70c
353308fb
4c45120b
dbee5e94
982bc336
65e3c70c
b64b71f6
86604880
700a8d4e
982bc336
65e3c70c
b64b71f6
86604880
700a8d4e
63b91dcd
04b11e73
355e64a2
ffffffff
ffffffff
ffffffff
ffffffff
355e64a2
95a74545
ffffffff
ffffffff
63b91dce
04b11e74
355e64a3
95a74546
8b4ecba9
cd1b37e6
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 858
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.03 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.07 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:31 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:31 2023

