{"vcs1":{"timestamp_begin":1747220533.836861092, "rt":8.16, "ut":8.31, "st":0.55}}
{"vcselab":{"timestamp_begin":1747220542.082593048, "rt":0.38, "ut":0.27, "st":0.10}}
{"link":{"timestamp_begin":1747220542.519631954, "rt":0.43, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747220533.208670854}
{"VCS_COMP_START_TIME": 1747220533.208670854}
{"VCS_COMP_END_TIME": 1747220543.099122395}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483048}}
{"vcselab": {"peak_mem": 183884}}
