Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (32bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (32bit) 03/04/2010 09:23:40 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (32bit) Apr  8 2010 03:34:50 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Tue Mar  8 18:46:41 2016 (mem=46.5M) ---
--- Running on ee215lnx03.ecn.purdue.edu (x86_64 w/Linux 2.6.32-573.18.1.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:13 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Mar  8 18:46:52 2016
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET cc via 0.150 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET via via2 0.150 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
viaInitial ends at Tue Mar  8 18:46:52 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/lab7_layout_design.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 256.559M, initial mem = 46.480M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=256.6M) ***
Set top cell to lab7_layout_design.
Reading common timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
 read 39 cells in library 'osu05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.4M, fe_cpu=0.06min, fe_mem=257.0M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell lab7_layout_design ...
*** Netlist is unique.
** info: there are 56 modules.
** info: there are 649 stdCell insts.
** info: there are 18 Pad insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 257.758M, initial mem = 46.480M) ***
*info - Done with setDoAssign with 9 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'encounter.pt' ...
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.0 mem=262.3M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R180
Reading IO assignment file "encounter.io" ...
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 273.2M)
Number of Loop : 0
Start delay calculation (mem=273.164M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=277.172M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 277.2M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 11 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=277.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=277.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=277.3M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=638 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=666 #term=2243 #term/net=3.37, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 638 single + 0 double + 0 multi
Total standard cell length = 10.4856 (mm), area = 0.3146 (mm^2)
Average module density = 0.505.
Density for the design = 0.505.
       = stdcell_area 4369 (314568 um^2) / alloc_area 8658 (623376 um^2).
Pin Density = 0.513.
            = total # of pins 2243 / total Instance area 4369.
Iteration  1: Total net bbox = 1.785e+04 (1.22e+04 5.66e+03)
              Est.  stn bbox = 1.785e+04 (1.22e+04 5.66e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 277.7M
Iteration  2: Total net bbox = 1.785e+04 (1.22e+04 5.66e+03)
              Est.  stn bbox = 1.785e+04 (1.22e+04 5.66e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 277.7M
Iteration  3: Total net bbox = 1.785e+04 (1.22e+04 5.66e+03)
              Est.  stn bbox = 1.785e+04 (1.22e+04 5.66e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 277.7M
Iteration  4: Total net bbox = 4.157e+04 (1.97e+04 2.19e+04)
              Est.  stn bbox = 4.157e+04 (1.97e+04 2.19e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 277.8M
Iteration  5: Total net bbox = 5.196e+04 (2.21e+04 2.98e+04)
              Est.  stn bbox = 5.196e+04 (2.21e+04 2.98e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 277.8M
Iteration  6: Total net bbox = 6.005e+04 (2.62e+04 3.38e+04)
              Est.  stn bbox = 6.005e+04 (2.62e+04 3.38e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 277.8M
Iteration  7: Total net bbox = 6.795e+04 (3.04e+04 3.76e+04)
              Est.  stn bbox = 6.795e+04 (3.04e+04 3.76e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 277.8M
Iteration  8: Total net bbox = 7.317e+04 (3.40e+04 3.92e+04)
              Est.  stn bbox = 7.317e+04 (3.40e+04 3.92e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 277.8M
Iteration  9: Total net bbox = 7.306e+04 (3.41e+04 3.90e+04)
              Est.  stn bbox = 8.829e+04 (4.05e+04 4.78e+04)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 277.8M
Iteration 10: Total net bbox = 7.306e+04 (3.41e+04 3.90e+04)
              Est.  stn bbox = 8.829e+04 (4.05e+04 4.78e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 277.8M
Iteration 11: Total net bbox = 7.590e+04 (3.68e+04 3.91e+04)
              Est.  stn bbox = 9.107e+04 (4.32e+04 4.78e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 277.8M
*** cost = 7.590e+04 (3.68e+04 3.91e+04) (cpu for global=0:00:01.4) real=0:00:02.0***
Core Placement runtime cpu: 0:00:01.4 real: 0:00:02.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 173 insts, mean move: 6.43 um, max move: 46.80 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]): (645.60, 351.00) --> (628.80, 381.00)
Placement tweakage begins.
wire length = 7.593e+04 = 3.684e+04 H + 3.909e+04 V
wire length = 7.237e+04 = 3.344e+04 H + 3.893e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 148 insts, mean move: 26.04 um, max move: 68.40 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]): (628.80, 381.00) --> (667.20, 351.00)
move report: rPlace moves 286 insts, mean move: 15.86 um, max move: 66.00 um
	max move on inst (I0/LD/CTRL/U9): (1099.20, 711.00) --> (1135.20, 681.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        66.00 um
  inst (I0/LD/CTRL/U9) with max move: (1099.2, 711) -> (1135.2, 681)
  mean    (X+Y) =        15.86 um
Total instances flipped for WireLenOpt: 13
Total instances flipped, including legalization: 220
Total instances moved : 286
*** cpu=0:00:00.0   mem=278.1M  mem(used)=0.3M***
Total net length = 7.242e+04 (3.345e+04 3.897e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:01.4, real=0:00:02.0, mem=278.1M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
*** Free Virtual Timing Model ...(mem=271.6M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 271.6M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=271.6M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 272.8M):
Est net length = 9.659e+04um = 4.717e+04H + 4.942e+04V
Usage: (23.1%H 36.3%V) = (5.797e+04um 1.051e+05um) = (4707 3503)
Obstruct: 2319 = 1156 (36.2%H) + 1163 (36.4%V)
Overflow: 59 = 0 (0.00% H) + 59 (2.93% V)

Phase 1b route (0:00:00.0 273.8M):
Usage: (23.0%H 36.3%V) = (5.781e+04um 1.051e+05um) = (4694 3503)
Overflow: 56 = 0 (0.00% H) + 56 (2.76% V)

Phase 1c route (0:00:00.0 273.8M):
Usage: (22.9%H 36.4%V) = (5.749e+04um 1.055e+05um) = (4668 3517)
Overflow: 44 = 0 (0.00% H) + 44 (2.19% V)

Phase 1d route (0:00:00.0 273.8M):
Usage: (23.0%H 36.5%V) = (5.761e+04um 1.058e+05um) = (4678 3525)
Overflow: 33 = 0 (0.00% H) + 33 (1.64% V)

Phase 1e route (0:00:00.0 274.5M):
Usage: (22.9%H 36.6%V) = (5.737e+04um 1.060e+05um) = (4658 3533)
Overflow: 24 = 0 (0.00% H) + 24 (1.18% V)

Phase 1f route (0:00:00.0 274.5M):
Usage: (22.9%H 36.7%V) = (5.751e+04um 1.064e+05um) = (4669 3545)
Overflow: 12 = 0 (0.00% H) + 12 (0.59% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	12	 0.59%
--------------------------------------
  0:	0	 0.00%	243	11.98%
  1:	0	 0.00%	275	13.55%
  2:	6	 0.29%	343	16.90%
  3:	95	 4.67%	322	15.87%
  4:	123	 6.04%	239	11.78%
  5:	147	 7.22%	519	25.58%
  6:	253	12.43%	20	 0.99%
  7:	411	20.19%	0	 0.00%
  8:	319	15.67%	8	 0.39%
  9:	258	12.67%	25	 1.23%
 10:	288	14.15%	23	 1.13%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 273.5M)


*** After '-updateRemainTrks' operation: 

Usage: (22.9%H 36.7%V) = (5.751e+04um 1.064e+05um) = (4669 3545)
Overflow: 12 = 0 (0.00% H) + 12 (0.59% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	12	 0.59%
--------------------------------------
  0:	0	 0.00%	243	11.98%
  1:	0	 0.00%	275	13.55%
  2:	6	 0.29%	343	16.90%
  3:	95	 4.67%	322	15.87%
  4:	123	 6.04%	239	11.78%
  5:	147	 7.22%	519	25.58%
  6:	253	12.43%	20	 0.99%
  7:	411	20.19%	0	 0.00%
  8:	319	15.67%	8	 0.39%
  9:	258	12.67%	25	 1.23%
 10:	288	14.15%	23	 1.13%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 271.6M) ***


Total length: 1.004e+05um, number of vias: 4248
M1(H) length: 0.000e+00um, number of vias: 2195
M2(V) length: 5.413e+04um, number of vias: 2053
M3(H) length: 4.626e+04um
*** Completed Phase 2 route (0:00:00.0 272.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=272.1M) ***
Peak Memory Usage was 271.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=272.1M) ***

Extraction called for design 'lab7_layout_design' of instances=682 and nets=677 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 272.055M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 278.6M)
Number of Loop : 0
Start delay calculation (mem=278.570M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=278.570M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 278.6M) ***
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:05.5 mem=279.3M) ***
*** Finished delays update (0:00:05.6 mem=279.3M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 279.3M **
*info: Start fixing DRV (Mem = 279.34M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (279.3M)
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=279.3M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.504620
Start fixing design rules ... (0:00:00.0 279.3M)
Done fixing design rule (0:00:00.1 279.5M)

Summary:
24 buffers added on 24 nets (with 1 driver resized)

Density after buffering = 0.513398
*** Completed dpFixDRCViolation (0:00:00.1 279.5M)

Re-routed 49 nets
Extraction called for design 'lab7_layout_design' of instances=706 and nets=701 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 279.539M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 279.5M)
Number of Loop : 0
Start delay calculation (mem=279.539M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=279.539M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 279.5M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    18
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 279.54M).
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 279.5M **
*** Starting optFanout (279.5M)
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=279.5M) ***
Start fixing timing ... (0:00:00.0 279.5M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 279.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.513398
*** Completed optFanout (0:00:00.0 279.5M)

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 279.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 51.340% **

*** starting 1-st reclaim pass: 527 instances 
*** starting 2-nd reclaim pass: 526 instances 
*** starting 3-rd reclaim pass: 72 instances 


** Area Reclaim Summary: Buffer Deletion = 1 Declone = 0 Downsize = 4 **
** Density Change = 0.081% **
** Density after area reclaim = 51.259% **
*** Finished Area Reclaim (0:00:00.1) ***
density before resizing = 51.259%
* summary of transition time violation fixes:
*summary:      2 instances changed cell type
density after resizing = 51.282%
*** Starting trialRoute (mem=279.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 281.1M):
Est net length = 9.730e+04um = 4.719e+04H + 5.011e+04V
Usage: (23.1%H 37.0%V) = (5.791e+04um 1.071e+05um) = (4702 3568)
Obstruct: 2319 = 1156 (36.2%H) + 1163 (36.4%V)
Overflow: 69 = 0 (0.00% H) + 69 (3.42% V)

Phase 1b route (0:00:00.0 282.4M):
Usage: (23.0%H 37.0%V) = (5.774e+04um 1.071e+05um) = (4688 3568)
Overflow: 67 = 0 (0.00% H) + 67 (3.28% V)

Phase 1c route (0:00:00.0 282.4M):
Usage: (22.9%H 37.1%V) = (5.747e+04um 1.075e+05um) = (4666 3583)
Overflow: 54 = 0 (0.00% H) + 54 (2.65% V)

Phase 1d route (0:00:00.0 282.4M):
Usage: (22.9%H 37.2%V) = (5.758e+04um 1.078e+05um) = (4675 3592)
Overflow: 43 = 0 (0.00% H) + 43 (2.12% V)

Phase 1e route (0:00:00.0 282.9M):
Usage: (22.9%H 37.3%V) = (5.752e+04um 1.081e+05um) = (4670 3603)
Overflow: 28 = 0 (0.00% H) + 28 (1.38% V)

Phase 1f route (0:00:00.0 282.9M):
Usage: (23.0%H 37.4%V) = (5.779e+04um 1.083e+05um) = (4692 3611)
Overflow: 14 = 0 (0.00% H) + 14 (0.69% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	14	 0.69%
--------------------------------------
  0:	0	 0.00%	264	13.01%
  1:	1	 0.05%	267	13.16%
  2:	6	 0.29%	349	17.20%
  3:	98	 4.81%	300	14.79%
  4:	103	 5.06%	243	11.98%
  5:	158	 7.76%	516	25.43%
  6:	278	13.65%	20	 0.99%
  7:	410	20.14%	0	 0.00%
  8:	300	14.73%	8	 0.39%
  9:	257	12.62%	25	 1.23%
 10:	289	14.19%	23	 1.13%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 281.6M)


*** After '-updateRemainTrks' operation: 

Usage: (23.0%H 37.4%V) = (5.779e+04um 1.083e+05um) = (4692 3611)
Overflow: 14 = 0 (0.00% H) + 14 (0.69% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	14	 0.69%
--------------------------------------
  0:	0	 0.00%	264	13.01%
  1:	1	 0.05%	267	13.16%
  2:	6	 0.29%	349	17.20%
  3:	98	 4.81%	300	14.79%
  4:	103	 5.06%	243	11.98%
  5:	158	 7.76%	516	25.43%
  6:	278	13.65%	20	 0.99%
  7:	410	20.14%	0	 0.00%
  8:	300	14.73%	8	 0.39%
  9:	257	12.62%	25	 1.23%
 10:	289	14.19%	23	 1.13%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 279.8M) ***


Total length: 1.015e+05um, number of vias: 4290
M1(H) length: 0.000e+00um, number of vias: 2236
M2(V) length: 5.496e+04um, number of vias: 2054
M3(H) length: 4.656e+04um
*** Completed Phase 2 route (0:00:00.0 280.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=280.0M) ***
Peak Memory Usage was 279.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=280.0M) ***

Extraction called for design 'lab7_layout_design' of instances=705 and nets=700 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 273.441M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 280.0M)
Number of Loop : 0
Start delay calculation (mem=279.957M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=279.957M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 280.0M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 280.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 280.1M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=280.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=273.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=273.5M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=661 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=689 #term=2289 #term/net=3.32, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 661 single + 0 double + 0 multi
Total standard cell length = 10.6560 (mm), area = 0.3197 (mm^2)
Average module density = 0.513.
Density for the design = 0.513.
       = stdcell_area 4440 (319680 um^2) / alloc_area 8658 (623376 um^2).
Pin Density = 0.516.
            = total # of pins 2289 / total Instance area 4440.
Iteration 11: Total net bbox = 7.872e+04 (3.94e+04 3.93e+04)
              Est.  stn bbox = 9.320e+04 (4.56e+04 4.76e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 280.1M
Iteration 12: Total net bbox = 7.875e+04 (3.88e+04 4.00e+04)
              Est.  stn bbox = 9.315e+04 (4.49e+04 4.83e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 280.1M
*** cost = 7.875e+04 (3.88e+04 4.00e+04) (cpu for global=0:00:00.0) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 182 insts, mean move: 6.18 um, max move: 26.40 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0]): (645.60, 381.00) --> (672.00, 381.00)
Placement tweakage begins.
wire length = 7.854e+04 = 3.855e+04 H + 3.999e+04 V
wire length = 7.515e+04 = 3.527e+04 H + 3.988e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 164 insts, mean move: 22.84 um, max move: 72.00 um
	max move on inst (I0/LD/T_SR_0/U16): (873.60, 741.00) --> (945.60, 741.00)
move report: rPlace moves 297 insts, mean move: 15.39 um, max move: 72.00 um
	max move on inst (I0/LD/T_SR_0/U16): (873.60, 741.00) --> (945.60, 741.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        72.00 um
  inst (I0/LD/T_SR_0/U16) with max move: (873.6, 741) -> (945.6, 741)
  mean    (X+Y) =        15.39 um
Total instances flipped for WireLenOpt: 18
Total instances flipped, including legalization: 243
Total instances moved : 297
*** cpu=0:00:00.0   mem=280.1M  mem(used)=0.0M***
Total net length = 7.516e+04 (3.526e+04 3.990e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=280.1M) ***
default core: bins with density >  0.75 = 11.1 % ( 1 / 9 )
*** Free Virtual Timing Model ...(mem=273.5M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 273.5M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 661
*info: Unplaced = 0
Placement Density:51.28%(319680/623376)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 18:46:55 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteConnectBlockPin set to false
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 488.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 24 used
Read in 705 components
  661 core components: 0 unplaced, 661 placed, 0 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1324 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 2
  Number of Stripe ports routed: 0
  Number of Core ports routed: 54
  Number of Followpin connections: 27
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 494.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 via definition ...

sroute post-processing starts at Tue Mar  8 18:46:55 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Mar  8 18:46:55 2016

sroute post-processing starts at Tue Mar  8 18:46:55 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Mar  8 18:46:55 2016


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 273.54 megs
<CMD> trialRoute
*** Starting trialRoute (mem=273.5M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/4

Phase 1a route (0:00:00.0 274.8M):
Est net length = 9.676e+04um = 4.710e+04H + 4.966e+04V
Usage: (23.2%H 37.2%V) = (5.835e+04um 1.075e+05um) = (4736 3584)
Obstruct: 2317 = 1156 (36.2%H) + 1161 (36.4%V)
Overflow: 63 = 1 (0.05% H) + 62 (3.08% V)

Phase 1b route (0:00:00.0 276.1M):
Usage: (23.2%H 37.2%V) = (5.814e+04um 1.075e+05um) = (4719 3584)
Overflow: 59 = 0 (0.00% H) + 59 (2.93% V)

Phase 1c route (0:00:00.0 276.1M):
Usage: (23.1%H 37.4%V) = (5.795e+04um 1.080e+05um) = (4703 3600)
Overflow: 47 = 0 (0.00% H) + 47 (2.31% V)

Phase 1d route (0:00:00.0 276.1M):
Usage: (23.1%H 37.4%V) = (5.805e+04um 1.082e+05um) = (4711 3606)
Overflow: 37 = 0 (0.00% H) + 37 (1.81% V)

Phase 1e route (0:00:00.0 276.7M):
Usage: (23.0%H 37.5%V) = (5.787e+04um 1.083e+05um) = (4697 3609)
Overflow: 32 = 0 (0.00% H) + 32 (1.60% V)

Phase 1f route (0:00:00.0 276.7M):
Usage: (23.2%H 37.6%V) = (5.817e+04um 1.088e+05um) = (4721 3626)
Overflow: 17 = 0 (0.00% H) + 17 (0.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	17	 0.84%
--------------------------------------
  0:	1	 0.05%	269	13.24%
  1:	4	 0.20%	285	14.03%
  2:	9	 0.44%	325	16.00%
  3:	112	 5.50%	313	15.41%
  4:	92	 4.52%	217	10.68%
  5:	155	 7.61%	529	26.05%
  6:	266	13.06%	20	 0.98%
  7:	384	18.86%	0	 0.00%
  8:	338	16.60%	9	 0.44%
  9:	258	12.67%	24	 1.18%
 10:	281	13.80%	23	 1.13%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 275.5M)


*** After '-updateRemainTrks' operation: 

Usage: (23.2%H 37.6%V) = (5.817e+04um 1.088e+05um) = (4721 3626)
Overflow: 17 = 0 (0.00% H) + 17 (0.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	17	 0.84%
--------------------------------------
  0:	1	 0.05%	269	13.24%
  1:	4	 0.20%	285	14.03%
  2:	9	 0.44%	325	16.00%
  3:	112	 5.50%	313	15.41%
  4:	92	 4.52%	217	10.68%
  5:	155	 7.61%	529	26.05%
  6:	266	13.06%	20	 0.98%
  7:	384	18.86%	0	 0.00%
  8:	338	16.60%	9	 0.44%
  9:	258	12.67%	24	 1.18%
 10:	281	13.80%	23	 1.13%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 273.5M) ***


Total length: 1.009e+05um, number of vias: 4386
M1(H) length: 0.000e+00um, number of vias: 2241
M2(V) length: 5.457e+04um, number of vias: 2145
M3(H) length: 4.630e+04um
*** Completed Phase 2 route (0:00:00.0 274.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=274.0M) ***
Peak Memory Usage was 273.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=274.0M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=274.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/4

Phase 1a route (0:00:00.0 275.3M):
Est net length = 9.676e+04um = 4.710e+04H + 4.966e+04V
Usage: (23.2%H 37.2%V) = (5.835e+04um 1.075e+05um) = (4736 3584)
Obstruct: 2317 = 1156 (36.2%H) + 1161 (36.4%V)
Overflow: 63 = 1 (0.05% H) + 62 (3.08% V)

Phase 1b route (0:00:00.0 276.6M):
Usage: (23.2%H 37.2%V) = (5.814e+04um 1.075e+05um) = (4719 3584)
Overflow: 59 = 0 (0.00% H) + 59 (2.93% V)

Phase 1c route (0:00:00.0 276.6M):
Usage: (23.1%H 37.4%V) = (5.795e+04um 1.080e+05um) = (4703 3600)
Overflow: 47 = 0 (0.00% H) + 47 (2.31% V)

Phase 1d route (0:00:00.0 276.6M):
Usage: (23.1%H 37.4%V) = (5.805e+04um 1.082e+05um) = (4711 3606)
Overflow: 37 = 0 (0.00% H) + 37 (1.81% V)

Phase 1e route (0:00:00.0 277.2M):
Usage: (23.0%H 37.5%V) = (5.787e+04um 1.083e+05um) = (4697 3609)
Overflow: 32 = 0 (0.00% H) + 32 (1.60% V)

Phase 1f route (0:00:00.0 277.2M):
Usage: (23.2%H 37.6%V) = (5.817e+04um 1.088e+05um) = (4721 3626)
Overflow: 17 = 0 (0.00% H) + 17 (0.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	17	 0.84%
--------------------------------------
  0:	1	 0.05%	269	13.24%
  1:	4	 0.20%	285	14.03%
  2:	9	 0.44%	325	16.00%
  3:	112	 5.50%	313	15.41%
  4:	92	 4.52%	217	10.68%
  5:	155	 7.61%	529	26.05%
  6:	266	13.06%	20	 0.98%
  7:	384	18.86%	0	 0.00%
  8:	338	16.60%	9	 0.44%
  9:	258	12.67%	24	 1.18%
 10:	281	13.80%	23	 1.13%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 276.0M)


*** After '-updateRemainTrks' operation: 

Usage: (23.2%H 37.6%V) = (5.817e+04um 1.088e+05um) = (4721 3626)
Overflow: 17 = 0 (0.00% H) + 17 (0.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	17	 0.84%
--------------------------------------
  0:	1	 0.05%	269	13.24%
  1:	4	 0.20%	285	14.03%
  2:	9	 0.44%	325	16.00%
  3:	112	 5.50%	313	15.41%
  4:	92	 4.52%	217	10.68%
  5:	155	 7.61%	529	26.05%
  6:	266	13.06%	20	 0.98%
  7:	384	18.86%	0	 0.00%
  8:	338	16.60%	9	 0.44%
  9:	258	12.67%	24	 1.18%
 10:	281	13.80%	23	 1.13%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 274.0M) ***


Total length: 1.009e+05um, number of vias: 4386
M1(H) length: 0.000e+00um, number of vias: 2241
M2(V) length: 5.457e+04um, number of vias: 2145
M3(H) length: 4.630e+04um
*** Completed Phase 2 route (0:00:00.0 274.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=274.0M) ***
Peak Memory Usage was 274.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=274.0M) ***

Extraction called for design 'lab7_layout_design' of instances=705 and nets=700 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 274.035M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.964  | 93.964  | 94.520  | 97.199  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.282%
Routing Overflow: 0.00% H and 0.84% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.25 sec
Total Real time: 0.0 sec
Total Memory Usage: 281.300781 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.3M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=281.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=281.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.964  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.282%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.9M **
*info: Start fixing DRV (Mem = 281.90M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 281.90M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=281.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.964  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.282%
Routing Overflow: 0.00% H and 0.84% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.964  | 93.964  | 94.520  | 97.199  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.282%
Routing Overflow: 0.00% H and 0.84% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.9M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=281.9M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=286.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 287.156M)

Start to trace clock trees ...
*** Begin Tracer (mem=287.2M) ***
Tracing Clock clk ...
*** End Tracer (mem=288.2M) ***
***** Allocate Obstruction Memory  Finished (MEM: 287.156M)

****** Clock Tree (clk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (BUFX4) (CLKBUF1) (INVX4) (INVX8) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 135
Nr.          Rising  Sync Pins  : 135
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U7/YPAD)
Output_Pin: (U7/DI)
Output_Net: (nclk)   
**** CK_START: TopDown Tree Construction for nclk (135-leaf) (mem=287.2M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=47[749,796] N135 B9 G1 A22(22.5) L[3,3] score=2790 cpu=0:00:00.0 mem=287M 

**** CK_END: TopDown Tree Construction for nclk (cpu=0:00:00.9, real=0:00:01.0, mem=287.2M)



**** CK_START: Update Database (mem=287.2M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=287.2M)
**** CK_START: Macro Models Generation (mem=287.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=287.2M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (1-leaf) (1 macro model) (mem=287.2M)

Total 0 topdown clustering. 
Trig. Edge Skew=49[752,801] N1 B0 G2 A0(0.0) L[1,1] score=466 cpu=0:00:00.0 mem=287M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.0, real=0:00:00.0, mem=287.2M)



**** CK_START: Update Database (mem=287.2M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=287.2M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 82 insts, mean move: 4.62 um, max move: 33.60 um
	max move on inst (nclk__L2_I7): (763.20, 681.00) --> (729.60, 681.00)
move report: rPlace moves 82 insts, mean move: 4.62 um, max move: 33.60 um
	max move on inst (nclk__L2_I7): (763.20, 681.00) --> (729.60, 681.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        33.60 um
  inst (nclk__L2_I7) with max move: (763.2, 681) -> (729.6, 681)
  mean    (X+Y) =         4.62 um
Total instances moved : 82
*** cpu=0:00:00.0   mem=281.5M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 281.512M)
checking logic of clock tree 'clk'...

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2]/CLK 803.3(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/CLK 754.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 754.8~803.3(ps)        0~100000(ps)        
Fall Phase Delay               : 722.5~773.8(ps)        0~100000(ps)        
Trig. Edge Skew                : 48.5(ps)               300(ps)             
Rise Skew                      : 48.5(ps)               
Fall Skew                      : 51.3(ps)               
Max. Rise Buffer Tran.         : 369.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 370(ps)                400(ps)             
Max. Rise Sink Tran.           : 300.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 300.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 65.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 58.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 275.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 276.1(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2]/CLK 803.3(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/CLK 754.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 754.8~803.3(ps)        0~100000(ps)        
Fall Phase Delay               : 722.5~773.8(ps)        0~100000(ps)        
Trig. Edge Skew                : 48.5(ps)               300(ps)             
Rise Skew                      : 48.5(ps)               
Fall Skew                      : 51.3(ps)               
Max. Rise Buffer Tran.         : 369.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 370(ps)                400(ps)             
Max. Rise Sink Tran.           : 300.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 300.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 65.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 58.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 275.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 276.1(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=281.5M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=281.5M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2]/CLK 803.3(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/CLK 754.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 754.8~803.3(ps)        0~100000(ps)        
Fall Phase Delay               : 722.5~773.8(ps)        0~100000(ps)        
Trig. Edge Skew                : 48.5(ps)               300(ps)             
Rise Skew                      : 48.5(ps)               
Fall Skew                      : 51.3(ps)               
Max. Rise Buffer Tran.         : 369.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 370(ps)                400(ps)             
Max. Rise Sink Tran.           : 300.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 300.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 65.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 58.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 275.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 276.1(ps)              0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:01.0, real=0:00:01.0, mem=281.5M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=281.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 282.8M):
Est net length = 9.863e+04um = 4.768e+04H + 5.095e+04V
Usage: (25.4%H 40.6%V) = (6.375e+04um 1.185e+05um) = (5176 3950)
Obstruct: 2318 = 1156 (36.2%H) + 1162 (36.4%V)
Overflow: 111 = 0 (0.00% H) + 111 (5.45% V)

Phase 1b route (0:00:00.0 284.0M):
Usage: (25.3%H 40.6%V) = (6.357e+04um 1.185e+05um) = (5162 3950)
Overflow: 107 = 0 (0.00% H) + 107 (5.26% V)

Phase 1c route (0:00:00.0 284.0M):
Usage: (25.3%H 40.8%V) = (6.338e+04um 1.191e+05um) = (5146 3971)
Overflow: 91 = 0 (0.00% H) + 91 (4.46% V)

Phase 1d route (0:00:00.0 284.0M):
Usage: (25.3%H 40.9%V) = (6.352e+04um 1.195e+05um) = (5158 3983)
Overflow: 72 = 0 (0.00% H) + 72 (3.54% V)

Phase 1e route (0:00:00.0 284.7M):
Usage: (25.2%H 41.0%V) = (6.327e+04um 1.198e+05um) = (5138 3993)
Overflow: 58 = 0 (0.00% H) + 58 (2.88% V)

Phase 1f route (0:00:00.0 284.7M):
Usage: (25.5%H 41.4%V) = (6.416e+04um 1.209e+05um) = (5187 4030)
Overflow: 32 = 0 (0.00% H) + 32 (1.56% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.20%
 -1:	0	 0.00%	26	 1.28%
--------------------------------------
  0:	4	 0.20%	332	16.35%
  1:	7	 0.34%	291	14.33%
  2:	20	 0.98%	287	14.14%
  3:	114	 5.60%	297	14.63%
  4:	109	 5.35%	197	 9.70%
  5:	200	 9.82%	521	25.67%
  6:	292	14.34%	24	 1.18%
  7:	398	19.55%	7	 0.34%
  8:	292	14.34%	11	 0.54%
  9:	186	 9.14%	17	 0.84%
 10:	278	13.65%	16	 0.79%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 283.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (25.5%H 41.4%V) = (6.416e+04um 1.209e+05um) = (5187 4030)
Overflow: 32 = 0 (0.00% H) + 32 (1.56% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.20%
 -1:	0	 0.00%	26	 1.28%
--------------------------------------
  0:	4	 0.20%	332	16.35%
  1:	7	 0.34%	291	14.33%
  2:	20	 0.98%	287	14.14%
  3:	114	 5.60%	297	14.63%
  4:	109	 5.35%	197	 9.70%
  5:	200	 9.82%	521	25.67%
  6:	292	14.34%	24	 1.18%
  7:	398	19.55%	7	 0.34%
  8:	292	14.34%	11	 0.54%
  9:	186	 9.14%	17	 0.84%
 10:	278	13.65%	16	 0.79%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 281.5M) ***


Total length: 1.033e+05um, number of vias: 4462
M1(H) length: 0.000e+00um, number of vias: 2259
M2(V) length: 5.640e+04um, number of vias: 2203
M3(H) length: 4.692e+04um
*** Completed Phase 2 route (0:00:00.0 281.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=281.8M) ***
Peak Memory Usage was 281.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=281.8M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=281.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 283.0M):
Est net length = 9.863e+04um = 4.768e+04H + 5.095e+04V
Usage: (25.4%H 40.6%V) = (6.375e+04um 1.185e+05um) = (5176 3950)
Obstruct: 2318 = 1156 (36.2%H) + 1162 (36.4%V)
Overflow: 111 = 0 (0.00% H) + 111 (5.45% V)

Phase 1b route (0:00:00.0 284.3M):
Usage: (25.3%H 40.6%V) = (6.357e+04um 1.185e+05um) = (5162 3950)
Overflow: 107 = 0 (0.00% H) + 107 (5.26% V)

Phase 1c route (0:00:00.0 284.3M):
Usage: (25.3%H 40.8%V) = (6.338e+04um 1.191e+05um) = (5146 3971)
Overflow: 91 = 0 (0.00% H) + 91 (4.46% V)

Phase 1d route (0:00:00.0 284.3M):
Usage: (25.3%H 40.9%V) = (6.352e+04um 1.195e+05um) = (5158 3983)
Overflow: 72 = 0 (0.00% H) + 72 (3.54% V)

Phase 1e route (0:00:00.0 285.0M):
Usage: (25.2%H 41.0%V) = (6.327e+04um 1.198e+05um) = (5138 3993)
Overflow: 58 = 0 (0.00% H) + 58 (2.88% V)

Phase 1f route (0:00:00.0 285.0M):
Usage: (25.5%H 41.4%V) = (6.416e+04um 1.209e+05um) = (5187 4030)
Overflow: 32 = 0 (0.00% H) + 32 (1.56% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.20%
 -1:	0	 0.00%	26	 1.28%
--------------------------------------
  0:	4	 0.20%	332	16.35%
  1:	7	 0.34%	291	14.33%
  2:	20	 0.98%	287	14.14%
  3:	114	 5.60%	297	14.63%
  4:	109	 5.35%	197	 9.70%
  5:	200	 9.82%	521	25.67%
  6:	292	14.34%	24	 1.18%
  7:	398	19.55%	7	 0.34%
  8:	292	14.34%	11	 0.54%
  9:	186	 9.14%	17	 0.84%
 10:	278	13.65%	16	 0.79%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=1.0s 283.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (25.5%H 41.4%V) = (6.416e+04um 1.209e+05um) = (5187 4030)
Overflow: 32 = 0 (0.00% H) + 32 (1.56% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.20%
 -1:	0	 0.00%	26	 1.28%
--------------------------------------
  0:	4	 0.20%	332	16.35%
  1:	7	 0.34%	291	14.33%
  2:	20	 0.98%	287	14.14%
  3:	114	 5.60%	297	14.63%
  4:	109	 5.35%	197	 9.70%
  5:	200	 9.82%	521	25.67%
  6:	292	14.34%	24	 1.18%
  7:	398	19.55%	7	 0.34%
  8:	292	14.34%	11	 0.54%
  9:	186	 9.14%	17	 0.84%
 10:	278	13.65%	16	 0.79%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 281.8M) ***


Total length: 1.033e+05um, number of vias: 4462
M1(H) length: 0.000e+00um, number of vias: 2259
M2(V) length: 5.640e+04um, number of vias: 2203
M3(H) length: 4.692e+04um
*** Completed Phase 2 route (0:00:00.0 281.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=281.8M) ***
Peak Memory Usage was 281.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=281.8M) ***

Extraction called for design 'lab7_layout_design' of instances=714 and nets=709 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 281.770M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.044  | 91.044  | 92.849  | 96.292  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.802%
Routing Overflow: 0.00% H and 1.56% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.25 sec
Total Real time: 1.0 sec
Total Memory Usage: 288.414062 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=714 and nets=709 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 288.414M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.8M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=281.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=281.8M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:08.2, mem=281.8M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 288.3M)
Number of Loop : 0
Start delay calculation (mem=288.289M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=288.418M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 288.4M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:00:08.3, mem=288.6M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=281.9M  mem(used)=0.1M***
Ripped up 0 affected routes.
Total net length = 8.265e+04 (3.916e+04 4.349e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
*** Starting trialRoute (mem=281.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 283.1M):
Est net length = 9.863e+04um = 4.768e+04H + 5.095e+04V
Usage: (25.4%H 40.6%V) = (6.375e+04um 1.185e+05um) = (5176 3950)
Obstruct: 2318 = 1156 (36.2%H) + 1162 (36.4%V)
Overflow: 111 = 0 (0.00% H) + 111 (5.45% V)

Phase 1b route (0:00:00.0 284.4M):
Usage: (25.3%H 40.6%V) = (6.357e+04um 1.185e+05um) = (5162 3950)
Overflow: 107 = 0 (0.00% H) + 107 (5.26% V)

Phase 1c route (0:00:00.0 284.4M):
Usage: (25.3%H 40.8%V) = (6.338e+04um 1.191e+05um) = (5146 3971)
Overflow: 91 = 0 (0.00% H) + 91 (4.46% V)

Phase 1d route (0:00:00.0 284.4M):
Usage: (25.3%H 40.9%V) = (6.352e+04um 1.195e+05um) = (5158 3983)
Overflow: 72 = 0 (0.00% H) + 72 (3.54% V)

Phase 1e route (0:00:00.0 285.1M):
Usage: (25.2%H 41.0%V) = (6.327e+04um 1.198e+05um) = (5138 3993)
Overflow: 58 = 0 (0.00% H) + 58 (2.88% V)

Phase 1f route (0:00:00.0 285.1M):
Usage: (25.5%H 41.4%V) = (6.416e+04um 1.209e+05um) = (5187 4030)
Overflow: 32 = 0 (0.00% H) + 32 (1.56% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.20%
 -1:	0	 0.00%	26	 1.28%
--------------------------------------
  0:	4	 0.20%	332	16.35%
  1:	7	 0.34%	291	14.33%
  2:	20	 0.98%	287	14.14%
  3:	114	 5.60%	297	14.63%
  4:	109	 5.35%	197	 9.70%
  5:	200	 9.82%	521	25.67%
  6:	292	14.34%	24	 1.18%
  7:	398	19.55%	7	 0.34%
  8:	292	14.34%	11	 0.54%
  9:	186	 9.14%	17	 0.84%
 10:	278	13.65%	16	 0.79%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 283.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (25.5%H 41.4%V) = (6.416e+04um 1.209e+05um) = (5187 4030)
Overflow: 32 = 0 (0.00% H) + 32 (1.56% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.20%
 -1:	0	 0.00%	26	 1.28%
--------------------------------------
  0:	4	 0.20%	332	16.35%
  1:	7	 0.34%	291	14.33%
  2:	20	 0.98%	287	14.14%
  3:	114	 5.60%	297	14.63%
  4:	109	 5.35%	197	 9.70%
  5:	200	 9.82%	521	25.67%
  6:	292	14.34%	24	 1.18%
  7:	398	19.55%	7	 0.34%
  8:	292	14.34%	11	 0.54%
  9:	186	 9.14%	17	 0.84%
 10:	278	13.65%	16	 0.79%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 281.9M) ***


Total length: 1.033e+05um, number of vias: 4462
M1(H) length: 0.000e+00um, number of vias: 2259
M2(V) length: 5.640e+04um, number of vias: 2203
M3(H) length: 4.692e+04um
*** Completed Phase 2 route (0:00:00.0 281.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=281.9M) ***
Peak Memory Usage was 281.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=281.9M) ***

Extraction called for design 'lab7_layout_design' of instances=714 and nets=709 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 281.879M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 288.4M)
Number of Loop : 0
Start delay calculation (mem=288.395M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=288.523M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 288.5M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 288.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 288.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.277  | 90.277  | 92.207  | 96.184  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.174  |  0.451  |  0.174  |  3.414  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.802%
Routing Overflow: 0.00% H and 1.56% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 282.2M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 282.2M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=282.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=282.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.277  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.802%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 288.9M **
*** Starting optimizing excluded clock nets MEM= 288.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 288.9M) ***
*** Starting optimizing excluded clock nets MEM= 288.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 288.9M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 288.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.277  | 90.277  | 92.207  | 96.184  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.802%
Routing Overflow: 0.00% H and 1.56% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 288.9M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1399.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/CTRL/curr_state_reg[2]/CLK 812.5(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/CLK 765.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 765.7~812.5(ps)        0~100000(ps)        
Fall Phase Delay               : 730~776.8(ps)          0~100000(ps)        
Trig. Edge Skew                : 46.8(ps)               300(ps)             
Rise Skew                      : 46.8(ps)               
Fall Skew                      : 46.8(ps)               
Max. Rise Buffer Tran.         : 400.3(ps)              400(ps)             
Max. Fall Buffer Tran.         : 403.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 371.2(ps)              400(ps)             
Max. Fall Sink Tran.           : 371.5(ps)              400(ps)             
Min. Rise Buffer Tran.         : 81.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 73.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 310.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 310.9(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1399                   

Max. Local Skew                : 42.7(ps)               
  I0/LD/CTRL/curr_state_reg[2]/CLK(R)->
  I0/LD/T_SR_0/curr_val_reg[7]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=290.9M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 4173 filler insts (cell FILL / prefix FILLER).
*INFO: Total 4173 filler insts added - prefix FILLER (CPU: 0:00:00.0).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 18:46:58 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteFollowPadPin set to true
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 506.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 26 used
Read in 4887 components
  4843 core components: 0 unplaced, 4699 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 9688 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 511.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.05 megs
sroute: Total Peak Memory used = 291.72 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Mar  8 18:46:58 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 291.00 (Mb)
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Mar  8 18:46:58 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar  8 18:46:58 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1444      86.08%
#  Metal 2        V        1444      63.43%
#  Metal 3        H        1444      63.43%
#  ------------------------------------------
#  Total                   4332      70.98%
#
#  11 nets (1.55%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 306.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 307.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 307.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 307.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 307.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      6(1.14%)      4(0.76%)      2(0.38%)   (2.27%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      6(0.43%)      4(0.29%)      2(0.14%)   (0.86%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total wire length = 110448 um.
#Total half perimeter of net bounding box = 82162 um.
#Total wire length on LAYER metal1 = 117 um.
#Total wire length on LAYER metal2 = 55653 um.
#Total wire length on LAYER metal3 = 54678 um.
#Total number of vias = 3361
#Up-Via Summary (total 3361):
#           
#-----------------------
#  Metal 1         1892
#  Metal 2         1469
#-----------------------
#                  3361 
#
#Max overcon = 3 tracks.
#Total overcon = 0.86%.
#Worst layer Gcell overcon rate = 2.27%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (Mb)
#Total memory = 307.00 (Mb)
#Peak memory = 340.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 311.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 311.00 (Mb)
#Complete Detail Routing.
#Total wire length = 109926 um.
#Total half perimeter of net bounding box = 82162 um.
#Total wire length on LAYER metal1 = 10656 um.
#Total wire length on LAYER metal2 = 56475 um.
#Total wire length on LAYER metal3 = 42795 um.
#Total number of vias = 4459
#Up-Via Summary (total 4459):
#           
#-----------------------
#  Metal 1         2382
#  Metal 2         2077
#-----------------------
#                  4459 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 307.00 (Mb)
#Peak memory = 340.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.00 (Mb)
#Total memory = 300.00 (Mb)
#Peak memory = 340.00 (Mb)
#Number of warnings = 20
#Total number of warnings = 20
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar  8 18:46:59 2016
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=4887 and nets=709 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 300.3M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.028% (CPU Time= 0:00:00.0  MEM= 303.3M)
Extracted 20.036% (CPU Time= 0:00:00.0  MEM= 303.3M)
Extracted 30.024% (CPU Time= 0:00:00.0  MEM= 303.3M)
Extracted 40.032% (CPU Time= 0:00:00.0  MEM= 303.3M)
Extracted 50.04% (CPU Time= 0:00:00.0  MEM= 303.3M)
Extracted 60.028% (CPU Time= 0:00:00.0  MEM= 303.3M)
Extracted 70.036% (CPU Time= 0:00:00.0  MEM= 303.3M)
Extracted 80.024% (CPU Time= 0:00:00.0  MEM= 303.3M)
Extracted 90.032% (CPU Time= 0:00:00.0  MEM= 303.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 303.3M)
Nr. Extracted Resistors     : 9465
Nr. Extracted Ground Cap.   : 10130
Nr. Extracted Coupling Cap. : 24868
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 302.3M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 698 times net's RC data read were performed.
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 300.266M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 300.3M **
Info: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 709 NETS and 0 SPECIALNETS signatures
#Created 4888 instance signatures
Begin checking placement ...
*info: Placed = 4699
*info: Unplaced = 0
Placement Density:100.00%(623376/623376)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=4887 and nets=709 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 310.3M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.028% (CPU Time= 0:00:00.0  MEM= 313.3M)
Extracted 20.036% (CPU Time= 0:00:00.0  MEM= 313.3M)
Extracted 30.024% (CPU Time= 0:00:00.0  MEM= 313.3M)
Extracted 40.032% (CPU Time= 0:00:00.0  MEM= 313.3M)
Extracted 50.04% (CPU Time= 0:00:00.0  MEM= 313.3M)
Extracted 60.028% (CPU Time= 0:00:00.0  MEM= 313.3M)
Extracted 70.036% (CPU Time= 0:00:00.0  MEM= 313.3M)
Extracted 80.024% (CPU Time= 0:00:00.0  MEM= 313.3M)
Extracted 90.032% (CPU Time= 0:00:00.0  MEM= 313.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 313.3M)
Nr. Extracted Resistors     : 9465
Nr. Extracted Ground Cap.   : 10130
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 310.270M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 316.8M)
Number of Loop : 0
Start delay calculation (mem=316.785M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 318.8M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 698 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=316.785M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 316.8M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.341  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 316.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 316.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.341  | 90.341  | 92.392  | 96.257  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 316.8M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar  8 18:47:00 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Mar  8 18:47:00 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 316.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 14.0M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           4887

Ports/Pins                             0

Nets                                5084
    metal layer metal1              1162
    metal layer metal2              2721
    metal layer metal3              1201

    Via Instances                   4459

Special Nets                          93
    metal layer metal1                88
    metal layer metal2                 5

    Via Instances                     64

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 26 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 329.6M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 698 times net's RC data read were performed.
<CMD> selectInst c403
<CMD> fit
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar  8 18:47:30 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Mar  8 18:47:30 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 1.000M)

<CMD> deselectAll
<CMD> selectInst U2
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 2.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance nclk__L2_I6 to match row orient.
Flip instance nclk__L2_I5 to match row orient.
Flip instance nclk__L2_I4 to match row orient.
Flip instance nclk__L2_I3 to match row orient.
Flip instance nclk__L2_I2 to match row orient.
Flip instance nclk__L2_I1 to match row orient.
Flip instance nclk__L2_I0 to match row orient.
Flip instance nclk__L1_I0 to match row orient.
Flip instance I0/LD/OCTRL/d_minus_reg_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[1] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[0] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[0] to match row orient.
Flip instance nclk__L2_I7 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 322.1M)
Number of Loop : 0
Start delay calculation (mem=322.086M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=322.086M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 322.1M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 21 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=322.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=322.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=322.1M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=4822 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=677 #term=2265 #term/net=3.35, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 4822 single + 0 double + 0 multi
Total standard cell length = 20.6232 (mm), area = 0.6187 (mm^2)
Average module density = 0.646.
Density for the design = 0.646.
       = stdcell_area 8593 (618696 um^2) / alloc_area 13302 (957712 um^2).
Pin Density = 0.264.
            = total # of pins 2265 / total Instance area 8593.
Identified 4173 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.049e+05 (3.29e+04 7.19e+04)
              Est.  stn bbox = 1.049e+05 (3.29e+04 7.19e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.1M
Iteration  2: Total net bbox = 1.049e+05 (3.29e+04 7.19e+04)
              Est.  stn bbox = 1.049e+05 (3.29e+04 7.19e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.1M
Iteration  3: Total net bbox = 1.049e+05 (3.29e+04 7.19e+04)
              Est.  stn bbox = 1.049e+05 (3.29e+04 7.19e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.1M
Iteration  4: Total net bbox = 1.049e+05 (3.29e+04 7.19e+04)
              Est.  stn bbox = 1.049e+05 (3.29e+04 7.19e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.1M
Iteration  5: Total net bbox = 8.194e+04 (2.68e+04 5.51e+04)
              Est.  stn bbox = 8.194e+04 (2.68e+04 5.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.1M
Iteration  6: Total net bbox = 7.911e+04 (2.56e+04 5.35e+04)
              Est.  stn bbox = 7.911e+04 (2.56e+04 5.35e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.1M
Iteration  7: Total net bbox = 9.026e+04 (2.92e+04 6.11e+04)
              Est.  stn bbox = 1.104e+05 (3.46e+04 7.59e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 322.1M
Iteration  8: Total net bbox = 9.026e+04 (2.92e+04 6.11e+04)
              Est.  stn bbox = 1.104e+05 (3.46e+04 7.59e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 322.1M
Iteration  9: Total net bbox = 8.752e+04 (3.00e+04 5.76e+04)
              Est.  stn bbox = 8.752e+04 (3.00e+04 5.76e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 322.1M
Iteration 10: Total net bbox = 1.000e+05 (3.35e+04 6.65e+04)
              Est.  stn bbox = 1.216e+05 (3.95e+04 8.21e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 322.1M
Iteration 11: Total net bbox = 1.000e+05 (3.35e+04 6.65e+04)
              Est.  stn bbox = 1.216e+05 (3.95e+04 8.21e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.1M
Iteration 12: Total net bbox = 1.012e+05 (3.33e+04 6.79e+04)
              Est.  stn bbox = 1.228e+05 (3.93e+04 8.36e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.1M
*** cost = 1.012e+05 (3.33e+04 6.79e+04) (cpu for global=0:00:00.7) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.6 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.3, real=0:00:00.0)
move report: preRPlace moves 1384 insts, mean move: 8.23 um, max move: 39.60 um
	max move on inst (FILLER_502): (782.40, 741.00) --> (772.80, 711.00)
Placement tweakage begins.
wire length = 1.013e+05 = 3.332e+04 H + 6.800e+04 V
wire length = 9.654e+04 = 2.889e+04 H + 6.765e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 830 insts, mean move: 14.42 um, max move: 54.00 um
	max move on inst (I0/LD/U5): (652.80, 1041.00) --> (676.80, 1011.00)
move report: rPlace moves 2011 insts, mean move: 11.32 um, max move: 75.60 um
	max move on inst (FILLER_3852): (372.00, 1251.00) --> (417.60, 1281.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        54.00 um
  inst (I0/LD/U5) with max move: (652.8, 1041) -> (676.8, 1011)
  mean    (X+Y) =        11.34 um
Total instances flipped for WireLenOpt: 7
Total instances flipped, including legalization: 77
Total instances moved : 374
*** cpu=0:00:00.4   mem=322.1M  mem(used)=0.0M***
Total net length = 9.639e+04 (2.889e+04 6.750e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:01.1, real=0:00:01.0, mem=322.1M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 15 )
*** Free Virtual Timing Model ...(mem=322.1M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=322.1M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 322.1M):
Est net length = 1.207e+05um = 4.711e+04H + 7.360e+04V
Usage: (14.0%H 19.2%V) = (6.275e+04um 1.398e+05um) = (5091 4660)
Obstruct: 2196 = 1096 (22.5%H) + 1100 (22.6%V)
Overflow: 102 = 1 (0.03% H) + 101 (2.68% V)

Phase 1b route (0:00:00.0 322.1M):
Usage: (14.0%H 19.2%V) = (6.266e+04um 1.398e+05um) = (5083 4660)
Overflow: 97 = 0 (0.00% H) + 97 (2.58% V)

Phase 1c route (0:00:00.0 322.1M):
Usage: (13.9%H 19.3%V) = (6.256e+04um 1.403e+05um) = (5075 4676)
Overflow: 85 = 0 (0.00% H) + 85 (2.26% V)

Phase 1d route (0:00:00.0 322.1M):
Usage: (14.0%H 19.3%V) = (6.263e+04um 1.404e+05um) = (5081 4681)
Overflow: 70 = 0 (0.00% H) + 70 (1.85% V)

Phase 1e route (0:00:00.0 322.1M):
Usage: (14.0%H 19.5%V) = (6.273e+04um 1.414e+05um) = (5089 4715)
Overflow: 48 = 0 (0.00% H) + 48 (1.27% V)

Phase 1f route (0:00:00.0 322.1M):
Usage: (14.1%H 19.5%V) = (6.304e+04um 1.418e+05um) = (5115 4725)
Overflow: 32 = 0 (0.00% H) + 32 (0.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.08%
 -1:	0	 0.00%	28	 0.74%
--------------------------------------
  0:	0	 0.00%	293	 7.78%
  1:	108	 2.87%	253	 6.72%
  2:	33	 0.88%	361	 9.59%
  3:	99	 2.63%	499	13.26%
  4:	53	 1.41%	561	14.90%
  5:	126	 3.34%	1399	37.17%
  6:	274	 7.27%	39	 1.04%
  7:	479	12.71%	4	 0.11%
  8:	533	14.15%	29	 0.77%
  9:	615	16.32%	16	 0.43%
 10:	1296	34.39%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.00%


Global route (cpu=0.0s real=0.0s 322.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.1%H 19.5%V) = (6.304e+04um 1.418e+05um) = (5115 4725)
Overflow: 32 = 0 (0.00% H) + 32 (0.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.08%
 -1:	0	 0.00%	28	 0.74%
--------------------------------------
  0:	0	 0.00%	293	 7.78%
  1:	108	 2.87%	253	 6.72%
  2:	33	 0.88%	361	 9.59%
  3:	99	 2.63%	499	13.26%
  4:	53	 1.41%	561	14.90%
  5:	126	 3.34%	1399	37.17%
  6:	274	 7.27%	39	 1.04%
  7:	479	12.71%	4	 0.11%
  8:	533	14.15%	29	 0.77%
  9:	615	16.32%	16	 0.43%
 10:	1296	34.39%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.00%



*** Completed Phase 1 route (0:00:00.0 322.1M) ***


Total length: 1.243e+05um, number of vias: 4167
M1(H) length: 0.000e+00um, number of vias: 2217
M2(V) length: 7.820e+04um, number of vias: 1950
M3(H) length: 4.608e+04um
*** Completed Phase 2 route (0:00:00.0 322.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=322.1M) ***
Peak Memory Usage was 322.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=322.1M) ***

Extraction called for design 'lab7_layout_design' of instances=4866 and nets=688 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 322.086M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 322.1M)
Number of Loop : 0
Start delay calculation (mem=322.086M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=322.086M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 322.1M) ***
*info: Start fixing DRV (Mem = 322.09M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (322.1M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=322.1M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.537600
Start fixing design rules ... (0:00:00.0 322.1M)
Done fixing design rule (0:00:00.1 322.1M)

Summary:
34 buffers added on 34 nets (with 3 drivers resized)

Density after buffering = 0.544732
*** Completed dpFixDRCViolation (0:00:00.1 322.1M)

Re-routed 71 nets
Extraction called for design 'lab7_layout_design' of instances=4900 and nets=722 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 322.086M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 322.1M)
Number of Loop : 0
Start delay calculation (mem=322.086M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=322.086M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 322.1M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    20
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 322.09M).
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 322.1M **
*** Starting optFanout (322.1M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=322.1M) ***
Start fixing timing ... (0:00:00.0 322.1M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 322.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.544732
*** Completed optFanout (0:00:00.0 322.1M)

**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 322.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 54.473% **

*** starting 1-st reclaim pass: 539 instances 
*** starting 2-nd reclaim pass: 530 instances 
*** starting 3-rd reclaim pass: 35 instances 


** Area Reclaim Summary: Buffer Deletion = 9 Declone = 0 Downsize = 2 **
** Density Change = 0.181% **
** Density after area reclaim = 54.292% **
*** Finished Area Reclaim (0:00:00.1) ***
density before resizing = 54.292%
* summary of transition time violation fixes:
*summary:      3 instances changed cell type
density after resizing = 54.311%
*** Starting trialRoute (mem=322.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 322.1M):
Est net length = 1.208e+05um = 4.700e+04H + 7.384e+04V
Usage: (14.0%H 19.4%V) = (6.272e+04um 1.413e+05um) = (5089 4710)
Obstruct: 2196 = 1096 (22.5%H) + 1100 (22.6%V)
Overflow: 109 = 0 (0.00% H) + 109 (2.89% V)

Phase 1b route (0:00:00.0 322.1M):
Usage: (14.0%H 19.4%V) = (6.261e+04um 1.413e+05um) = (5079 4710)
Overflow: 103 = 0 (0.00% H) + 103 (2.75% V)

Phase 1c route (0:00:00.0 322.1M):
Usage: (13.9%H 19.5%V) = (6.250e+04um 1.420e+05um) = (5071 4731)
Overflow: 86 = 0 (0.00% H) + 86 (2.27% V)

Phase 1d route (0:00:00.0 322.1M):
Usage: (14.0%H 19.6%V) = (6.258e+04um 1.421e+05um) = (5077 4738)
Overflow: 70 = 0 (0.00% H) + 70 (1.85% V)

Phase 1e route (0:00:00.0 322.1M):
Usage: (14.0%H 19.7%V) = (6.262e+04um 1.431e+05um) = (5081 4770)
Overflow: 48 = 0 (0.00% H) + 48 (1.27% V)

Phase 1f route (0:00:00.0 322.1M):
Usage: (14.0%H 19.8%V) = (6.293e+04um 1.436e+05um) = (5106 4787)
Overflow: 33 = 0 (0.00% H) + 33 (0.87% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.05%
 -1:	0	 0.00%	30	 0.80%
--------------------------------------
  0:	0	 0.00%	305	 8.10%
  1:	108	 2.87%	263	 6.99%
  2:	33	 0.88%	342	 9.09%
  3:	97	 2.57%	496	13.18%
  4:	55	 1.46%	576	15.30%
  5:	135	 3.58%	1383	36.74%
  6:	269	 7.14%	39	 1.04%
  7:	476	12.63%	4	 0.11%
  8:	527	13.99%	29	 0.77%
  9:	604	16.03%	16	 0.43%
 10:	1312	34.82%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.00%


Global route (cpu=0.0s real=0.0s 322.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.0%H 19.8%V) = (6.293e+04um 1.436e+05um) = (5106 4787)
Overflow: 33 = 0 (0.00% H) + 33 (0.87% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.05%
 -1:	0	 0.00%	30	 0.80%
--------------------------------------
  0:	0	 0.00%	305	 8.10%
  1:	108	 2.87%	263	 6.99%
  2:	33	 0.88%	342	 9.09%
  3:	97	 2.57%	496	13.18%
  4:	55	 1.46%	576	15.30%
  5:	135	 3.58%	1383	36.74%
  6:	269	 7.14%	39	 1.04%
  7:	476	12.63%	4	 0.11%
  8:	527	13.99%	29	 0.77%
  9:	604	16.03%	16	 0.43%
 10:	1312	34.82%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.00%



*** Completed Phase 1 route (0:00:00.0 322.1M) ***


Total length: 1.247e+05um, number of vias: 4216
M1(H) length: 0.000e+00um, number of vias: 2263
M2(V) length: 7.877e+04um, number of vias: 1953
M3(H) length: 4.591e+04um
*** Completed Phase 2 route (0:00:00.0 322.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=322.1M) ***
Peak Memory Usage was 322.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=322.1M) ***

Extraction called for design 'lab7_layout_design' of instances=4891 and nets=713 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 322.086M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 322.1M)
Number of Loop : 0
Start delay calculation (mem=322.086M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=322.086M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 322.1M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 322.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 322.1M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=322.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=322.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=322.1M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=4847 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=702 #term=2315 #term/net=3.30, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 4847 single + 0 double + 0 multi
Total standard cell length = 20.8344 (mm), area = 0.6250 (mm^2)
Average module density = 0.653.
Density for the design = 0.653.
       = stdcell_area 8681 (625032 um^2) / alloc_area 13302 (957712 um^2).
Pin Density = 0.267.
            = total # of pins 2315 / total Instance area 8681.
Identified 4173 spare or floating instances, with no clusters.
Iteration 12: Total net bbox = 9.985e+04 (3.17e+04 6.82e+04)
              Est.  stn bbox = 1.206e+05 (3.74e+04 8.32e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.1M
Iteration 13: Total net bbox = 9.914e+04 (3.16e+04 6.76e+04)
              Est.  stn bbox = 1.199e+05 (3.73e+04 8.26e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.1M
*** cost = 9.914e+04 (3.16e+04 6.76e+04) (cpu for global=0:00:00.0) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.2, real=0:00:00.0)
move report: preRPlace moves 201 insts, mean move: 4.85 um, max move: 34.80 um
	max move on inst (FILLER_235): (708.00, 621.00) --> (703.20, 651.00)
Placement tweakage begins.
wire length = 9.918e+04 = 3.157e+04 H + 6.761e+04 V
wire length = 9.659e+04 = 2.918e+04 H + 6.741e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 384 insts, mean move: 12.84 um, max move: 50.40 um
	max move on inst (FILLER_2364): (547.20, 441.00) --> (597.60, 441.00)
move report: rPlace moves 543 insts, mean move: 10.66 um, max move: 50.40 um
	max move on inst (FILLER_1132): (619.20, 681.00) --> (669.60, 681.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        49.20 um
  inst (I0/LD/T_SR_0/U16) with max move: (832.8, 1101) -> (852, 1131)
  mean    (X+Y) =         8.93 um
Total instances flipped for WireLenOpt: 7
Total instances flipped, including legalization: 190
Total instances moved : 235
*** cpu=0:00:00.3   mem=322.1M  mem(used)=0.0M***
Total net length = 9.648e+04 (2.917e+04 6.732e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:00.4, real=0:00:00.0, mem=322.1M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 15 )
*** Free Virtual Timing Model ...(mem=322.1M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 322.1M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 4847
*info: Unplaced = 0
Placement Density:54.31%(625032/1150848)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 18:57:52 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteConnectBlockPin set to false
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 536.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 27 used
Read in 4891 components
  4847 core components: 0 unplaced, 4703 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 9696 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 98
  Number of Followpin connections: 49
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 536.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Mar  8 18:57:52 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Mar  8 18:57:52 2016

sroute post-processing starts at Tue Mar  8 18:57:52 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Mar  8 18:57:52 2016


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 322.09 megs
<CMD> trialRoute
*** Starting trialRoute (mem=322.1M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 322.1M):
Est net length = 1.194e+05um = 4.630e+04H + 7.315e+04V
Usage: (13.8%H 19.3%V) = (6.199e+04um 1.401e+05um) = (5028 4669)
Obstruct: 2199 = 1096 (22.5%H) + 1103 (22.7%V)
Overflow: 106 = 1 (0.03% H) + 105 (2.79% V)

Phase 1b route (0:00:00.0 322.1M):
Usage: (13.8%H 19.3%V) = (6.182e+04um 1.401e+05um) = (5014 4669)
Overflow: 104 = 0 (0.00% H) + 104 (2.77% V)

Phase 1c route (0:00:00.0 322.1M):
Usage: (13.8%H 19.4%V) = (6.171e+04um 1.407e+05um) = (5005 4690)
Overflow: 90 = 0 (0.00% H) + 90 (2.39% V)

Phase 1d route (0:00:00.0 322.1M):
Usage: (13.8%H 19.4%V) = (6.180e+04um 1.410e+05um) = (5013 4699)
Overflow: 73 = 0 (0.00% H) + 73 (1.94% V)

Phase 1e route (0:00:00.0 322.1M):
Usage: (13.8%H 19.5%V) = (6.197e+04um 1.414e+05um) = (5027 4715)
Overflow: 56 = 0 (0.00% H) + 56 (1.48% V)

Phase 1f route (0:00:00.0 322.1M):
Usage: (13.9%H 19.6%V) = (6.249e+04um 1.423e+05um) = (5069 4742)
Overflow: 31 = 0 (0.00% H) + 31 (0.83% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.08%
 -1:	0	 0.00%	27	 0.72%
--------------------------------------
  0:	0	 0.00%	300	 7.98%
  1:	108	 2.87%	285	 7.58%
  2:	34	 0.90%	322	 8.56%
  3:	99	 2.63%	472	12.55%
  4:	63	 1.67%	582	15.47%
  5:	133	 3.53%	1399	37.20%
  6:	250	 6.63%	43	 1.14%
  7:	459	12.18%	4	 0.11%
  8:	551	14.62%	29	 0.77%
  9:	586	15.55%	16	 0.43%
 10:	1333	35.38%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.01%


Global route (cpu=0.0s real=0.0s 322.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (13.9%H 19.6%V) = (6.249e+04um 1.423e+05um) = (5069 4742)
Overflow: 31 = 0 (0.00% H) + 31 (0.83% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.08%
 -1:	0	 0.00%	27	 0.72%
--------------------------------------
  0:	0	 0.00%	300	 7.98%
  1:	108	 2.87%	285	 7.58%
  2:	34	 0.90%	322	 8.56%
  3:	99	 2.63%	472	12.55%
  4:	63	 1.67%	582	15.47%
  5:	133	 3.53%	1399	37.20%
  6:	250	 6.63%	43	 1.14%
  7:	459	12.18%	4	 0.11%
  8:	551	14.62%	29	 0.77%
  9:	586	15.55%	16	 0.43%
 10:	1333	35.38%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.01%



*** Completed Phase 1 route (0:00:00.0 322.1M) ***


Total length: 1.234e+05um, number of vias: 4212
M1(H) length: 0.000e+00um, number of vias: 2267
M2(V) length: 7.782e+04um, number of vias: 1945
M3(H) length: 4.553e+04um
*** Completed Phase 2 route (0:00:00.0 322.1M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=322.1M) ***
Peak Memory Usage was 322.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=322.1M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=322.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 322.1M):
Est net length = 1.194e+05um = 4.630e+04H + 7.315e+04V
Usage: (13.8%H 19.3%V) = (6.199e+04um 1.401e+05um) = (5028 4669)
Obstruct: 2199 = 1096 (22.5%H) + 1103 (22.7%V)
Overflow: 106 = 1 (0.03% H) + 105 (2.79% V)

Phase 1b route (0:00:00.0 322.1M):
Usage: (13.8%H 19.3%V) = (6.182e+04um 1.401e+05um) = (5014 4669)
Overflow: 104 = 0 (0.00% H) + 104 (2.77% V)

Phase 1c route (0:00:00.0 322.1M):
Usage: (13.8%H 19.4%V) = (6.171e+04um 1.407e+05um) = (5005 4690)
Overflow: 90 = 0 (0.00% H) + 90 (2.39% V)

Phase 1d route (0:00:00.0 322.1M):
Usage: (13.8%H 19.4%V) = (6.180e+04um 1.410e+05um) = (5013 4699)
Overflow: 73 = 0 (0.00% H) + 73 (1.94% V)

Phase 1e route (0:00:00.0 322.1M):
Usage: (13.8%H 19.5%V) = (6.197e+04um 1.414e+05um) = (5027 4715)
Overflow: 56 = 0 (0.00% H) + 56 (1.48% V)

Phase 1f route (0:00:00.0 322.1M):
Usage: (13.9%H 19.6%V) = (6.249e+04um 1.423e+05um) = (5069 4742)
Overflow: 31 = 0 (0.00% H) + 31 (0.83% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.08%
 -1:	0	 0.00%	27	 0.72%
--------------------------------------
  0:	0	 0.00%	300	 7.98%
  1:	108	 2.87%	285	 7.58%
  2:	34	 0.90%	322	 8.56%
  3:	99	 2.63%	472	12.55%
  4:	63	 1.67%	582	15.47%
  5:	133	 3.53%	1399	37.20%
  6:	250	 6.63%	43	 1.14%
  7:	459	12.18%	4	 0.11%
  8:	551	14.62%	29	 0.77%
  9:	586	15.55%	16	 0.43%
 10:	1333	35.38%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.01%


Global route (cpu=0.0s real=0.0s 322.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (13.9%H 19.6%V) = (6.249e+04um 1.423e+05um) = (5069 4742)
Overflow: 31 = 0 (0.00% H) + 31 (0.83% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.08%
 -1:	0	 0.00%	27	 0.72%
--------------------------------------
  0:	0	 0.00%	300	 7.98%
  1:	108	 2.87%	285	 7.58%
  2:	34	 0.90%	322	 8.56%
  3:	99	 2.63%	472	12.55%
  4:	63	 1.67%	582	15.47%
  5:	133	 3.53%	1399	37.20%
  6:	250	 6.63%	43	 1.14%
  7:	459	12.18%	4	 0.11%
  8:	551	14.62%	29	 0.77%
  9:	586	15.55%	16	 0.43%
 10:	1333	35.38%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.01%



*** Completed Phase 1 route (0:00:00.0 322.1M) ***


Total length: 1.234e+05um, number of vias: 4212
M1(H) length: 0.000e+00um, number of vias: 2267
M2(V) length: 7.782e+04um, number of vias: 1945
M3(H) length: 4.553e+04um
*** Completed Phase 2 route (0:00:00.0 322.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=322.1M) ***
Peak Memory Usage was 322.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=322.1M) ***

Extraction called for design 'lab7_layout_design' of instances=4891 and nets=713 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 322.086M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.427  | 93.427  | 94.851  | 97.394  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.311%
Routing Overflow: 0.00% H and 0.83% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.26 sec
Total Real time: 0.0 sec
Total Memory Usage: 322.085938 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=322.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=322.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.427  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.311%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.1M **
*info: Start fixing DRV (Mem = 322.09M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 322.09M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=322.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.427  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.311%
Routing Overflow: 0.00% H and 0.83% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.427  | 93.427  | 94.851  | 97.394  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.311%
Routing Overflow: 0.00% H and 0.83% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 322.1M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=322.1M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=322.1M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 322.086M)

Start to trace clock trees ...
*** Begin Tracer (mem=322.1M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=322.1M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=322.1M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=322.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 322.1M):
Est net length = 1.194e+05um = 4.630e+04H + 7.315e+04V
Usage: (13.8%H 19.3%V) = (6.199e+04um 1.401e+05um) = (5028 4669)
Obstruct: 2199 = 1096 (22.5%H) + 1103 (22.7%V)
Overflow: 106 = 1 (0.03% H) + 105 (2.79% V)

Phase 1b route (0:00:00.0 322.1M):
Usage: (13.8%H 19.3%V) = (6.182e+04um 1.401e+05um) = (5014 4669)
Overflow: 104 = 0 (0.00% H) + 104 (2.77% V)

Phase 1c route (0:00:00.0 322.1M):
Usage: (13.8%H 19.4%V) = (6.171e+04um 1.407e+05um) = (5005 4690)
Overflow: 90 = 0 (0.00% H) + 90 (2.39% V)

Phase 1d route (0:00:00.0 322.1M):
Usage: (13.8%H 19.4%V) = (6.180e+04um 1.410e+05um) = (5013 4699)
Overflow: 73 = 0 (0.00% H) + 73 (1.94% V)

Phase 1e route (0:00:00.0 322.1M):
Usage: (13.8%H 19.5%V) = (6.197e+04um 1.414e+05um) = (5027 4715)
Overflow: 56 = 0 (0.00% H) + 56 (1.48% V)

Phase 1f route (0:00:00.0 322.1M):
Usage: (13.9%H 19.6%V) = (6.249e+04um 1.423e+05um) = (5069 4742)
Overflow: 31 = 0 (0.00% H) + 31 (0.83% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.08%
 -1:	0	 0.00%	27	 0.72%
--------------------------------------
  0:	0	 0.00%	300	 7.98%
  1:	108	 2.87%	285	 7.58%
  2:	34	 0.90%	322	 8.56%
  3:	99	 2.63%	472	12.55%
  4:	63	 1.67%	582	15.47%
  5:	133	 3.53%	1399	37.20%
  6:	250	 6.63%	43	 1.14%
  7:	459	12.18%	4	 0.11%
  8:	551	14.62%	29	 0.77%
  9:	586	15.55%	16	 0.43%
 10:	1333	35.38%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.01%


Global route (cpu=0.0s real=0.0s 322.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (13.9%H 19.6%V) = (6.249e+04um 1.423e+05um) = (5069 4742)
Overflow: 31 = 0 (0.00% H) + 31 (0.83% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.08%
 -1:	0	 0.00%	27	 0.72%
--------------------------------------
  0:	0	 0.00%	300	 7.98%
  1:	108	 2.87%	285	 7.58%
  2:	34	 0.90%	322	 8.56%
  3:	99	 2.63%	472	12.55%
  4:	63	 1.67%	582	15.47%
  5:	133	 3.53%	1399	37.20%
  6:	250	 6.63%	43	 1.14%
  7:	459	12.18%	4	 0.11%
  8:	551	14.62%	29	 0.77%
  9:	586	15.55%	16	 0.43%
 10:	1333	35.38%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.01%



*** Completed Phase 1 route (0:00:00.0 322.1M) ***


Total length: 1.234e+05um, number of vias: 4212
M1(H) length: 0.000e+00um, number of vias: 2267
M2(V) length: 7.782e+04um, number of vias: 1945
M3(H) length: 4.553e+04um
*** Completed Phase 2 route (0:00:00.0 322.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=322.1M) ***
Peak Memory Usage was 322.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=322.1M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=322.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 322.1M):
Est net length = 1.194e+05um = 4.630e+04H + 7.315e+04V
Usage: (13.8%H 19.3%V) = (6.199e+04um 1.401e+05um) = (5028 4669)
Obstruct: 2199 = 1096 (22.5%H) + 1103 (22.7%V)
Overflow: 106 = 1 (0.03% H) + 105 (2.79% V)

Phase 1b route (0:00:00.0 322.1M):
Usage: (13.8%H 19.3%V) = (6.182e+04um 1.401e+05um) = (5014 4669)
Overflow: 104 = 0 (0.00% H) + 104 (2.77% V)

Phase 1c route (0:00:00.0 322.1M):
Usage: (13.8%H 19.4%V) = (6.171e+04um 1.407e+05um) = (5005 4690)
Overflow: 90 = 0 (0.00% H) + 90 (2.39% V)

Phase 1d route (0:00:00.0 322.1M):
Usage: (13.8%H 19.4%V) = (6.180e+04um 1.410e+05um) = (5013 4699)
Overflow: 73 = 0 (0.00% H) + 73 (1.94% V)

Phase 1e route (0:00:00.0 322.1M):
Usage: (13.8%H 19.5%V) = (6.197e+04um 1.414e+05um) = (5027 4715)
Overflow: 56 = 0 (0.00% H) + 56 (1.48% V)

Phase 1f route (0:00:00.0 322.1M):
Usage: (13.9%H 19.6%V) = (6.249e+04um 1.423e+05um) = (5069 4742)
Overflow: 31 = 0 (0.00% H) + 31 (0.83% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.08%
 -1:	0	 0.00%	27	 0.72%
--------------------------------------
  0:	0	 0.00%	300	 7.98%
  1:	108	 2.87%	285	 7.58%
  2:	34	 0.90%	322	 8.56%
  3:	99	 2.63%	472	12.55%
  4:	63	 1.67%	582	15.47%
  5:	133	 3.53%	1399	37.20%
  6:	250	 6.63%	43	 1.14%
  7:	459	12.18%	4	 0.11%
  8:	551	14.62%	29	 0.77%
  9:	586	15.55%	16	 0.43%
 10:	1333	35.38%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.01%


Global route (cpu=0.0s real=0.0s 322.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (13.9%H 19.6%V) = (6.249e+04um 1.423e+05um) = (5069 4742)
Overflow: 31 = 0 (0.00% H) + 31 (0.83% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.08%
 -1:	0	 0.00%	27	 0.72%
--------------------------------------
  0:	0	 0.00%	300	 7.98%
  1:	108	 2.87%	285	 7.58%
  2:	34	 0.90%	322	 8.56%
  3:	99	 2.63%	472	12.55%
  4:	63	 1.67%	582	15.47%
  5:	133	 3.53%	1399	37.20%
  6:	250	 6.63%	43	 1.14%
  7:	459	12.18%	4	 0.11%
  8:	551	14.62%	29	 0.77%
  9:	586	15.55%	16	 0.43%
 10:	1333	35.38%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.01%



*** Completed Phase 1 route (0:00:00.0 322.1M) ***


Total length: 1.234e+05um, number of vias: 4212
M1(H) length: 0.000e+00um, number of vias: 2267
M2(V) length: 7.782e+04um, number of vias: 1945
M3(H) length: 4.553e+04um
*** Completed Phase 2 route (0:00:00.0 322.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=322.1M) ***
Peak Memory Usage was 322.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=322.1M) ***

Extraction called for design 'lab7_layout_design' of instances=4891 and nets=713 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 322.086M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.138  | 91.138  | 93.205  | 96.413  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.311%
Routing Overflow: 0.00% H and 0.83% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.27 sec
Total Real time: 0.0 sec
Total Memory Usage: 322.085938 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=4891 and nets=713 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 322.086M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=322.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=322.1M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:01:01, mem=322.1M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:01:01, mem=322.1M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=322.1M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 9.968e+04 (3.100e+04 6.868e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 15 )
*** Starting trialRoute (mem=322.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 322.1M):
Est net length = 1.194e+05um = 4.630e+04H + 7.315e+04V
Usage: (13.8%H 19.3%V) = (6.199e+04um 1.401e+05um) = (5028 4669)
Obstruct: 2199 = 1096 (22.5%H) + 1103 (22.7%V)
Overflow: 106 = 1 (0.03% H) + 105 (2.79% V)

Phase 1b route (0:00:00.0 322.1M):
Usage: (13.8%H 19.3%V) = (6.182e+04um 1.401e+05um) = (5014 4669)
Overflow: 104 = 0 (0.00% H) + 104 (2.77% V)

Phase 1c route (0:00:00.0 322.1M):
Usage: (13.8%H 19.4%V) = (6.171e+04um 1.407e+05um) = (5005 4690)
Overflow: 90 = 0 (0.00% H) + 90 (2.39% V)

Phase 1d route (0:00:00.0 322.1M):
Usage: (13.8%H 19.4%V) = (6.180e+04um 1.410e+05um) = (5013 4699)
Overflow: 73 = 0 (0.00% H) + 73 (1.94% V)

Phase 1e route (0:00:00.0 322.1M):
Usage: (13.8%H 19.5%V) = (6.197e+04um 1.414e+05um) = (5027 4715)
Overflow: 56 = 0 (0.00% H) + 56 (1.48% V)

Phase 1f route (0:00:00.0 322.1M):
Usage: (13.9%H 19.6%V) = (6.249e+04um 1.423e+05um) = (5069 4742)
Overflow: 31 = 0 (0.00% H) + 31 (0.83% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.08%
 -1:	0	 0.00%	27	 0.72%
--------------------------------------
  0:	0	 0.00%	300	 7.98%
  1:	108	 2.87%	285	 7.58%
  2:	34	 0.90%	322	 8.56%
  3:	99	 2.63%	472	12.55%
  4:	63	 1.67%	582	15.47%
  5:	133	 3.53%	1399	37.20%
  6:	250	 6.63%	43	 1.14%
  7:	459	12.18%	4	 0.11%
  8:	551	14.62%	29	 0.77%
  9:	586	15.55%	16	 0.43%
 10:	1333	35.38%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.01%


Global route (cpu=0.0s real=0.0s 322.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (13.9%H 19.6%V) = (6.249e+04um 1.423e+05um) = (5069 4742)
Overflow: 31 = 0 (0.00% H) + 31 (0.83% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.08%
 -1:	0	 0.00%	27	 0.72%
--------------------------------------
  0:	0	 0.00%	300	 7.98%
  1:	108	 2.87%	285	 7.58%
  2:	34	 0.90%	322	 8.56%
  3:	99	 2.63%	472	12.55%
  4:	63	 1.67%	582	15.47%
  5:	133	 3.53%	1399	37.20%
  6:	250	 6.63%	43	 1.14%
  7:	459	12.18%	4	 0.11%
  8:	551	14.62%	29	 0.77%
  9:	586	15.55%	16	 0.43%
 10:	1333	35.38%	31	 0.82%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	2	 0.05%
 17:	0	 0.00%	3	 0.08%
 18:	0	 0.00%	4	 0.11%
 19:	0	 0.00%	9	 0.24%
 20:	0	 0.00%	226	 6.01%



*** Completed Phase 1 route (0:00:00.0 322.1M) ***


Total length: 1.234e+05um, number of vias: 4212
M1(H) length: 0.000e+00um, number of vias: 2267
M2(V) length: 7.782e+04um, number of vias: 1945
M3(H) length: 4.553e+04um
*** Completed Phase 2 route (0:00:00.0 322.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=322.1M) ***
Peak Memory Usage was 322.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=322.1M) ***

Extraction called for design 'lab7_layout_design' of instances=4891 and nets=713 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 322.086M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 322.1M)
Number of Loop : 0
Start delay calculation (mem=322.086M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=322.086M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 322.1M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.138  | 91.138  | 93.205  | 96.413  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.035  |  0.451  |  0.035  |  3.465  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.311%
Routing Overflow: 0.00% H and 0.83% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 322.1M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=322.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=322.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.138  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.311%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.1M **
*** Starting optimizing excluded clock nets MEM= 322.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 322.1M) ***
*** Starting optimizing excluded clock nets MEM= 322.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 322.1M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.138  | 91.138  | 93.205  | 96.413  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.311%
Routing Overflow: 0.00% H and 0.83% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 322.1M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1399.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[2]/CLK 875.6(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]/CLK 793.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 793.7~875.6(ps)        0~100000(ps)        
Fall Phase Delay               : 761.1~842.1(ps)        0~100000(ps)        
Trig. Edge Skew                : 81.9(ps)               300(ps)             
Rise Skew                      : 81.9(ps)               
Fall Skew                      : 81(ps)                 
Max. Rise Buffer Tran.         : 401.3(ps)              400(ps)             
Max. Fall Buffer Tran.         : 403.5(ps)              400(ps)             
Max. Rise Sink Tran.           : 433.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 432.9(ps)              400(ps)             
Min. Rise Buffer Tran.         : 96.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 88.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 328(ps)                0(ps)               
Min. Fall Sink Tran.           : 328.5(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1399                   

Max. Local Skew                : 55.6(ps)               
  I0/LD/CTRL/curr_state_reg[2]/CLK(R)->
  I0/LD/T_SR_0/curr_val_reg[7]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=322.1M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 7303 filler insts (cell FILL / prefix FILLER).
*INFO: Total 7303 filler insts added - prefix FILLER (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 18:57:55 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteFollowPadPin set to true
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 543.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 27 used
Read in 12194 components
  12150 core components: 0 unplaced, 12006 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 24302 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 543.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 328.43 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Mar  8 18:57:55 2016
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Mar  8 18:57:55 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar  8 18:57:55 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        2090      47.37%
#  Metal 2        V        2090      50.86%
#  Metal 3        H        2090      36.17%
#  ------------------------------------------
#  Total                   6270      44.80%
#
#  11 nets (1.54%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 328.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      1(0.10%)      2(0.19%)   (0.29%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      1(0.03%)      2(0.05%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total wire length = 129168 um.
#Total half perimeter of net bounding box = 99920 um.
#Total wire length on LAYER metal1 = 936 um.
#Total wire length on LAYER metal2 = 81588 um.
#Total wire length on LAYER metal3 = 46644 um.
#Total number of vias = 3184
#Up-Via Summary (total 3184):
#           
#-----------------------
#  Metal 1         1950
#  Metal 2         1234
#-----------------------
#                  3184 
#
#Max overcon = 2 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.29%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 328.00 (Mb)
#Peak memory = 360.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 330.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 330.00 (Mb)
#Complete Detail Routing.
#Total wire length = 130143 um.
#Total half perimeter of net bounding box = 99920 um.
#Total wire length on LAYER metal1 = 10470 um.
#Total wire length on LAYER metal2 = 80399 um.
#Total wire length on LAYER metal3 = 39275 um.
#Total number of vias = 4255
#Up-Via Summary (total 4255):
#           
#-----------------------
#  Metal 1         2456
#  Metal 2         1799
#-----------------------
#                  4255 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 328.00 (Mb)
#Peak memory = 360.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 328.00 (Mb)
#Peak memory = 360.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 41
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar  8 18:57:56 2016
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=12194 and nets=713 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 328.4M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.023% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 20.0251% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 30.0272% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 40.0293% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 50.0314% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 60.0335% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 70.0356% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 80.0377% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 90.0398% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 329.4M)
Nr. Extracted Resistors     : 9000
Nr. Extracted Ground Cap.   : 9668
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 328.434M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 12006
*info: Unplaced = 0
Placement Density:100.00%(1150848/1150848)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=12194 and nets=713 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 328.4M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.023% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 20.0251% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 30.0272% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 40.0293% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 50.0314% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 60.0335% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 70.0356% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 80.0377% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 90.0398% (CPU Time= 0:00:00.0  MEM= 329.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 329.4M)
Nr. Extracted Resistors     : 9000
Nr. Extracted Ground Cap.   : 9668
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 328.434M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 328.4M)
Number of Loop : 0
Start delay calculation (mem=328.434M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 328.4M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 702 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=328.434M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 328.4M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.043  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.043  | 91.043  | 93.026  | 96.507  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 328.4M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar  8 18:57:57 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 2140.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 1169.850 1811.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Mar  8 18:57:57 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 328.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.3  MEM: 14.2M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          12194

Ports/Pins                             0

Nets                                4850
    metal layer metal1              1071
    metal layer metal2              2732
    metal layer metal3              1047

    Via Instances                   4255

Special Nets                         156
    metal layer metal1               152
    metal layer metal2                 4

    Via Instances                    106

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 53 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 329.4M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 702 times net's RC data read were performed.
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> floorPlan help
Usage: floorPlan
    floorPlan
    {-r <aspectRatio> [<rowDensity>  [<coreToLeft> <coreToBottom>
    <coreToRight> <coreToTop>]]| -su <aspectRatio> [<stdCellDensity>
    [<coreToLeft> <coreToBottom> <coreToRight> <coreToTop>]]|
    -s <coreW> <coreH> < coreToLeft> <coreToBottom> <coreToRight>
    <coreToTop> | -d <dieW> <dieH> < coreToLeft> <coreToBottom>
    <coreToRight> <coreToTop> | -b <die_x1> <die_y1> <die_x2>
    <die_y2> < io_x1> <io_y1> <io_x2> <io_y2> < core_x1> <core_y1>
    <core_x2> <core_y2>}
    [-overlapSameSiteRow]
    [-site <siteName>]
    [-flip {f | s | n}]
    [-fplanOrigin {center | lcorner}]
    [-dieSizeByIoHeight {max | min}]
    [-coreMarginsBy {io | die}]
    [-verticalRow]
    [-keepShape [<util>]]
   
**ERROR: (ENCSYC-194):	Incorrect usage for command 'floorPlan'.
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 2.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance nclk__L2_I6 to match row orient.
Flip instance nclk__L2_I5 to match row orient.
Flip instance nclk__L2_I4 to match row orient.
Flip instance nclk__L2_I3 to match row orient.
Flip instance nclk__L2_I2 to match row orient.
Flip instance nclk__L2_I1 to match row orient.
Flip instance nclk__L2_I0 to match row orient.
Flip instance nclk__L1_I0 to match row orient.
Flip instance I0/LD/OCTRL/d_minus_reg_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[1] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[0] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[0] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[0] to match row orient.
Flip instance nclk__L2_I7 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 328.4M)
Number of Loop : 0
Start delay calculation (mem=328.434M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=328.434M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 328.4M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 25 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=328.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=328.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=328.4M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=12125 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=677 #term=2265 #term/net=3.35, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 12125 single + 0 double + 0 multi
Total standard cell length = 38.1552 (mm), area = 1.1447 (mm^2)
Average module density = 0.653.
Density for the design = 0.653.
       = stdcell_area 15898 (1144656 um^2) / alloc_area 24330 (1751746 um^2).
Pin Density = 0.142.
            = total # of pins 2265 / total Instance area 15898.
Identified 11476 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.375e+05 (4.11e+04 9.64e+04)
              Est.  stn bbox = 1.375e+05 (4.11e+04 9.64e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 328.4M
Iteration  2: Total net bbox = 1.375e+05 (4.11e+04 9.64e+04)
              Est.  stn bbox = 1.375e+05 (4.11e+04 9.64e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 328.4M
Iteration  3: Total net bbox = 1.375e+05 (4.11e+04 9.64e+04)
              Est.  stn bbox = 1.375e+05 (4.11e+04 9.64e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 328.4M
Iteration  4: Total net bbox = 1.375e+05 (4.11e+04 9.64e+04)
              Est.  stn bbox = 1.375e+05 (4.11e+04 9.64e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 328.4M
Iteration  5: Total net bbox = 1.070e+05 (3.26e+04 7.45e+04)
              Est.  stn bbox = 1.070e+05 (3.26e+04 7.45e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 328.4M
Iteration  6: Total net bbox = 1.025e+05 (3.10e+04 7.15e+04)
              Est.  stn bbox = 1.025e+05 (3.10e+04 7.15e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 328.4M
Iteration  7: Total net bbox = 1.174e+05 (3.59e+04 8.16e+04)
              Est.  stn bbox = 1.433e+05 (4.22e+04 1.01e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 328.4M
Iteration  8: Total net bbox = 1.174e+05 (3.59e+04 8.16e+04)
              Est.  stn bbox = 1.433e+05 (4.22e+04 1.01e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 328.4M
Iteration  9: Total net bbox = 1.178e+05 (3.64e+04 8.14e+04)
              Est.  stn bbox = 1.452e+05 (4.34e+04 1.02e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 328.4M
Iteration 10: Total net bbox = 1.178e+05 (3.64e+04 8.14e+04)
              Est.  stn bbox = 1.452e+05 (4.34e+04 1.02e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 328.4M
Iteration 11: Total net bbox = 1.256e+05 (3.94e+04 8.62e+04)
              Est.  stn bbox = 1.537e+05 (4.67e+04 1.07e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 328.4M
Iteration 12: Total net bbox = 1.256e+05 (3.94e+04 8.62e+04)
              Est.  stn bbox = 1.537e+05 (4.67e+04 1.07e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 328.4M
Iteration 13: Total net bbox = 1.269e+05 (3.93e+04 8.76e+04)
              Est.  stn bbox = 1.550e+05 (4.66e+04 1.08e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 328.4M
*** cost = 1.269e+05 (3.93e+04 8.76e+04) (cpu for global=0:00:00.7) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.4 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:02.2, real=0:00:02.0)
move report: preRPlace moves 3929 insts, mean move: 10.36 um, max move: 74.40 um
	max move on inst (FILLER_6115): (1300.80, 2271.00) --> (1286.40, 2211.00)
Placement tweakage begins.
wire length = 1.270e+05 = 3.938e+04 H + 8.757e+04 V
wire length = 1.221e+05 = 3.451e+04 H + 8.757e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 1110 insts, mean move: 12.11 um, max move: 50.40 um
	max move on inst (FILLER_4423): (1024.80, 1341.00) --> (1075.20, 1341.00)
move report: rPlace moves 4623 insts, mean move: 11.43 um, max move: 74.40 um
	max move on inst (FILLER_6115): (1300.80, 2271.00) --> (1286.40, 2211.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        48.00 um
  inst (I0/LD/T_SR_0/U35) with max move: (1072.8, 1341) -> (1024.8, 1341)
  mean    (X+Y) =        10.11 um
Total instances flipped for WireLenOpt: 7
Total instances flipped, including legalization: 85
Total instances moved : 370
*** cpu=0:00:02.8   mem=328.4M  mem(used)=0.0M***
Total net length = 1.220e+05 (3.451e+04 8.748e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:03.6, real=0:00:04.0, mem=328.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 28 )
*** Free Virtual Timing Model ...(mem=328.4M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=328.4M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1683600 2650500)
coreBox:    (350400 351000) (1334100 2301000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 328.4M):
Est net length = 1.531e+05um = 5.887e+04H + 9.422e+04V
Usage: (10.0%H 13.0%V) = (7.581e+04um 1.618e+05um) = (6234 5392)
Obstruct: 2166 = 1140 (15.3%H) + 1026 (13.8%V)
Overflow: 73 = 3 (0.05% H) + 70 (1.10% V)

Phase 1b route (0:00:00.0 328.4M):
Usage: (10.0%H 13.0%V) = (7.554e+04um 1.618e+05um) = (6212 5392)
Overflow: 73 = 3 (0.05% H) + 70 (1.10% V)

Phase 1c route (0:00:00.0 328.4M):
Usage: (10.0%H 13.1%V) = (7.551e+04um 1.626e+05um) = (6209 5420)
Overflow: 63 = 3 (0.05% H) + 60 (0.93% V)

Phase 1d route (0:00:00.0 328.4M):
Usage: (10.0%H 13.1%V) = (7.562e+04um 1.628e+05um) = (6218 5427)
Overflow: 46 = 0 (0.00% H) + 46 (0.72% V)

Phase 1e route (0:00:00.0 328.4M):
Usage: (10.0%H 13.1%V) = (7.571e+04um 1.630e+05um) = (6226 5432)
Overflow: 29 = 0 (0.00% H) + 29 (0.46% V)

Phase 1f route (0:00:00.0 328.4M):
Usage: (10.1%H 13.2%V) = (7.595e+04um 1.636e+05um) = (6246 5451)
Overflow: 16 = 0 (0.00% H) + 16 (0.25% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.03%
 -1:	0	 0.00%	13	 0.20%
--------------------------------------
  0:	0	 0.00%	250	 3.89%
  1:	99	 1.57%	317	 4.93%
  2:	58	 0.92%	425	 6.61%
  3:	123	 1.95%	738	11.48%
  4:	38	 0.60%	1235	19.22%
  5:	104	 1.65%	2902	45.16%
  6:	326	 5.16%	16	 0.25%
  7:	663	10.50%	14	 0.22%
  8:	767	12.15%	34	 0.53%
  9:	897	14.21%	16	 0.25%
 10:	2919	46.25%	18	 0.28%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	4	 0.06%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	20	 0.31%
 20:	0	 0.00%	392	 6.10%


Global route (cpu=0.0s real=0.0s 328.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (10.1%H 13.2%V) = (7.595e+04um 1.636e+05um) = (6246 5451)
Overflow: 16 = 0 (0.00% H) + 16 (0.25% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.03%
 -1:	0	 0.00%	13	 0.20%
--------------------------------------
  0:	0	 0.00%	250	 3.89%
  1:	99	 1.57%	317	 4.93%
  2:	58	 0.92%	425	 6.61%
  3:	123	 1.95%	738	11.48%
  4:	38	 0.60%	1235	19.22%
  5:	104	 1.65%	2902	45.16%
  6:	326	 5.16%	16	 0.25%
  7:	663	10.50%	14	 0.22%
  8:	767	12.15%	34	 0.53%
  9:	897	14.21%	16	 0.25%
 10:	2919	46.25%	18	 0.28%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	4	 0.06%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	20	 0.31%
 20:	0	 0.00%	392	 6.10%



*** Completed Phase 1 route (0:00:00.0 328.4M) ***


Total length: 1.557e+05um, number of vias: 4158
M1(H) length: 0.000e+00um, number of vias: 2217
M2(V) length: 9.767e+04um, number of vias: 1941
M3(H) length: 5.805e+04um
*** Completed Phase 2 route (0:00:00.0 328.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=328.4M) ***
Peak Memory Usage was 328.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=328.4M) ***

Extraction called for design 'lab7_layout_design' of instances=12169 and nets=688 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 328.434M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 328.4M)
Number of Loop : 0
Start delay calculation (mem=328.434M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=328.434M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 328.4M) ***
*info: Start fixing DRV (Mem = 328.43M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (328.4M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=328.4M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.598006
Start fixing design rules ... (0:00:00.0 328.4M)
Done fixing design rule (0:00:00.1 328.4M)

Summary:
38 buffers added on 38 nets (with 2 drivers resized)

Density after buffering = 0.602746
*** Completed dpFixDRCViolation (0:00:00.1 328.4M)

Re-routed 78 nets
Extraction called for design 'lab7_layout_design' of instances=12207 and nets=726 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 328.434M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 328.4M)
Number of Loop : 0
Start delay calculation (mem=328.434M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=328.434M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 328.4M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    23
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 328.43M).
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
*** Starting optFanout (328.4M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=328.4M) ***
Start fixing timing ... (0:00:00.0 328.4M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 328.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.602746
*** Completed optFanout (0:00:00.0 328.4M)

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.275% **

*** starting 1-st reclaim pass: 543 instances 
*** starting 2-nd reclaim pass: 542 instances 
*** starting 3-rd reclaim pass: 36 instances 


** Area Reclaim Summary: Buffer Deletion = 1 Declone = 0 Downsize = 2 **
** Density Change = 0.019% **
** Density after area reclaim = 60.256% **
*** Finished Area Reclaim (0:00:00.1) ***
density before resizing = 60.256%
* summary of transition time violation fixes:
*summary:      2 instances changed cell type
density after resizing = 60.263%
*** Starting trialRoute (mem=328.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1683600 2650500)
coreBox:    (350400 351000) (1334100 2301000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 328.4M):
Est net length = 1.534e+05um = 5.873e+04H + 9.467e+04V
Usage: (10.0%H 13.2%V) = (7.571e+04um 1.644e+05um) = (6226 5478)
Obstruct: 2166 = 1140 (15.3%H) + 1026 (13.8%V)
Overflow: 75 = 2 (0.03% H) + 73 (1.14% V)

Phase 1b route (0:00:00.0 328.4M):
Usage: (10.0%H 13.2%V) = (7.544e+04um 1.644e+05um) = (6203 5478)
Overflow: 72 = 1 (0.02% H) + 71 (1.10% V)

Phase 1c route (0:00:00.0 328.4M):
Usage: (10.0%H 13.3%V) = (7.536e+04um 1.652e+05um) = (6197 5505)
Overflow: 62 = 1 (0.02% H) + 61 (0.96% V)

Phase 1d route (0:00:00.0 328.4M):
Usage: (10.0%H 13.3%V) = (7.547e+04um 1.654e+05um) = (6206 5514)
Overflow: 47 = 0 (0.00% H) + 47 (0.72% V)

Phase 1e route (0:00:00.0 328.4M):
Usage: (10.0%H 13.3%V) = (7.551e+04um 1.656e+05um) = (6209 5520)
Overflow: 35 = 0 (0.00% H) + 35 (0.55% V)

Phase 1f route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.564e+04um 1.663e+05um) = (6220 5543)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	20	 0.31%
--------------------------------------
  0:	0	 0.00%	260	 4.05%
  1:	99	 1.57%	319	 4.96%
  2:	59	 0.93%	391	 6.08%
  3:	127	 2.01%	752	11.70%
  4:	28	 0.44%	1302	20.26%
  5:	109	 1.73%	2837	44.15%
  6:	306	 4.85%	16	 0.25%
  7:	657	10.41%	14	 0.22%
  8:	802	12.71%	34	 0.53%
  9:	898	14.23%	16	 0.25%
 10:	2909	46.09%	18	 0.28%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	4	 0.06%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	20	 0.31%
 20:	0	 0.00%	392	 6.10%


Global route (cpu=0.0s real=0.0s 328.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (10.0%H 13.4%V) = (7.564e+04um 1.663e+05um) = (6220 5543)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	20	 0.31%
--------------------------------------
  0:	0	 0.00%	260	 4.05%
  1:	99	 1.57%	319	 4.96%
  2:	59	 0.93%	391	 6.08%
  3:	127	 2.01%	752	11.70%
  4:	28	 0.44%	1302	20.26%
  5:	109	 1.73%	2837	44.15%
  6:	306	 4.85%	16	 0.25%
  7:	657	10.41%	14	 0.22%
  8:	802	12.71%	34	 0.53%
  9:	898	14.23%	16	 0.25%
 10:	2909	46.09%	18	 0.28%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	4	 0.06%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	20	 0.31%
 20:	0	 0.00%	392	 6.10%



*** Completed Phase 1 route (0:00:00.0 328.4M) ***


Total length: 1.562e+05um, number of vias: 4228
M1(H) length: 0.000e+00um, number of vias: 2287
M2(V) length: 9.843e+04um, number of vias: 1941
M3(H) length: 5.772e+04um
*** Completed Phase 2 route (0:00:00.0 328.4M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=328.4M) ***
Peak Memory Usage was 328.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=328.4M) ***

Extraction called for design 'lab7_layout_design' of instances=12206 and nets=725 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 328.434M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 328.4M)
Number of Loop : 0
Start delay calculation (mem=328.434M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=328.434M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 328.4M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 328.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 328.4M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=328.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=328.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=328.4M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=12162 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=714 #term=2339 #term/net=3.28, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 12162 single + 0 double + 0 multi
Total standard cell length = 38.4504 (mm), area = 1.1535 (mm^2)
Average module density = 0.658.
Density for the design = 0.658.
       = stdcell_area 16021 (1153512 um^2) / alloc_area 24330 (1751746 um^2).
Pin Density = 0.146.
            = total # of pins 2339 / total Instance area 16021.
Identified 11476 spare or floating instances, with no clusters.
Iteration 13: Total net bbox = 1.271e+05 (3.85e+04 8.86e+04)
              Est.  stn bbox = 1.535e+05 (4.55e+04 1.08e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 328.4M
Iteration 14: Total net bbox = 1.287e+05 (4.11e+04 8.76e+04)
              Est.  stn bbox = 1.550e+05 (4.80e+04 1.07e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 328.4M
Iteration 15: Total net bbox = 1.287e+05 (4.11e+04 8.76e+04)
              Est.  stn bbox = 1.550e+05 (4.80e+04 1.07e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 328.4M
Iteration 16: Total net bbox = 1.297e+05 (4.07e+04 8.90e+04)
              Est.  stn bbox = 1.560e+05 (4.76e+04 1.08e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 328.4M
*** cost = 1.297e+05 (4.07e+04 8.90e+04) (cpu for global=0:00:00.5) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.3 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.5, real=0:00:01.0)
move report: preRPlace moves 1336 insts, mean move: 3.99 um, max move: 34.80 um
	max move on inst (I0/LD/CTRL/U59): (1166.40, 2031.00) --> (1171.20, 2061.00)
Placement tweakage begins.
wire length = 1.297e+05 = 4.060e+04 H + 8.910e+04 V
wire length = 1.253e+05 = 3.619e+04 H + 8.909e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 996 insts, mean move: 12.00 um, max move: 46.80 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81): (628.80, 1161.00) --> (645.60, 1191.00)
move report: rPlace moves 1911 insts, mean move: 7.97 um, max move: 46.80 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81): (628.80, 1161.00) --> (645.60, 1191.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        46.80 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81) with max move: (628.8, 1161) -> (645.6, 1191)
  mean    (X+Y) =        10.20 um
Total instances flipped for WireLenOpt: 5
Total instances flipped, including legalization: 103
Total instances moved : 369
*** cpu=0:00:01.1   mem=328.4M  mem(used)=0.0M***
Total net length = 1.251e+05 (3.619e+04 8.887e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:01.7, real=0:00:01.0, mem=328.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 28 )
*** Free Virtual Timing Model ...(mem=328.4M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 6, real = 0: 0: 6, mem = 328.4M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 12162
*info: Unplaced = 0
Placement Density:60.26%(1153512/1914120)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 19:28:20 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteConnectBlockPin set to false
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 543.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 27 used
Read in 12206 components
  12162 core components: 0 unplaced, 12018 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 24326 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 132
  Number of Followpin connections: 66
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 543.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Mar  8 19:28:20 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Mar  8 19:28:20 2016

sroute post-processing starts at Tue Mar  8 19:28:20 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Mar  8 19:28:20 2016


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 328.43 megs
<CMD> trialRoute
*** Starting trialRoute (mem=328.4M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1683600 2650500)
coreBox:    (350400 351000) (1334100 2301000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 328.4M):
Est net length = 1.546e+05um = 5.866e+04H + 9.590e+04V
Usage: (10.1%H 13.4%V) = (7.594e+04um 1.658e+05um) = (6245 5527)
Obstruct: 2165 = 1140 (15.3%H) + 1025 (13.8%V)
Overflow: 74 = 0 (0.00% H) + 74 (1.16% V)

Phase 1b route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.568e+04um 1.658e+05um) = (6223 5527)
Overflow: 73 = 0 (0.00% H) + 73 (1.13% V)

Phase 1c route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.554e+04um 1.668e+05um) = (6212 5560)
Overflow: 48 = 0 (0.00% H) + 48 (0.75% V)

Phase 1d route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.562e+04um 1.669e+05um) = (6218 5562)
Overflow: 43 = 0 (0.00% H) + 43 (0.66% V)

Phase 1e route (0:00:00.0 328.4M):
Usage: (10.0%H 13.5%V) = (7.554e+04um 1.675e+05um) = (6212 5581)
Overflow: 32 = 0 (0.00% H) + 32 (0.50% V)

Phase 1f route (0:00:00.0 328.4M):
Usage: (10.0%H 13.5%V) = (7.587e+04um 1.679e+05um) = (6239 5597)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	16	 0.25%
--------------------------------------
  0:	0	 0.00%	278	 4.33%
  1:	99	 1.57%	316	 4.92%
  2:	59	 0.93%	421	 6.55%
  3:	134	 2.12%	765	11.90%
  4:	26	 0.41%	1196	18.61%
  5:	117	 1.85%	2890	44.97%
  6:	296	 4.69%	16	 0.25%
  7:	608	 9.63%	14	 0.22%
  8:	833	13.20%	35	 0.54%
  9:	965	15.29%	16	 0.25%
 10:	2857	45.26%	17	 0.26%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	5	 0.08%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	19	 0.30%
 20:	0	 0.00%	392	 6.10%


Global route (cpu=0.0s real=0.0s 328.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (10.0%H 13.5%V) = (7.587e+04um 1.679e+05um) = (6239 5597)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	16	 0.25%
--------------------------------------
  0:	0	 0.00%	278	 4.33%
  1:	99	 1.57%	316	 4.92%
  2:	59	 0.93%	421	 6.55%
  3:	134	 2.12%	765	11.90%
  4:	26	 0.41%	1196	18.61%
  5:	117	 1.85%	2890	44.97%
  6:	296	 4.69%	16	 0.25%
  7:	608	 9.63%	14	 0.22%
  8:	833	13.20%	35	 0.54%
  9:	965	15.29%	16	 0.25%
 10:	2857	45.26%	17	 0.26%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	5	 0.08%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	19	 0.30%
 20:	0	 0.00%	392	 6.10%



*** Completed Phase 1 route (0:00:00.0 328.4M) ***


Total length: 1.571e+05um, number of vias: 4286
M1(H) length: 0.000e+00um, number of vias: 2291
M2(V) length: 9.949e+04um, number of vias: 1995
M3(H) length: 5.765e+04um
*** Completed Phase 2 route (0:00:00.0 328.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=328.4M) ***
Peak Memory Usage was 328.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=328.4M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=328.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1683600 2650500)
coreBox:    (350400 351000) (1334100 2301000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 328.4M):
Est net length = 1.546e+05um = 5.866e+04H + 9.590e+04V
Usage: (10.1%H 13.4%V) = (7.594e+04um 1.658e+05um) = (6245 5527)
Obstruct: 2165 = 1140 (15.3%H) + 1025 (13.8%V)
Overflow: 74 = 0 (0.00% H) + 74 (1.16% V)

Phase 1b route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.568e+04um 1.658e+05um) = (6223 5527)
Overflow: 73 = 0 (0.00% H) + 73 (1.13% V)

Phase 1c route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.554e+04um 1.668e+05um) = (6212 5560)
Overflow: 48 = 0 (0.00% H) + 48 (0.75% V)

Phase 1d route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.562e+04um 1.669e+05um) = (6218 5562)
Overflow: 43 = 0 (0.00% H) + 43 (0.66% V)

Phase 1e route (0:00:00.0 328.4M):
Usage: (10.0%H 13.5%V) = (7.554e+04um 1.675e+05um) = (6212 5581)
Overflow: 32 = 0 (0.00% H) + 32 (0.50% V)

Phase 1f route (0:00:00.0 328.4M):
Usage: (10.0%H 13.5%V) = (7.587e+04um 1.679e+05um) = (6239 5597)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	16	 0.25%
--------------------------------------
  0:	0	 0.00%	278	 4.33%
  1:	99	 1.57%	316	 4.92%
  2:	59	 0.93%	421	 6.55%
  3:	134	 2.12%	765	11.90%
  4:	26	 0.41%	1196	18.61%
  5:	117	 1.85%	2890	44.97%
  6:	296	 4.69%	16	 0.25%
  7:	608	 9.63%	14	 0.22%
  8:	833	13.20%	35	 0.54%
  9:	965	15.29%	16	 0.25%
 10:	2857	45.26%	17	 0.26%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	5	 0.08%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	19	 0.30%
 20:	0	 0.00%	392	 6.10%


Global route (cpu=0.0s real=0.0s 328.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (10.0%H 13.5%V) = (7.587e+04um 1.679e+05um) = (6239 5597)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	16	 0.25%
--------------------------------------
  0:	0	 0.00%	278	 4.33%
  1:	99	 1.57%	316	 4.92%
  2:	59	 0.93%	421	 6.55%
  3:	134	 2.12%	765	11.90%
  4:	26	 0.41%	1196	18.61%
  5:	117	 1.85%	2890	44.97%
  6:	296	 4.69%	16	 0.25%
  7:	608	 9.63%	14	 0.22%
  8:	833	13.20%	35	 0.54%
  9:	965	15.29%	16	 0.25%
 10:	2857	45.26%	17	 0.26%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	5	 0.08%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	19	 0.30%
 20:	0	 0.00%	392	 6.10%



*** Completed Phase 1 route (0:00:00.0 328.4M) ***


Total length: 1.571e+05um, number of vias: 4286
M1(H) length: 0.000e+00um, number of vias: 2291
M2(V) length: 9.949e+04um, number of vias: 1995
M3(H) length: 5.765e+04um
*** Completed Phase 2 route (0:00:00.0 328.4M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=328.4M) ***
Peak Memory Usage was 328.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=328.4M) ***

Extraction called for design 'lab7_layout_design' of instances=12206 and nets=725 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 328.434M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.420  | 93.420  | 94.608  | 97.367  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.263%
Routing Overflow: 0.00% H and 0.27% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.29 sec
Total Real time: 0.0 sec
Total Memory Usage: 328.433594 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=328.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=328.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.420  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.263%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
*info: Start fixing DRV (Mem = 328.43M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 328.43M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=328.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.420  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.263%
Routing Overflow: 0.00% H and 0.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.420  | 93.420  | 94.608  | 97.367  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.263%
Routing Overflow: 0.00% H and 0.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 328.4M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=328.4M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=328.4M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 328.434M)

Start to trace clock trees ...
*** Begin Tracer (mem=328.4M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=328.4M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=328.4M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=328.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1683600 2650500)
coreBox:    (350400 351000) (1334100 2301000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 328.4M):
Est net length = 1.546e+05um = 5.866e+04H + 9.590e+04V
Usage: (10.1%H 13.4%V) = (7.594e+04um 1.658e+05um) = (6245 5527)
Obstruct: 2165 = 1140 (15.3%H) + 1025 (13.8%V)
Overflow: 74 = 0 (0.00% H) + 74 (1.16% V)

Phase 1b route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.568e+04um 1.658e+05um) = (6223 5527)
Overflow: 73 = 0 (0.00% H) + 73 (1.13% V)

Phase 1c route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.554e+04um 1.668e+05um) = (6212 5560)
Overflow: 48 = 0 (0.00% H) + 48 (0.75% V)

Phase 1d route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.562e+04um 1.669e+05um) = (6218 5562)
Overflow: 43 = 0 (0.00% H) + 43 (0.66% V)

Phase 1e route (0:00:00.0 328.4M):
Usage: (10.0%H 13.5%V) = (7.554e+04um 1.675e+05um) = (6212 5581)
Overflow: 32 = 0 (0.00% H) + 32 (0.50% V)

Phase 1f route (0:00:00.0 328.4M):
Usage: (10.0%H 13.5%V) = (7.587e+04um 1.679e+05um) = (6239 5597)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	16	 0.25%
--------------------------------------
  0:	0	 0.00%	278	 4.33%
  1:	99	 1.57%	316	 4.92%
  2:	59	 0.93%	421	 6.55%
  3:	134	 2.12%	765	11.90%
  4:	26	 0.41%	1196	18.61%
  5:	117	 1.85%	2890	44.97%
  6:	296	 4.69%	16	 0.25%
  7:	608	 9.63%	14	 0.22%
  8:	833	13.20%	35	 0.54%
  9:	965	15.29%	16	 0.25%
 10:	2857	45.26%	17	 0.26%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	5	 0.08%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	19	 0.30%
 20:	0	 0.00%	392	 6.10%


Global route (cpu=0.0s real=0.0s 328.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (10.0%H 13.5%V) = (7.587e+04um 1.679e+05um) = (6239 5597)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	16	 0.25%
--------------------------------------
  0:	0	 0.00%	278	 4.33%
  1:	99	 1.57%	316	 4.92%
  2:	59	 0.93%	421	 6.55%
  3:	134	 2.12%	765	11.90%
  4:	26	 0.41%	1196	18.61%
  5:	117	 1.85%	2890	44.97%
  6:	296	 4.69%	16	 0.25%
  7:	608	 9.63%	14	 0.22%
  8:	833	13.20%	35	 0.54%
  9:	965	15.29%	16	 0.25%
 10:	2857	45.26%	17	 0.26%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	5	 0.08%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	19	 0.30%
 20:	0	 0.00%	392	 6.10%



*** Completed Phase 1 route (0:00:00.0 328.4M) ***


Total length: 1.571e+05um, number of vias: 4286
M1(H) length: 0.000e+00um, number of vias: 2291
M2(V) length: 9.949e+04um, number of vias: 1995
M3(H) length: 5.765e+04um
*** Completed Phase 2 route (0:00:00.0 328.4M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=328.4M) ***
Peak Memory Usage was 328.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=328.4M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=328.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1683600 2650500)
coreBox:    (350400 351000) (1334100 2301000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 328.4M):
Est net length = 1.546e+05um = 5.866e+04H + 9.590e+04V
Usage: (10.1%H 13.4%V) = (7.594e+04um 1.658e+05um) = (6245 5527)
Obstruct: 2165 = 1140 (15.3%H) + 1025 (13.8%V)
Overflow: 74 = 0 (0.00% H) + 74 (1.16% V)

Phase 1b route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.568e+04um 1.658e+05um) = (6223 5527)
Overflow: 73 = 0 (0.00% H) + 73 (1.13% V)

Phase 1c route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.554e+04um 1.668e+05um) = (6212 5560)
Overflow: 48 = 0 (0.00% H) + 48 (0.75% V)

Phase 1d route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.562e+04um 1.669e+05um) = (6218 5562)
Overflow: 43 = 0 (0.00% H) + 43 (0.66% V)

Phase 1e route (0:00:00.0 328.4M):
Usage: (10.0%H 13.5%V) = (7.554e+04um 1.675e+05um) = (6212 5581)
Overflow: 32 = 0 (0.00% H) + 32 (0.50% V)

Phase 1f route (0:00:00.0 328.4M):
Usage: (10.0%H 13.5%V) = (7.587e+04um 1.679e+05um) = (6239 5597)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	16	 0.25%
--------------------------------------
  0:	0	 0.00%	278	 4.33%
  1:	99	 1.57%	316	 4.92%
  2:	59	 0.93%	421	 6.55%
  3:	134	 2.12%	765	11.90%
  4:	26	 0.41%	1196	18.61%
  5:	117	 1.85%	2890	44.97%
  6:	296	 4.69%	16	 0.25%
  7:	608	 9.63%	14	 0.22%
  8:	833	13.20%	35	 0.54%
  9:	965	15.29%	16	 0.25%
 10:	2857	45.26%	17	 0.26%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	5	 0.08%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	19	 0.30%
 20:	0	 0.00%	392	 6.10%


Global route (cpu=0.0s real=0.0s 328.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (10.0%H 13.5%V) = (7.587e+04um 1.679e+05um) = (6239 5597)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	16	 0.25%
--------------------------------------
  0:	0	 0.00%	278	 4.33%
  1:	99	 1.57%	316	 4.92%
  2:	59	 0.93%	421	 6.55%
  3:	134	 2.12%	765	11.90%
  4:	26	 0.41%	1196	18.61%
  5:	117	 1.85%	2890	44.97%
  6:	296	 4.69%	16	 0.25%
  7:	608	 9.63%	14	 0.22%
  8:	833	13.20%	35	 0.54%
  9:	965	15.29%	16	 0.25%
 10:	2857	45.26%	17	 0.26%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	5	 0.08%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	19	 0.30%
 20:	0	 0.00%	392	 6.10%



*** Completed Phase 1 route (0:00:00.0 328.4M) ***


Total length: 1.571e+05um, number of vias: 4286
M1(H) length: 0.000e+00um, number of vias: 2291
M2(V) length: 9.949e+04um, number of vias: 1995
M3(H) length: 5.765e+04um
*** Completed Phase 2 route (0:00:00.0 328.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=328.4M) ***
Peak Memory Usage was 328.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=328.4M) ***

Extraction called for design 'lab7_layout_design' of instances=12206 and nets=725 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 328.434M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.597  | 90.597  | 92.802  | 96.329  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.263%
Routing Overflow: 0.00% H and 0.27% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.29 sec
Total Real time: 0.0 sec
Total Memory Usage: 328.433594 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=12206 and nets=725 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 328.434M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=328.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=328.4M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:03:15, mem=328.4M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.089 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:03:16, mem=328.4M)
Setting analysis mode to setup ...
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   90.597 ns     90.597 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 90.597 ns 
 reg2reg WS  : 90.597 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 90.597 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:03:16, mem=328.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.597  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):|  0.174  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.263%
------------------------------------------------------------
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:03:16, mem=328.4M)
Density before buffering = 0.603 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.089 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:03.6
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.089 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:03.6
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.442 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 90.597 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]/D 
--------------------------------------------------- 
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.089 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:03.6
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.089 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:03.6
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.442 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 90.597 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.442 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 90.597 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]/D 
--------------------------------------------------- 
Density after buffering = 0.603 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 0 nets for commit
*info: Added a total of 0 cells to fix/reduce hold violation
*info:
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 2 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they are set as dont_touch.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:00.3, REAL=0:00:00.0, totSessionCpu=0:03:16, mem=328.4M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.4, real=0:00:01.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.4   mem=328.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 1.283e+05 (3.811e+04 9.022e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 28 )
*** Starting trialRoute (mem=328.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1683600 2650500)
coreBox:    (350400 351000) (1334100 2301000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 328.4M):
Est net length = 1.546e+05um = 5.866e+04H + 9.590e+04V
Usage: (10.1%H 13.4%V) = (7.594e+04um 1.658e+05um) = (6245 5527)
Obstruct: 2165 = 1140 (15.3%H) + 1025 (13.8%V)
Overflow: 74 = 0 (0.00% H) + 74 (1.16% V)

Phase 1b route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.568e+04um 1.658e+05um) = (6223 5527)
Overflow: 73 = 0 (0.00% H) + 73 (1.13% V)

Phase 1c route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.554e+04um 1.668e+05um) = (6212 5560)
Overflow: 48 = 0 (0.00% H) + 48 (0.75% V)

Phase 1d route (0:00:00.0 328.4M):
Usage: (10.0%H 13.4%V) = (7.562e+04um 1.669e+05um) = (6218 5562)
Overflow: 43 = 0 (0.00% H) + 43 (0.66% V)

Phase 1e route (0:00:00.0 328.4M):
Usage: (10.0%H 13.5%V) = (7.554e+04um 1.675e+05um) = (6212 5581)
Overflow: 32 = 0 (0.00% H) + 32 (0.50% V)

Phase 1f route (0:00:00.0 328.4M):
Usage: (10.0%H 13.5%V) = (7.587e+04um 1.679e+05um) = (6239 5597)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	16	 0.25%
--------------------------------------
  0:	0	 0.00%	278	 4.33%
  1:	99	 1.57%	316	 4.92%
  2:	59	 0.93%	421	 6.55%
  3:	134	 2.12%	765	11.90%
  4:	26	 0.41%	1196	18.61%
  5:	117	 1.85%	2890	44.97%
  6:	296	 4.69%	16	 0.25%
  7:	608	 9.63%	14	 0.22%
  8:	833	13.20%	35	 0.54%
  9:	965	15.29%	16	 0.25%
 10:	2857	45.26%	17	 0.26%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	5	 0.08%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	19	 0.30%
 20:	0	 0.00%	392	 6.10%


Global route (cpu=0.0s real=0.0s 328.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (10.0%H 13.5%V) = (7.587e+04um 1.679e+05um) = (6239 5597)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	16	 0.25%
--------------------------------------
  0:	0	 0.00%	278	 4.33%
  1:	99	 1.57%	316	 4.92%
  2:	59	 0.93%	421	 6.55%
  3:	134	 2.12%	765	11.90%
  4:	26	 0.41%	1196	18.61%
  5:	117	 1.85%	2890	44.97%
  6:	296	 4.69%	16	 0.25%
  7:	608	 9.63%	14	 0.22%
  8:	833	13.20%	35	 0.54%
  9:	965	15.29%	16	 0.25%
 10:	2857	45.26%	17	 0.26%
 14:	154	 2.44%	0	 0.00%
 15:	164	 2.60%	0	 0.00%
 16:	0	 0.00%	5	 0.08%
 17:	0	 0.00%	19	 0.30%
 18:	0	 0.00%	11	 0.17%
 19:	0	 0.00%	19	 0.30%
 20:	0	 0.00%	392	 6.10%



*** Completed Phase 1 route (0:00:00.0 328.4M) ***


Total length: 1.571e+05um, number of vias: 4286
M1(H) length: 0.000e+00um, number of vias: 2291
M2(V) length: 9.949e+04um, number of vias: 1995
M3(H) length: 5.765e+04um
*** Completed Phase 2 route (0:00:00.0 328.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=328.4M) ***
Peak Memory Usage was 328.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=328.4M) ***

Extraction called for design 'lab7_layout_design' of instances=12206 and nets=725 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 328.434M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 328.4M)
Number of Loop : 0
Start delay calculation (mem=328.434M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=328.434M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 328.4M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 328.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 328.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.597  | 90.597  | 92.802  | 96.329  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.088  |  0.442  | -0.088  |  3.558  |   N/A   |   N/A   |
|           TNS (ns):| -0.376  |  0.000  | -0.376  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    7    |    0    |    7    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.263%
Routing Overflow: 0.00% H and 0.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 328.4M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=328.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=328.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.597  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.263%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
*** Starting optimizing excluded clock nets MEM= 328.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 328.4M) ***
*** Starting optimizing excluded clock nets MEM= 328.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 328.4M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.597  | 90.597  | 92.802  | 96.329  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.263%
Routing Overflow: 0.00% H and 0.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 328.4M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1399.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[2]/CLK 941.5(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/CLK 829.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 829.1~941.5(ps)        0~100000(ps)        
Fall Phase Delay               : 798.3~909.9(ps)        0~100000(ps)        
Trig. Edge Skew                : 112.4(ps)              300(ps)             
Rise Skew                      : 112.4(ps)              
Fall Skew                      : 111.6(ps)              
Max. Rise Buffer Tran.         : 409(ps)                400(ps)             
Max. Fall Buffer Tran.         : 410.7(ps)              400(ps)             
Max. Rise Sink Tran.           : 486.2(ps)              400(ps)             
Max. Fall Sink Tran.           : 486(ps)                400(ps)             
Min. Rise Buffer Tran.         : 114.4(ps)              0(ps)               
Min. Fall Buffer Tran.         : 106.6(ps)              0(ps)               
Min. Rise Sink Tran.           : 336.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 336.8(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1399                   

Max. Local Skew                : 83.6(ps)               
  I0/LD/CTRL/curr_state_reg[2]/CLK(R)->
  I0/LD/T_SR_0/curr_val_reg[7]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=328.4M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 10564 filler insts (cell FILL / prefix FILLER).
*INFO: Total 10564 filler insts added - prefix FILLER (CPU: 0:00:00.1).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 19:28:23 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteFollowPadPin set to true
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 553.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 27 used
Read in 22770 components
  22726 core components: 0 unplaced, 22582 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 45454 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 553.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 338.91 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Mar  8 19:28:24 2016
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Mar  8 19:28:24 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar  8 19:28:24 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        2924      33.34%
#  Metal 2        V        2924      30.13%
#  Metal 3        H        2924      26.06%
#  ------------------------------------------
#  Total                   8772      29.84%
#
#  11 nets (1.52%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 338.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 338.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 338.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 338.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 162513 um.
#Total half perimeter of net bounding box = 129115 um.
#Total wire length on LAYER metal1 = 2535 um.
#Total wire length on LAYER metal2 = 105105 um.
#Total wire length on LAYER metal3 = 54873 um.
#Total number of vias = 3380
#Up-Via Summary (total 3380):
#           
#-----------------------
#  Metal 1         2128
#  Metal 2         1252
#-----------------------
#                  3380 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 338.00 (Mb)
#Peak memory = 370.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 340.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 340.00 (Mb)
#Complete Detail Routing.
#Total wire length = 165053 um.
#Total half perimeter of net bounding box = 129115 um.
#Total wire length on LAYER metal1 = 16229 um.
#Total wire length on LAYER metal2 = 103973 um.
#Total wire length on LAYER metal3 = 44850 um.
#Total number of vias = 4199
#Up-Via Summary (total 4199):
#           
#-----------------------
#  Metal 1         2524
#  Metal 2         1675
#-----------------------
#                  4199 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 338.00 (Mb)
#Peak memory = 370.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 338.00 (Mb)
#Peak memory = 370.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 62
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar  8 19:28:25 2016
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=22770 and nets=725 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 338.9M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.0258% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 20.0301% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 30.0344% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 40.0387% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 50.043% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 60.0258% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 70.0301% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 80.0344% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 90.0387% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 339.9M)
Nr. Extracted Resistors     : 8960
Nr. Extracted Ground Cap.   : 9638
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 338.906M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 338.9M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 22582
*info: Unplaced = 0
Placement Density:100.00%(1914120/1914120)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=22770 and nets=725 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 338.9M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.0258% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 20.0301% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 30.0344% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 40.0387% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 50.043% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 60.0258% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 70.0301% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 80.0344% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 90.0387% (CPU Time= 0:00:00.0  MEM= 339.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 339.9M)
Nr. Extracted Resistors     : 8960
Nr. Extracted Ground Cap.   : 9638
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 338.906M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 338.9M)
Number of Loop : 0
Start delay calculation (mem=338.906M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 338.9M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 714 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=338.906M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 338.9M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.425  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 338.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 338.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.425  | 91.425  | 93.623  | 96.435  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 338.9M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar  8 19:28:26 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1684.0500, 2650.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 1353.150 2321.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Mar  8 19:28:26 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 338.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.4  MEM: 18.8M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          22770

Ports/Pins                             0

Nets                                4719
    metal layer metal1              1133
    metal layer metal2              2628
    metal layer metal3               958

    Via Instances                   4199

Special Nets                         207
    metal layer metal1               203
    metal layer metal2                 4

    Via Instances                    140

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 80 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 339.9M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 714 times net's RC data read were performed.
<CMD> fit
<CMD> floorPlan help
Usage: floorPlan
    floorPlan
    {-r <aspectRatio> [<rowDensity>  [<coreToLeft> <coreToBottom>
    <coreToRight> <coreToTop>]]| -su <aspectRatio> [<stdCellDensity>
    [<coreToLeft> <coreToBottom> <coreToRight> <coreToTop>]]|
    -s <coreW> <coreH> < coreToLeft> <coreToBottom> <coreToRight>
    <coreToTop> | -d <dieW> <dieH> < coreToLeft> <coreToBottom>
    <coreToRight> <coreToTop> | -b <die_x1> <die_y1> <die_x2>
    <die_y2> < io_x1> <io_y1> <io_x2> <io_y2> < core_x1> <core_y1>
    <core_x2> <core_y2>}
    [-overlapSameSiteRow]
    [-site <siteName>]
    [-flip {f | s | n}]
    [-fplanOrigin {center | lcorner}]
    [-dieSizeByIoHeight {max | min}]
    [-coreMarginsBy {io | die}]
    [-verticalRow]
    [-keepShape [<util>]]
   
**ERROR: (ENCSYC-194):	Incorrect usage for command 'floorPlan'.
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 2.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance I0/LD/OCTRL/d_plus_reg_reg to match row orient.
Flip instance I0/LD/ENC/last_bit_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[1] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[0] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[2] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[3] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 338.9M)
Number of Loop : 0
Start delay calculation (mem=338.906M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=338.906M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 338.9M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 35 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=338.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=338.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=338.9M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=22691 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=679 #term=2269 #term/net=3.34, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 22691 single + 0 double + 0 multi
Total standard cell length = 63.5256 (mm), area = 1.9058 (mm^2)
Average module density = 0.626.
Density for the design = 0.626.
       = stdcell_area 26469 (1905768 um^2) / alloc_area 42292 (3045056 um^2).
Pin Density = 0.086.
            = total # of pins 2269 / total Instance area 26469.
Identified 22040 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.755e+05 (5.30e+04 1.23e+05)
              Est.  stn bbox = 1.755e+05 (5.30e+04 1.23e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 338.9M
Iteration  2: Total net bbox = 1.755e+05 (5.30e+04 1.23e+05)
              Est.  stn bbox = 1.755e+05 (5.30e+04 1.23e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 338.9M
Iteration  3: Total net bbox = 1.755e+05 (5.30e+04 1.23e+05)
              Est.  stn bbox = 1.755e+05 (5.30e+04 1.23e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 338.9M
Iteration  4: Total net bbox = 1.755e+05 (5.30e+04 1.23e+05)
              Est.  stn bbox = 1.755e+05 (5.30e+04 1.23e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 338.9M
Iteration  5: Total net bbox = 1.377e+05 (4.17e+04 9.60e+04)
              Est.  stn bbox = 1.377e+05 (4.17e+04 9.60e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 338.9M
Iteration  6: Total net bbox = 1.382e+05 (4.21e+04 9.60e+04)
              Est.  stn bbox = 1.382e+05 (4.21e+04 9.60e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 338.9M
Iteration  7: Total net bbox = 1.591e+05 (5.03e+04 1.09e+05)
              Est.  stn bbox = 1.923e+05 (5.83e+04 1.34e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 338.9M
Iteration  8: Total net bbox = 1.591e+05 (5.03e+04 1.09e+05)
              Est.  stn bbox = 1.923e+05 (5.83e+04 1.34e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 338.9M
Iteration  9: Total net bbox = 1.514e+05 (4.72e+04 1.04e+05)
              Est.  stn bbox = 1.864e+05 (5.62e+04 1.30e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 338.9M
Iteration 10: Total net bbox = 1.514e+05 (4.72e+04 1.04e+05)
              Est.  stn bbox = 1.864e+05 (5.62e+04 1.30e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 338.9M
Iteration 11: Total net bbox = 1.631e+05 (5.18e+04 1.11e+05)
              Est.  stn bbox = 1.991e+05 (6.12e+04 1.38e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 338.9M
Iteration 12: Total net bbox = 1.631e+05 (5.18e+04 1.11e+05)
              Est.  stn bbox = 1.991e+05 (6.12e+04 1.38e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 338.9M
Iteration 13: Total net bbox = 1.638e+05 (5.12e+04 1.13e+05)
              Est.  stn bbox = 1.999e+05 (6.06e+04 1.39e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 338.9M
*** cost = 1.638e+05 (5.12e+04 1.13e+05) (cpu for global=0:00:01.0) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.6 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:06.2, real=0:00:06.0)
move report: preRPlace moves 5776 insts, mean move: 11.40 um, max move: 67.20 um
	max move on inst (FILLER_2704): (1564.80, 2841.00) --> (1557.60, 2781.00)
Placement tweakage begins.
wire length = 1.639e+05 = 5.127e+04 H + 1.126e+05 V
wire length = 1.575e+05 = 4.491e+04 H + 1.126e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 1363 insts, mean move: 12.01 um, max move: 64.80 um
	max move on inst (I0/LD/CTRL/U6): (1204.80, 1731.00) --> (1269.60, 1731.00)
move report: rPlace moves 6757 insts, mean move: 11.97 um, max move: 67.20 um
	max move on inst (FILLER_2704): (1564.80, 2841.00) --> (1557.60, 2781.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        64.80 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109) with max move: (403.2, 741) -> (468, 741)
  mean    (X+Y) =        12.31 um
Total instances flipped for WireLenOpt: 6
Total instances flipped, including legalization: 75
Total instances moved : 371
*** cpu=0:00:07.8   mem=338.9M  mem(used)=0.0M***
Total net length = 1.572e+05 (4.491e+04 1.123e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:08.9, real=0:00:09.0, mem=338.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 45 )
*** Free Virtual Timing Model ...(mem=338.9M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 338.9M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=338.9M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1964400 3220500)
coreBox:    (350400 351000) (1616400 2871000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 338.9M):
Est net length = 1.984e+05um = 7.672e+04H + 1.217e+05V
Usage: (7.4%H 9.8%V) = (9.571e+04um 1.931e+05um) = (7859 6438)
Obstruct: 2101 = 1060 (9.2%H) + 1041 (9.1%V)
Overflow: 74 = 0 (0.00% H) + 74 (0.71% V)

Phase 1b route (0:00:00.0 338.9M):
Usage: (7.4%H 9.8%V) = (9.545e+04um 1.932e+05um) = (7838 6438)
Overflow: 67 = 0 (0.00% H) + 67 (0.64% V)

Phase 1c route (0:00:00.0 338.9M):
Usage: (7.4%H 9.9%V) = (9.512e+04um 1.943e+05um) = (7810 6475)
Overflow: 54 = 0 (0.00% H) + 54 (0.52% V)

Phase 1d route (0:00:00.0 338.9M):
Usage: (7.4%H 9.9%V) = (9.522e+04um 1.944e+05um) = (7819 6480)
Overflow: 41 = 0 (0.00% H) + 41 (0.39% V)

Phase 1e route (0:00:00.0 338.9M):
Usage: (7.4%H 9.9%V) = (9.538e+04um 1.946e+05um) = (7832 6486)
Overflow: 26 = 0 (0.00% H) + 26 (0.25% V)

Phase 1f route (0:00:00.0 338.9M):
Usage: (7.4%H 9.9%V) = (9.560e+04um 1.949e+05um) = (7850 6496)
Overflow: 15 = 0 (0.00% H) + 15 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	14	 0.13%
--------------------------------------
  0:	0	 0.00%	215	 2.06%
  1:	100	 0.96%	393	 3.76%
  2:	28	 0.27%	395	 3.78%
  3:	103	 0.99%	1012	 9.68%
  4:	30	 0.29%	1901	18.18%
  5:	94	 0.90%	5729	54.78%
  6:	359	 3.44%	74	 0.71%
  7:	730	 6.99%	0	 0.00%
  8:	1139	10.91%	5	 0.05%
  9:	1719	16.47%	23	 0.22%
 10:	5358	51.32%	41	 0.39%
 11:	0	 0.00%	13	 0.12%
 14:	363	 3.48%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	18	 0.17%
 18:	0	 0.00%	25	 0.24%
 19:	0	 0.00%	51	 0.49%
 20:	0	 0.00%	539	 5.15%


Global route (cpu=0.0s real=0.0s 338.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.4%H 9.9%V) = (9.560e+04um 1.949e+05um) = (7850 6496)
Overflow: 15 = 0 (0.00% H) + 15 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	14	 0.13%
--------------------------------------
  0:	0	 0.00%	215	 2.06%
  1:	100	 0.96%	393	 3.76%
  2:	28	 0.27%	395	 3.78%
  3:	103	 0.99%	1012	 9.68%
  4:	30	 0.29%	1901	18.18%
  5:	94	 0.90%	5729	54.78%
  6:	359	 3.44%	74	 0.71%
  7:	730	 6.99%	0	 0.00%
  8:	1139	10.91%	5	 0.05%
  9:	1719	16.47%	23	 0.22%
 10:	5358	51.32%	41	 0.39%
 11:	0	 0.00%	13	 0.12%
 14:	363	 3.48%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	18	 0.17%
 18:	0	 0.00%	25	 0.24%
 19:	0	 0.00%	51	 0.49%
 20:	0	 0.00%	539	 5.15%



*** Completed Phase 1 route (0:00:00.0 338.9M) ***


Total length: 2.006e+05um, number of vias: 4202
M1(H) length: 0.000e+00um, number of vias: 2221
M2(V) length: 1.246e+05um, number of vias: 1981
M3(H) length: 7.598e+04um
*** Completed Phase 2 route (0:00:00.0 338.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=338.9M) ***
Peak Memory Usage was 338.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=338.9M) ***

Extraction called for design 'lab7_layout_design' of instances=22735 and nets=690 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 338.906M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 338.9M)
Number of Loop : 0
Start delay calculation (mem=338.906M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=338.906M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 338.9M) ***
*info: Start fixing DRV (Mem = 338.91M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (338.9M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=338.9M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.597926
Start fixing design rules ... (0:00:00.0 338.9M)
Done fixing design rule (0:00:00.1 338.9M)

Summary:
39 buffers added on 37 nets (with 0 driver resized)

Density after buffering = 0.600953
*** Completed dpFixDRCViolation (0:00:00.2 338.9M)

Re-routed 76 nets
Extraction called for design 'lab7_layout_design' of instances=22774 and nets=729 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 338.906M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 338.9M)
Number of Loop : 0
Start delay calculation (mem=338.906M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=338.906M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 338.9M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    2
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    31
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 338.91M).
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 338.9M **
*** Starting optFanout (338.9M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=338.9M) ***
Start fixing timing ... (0:00:00.0 338.9M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 338.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600953
*** Completed optFanout (0:00:00.1 338.9M)

**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 338.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.095% **

*** starting 1-st reclaim pass: 546 instances 
*** starting 2-nd reclaim pass: 546 instances 
*** starting 3-rd reclaim pass: 30 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 3 **
** Density Change = 0.007% **
** Density after area reclaim = 60.089% **
*** Finished Area Reclaim (0:00:00.1) ***
density before resizing = 60.089%
* summary of transition time violation fixes:
*summary:      7 instances changed cell type
density after resizing = 60.141%
*** Starting trialRoute (mem=338.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 22
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1964400 3220500)
coreBox:    (350400 351000) (1616400 2871000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 338.9M):
Est net length = 1.991e+05um = 7.717e+04H + 1.220e+05V
Usage: (7.5%H 9.9%V) = (9.639e+04um 1.954e+05um) = (7916 6515)
Obstruct: 2101 = 1060 (9.2%H) + 1041 (9.1%V)
Overflow: 74 = 0 (0.00% H) + 74 (0.71% V)

Phase 1b route (0:00:00.0 338.9M):
Usage: (7.5%H 9.9%V) = (9.613e+04um 1.955e+05um) = (7894 6515)
Overflow: 67 = 0 (0.00% H) + 67 (0.64% V)

Phase 1c route (0:00:00.0 338.9M):
Usage: (7.4%H 10.0%V) = (9.585e+04um 1.963e+05um) = (7871 6543)
Overflow: 55 = 0 (0.00% H) + 55 (0.53% V)

Phase 1d route (0:00:00.0 338.9M):
Usage: (7.5%H 10.0%V) = (9.601e+04um 1.965e+05um) = (7884 6549)
Overflow: 41 = 0 (0.00% H) + 41 (0.39% V)

Phase 1e route (0:00:00.0 338.9M):
Usage: (7.5%H 10.0%V) = (9.608e+04um 1.966e+05um) = (7890 6554)
Overflow: 30 = 0 (0.00% H) + 30 (0.29% V)

Phase 1f route (0:00:00.0 338.9M):
Usage: (7.5%H 10.0%V) = (9.635e+04um 1.970e+05um) = (7912 6567)
Overflow: 16 = 0 (0.00% H) + 16 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	15	 0.14%
--------------------------------------
  0:	0	 0.00%	225	 2.15%
  1:	100	 0.96%	388	 3.71%
  2:	28	 0.27%	425	 4.06%
  3:	102	 0.98%	995	 9.51%
  4:	31	 0.30%	1878	17.96%
  5:	110	 1.05%	5730	54.79%
  6:	343	 3.29%	77	 0.74%
  7:	738	 7.07%	0	 0.00%
  8:	1168	11.19%	5	 0.05%
  9:	1684	16.13%	23	 0.22%
 10:	5356	51.30%	41	 0.39%
 11:	0	 0.00%	13	 0.12%
 14:	363	 3.48%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	18	 0.17%
 18:	0	 0.00%	25	 0.24%
 19:	0	 0.00%	51	 0.49%
 20:	0	 0.00%	539	 5.15%


Global route (cpu=0.0s real=0.0s 338.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.5%H 10.0%V) = (9.635e+04um 1.970e+05um) = (7912 6567)
Overflow: 16 = 0 (0.00% H) + 16 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	15	 0.14%
--------------------------------------
  0:	0	 0.00%	225	 2.15%
  1:	100	 0.96%	388	 3.71%
  2:	28	 0.27%	425	 4.06%
  3:	102	 0.98%	995	 9.51%
  4:	31	 0.30%	1878	17.96%
  5:	110	 1.05%	5730	54.79%
  6:	343	 3.29%	77	 0.74%
  7:	738	 7.07%	0	 0.00%
  8:	1168	11.19%	5	 0.05%
  9:	1684	16.13%	23	 0.22%
 10:	5356	51.30%	41	 0.39%
 11:	0	 0.00%	13	 0.12%
 14:	363	 3.48%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	18	 0.17%
 18:	0	 0.00%	25	 0.24%
 19:	0	 0.00%	51	 0.49%
 20:	0	 0.00%	539	 5.15%



*** Completed Phase 1 route (0:00:00.0 338.9M) ***


Total length: 2.013e+05um, number of vias: 4283
M1(H) length: 0.000e+00um, number of vias: 2287
M2(V) length: 1.250e+05um, number of vias: 1996
M3(H) length: 7.628e+04um
*** Completed Phase 2 route (0:00:00.0 338.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=338.9M) ***
Peak Memory Usage was 338.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=338.9M) ***

Extraction called for design 'lab7_layout_design' of instances=22774 and nets=729 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 338.906M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 338.9M)
Number of Loop : 0
Start delay calculation (mem=338.906M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=338.906M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 338.9M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 338.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 338.9M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=338.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=338.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=338.9M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=22730 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=718 #term=2347 #term/net=3.27, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 22730 single + 0 double + 0 multi
Total standard cell length = 63.8952 (mm), area = 1.9169 (mm^2)
Average module density = 0.629.
Density for the design = 0.629.
       = stdcell_area 26623 (1916856 um^2) / alloc_area 42292 (3045056 um^2).
Pin Density = 0.088.
            = total # of pins 2347 / total Instance area 26623.
Identified 22040 spare or floating instances, with no clusters.
Iteration 13: Total net bbox = 1.618e+05 (4.82e+04 1.14e+05)
              Est.  stn bbox = 1.968e+05 (5.72e+04 1.40e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 338.9M
Iteration 14: Total net bbox = 1.644e+05 (5.26e+04 1.12e+05)
              Est.  stn bbox = 1.992e+05 (6.18e+04 1.37e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 338.9M
Iteration 15: Total net bbox = 1.644e+05 (5.26e+04 1.12e+05)
              Est.  stn bbox = 1.992e+05 (6.18e+04 1.37e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 338.9M
Iteration 16: Total net bbox = 1.648e+05 (5.19e+04 1.13e+05)
              Est.  stn bbox = 1.995e+05 (6.10e+04 1.39e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 338.9M
*** cost = 1.648e+05 (5.19e+04 1.13e+05) (cpu for global=0:00:00.7) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.5 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:01.0, real=0:00:01.0)
move report: preRPlace moves 1099 insts, mean move: 3.66 um, max move: 34.80 um
	max move on inst (FILLER_6110): (436.80, 711.00) --> (441.60, 681.00)
Placement tweakage begins.
wire length = 1.646e+05 = 5.167e+04 H + 1.129e+05 V
wire length = 1.583e+05 = 4.533e+04 H + 1.129e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 1493 insts, mean move: 12.50 um, max move: 64.80 um
	max move on inst (I0/LD/CTRL/U6): (1240.80, 1731.00) --> (1305.60, 1731.00)
move report: rPlace moves 2301 insts, mean move: 9.36 um, max move: 64.80 um
	max move on inst (I0/LD/CTRL/U6): (1240.80, 1731.00) --> (1305.60, 1731.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        64.80 um
  inst (I0/LD/CTRL/U6) with max move: (1240.8, 1731) -> (1305.6, 1731)
  mean    (X+Y) =        14.15 um
Total instances flipped for WireLenOpt: 7
Total instances flipped, including legalization: 109
Total instances moved : 368
*** cpu=0:00:02.6   mem=338.9M  mem(used)=0.0M***
Total net length = 1.579e+05 (4.533e+04 1.126e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:03.5, real=0:00:03.0, mem=338.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 45 )
*** Free Virtual Timing Model ...(mem=338.9M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:14, real = 0: 0:13, mem = 338.9M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 22730
*info: Unplaced = 0
Placement Density:60.14%(1916856/3187296)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 19:28:57 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteConnectBlockPin set to false
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 553.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 22774 components
  22730 core components: 0 unplaced, 22586 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 45462 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 170
  Number of Followpin connections: 85
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 553.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Mar  8 19:28:58 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Mar  8 19:28:58 2016

sroute post-processing starts at Tue Mar  8 19:28:58 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Mar  8 19:28:58 2016


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 338.91 megs
<CMD> trialRoute
*** Starting trialRoute (mem=338.9M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1964400 3220500)
coreBox:    (350400 351000) (1616400 2871000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 338.9M):
Est net length = 1.971e+05um = 7.604e+04H + 1.210e+05V
Usage: (7.4%H 9.9%V) = (9.570e+04um 1.942e+05um) = (7860 6472)
Obstruct: 2101 = 1060 (9.2%H) + 1041 (9.1%V)
Overflow: 69 = 0 (0.00% H) + 69 (0.65% V)

Phase 1b route (0:00:00.0 338.9M):
Usage: (7.4%H 9.9%V) = (9.518e+04um 1.942e+05um) = (7817 6472)
Overflow: 65 = 0 (0.00% H) + 65 (0.62% V)

Phase 1c route (0:00:00.0 338.9M):
Usage: (7.4%H 9.9%V) = (9.488e+04um 1.955e+05um) = (7792 6517)
Overflow: 56 = 0 (0.00% H) + 56 (0.54% V)

Phase 1d route (0:00:00.0 338.9M):
Usage: (7.4%H 9.9%V) = (9.503e+04um 1.957e+05um) = (7804 6523)
Overflow: 42 = 0 (0.00% H) + 42 (0.40% V)

Phase 1e route (0:00:00.0 338.9M):
Usage: (7.4%H 10.0%V) = (9.510e+04um 1.959e+05um) = (7810 6530)
Overflow: 31 = 0 (0.00% H) + 31 (0.29% V)

Phase 1f route (0:00:00.0 338.9M):
Usage: (7.4%H 10.0%V) = (9.541e+04um 1.964e+05um) = (7836 6547)
Overflow: 14 = 0 (0.00% H) + 14 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	13	 0.12%
--------------------------------------
  0:	0	 0.00%	219	 2.09%
  1:	100	 0.96%	419	 4.01%
  2:	28	 0.27%	404	 3.86%
  3:	100	 0.96%	988	 9.45%
  4:	55	 0.53%	1851	17.70%
  5:	106	 1.02%	5764	55.11%
  6:	411	 3.94%	75	 0.72%
  7:	655	 6.27%	0	 0.00%
  8:	1068	10.23%	8	 0.08%
  9:	1667	15.97%	16	 0.15%
 10:	5470	52.39%	45	 0.43%
 11:	0	 0.00%	13	 0.12%
 12:	4	 0.04%	0	 0.00%
 14:	359	 3.44%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	23	 0.22%
 18:	0	 0.00%	18	 0.17%
 19:	0	 0.00%	53	 0.51%
 20:	0	 0.00%	539	 5.15%


Global route (cpu=0.0s real=0.0s 338.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.4%H 10.0%V) = (9.541e+04um 1.964e+05um) = (7836 6547)
Overflow: 14 = 0 (0.00% H) + 14 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	13	 0.12%
--------------------------------------
  0:	0	 0.00%	219	 2.09%
  1:	100	 0.96%	419	 4.01%
  2:	28	 0.27%	404	 3.86%
  3:	100	 0.96%	988	 9.45%
  4:	55	 0.53%	1851	17.70%
  5:	106	 1.02%	5764	55.11%
  6:	411	 3.94%	75	 0.72%
  7:	655	 6.27%	0	 0.00%
  8:	1068	10.23%	8	 0.08%
  9:	1667	15.97%	16	 0.15%
 10:	5470	52.39%	45	 0.43%
 11:	0	 0.00%	13	 0.12%
 12:	4	 0.04%	0	 0.00%
 14:	359	 3.44%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	23	 0.22%
 18:	0	 0.00%	18	 0.17%
 19:	0	 0.00%	53	 0.51%
 20:	0	 0.00%	539	 5.15%



*** Completed Phase 1 route (0:00:00.0 338.9M) ***


Total length: 1.991e+05um, number of vias: 4330
M1(H) length: 0.000e+00um, number of vias: 2299
M2(V) length: 1.239e+05um, number of vias: 2031
M3(H) length: 7.514e+04um
*** Completed Phase 2 route (0:00:00.0 338.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=338.9M) ***
Peak Memory Usage was 338.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=338.9M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=338.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1964400 3220500)
coreBox:    (350400 351000) (1616400 2871000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 338.9M):
Est net length = 1.971e+05um = 7.604e+04H + 1.210e+05V
Usage: (7.4%H 9.9%V) = (9.570e+04um 1.942e+05um) = (7860 6472)
Obstruct: 2101 = 1060 (9.2%H) + 1041 (9.1%V)
Overflow: 69 = 0 (0.00% H) + 69 (0.65% V)

Phase 1b route (0:00:00.0 338.9M):
Usage: (7.4%H 9.9%V) = (9.518e+04um 1.942e+05um) = (7817 6472)
Overflow: 65 = 0 (0.00% H) + 65 (0.62% V)

Phase 1c route (0:00:00.0 338.9M):
Usage: (7.4%H 9.9%V) = (9.488e+04um 1.955e+05um) = (7792 6517)
Overflow: 56 = 0 (0.00% H) + 56 (0.54% V)

Phase 1d route (0:00:00.0 338.9M):
Usage: (7.4%H 9.9%V) = (9.503e+04um 1.957e+05um) = (7804 6523)
Overflow: 42 = 0 (0.00% H) + 42 (0.40% V)

Phase 1e route (0:00:00.0 338.9M):
Usage: (7.4%H 10.0%V) = (9.510e+04um 1.959e+05um) = (7810 6530)
Overflow: 31 = 0 (0.00% H) + 31 (0.29% V)

Phase 1f route (0:00:00.0 338.9M):
Usage: (7.4%H 10.0%V) = (9.541e+04um 1.964e+05um) = (7836 6547)
Overflow: 14 = 0 (0.00% H) + 14 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	13	 0.12%
--------------------------------------
  0:	0	 0.00%	219	 2.09%
  1:	100	 0.96%	419	 4.01%
  2:	28	 0.27%	404	 3.86%
  3:	100	 0.96%	988	 9.45%
  4:	55	 0.53%	1851	17.70%
  5:	106	 1.02%	5764	55.11%
  6:	411	 3.94%	75	 0.72%
  7:	655	 6.27%	0	 0.00%
  8:	1068	10.23%	8	 0.08%
  9:	1667	15.97%	16	 0.15%
 10:	5470	52.39%	45	 0.43%
 11:	0	 0.00%	13	 0.12%
 12:	4	 0.04%	0	 0.00%
 14:	359	 3.44%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	23	 0.22%
 18:	0	 0.00%	18	 0.17%
 19:	0	 0.00%	53	 0.51%
 20:	0	 0.00%	539	 5.15%


Global route (cpu=0.0s real=0.0s 338.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.4%H 10.0%V) = (9.541e+04um 1.964e+05um) = (7836 6547)
Overflow: 14 = 0 (0.00% H) + 14 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	13	 0.12%
--------------------------------------
  0:	0	 0.00%	219	 2.09%
  1:	100	 0.96%	419	 4.01%
  2:	28	 0.27%	404	 3.86%
  3:	100	 0.96%	988	 9.45%
  4:	55	 0.53%	1851	17.70%
  5:	106	 1.02%	5764	55.11%
  6:	411	 3.94%	75	 0.72%
  7:	655	 6.27%	0	 0.00%
  8:	1068	10.23%	8	 0.08%
  9:	1667	15.97%	16	 0.15%
 10:	5470	52.39%	45	 0.43%
 11:	0	 0.00%	13	 0.12%
 12:	4	 0.04%	0	 0.00%
 14:	359	 3.44%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	23	 0.22%
 18:	0	 0.00%	18	 0.17%
 19:	0	 0.00%	53	 0.51%
 20:	0	 0.00%	539	 5.15%



*** Completed Phase 1 route (0:00:00.0 338.9M) ***


Total length: 1.991e+05um, number of vias: 4330
M1(H) length: 0.000e+00um, number of vias: 2299
M2(V) length: 1.239e+05um, number of vias: 2031
M3(H) length: 7.514e+04um
*** Completed Phase 2 route (0:00:00.0 338.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=338.9M) ***
Peak Memory Usage was 338.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=338.9M) ***

Extraction called for design 'lab7_layout_design' of instances=22774 and nets=729 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 338.906M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.037  | 93.037  | 94.313  | 97.273  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.141%
Routing Overflow: 0.00% H and 0.14% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.31 sec
Total Real time: 0.0 sec
Total Memory Usage: 338.90625 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 338.9M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=338.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=338.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.037  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.141%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 338.9M **
*info: Start fixing DRV (Mem = 338.91M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 338.91M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=338.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.037  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.141%
Routing Overflow: 0.00% H and 0.14% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 338.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 338.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.037  | 93.037  | 94.313  | 97.273  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.141%
Routing Overflow: 0.00% H and 0.14% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 338.9M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=333.9M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=333.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 333.902M)

Start to trace clock trees ...
*** Begin Tracer (mem=333.9M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=333.9M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=333.9M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=333.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1964400 3220500)
coreBox:    (350400 351000) (1616400 2871000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 333.9M):
Est net length = 1.971e+05um = 7.604e+04H + 1.210e+05V
Usage: (7.4%H 9.9%V) = (9.570e+04um 1.942e+05um) = (7860 6472)
Obstruct: 2101 = 1060 (9.2%H) + 1041 (9.1%V)
Overflow: 69 = 0 (0.00% H) + 69 (0.65% V)

Phase 1b route (0:00:00.0 333.9M):
Usage: (7.4%H 9.9%V) = (9.518e+04um 1.942e+05um) = (7817 6472)
Overflow: 65 = 0 (0.00% H) + 65 (0.62% V)

Phase 1c route (0:00:00.0 333.9M):
Usage: (7.4%H 9.9%V) = (9.488e+04um 1.955e+05um) = (7792 6517)
Overflow: 56 = 0 (0.00% H) + 56 (0.54% V)

Phase 1d route (0:00:00.0 333.9M):
Usage: (7.4%H 9.9%V) = (9.503e+04um 1.957e+05um) = (7804 6523)
Overflow: 42 = 0 (0.00% H) + 42 (0.40% V)

Phase 1e route (0:00:00.0 333.9M):
Usage: (7.4%H 10.0%V) = (9.510e+04um 1.959e+05um) = (7810 6530)
Overflow: 31 = 0 (0.00% H) + 31 (0.29% V)

Phase 1f route (0:00:00.0 333.9M):
Usage: (7.4%H 10.0%V) = (9.541e+04um 1.964e+05um) = (7836 6547)
Overflow: 14 = 0 (0.00% H) + 14 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	13	 0.12%
--------------------------------------
  0:	0	 0.00%	219	 2.09%
  1:	100	 0.96%	419	 4.01%
  2:	28	 0.27%	404	 3.86%
  3:	100	 0.96%	988	 9.45%
  4:	55	 0.53%	1851	17.70%
  5:	106	 1.02%	5764	55.11%
  6:	411	 3.94%	75	 0.72%
  7:	655	 6.27%	0	 0.00%
  8:	1068	10.23%	8	 0.08%
  9:	1667	15.97%	16	 0.15%
 10:	5470	52.39%	45	 0.43%
 11:	0	 0.00%	13	 0.12%
 12:	4	 0.04%	0	 0.00%
 14:	359	 3.44%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	23	 0.22%
 18:	0	 0.00%	18	 0.17%
 19:	0	 0.00%	53	 0.51%
 20:	0	 0.00%	539	 5.15%


Global route (cpu=0.0s real=0.0s 333.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.4%H 10.0%V) = (9.541e+04um 1.964e+05um) = (7836 6547)
Overflow: 14 = 0 (0.00% H) + 14 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	13	 0.12%
--------------------------------------
  0:	0	 0.00%	219	 2.09%
  1:	100	 0.96%	419	 4.01%
  2:	28	 0.27%	404	 3.86%
  3:	100	 0.96%	988	 9.45%
  4:	55	 0.53%	1851	17.70%
  5:	106	 1.02%	5764	55.11%
  6:	411	 3.94%	75	 0.72%
  7:	655	 6.27%	0	 0.00%
  8:	1068	10.23%	8	 0.08%
  9:	1667	15.97%	16	 0.15%
 10:	5470	52.39%	45	 0.43%
 11:	0	 0.00%	13	 0.12%
 12:	4	 0.04%	0	 0.00%
 14:	359	 3.44%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	23	 0.22%
 18:	0	 0.00%	18	 0.17%
 19:	0	 0.00%	53	 0.51%
 20:	0	 0.00%	539	 5.15%



*** Completed Phase 1 route (0:00:00.0 333.9M) ***


Total length: 1.991e+05um, number of vias: 4330
M1(H) length: 0.000e+00um, number of vias: 2299
M2(V) length: 1.239e+05um, number of vias: 2031
M3(H) length: 7.514e+04um
*** Completed Phase 2 route (0:00:00.0 333.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=333.9M) ***
Peak Memory Usage was 333.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=333.9M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=333.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1964400 3220500)
coreBox:    (350400 351000) (1616400 2871000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 333.9M):
Est net length = 1.971e+05um = 7.604e+04H + 1.210e+05V
Usage: (7.4%H 9.9%V) = (9.570e+04um 1.942e+05um) = (7860 6472)
Obstruct: 2101 = 1060 (9.2%H) + 1041 (9.1%V)
Overflow: 69 = 0 (0.00% H) + 69 (0.65% V)

Phase 1b route (0:00:00.0 333.9M):
Usage: (7.4%H 9.9%V) = (9.518e+04um 1.942e+05um) = (7817 6472)
Overflow: 65 = 0 (0.00% H) + 65 (0.62% V)

Phase 1c route (0:00:00.0 333.9M):
Usage: (7.4%H 9.9%V) = (9.488e+04um 1.955e+05um) = (7792 6517)
Overflow: 56 = 0 (0.00% H) + 56 (0.54% V)

Phase 1d route (0:00:00.0 333.9M):
Usage: (7.4%H 9.9%V) = (9.503e+04um 1.957e+05um) = (7804 6523)
Overflow: 42 = 0 (0.00% H) + 42 (0.40% V)

Phase 1e route (0:00:00.0 333.9M):
Usage: (7.4%H 10.0%V) = (9.510e+04um 1.959e+05um) = (7810 6530)
Overflow: 31 = 0 (0.00% H) + 31 (0.29% V)

Phase 1f route (0:00:00.0 333.9M):
Usage: (7.4%H 10.0%V) = (9.541e+04um 1.964e+05um) = (7836 6547)
Overflow: 14 = 0 (0.00% H) + 14 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	13	 0.12%
--------------------------------------
  0:	0	 0.00%	219	 2.09%
  1:	100	 0.96%	419	 4.01%
  2:	28	 0.27%	404	 3.86%
  3:	100	 0.96%	988	 9.45%
  4:	55	 0.53%	1851	17.70%
  5:	106	 1.02%	5764	55.11%
  6:	411	 3.94%	75	 0.72%
  7:	655	 6.27%	0	 0.00%
  8:	1068	10.23%	8	 0.08%
  9:	1667	15.97%	16	 0.15%
 10:	5470	52.39%	45	 0.43%
 11:	0	 0.00%	13	 0.12%
 12:	4	 0.04%	0	 0.00%
 14:	359	 3.44%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	23	 0.22%
 18:	0	 0.00%	18	 0.17%
 19:	0	 0.00%	53	 0.51%
 20:	0	 0.00%	539	 5.15%


Global route (cpu=0.0s real=0.0s 333.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.4%H 10.0%V) = (9.541e+04um 1.964e+05um) = (7836 6547)
Overflow: 14 = 0 (0.00% H) + 14 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	13	 0.12%
--------------------------------------
  0:	0	 0.00%	219	 2.09%
  1:	100	 0.96%	419	 4.01%
  2:	28	 0.27%	404	 3.86%
  3:	100	 0.96%	988	 9.45%
  4:	55	 0.53%	1851	17.70%
  5:	106	 1.02%	5764	55.11%
  6:	411	 3.94%	75	 0.72%
  7:	655	 6.27%	0	 0.00%
  8:	1068	10.23%	8	 0.08%
  9:	1667	15.97%	16	 0.15%
 10:	5470	52.39%	45	 0.43%
 11:	0	 0.00%	13	 0.12%
 12:	4	 0.04%	0	 0.00%
 14:	359	 3.44%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	23	 0.22%
 18:	0	 0.00%	18	 0.17%
 19:	0	 0.00%	53	 0.51%
 20:	0	 0.00%	539	 5.15%



*** Completed Phase 1 route (0:00:00.0 333.9M) ***


Total length: 1.991e+05um, number of vias: 4330
M1(H) length: 0.000e+00um, number of vias: 2299
M2(V) length: 1.239e+05um, number of vias: 2031
M3(H) length: 7.514e+04um
*** Completed Phase 2 route (0:00:00.0 333.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=333.9M) ***
Peak Memory Usage was 333.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=333.9M) ***

Extraction called for design 'lab7_layout_design' of instances=22774 and nets=729 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 333.902M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.819  | 92.819  | 94.830  | 96.162  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.141%
Routing Overflow: 0.00% H and 0.14% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.32 sec
Total Real time: 0.0 sec
Total Memory Usage: 333.902344 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=22774 and nets=729 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 333.902M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 333.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=333.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=333.9M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:03:36, mem=333.9M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 333.9M)
Number of Loop : 0
Start delay calculation (mem=333.902M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=333.902M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 333.9M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.173 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:03:37, mem=333.9M)
Setting analysis mode to setup ...
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   92.819 ns     92.819 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 92.819 ns 
 reg2reg WS  : 92.819 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 92.819 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:03:37, mem=333.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.819  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.173  |
|           TNS (ns):| -0.413  |
|    Violating Paths:|    7    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.141%
------------------------------------------------------------
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:03:37, mem=333.9M)
Density before buffering = 0.601 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.173 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:05.7
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.173 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:05.7
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.449 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 92.819 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/D 
--------------------------------------------------- 
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.173 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:05.7
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.173 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:05.7
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.449 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 92.819 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.449 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 92.819 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/D 
--------------------------------------------------- 
Density after buffering = 0.601 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 0 nets for commit
*info: Added a total of 0 cells to fix/reduce hold violation
*info:
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 2 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they are set as dont_touch.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:00.3, REAL=0:00:01.0, totSessionCpu=0:03:37, mem=333.9M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.8, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.8   mem=333.9M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 1.612e+05 (4.719e+04 1.140e+05) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 45 )
*** Starting trialRoute (mem=333.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1964400 3220500)
coreBox:    (350400 351000) (1616400 2871000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 333.9M):
Est net length = 1.971e+05um = 7.604e+04H + 1.210e+05V
Usage: (7.4%H 9.9%V) = (9.570e+04um 1.942e+05um) = (7860 6472)
Obstruct: 2101 = 1060 (9.2%H) + 1041 (9.1%V)
Overflow: 69 = 0 (0.00% H) + 69 (0.65% V)

Phase 1b route (0:00:00.0 333.9M):
Usage: (7.4%H 9.9%V) = (9.518e+04um 1.942e+05um) = (7817 6472)
Overflow: 65 = 0 (0.00% H) + 65 (0.62% V)

Phase 1c route (0:00:00.0 333.9M):
Usage: (7.4%H 9.9%V) = (9.488e+04um 1.955e+05um) = (7792 6517)
Overflow: 56 = 0 (0.00% H) + 56 (0.54% V)

Phase 1d route (0:00:00.0 333.9M):
Usage: (7.4%H 9.9%V) = (9.503e+04um 1.957e+05um) = (7804 6523)
Overflow: 42 = 0 (0.00% H) + 42 (0.40% V)

Phase 1e route (0:00:00.0 333.9M):
Usage: (7.4%H 10.0%V) = (9.510e+04um 1.959e+05um) = (7810 6530)
Overflow: 31 = 0 (0.00% H) + 31 (0.29% V)

Phase 1f route (0:00:00.0 333.9M):
Usage: (7.4%H 10.0%V) = (9.541e+04um 1.964e+05um) = (7836 6547)
Overflow: 14 = 0 (0.00% H) + 14 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	13	 0.12%
--------------------------------------
  0:	0	 0.00%	219	 2.09%
  1:	100	 0.96%	419	 4.01%
  2:	28	 0.27%	404	 3.86%
  3:	100	 0.96%	988	 9.45%
  4:	55	 0.53%	1851	17.70%
  5:	106	 1.02%	5764	55.11%
  6:	411	 3.94%	75	 0.72%
  7:	655	 6.27%	0	 0.00%
  8:	1068	10.23%	8	 0.08%
  9:	1667	15.97%	16	 0.15%
 10:	5470	52.39%	45	 0.43%
 11:	0	 0.00%	13	 0.12%
 12:	4	 0.04%	0	 0.00%
 14:	359	 3.44%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	23	 0.22%
 18:	0	 0.00%	18	 0.17%
 19:	0	 0.00%	53	 0.51%
 20:	0	 0.00%	539	 5.15%


Global route (cpu=0.0s real=1.0s 333.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.4%H 10.0%V) = (9.541e+04um 1.964e+05um) = (7836 6547)
Overflow: 14 = 0 (0.00% H) + 14 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	13	 0.12%
--------------------------------------
  0:	0	 0.00%	219	 2.09%
  1:	100	 0.96%	419	 4.01%
  2:	28	 0.27%	404	 3.86%
  3:	100	 0.96%	988	 9.45%
  4:	55	 0.53%	1851	17.70%
  5:	106	 1.02%	5764	55.11%
  6:	411	 3.94%	75	 0.72%
  7:	655	 6.27%	0	 0.00%
  8:	1068	10.23%	8	 0.08%
  9:	1667	15.97%	16	 0.15%
 10:	5470	52.39%	45	 0.43%
 11:	0	 0.00%	13	 0.12%
 12:	4	 0.04%	0	 0.00%
 14:	359	 3.44%	0	 0.00%
 15:	417	 3.99%	0	 0.00%
 16:	0	 0.00%	10	 0.10%
 17:	0	 0.00%	23	 0.22%
 18:	0	 0.00%	18	 0.17%
 19:	0	 0.00%	53	 0.51%
 20:	0	 0.00%	539	 5.15%



*** Completed Phase 1 route (0:00:00.0 333.9M) ***


Total length: 1.991e+05um, number of vias: 4330
M1(H) length: 0.000e+00um, number of vias: 2299
M2(V) length: 1.239e+05um, number of vias: 2031
M3(H) length: 7.514e+04um
*** Completed Phase 2 route (0:00:00.0 333.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=333.9M) ***
Peak Memory Usage was 333.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=333.9M) ***

Extraction called for design 'lab7_layout_design' of instances=22774 and nets=729 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 333.902M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 333.9M)
Number of Loop : 0
Start delay calculation (mem=333.902M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=333.902M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 333.9M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 333.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 333.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.819  | 92.819  | 94.830  | 96.162  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.173  |  0.449  | -0.173  |  3.694  |   N/A   |   N/A   |
|           TNS (ns):| -0.413  |  0.000  | -0.413  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    7    |    0    |    7    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.141%
Routing Overflow: 0.00% H and 0.14% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 333.9M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 333.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=333.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=333.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.819  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.141%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 333.9M **
*** Starting optimizing excluded clock nets MEM= 333.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 333.9M) ***
*** Starting optimizing excluded clock nets MEM= 333.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 333.9M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 333.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.819  | 92.819  | 94.830  | 96.162  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.141%
Routing Overflow: 0.00% H and 0.14% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 333.9M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1399.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/CTRL/curr_state_reg[2]/CLK 1029.6(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]/CLK 876.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 876.2~1029.6(ps)       0~100000(ps)        
Fall Phase Delay               : 850~1003.4(ps)         0~100000(ps)        
Trig. Edge Skew                : 153.4(ps)              300(ps)             
Rise Skew                      : 153.4(ps)              
Fall Skew                      : 153.4(ps)              
Max. Rise Buffer Tran.         : 420.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 422.3(ps)              400(ps)             
Max. Rise Sink Tran.           : 572.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 571.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 145.3(ps)              0(ps)               
Min. Fall Buffer Tran.         : 134.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 368.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 368.9(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1399                   

Max. Local Skew                : 133.4(ps)              
  I0/LD/CTRL/curr_state_reg[2]/CLK(R)->
  I0/LD/T_SR_0/curr_val_reg[7]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=333.9M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 17645 filler insts (cell FILL / prefix FILLER).
*INFO: Total 17645 filler insts added - prefix FILLER (CPU: 0:00:00.1).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 19:29:02 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteFollowPadPin set to true
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 553.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 40419 components
  40375 core components: 0 unplaced, 40231 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 80752 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 561.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 333.90 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Mar  8 19:29:03 2016
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Mar  8 19:29:03 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar  8 19:29:03 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        4150      28.75%
#  Metal 2        V        4150      22.27%
#  Metal 3        H        4150      23.86%
#  ------------------------------------------
#  Total                  12450      24.96%
#
#  11 nets (1.51%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 339.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 340.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 340.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 340.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 206466 um.
#Total half perimeter of net bounding box = 162715 um.
#Total wire length on LAYER metal1 = 4953 um.
#Total wire length on LAYER metal2 = 130884 um.
#Total wire length on LAYER metal3 = 70629 um.
#Total number of vias = 3560
#Up-Via Summary (total 3560):
#           
#-----------------------
#  Metal 1         2213
#  Metal 2         1347
#-----------------------
#                  3560 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 340.00 (Mb)
#Peak memory = 372.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 343.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 343.00 (Mb)
#Complete Detail Routing.
#Total wire length = 208403 um.
#Total half perimeter of net bounding box = 162715 um.
#Total wire length on LAYER metal1 = 25516 um.
#Total wire length on LAYER metal2 = 129629 um.
#Total wire length on LAYER metal3 = 53258 um.
#Total number of vias = 4200
#Up-Via Summary (total 4200):
#           
#-----------------------
#  Metal 1         2614
#  Metal 2         1586
#-----------------------
#                  4200 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.00 (Mb)
#Total memory = 341.00 (Mb)
#Peak memory = 372.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.00 (Mb)
#Total memory = 341.00 (Mb)
#Peak memory = 372.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 83
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar  8 19:29:04 2016
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=40419 and nets=729 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 341.1M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.0301% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 20.0387% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 30.0258% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 40.0344% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 50.043% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 60.0301% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 70.0387% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 80.0258% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 90.0344% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 342.1M)
Nr. Extracted Resistors     : 9105
Nr. Extracted Ground Cap.   : 9790
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 341.074M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 341.1M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 40231
*info: Unplaced = 0
Placement Density:100.00%(3187296/3187296)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=40419 and nets=729 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 341.1M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.0301% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 20.0387% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 30.0258% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 40.0344% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 50.043% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 60.0301% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 70.0387% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 80.0258% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 90.0344% (CPU Time= 0:00:00.0  MEM= 342.1M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 342.1M)
Nr. Extracted Resistors     : 9105
Nr. Extracted Ground Cap.   : 9790
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 341.074M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 341.1M)
Number of Loop : 0
Start delay calculation (mem=341.074M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 341.1M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 718 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=341.074M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 341.1M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.969  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 341.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 341.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.969  | 92.969  | 94.974  | 96.299  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 341.1M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar  8 19:29:05 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1966.3500, 3220.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 1635.900 2891.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Mar  8 19:29:05 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 341.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 2
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 2
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.6  MEM: 12.9M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          40419

Ports/Pins                             0

Nets                                4729
    metal layer metal1              1200
    metal layer metal2              2622
    metal layer metal3               907

    Via Instances                   4200

Special Nets                         264
    metal layer metal1               260
    metal layer metal2                 4

    Via Instances                    178

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'CLKBUF1' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 108 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 342.1M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 718 times net's RC data read were performed.
<CMD> selectMarker 330.1500 330.4500 1635.9000 2891.1000 -1 3 7
<CMD> deselectAll
<CMD> fit
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 2.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance I0/LD/OCTRL/d_minus_reg_reg to match row orient.
Flip instance I0/LD/OCTRL/d_plus_reg_reg to match row orient.
Flip instance I0/LD/ENC/last_bit_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[1] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[0] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[0] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[0] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[2] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[1] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[3] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 341.1M)
Number of Loop : 0
Start delay calculation (mem=341.074M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=341.074M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 341.1M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 39 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=341.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=341.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=341.1M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=40336 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=679 #term=2269 #term/net=3.34, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 40336 single + 0 double + 0 multi
Total standard cell length = 105.8736 (mm), area = 3.1762 (mm^2)
Average module density = 0.610.
Density for the design = 0.610.
       = stdcell_area 44114 (3176208 um^2) / alloc_area 72317 (5206828 um^2).
Pin Density = 0.051.
            = total # of pins 2269 / total Instance area 44114.
Identified 39685 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 2.255e+05 (6.88e+04 1.57e+05)
              Est.  stn bbox = 2.255e+05 (6.88e+04 1.57e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 341.1M
Iteration  2: Total net bbox = 2.255e+05 (6.88e+04 1.57e+05)
              Est.  stn bbox = 2.255e+05 (6.88e+04 1.57e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 341.1M
Iteration  3: Total net bbox = 2.255e+05 (6.88e+04 1.57e+05)
              Est.  stn bbox = 2.255e+05 (6.88e+04 1.57e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 341.1M
Iteration  4: Total net bbox = 2.255e+05 (6.88e+04 1.57e+05)
              Est.  stn bbox = 2.255e+05 (6.88e+04 1.57e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 341.1M
Iteration  5: Total net bbox = 2.255e+05 (6.88e+04 1.57e+05)
              Est.  stn bbox = 2.255e+05 (6.88e+04 1.57e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 341.1M
Iteration  6: Total net bbox = 1.684e+05 (5.08e+04 1.18e+05)
              Est.  stn bbox = 1.684e+05 (5.08e+04 1.18e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 341.1M
Iteration  7: Total net bbox = 1.945e+05 (6.03e+04 1.34e+05)
              Est.  stn bbox = 2.380e+05 (7.10e+04 1.67e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 341.1M
Iteration  8: Total net bbox = 1.945e+05 (6.03e+04 1.34e+05)
              Est.  stn bbox = 2.380e+05 (7.10e+04 1.67e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 341.1M
Iteration  9: Total net bbox = 1.938e+05 (6.01e+04 1.34e+05)
              Est.  stn bbox = 2.388e+05 (7.16e+04 1.67e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 341.1M
Iteration 10: Total net bbox = 1.938e+05 (6.01e+04 1.34e+05)
              Est.  stn bbox = 2.388e+05 (7.16e+04 1.67e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 341.1M
Iteration 11: Total net bbox = 2.052e+05 (6.39e+04 1.41e+05)
              Est.  stn bbox = 2.512e+05 (7.60e+04 1.75e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 341.1M
Iteration 12: Total net bbox = 2.052e+05 (6.39e+04 1.41e+05)
              Est.  stn bbox = 2.512e+05 (7.60e+04 1.75e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 341.1M
Iteration 13: Total net bbox = 2.050e+05 (6.34e+04 1.42e+05)
              Est.  stn bbox = 2.510e+05 (7.56e+04 1.75e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 341.1M
*** cost = 2.050e+05 (6.34e+04 1.42e+05) (cpu for global=0:00:01.3) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.8 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:04.8, real=0:00:05.0)
move report: preRPlace moves 7689 insts, mean move: 12.03 um, max move: 74.40 um
	max move on inst (FILLER_12548): (1867.20, 3561.00) --> (1852.80, 3501.00)
Placement tweakage begins.
wire length = 2.052e+05 = 6.335e+04 H + 1.418e+05 V
wire length = 1.986e+05 = 5.679e+04 H + 1.418e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 1466 insts, mean move: 12.22 um, max move: 60.00 um
	max move on inst (I0/LD/CTRL/U6): (1449.60, 2151.00) --> (1509.60, 2151.00)
move report: rPlace moves 8805 insts, mean move: 12.38 um, max move: 74.40 um
	max move on inst (FILLER_12548): (1867.20, 3561.00) --> (1852.80, 3501.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        60.00 um
  inst (I0/LD/CTRL/U6) with max move: (1449.6, 2151) -> (1509.6, 2151)
  mean    (X+Y) =        14.41 um
Total instances flipped for WireLenOpt: 2
Total instances flipped, including legalization: 90
Total instances moved : 354
*** cpu=0:00:09.0   mem=341.8M  mem(used)=0.7M***
Total net length = 1.985e+05 (5.679e+04 1.417e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:10.5, real=0:00:10.0, mem=341.8M) ***
default core: bins with density >  0.75 = 3.03 % ( 2 / 66 )
*** Free Virtual Timing Model ...(mem=341.8M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 341.8M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=341.8M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2338800 3940500)
coreBox:    (350400 351000) (1990050 3591000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 341.8M):
Est net length = 2.518e+05um = 9.769e+04H + 1.541e+05V
Usage: (5.7%H 7.3%V) = (1.190e+05um 2.286e+05um) = (9792 7618)
Obstruct: 2196 = 1096 (6.1%H) + 1100 (6.1%V)
Overflow: 54 = 1 (0.01% H) + 53 (0.31% V)

Phase 1b route (0:00:00.0 341.8M):
Usage: (5.6%H 7.3%V) = (1.186e+05um 2.286e+05um) = (9763 7618)
Overflow: 53 = 1 (0.01% H) + 52 (0.30% V)

Phase 1c route (0:00:00.0 341.8M):
Usage: (5.6%H 7.3%V) = (1.184e+05um 2.295e+05um) = (9749 7650)
Overflow: 47 = 1 (0.01% H) + 46 (0.27% V)

Phase 1d route (0:00:00.0 341.8M):
Usage: (5.6%H 7.3%V) = (1.185e+05um 2.296e+05um) = (9757 7654)
Overflow: 39 = 0 (0.00% H) + 39 (0.23% V)

Phase 1e route (0:00:00.0 341.8M):
Usage: (5.6%H 7.3%V) = (1.186e+05um 2.300e+05um) = (9765 7666)
Overflow: 29 = 0 (0.00% H) + 29 (0.17% V)

Phase 1f route (0:00:00.0 341.8M):
Usage: (5.6%H 7.4%V) = (1.188e+05um 2.305e+05um) = (9783 7681)
Overflow: 17 = 0 (0.00% H) + 17 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	17	 0.10%
--------------------------------------
  0:	1	 0.01%	199	 1.17%
  1:	121	 0.71%	286	 1.68%
  2:	10	 0.06%	422	 2.48%
  3:	124	 0.73%	1328	 7.81%
  4:	26	 0.15%	2502	14.71%
  5:	105	 0.62%	11089	65.21%
  6:	329	 1.93%	185	 1.09%
  7:	826	 4.86%	1	 0.01%
  8:	1471	 8.65%	15	 0.09%
  9:	2647	15.56%	16	 0.09%
 10:	10124	59.52%	48	 0.28%
 12:	42	 0.25%	0	 0.00%
 14:	516	 3.03%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	7	 0.04%
 18:	0	 0.00%	33	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%


Global route (cpu=0.0s real=0.0s 341.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.6%H 7.4%V) = (1.188e+05um 2.305e+05um) = (9783 7681)
Overflow: 17 = 0 (0.00% H) + 17 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	17	 0.10%
--------------------------------------
  0:	1	 0.01%	199	 1.17%
  1:	121	 0.71%	286	 1.68%
  2:	10	 0.06%	422	 2.48%
  3:	124	 0.73%	1328	 7.81%
  4:	26	 0.15%	2502	14.71%
  5:	105	 0.62%	11089	65.21%
  6:	329	 1.93%	185	 1.09%
  7:	826	 4.86%	1	 0.01%
  8:	1471	 8.65%	15	 0.09%
  9:	2647	15.56%	16	 0.09%
 10:	10124	59.52%	48	 0.28%
 12:	42	 0.25%	0	 0.00%
 14:	516	 3.03%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	7	 0.04%
 18:	0	 0.00%	33	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%



*** Completed Phase 1 route (0:00:00.0 341.8M) ***


Total length: 2.541e+05um, number of vias: 4181
M1(H) length: 0.000e+00um, number of vias: 2221
M2(V) length: 1.571e+05um, number of vias: 1960
M3(H) length: 9.701e+04um
*** Completed Phase 2 route (0:00:00.0 341.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=341.8M) ***
Peak Memory Usage was 341.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=341.8M) ***

Extraction called for design 'lab7_layout_design' of instances=40380 and nets=690 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 341.809M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 341.8M)
Number of Loop : 0
Start delay calculation (mem=341.809M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=341.809M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 341.8M) ***
*info: Start fixing DRV (Mem = 341.81M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (341.8M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=341.8M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.598042
Start fixing design rules ... (0:00:00.1 341.8M)
Done fixing design rule (0:00:00.2 341.8M)

Summary:
54 buffers added on 40 nets (with 2 drivers resized)

Density after buffering = 0.600510
*** Completed dpFixDRCViolation (0:00:00.3 341.8M)

Re-routed 96 nets
Extraction called for design 'lab7_layout_design' of instances=40434 and nets=744 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 341.809M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 341.8M)
Number of Loop : 0
Start delay calculation (mem=341.809M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=341.809M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 341.8M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    36
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 341.81M).
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 341.8M **
*** Starting optFanout (341.8M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=341.8M) ***
Start fixing timing ... (0:00:00.1 341.8M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 341.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600510
*** Completed optFanout (0:00:00.1 341.8M)

**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 341.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.051% **

*** starting 1-st reclaim pass: 561 instances 
*** starting 2-nd reclaim pass: 556 instances 
*** starting 3-rd reclaim pass: 53 instances 


** Area Reclaim Summary: Buffer Deletion = 5 Declone = 0 Downsize = 4 **
** Density Change = 0.028% **
** Density after area reclaim = 60.023% **
*** Finished Area Reclaim (0:00:00.2) ***
density before resizing = 60.023%
* summary of transition time violation fixes:
*summary:      3 instances changed cell type
density after resizing = 60.028%
*** Starting trialRoute (mem=341.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2338800 3940500)
coreBox:    (350400 351000) (1990050 3591000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 341.8M):
Est net length = 2.553e+05um = 9.807e+04H + 1.572e+05V
Usage: (5.7%H 7.5%V) = (1.194e+05um 2.346e+05um) = (9833 7818)
Obstruct: 2196 = 1096 (6.1%H) + 1100 (6.1%V)
Overflow: 67 = 1 (0.01% H) + 66 (0.39% V)

Phase 1b route (0:00:00.0 341.8M):
Usage: (5.7%H 7.5%V) = (1.191e+05um 2.346e+05um) = (9804 7818)
Overflow: 65 = 1 (0.01% H) + 64 (0.37% V)

Phase 1c route (0:00:00.0 341.8M):
Usage: (5.7%H 7.5%V) = (1.189e+05um 2.355e+05um) = (9788 7849)
Overflow: 56 = 1 (0.01% H) + 55 (0.32% V)

Phase 1d route (0:00:00.0 341.8M):
Usage: (5.7%H 7.5%V) = (1.190e+05um 2.356e+05um) = (9797 7852)
Overflow: 48 = 0 (0.00% H) + 48 (0.28% V)

Phase 1e route (0:00:00.0 341.8M):
Usage: (5.7%H 7.5%V) = (1.192e+05um 2.362e+05um) = (9812 7873)
Overflow: 25 = 0 (0.00% H) + 25 (0.15% V)

Phase 1f route (0:00:00.0 341.8M):
Usage: (5.7%H 7.5%V) = (1.194e+05um 2.364e+05um) = (9826 7879)
Overflow: 17 = 0 (0.00% H) + 17 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	17	 0.10%
--------------------------------------
  0:	1	 0.01%	219	 1.29%
  1:	121	 0.71%	283	 1.66%
  2:	11	 0.06%	436	 2.56%
  3:	123	 0.72%	1270	 7.47%
  4:	22	 0.13%	2678	15.75%
  5:	127	 0.75%	10937	64.32%
  6:	310	 1.82%	188	 1.11%
  7:	802	 4.72%	1	 0.01%
  8:	1528	 8.98%	13	 0.08%
  9:	2721	16.00%	17	 0.10%
 10:	10018	58.90%	49	 0.29%
 14:	558	 3.28%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	7	 0.04%
 18:	0	 0.00%	33	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%


Global route (cpu=0.0s real=0.0s 341.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.7%H 7.5%V) = (1.194e+05um 2.364e+05um) = (9826 7879)
Overflow: 17 = 0 (0.00% H) + 17 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	17	 0.10%
--------------------------------------
  0:	1	 0.01%	219	 1.29%
  1:	121	 0.71%	283	 1.66%
  2:	11	 0.06%	436	 2.56%
  3:	123	 0.72%	1270	 7.47%
  4:	22	 0.13%	2678	15.75%
  5:	127	 0.75%	10937	64.32%
  6:	310	 1.82%	188	 1.11%
  7:	802	 4.72%	1	 0.01%
  8:	1528	 8.98%	13	 0.08%
  9:	2721	16.00%	17	 0.10%
 10:	10018	58.90%	49	 0.29%
 14:	558	 3.28%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	7	 0.04%
 18:	0	 0.00%	33	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%



*** Completed Phase 1 route (0:00:00.0 341.8M) ***


Total length: 2.577e+05um, number of vias: 4299
M1(H) length: 0.000e+00um, number of vias: 2315
M2(V) length: 1.603e+05um, number of vias: 1984
M3(H) length: 9.736e+04um
*** Completed Phase 2 route (0:00:00.0 341.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=341.8M) ***
Peak Memory Usage was 341.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=341.8M) ***

Extraction called for design 'lab7_layout_design' of instances=40429 and nets=739 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 341.809M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 341.8M)
Number of Loop : 0
Start delay calculation (mem=341.809M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=341.809M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 341.8M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 341.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 341.8M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=341.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=341.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=341.8M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=40385 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=728 #term=2367 #term/net=3.25, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 40385 single + 0 double + 0 multi
Total standard cell length = 106.2696 (mm), area = 3.1881 (mm^2)
Average module density = 0.612.
Density for the design = 0.612.
       = stdcell_area 44279 (3188088 um^2) / alloc_area 72317 (5206828 um^2).
Pin Density = 0.053.
            = total # of pins 2367 / total Instance area 44279.
Identified 39685 spare or floating instances, with no clusters.
Iteration 13: Total net bbox = 2.092e+05 (6.37e+04 1.46e+05)
              Est.  stn bbox = 2.532e+05 (7.60e+04 1.77e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 341.8M
Iteration 14: Total net bbox = 2.121e+05 (6.79e+04 1.44e+05)
              Est.  stn bbox = 2.555e+05 (8.00e+04 1.75e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 341.8M
Iteration 15: Total net bbox = 2.121e+05 (6.79e+04 1.44e+05)
              Est.  stn bbox = 2.555e+05 (8.00e+04 1.75e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 341.8M
Iteration 16: Total net bbox = 2.120e+05 (6.73e+04 1.45e+05)
              Est.  stn bbox = 2.551e+05 (7.94e+04 1.76e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 341.8M
*** cost = 2.120e+05 (6.73e+04 1.45e+05) (cpu for global=0:00:00.9) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.6 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:02.2, real=0:00:02.0)
move report: preRPlace moves 1245 insts, mean move: 4.19 um, max move: 37.20 um
	max move on inst (FILLER_38900): (748.80, 1521.00) --> (756.00, 1491.00)
Placement tweakage begins.
wire length = 2.119e+05 = 6.722e+04 H + 1.447e+05 V
wire length = 2.058e+05 = 6.118e+04 H + 1.446e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 1359 insts, mean move: 12.41 um, max move: 64.80 um
	max move on inst (I0/LD/CTRL/U6): (1476.00, 2181.00) --> (1540.80, 2181.00)
move report: rPlace moves 2393 insts, mean move: 8.81 um, max move: 64.80 um
	max move on inst (I0/LD/CTRL/U6): (1476.00, 2181.00) --> (1540.80, 2181.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        64.80 um
  inst (I0/LD/CTRL/U6) with max move: (1476, 2181) -> (1540.8, 2181)
  mean    (X+Y) =        13.84 um
Total instances flipped for WireLenOpt: 2
Total instances flipped, including legalization: 125
Total instances moved : 335
*** cpu=0:00:06.4   mem=341.8M  mem(used)=0.0M***
Total net length = 2.057e+05 (6.118e+04 1.445e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:07.5, real=0:00:07.0, mem=341.8M) ***
default core: bins with density >  0.75 = 3.03 % ( 2 / 66 )
*** Free Virtual Timing Model ...(mem=341.8M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:19, real = 0: 0:19, mem = 341.8M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 40385
*info: Unplaced = 0
Placement Density:60.03%(3188088/5311008)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 19:33:12 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteConnectBlockPin set to false
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 561.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 27 used
Read in 40429 components
  40385 core components: 0 unplaced, 40241 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 80772 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 218
  Number of Followpin connections: 109
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 561.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Mar  8 19:33:12 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Mar  8 19:33:12 2016

sroute post-processing starts at Tue Mar  8 19:33:12 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Mar  8 19:33:12 2016


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.07 megs
sroute: Total Peak Memory used = 341.88 megs
<CMD> trialRoute
*** Starting trialRoute (mem=341.9M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2338800 3940500)
coreBox:    (350400 351000) (1990050 3591000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 341.9M):
Est net length = 2.536e+05um = 9.714e+04H + 1.565e+05V
Usage: (5.6%H 7.4%V) = (1.185e+05um 2.321e+05um) = (9751 7737)
Obstruct: 2196 = 1096 (6.1%H) + 1100 (6.1%V)
Overflow: 77 = 1 (0.01% H) + 76 (0.45% V)

Phase 1b route (0:00:00.0 341.9M):
Usage: (5.6%H 7.4%V) = (1.181e+05um 2.321e+05um) = (9716 7737)
Overflow: 74 = 0 (0.00% H) + 74 (0.43% V)

Phase 1c route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.180e+05um 2.336e+05um) = (9708 7785)
Overflow: 54 = 0 (0.00% H) + 54 (0.32% V)

Phase 1d route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.181e+05um 2.338e+05um) = (9716 7791)
Overflow: 48 = 0 (0.00% H) + 48 (0.28% V)

Phase 1e route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.182e+05um 2.341e+05um) = (9727 7804)
Overflow: 25 = 0 (0.00% H) + 25 (0.15% V)

Phase 1f route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.184e+05um 2.344e+05um) = (9742 7813)
Overflow: 16 = 0 (0.00% H) + 16 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	15	 0.09%
--------------------------------------
  0:	1	 0.01%	223	 1.31%
  1:	121	 0.71%	264	 1.55%
  2:	10	 0.06%	433	 2.55%
  3:	126	 0.74%	1210	 7.12%
  4:	23	 0.14%	2770	16.29%
  5:	120	 0.71%	10967	64.50%
  6:	290	 1.71%	145	 0.85%
  7:	923	 5.43%	1	 0.01%
  8:	1458	 8.57%	13	 0.08%
  9:	2426	14.26%	17	 0.10%
 10:	10286	60.48%	49	 0.29%
 12:	42	 0.25%	0	 0.00%
 14:	516	 3.03%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	8	 0.05%
 18:	0	 0.00%	32	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%


Global route (cpu=0.0s real=0.0s 341.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.6%H 7.5%V) = (1.184e+05um 2.344e+05um) = (9742 7813)
Overflow: 16 = 0 (0.00% H) + 16 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	15	 0.09%
--------------------------------------
  0:	1	 0.01%	223	 1.31%
  1:	121	 0.71%	264	 1.55%
  2:	10	 0.06%	433	 2.55%
  3:	126	 0.74%	1210	 7.12%
  4:	23	 0.14%	2770	16.29%
  5:	120	 0.71%	10967	64.50%
  6:	290	 1.71%	145	 0.85%
  7:	923	 5.43%	1	 0.01%
  8:	1458	 8.57%	13	 0.08%
  9:	2426	14.26%	17	 0.10%
 10:	10286	60.48%	49	 0.29%
 12:	42	 0.25%	0	 0.00%
 14:	516	 3.03%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	8	 0.05%
 18:	0	 0.00%	32	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%



*** Completed Phase 1 route (0:00:00.0 341.9M) ***


Total length: 2.560e+05um, number of vias: 4278
M1(H) length: 0.000e+00um, number of vias: 2319
M2(V) length: 1.595e+05um, number of vias: 1959
M3(H) length: 9.651e+04um
*** Completed Phase 2 route (0:00:00.0 341.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=341.9M) ***
Peak Memory Usage was 341.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=341.9M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=341.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2338800 3940500)
coreBox:    (350400 351000) (1990050 3591000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 341.9M):
Est net length = 2.536e+05um = 9.714e+04H + 1.565e+05V
Usage: (5.6%H 7.4%V) = (1.185e+05um 2.321e+05um) = (9751 7737)
Obstruct: 2196 = 1096 (6.1%H) + 1100 (6.1%V)
Overflow: 77 = 1 (0.01% H) + 76 (0.45% V)

Phase 1b route (0:00:00.0 341.9M):
Usage: (5.6%H 7.4%V) = (1.181e+05um 2.321e+05um) = (9716 7737)
Overflow: 74 = 0 (0.00% H) + 74 (0.43% V)

Phase 1c route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.180e+05um 2.336e+05um) = (9708 7785)
Overflow: 54 = 0 (0.00% H) + 54 (0.32% V)

Phase 1d route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.181e+05um 2.338e+05um) = (9716 7791)
Overflow: 48 = 0 (0.00% H) + 48 (0.28% V)

Phase 1e route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.182e+05um 2.341e+05um) = (9727 7804)
Overflow: 25 = 0 (0.00% H) + 25 (0.15% V)

Phase 1f route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.184e+05um 2.344e+05um) = (9742 7813)
Overflow: 16 = 0 (0.00% H) + 16 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	15	 0.09%
--------------------------------------
  0:	1	 0.01%	223	 1.31%
  1:	121	 0.71%	264	 1.55%
  2:	10	 0.06%	433	 2.55%
  3:	126	 0.74%	1210	 7.12%
  4:	23	 0.14%	2770	16.29%
  5:	120	 0.71%	10967	64.50%
  6:	290	 1.71%	145	 0.85%
  7:	923	 5.43%	1	 0.01%
  8:	1458	 8.57%	13	 0.08%
  9:	2426	14.26%	17	 0.10%
 10:	10286	60.48%	49	 0.29%
 12:	42	 0.25%	0	 0.00%
 14:	516	 3.03%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	8	 0.05%
 18:	0	 0.00%	32	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%


Global route (cpu=0.0s real=0.0s 341.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.6%H 7.5%V) = (1.184e+05um 2.344e+05um) = (9742 7813)
Overflow: 16 = 0 (0.00% H) + 16 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	15	 0.09%
--------------------------------------
  0:	1	 0.01%	223	 1.31%
  1:	121	 0.71%	264	 1.55%
  2:	10	 0.06%	433	 2.55%
  3:	126	 0.74%	1210	 7.12%
  4:	23	 0.14%	2770	16.29%
  5:	120	 0.71%	10967	64.50%
  6:	290	 1.71%	145	 0.85%
  7:	923	 5.43%	1	 0.01%
  8:	1458	 8.57%	13	 0.08%
  9:	2426	14.26%	17	 0.10%
 10:	10286	60.48%	49	 0.29%
 12:	42	 0.25%	0	 0.00%
 14:	516	 3.03%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	8	 0.05%
 18:	0	 0.00%	32	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%



*** Completed Phase 1 route (0:00:00.0 341.9M) ***


Total length: 2.560e+05um, number of vias: 4278
M1(H) length: 0.000e+00um, number of vias: 2319
M2(V) length: 1.595e+05um, number of vias: 1959
M3(H) length: 9.651e+04um
*** Completed Phase 2 route (0:00:00.0 341.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=341.9M) ***
Peak Memory Usage was 341.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=341.9M) ***

Extraction called for design 'lab7_layout_design' of instances=40429 and nets=739 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 341.883M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.444  | 92.444  | 93.749  | 97.102  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.028%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.36 sec
Total Real time: 0.0 sec
Total Memory Usage: 341.882812 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 341.9M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=341.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=341.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.444  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.028%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 341.9M **
*info: Start fixing DRV (Mem = 341.88M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 341.88M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=341.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.444  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.028%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 341.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 341.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.444  | 92.444  | 93.749  | 97.102  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.028%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 341.9M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=341.9M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=341.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 341.883M)

Start to trace clock trees ...
*** Begin Tracer (mem=341.9M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=341.9M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=341.9M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=341.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2338800 3940500)
coreBox:    (350400 351000) (1990050 3591000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 341.9M):
Est net length = 2.536e+05um = 9.714e+04H + 1.565e+05V
Usage: (5.6%H 7.4%V) = (1.185e+05um 2.321e+05um) = (9751 7737)
Obstruct: 2196 = 1096 (6.1%H) + 1100 (6.1%V)
Overflow: 77 = 1 (0.01% H) + 76 (0.45% V)

Phase 1b route (0:00:00.0 341.9M):
Usage: (5.6%H 7.4%V) = (1.181e+05um 2.321e+05um) = (9716 7737)
Overflow: 74 = 0 (0.00% H) + 74 (0.43% V)

Phase 1c route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.180e+05um 2.336e+05um) = (9708 7785)
Overflow: 54 = 0 (0.00% H) + 54 (0.32% V)

Phase 1d route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.181e+05um 2.338e+05um) = (9716 7791)
Overflow: 48 = 0 (0.00% H) + 48 (0.28% V)

Phase 1e route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.182e+05um 2.341e+05um) = (9727 7804)
Overflow: 25 = 0 (0.00% H) + 25 (0.15% V)

Phase 1f route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.184e+05um 2.344e+05um) = (9742 7813)
Overflow: 16 = 0 (0.00% H) + 16 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	15	 0.09%
--------------------------------------
  0:	1	 0.01%	223	 1.31%
  1:	121	 0.71%	264	 1.55%
  2:	10	 0.06%	433	 2.55%
  3:	126	 0.74%	1210	 7.12%
  4:	23	 0.14%	2770	16.29%
  5:	120	 0.71%	10967	64.50%
  6:	290	 1.71%	145	 0.85%
  7:	923	 5.43%	1	 0.01%
  8:	1458	 8.57%	13	 0.08%
  9:	2426	14.26%	17	 0.10%
 10:	10286	60.48%	49	 0.29%
 12:	42	 0.25%	0	 0.00%
 14:	516	 3.03%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	8	 0.05%
 18:	0	 0.00%	32	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%


Global route (cpu=0.0s real=0.0s 341.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.6%H 7.5%V) = (1.184e+05um 2.344e+05um) = (9742 7813)
Overflow: 16 = 0 (0.00% H) + 16 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	15	 0.09%
--------------------------------------
  0:	1	 0.01%	223	 1.31%
  1:	121	 0.71%	264	 1.55%
  2:	10	 0.06%	433	 2.55%
  3:	126	 0.74%	1210	 7.12%
  4:	23	 0.14%	2770	16.29%
  5:	120	 0.71%	10967	64.50%
  6:	290	 1.71%	145	 0.85%
  7:	923	 5.43%	1	 0.01%
  8:	1458	 8.57%	13	 0.08%
  9:	2426	14.26%	17	 0.10%
 10:	10286	60.48%	49	 0.29%
 12:	42	 0.25%	0	 0.00%
 14:	516	 3.03%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	8	 0.05%
 18:	0	 0.00%	32	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%



*** Completed Phase 1 route (0:00:00.0 341.9M) ***


Total length: 2.560e+05um, number of vias: 4278
M1(H) length: 0.000e+00um, number of vias: 2319
M2(V) length: 1.595e+05um, number of vias: 1959
M3(H) length: 9.651e+04um
*** Completed Phase 2 route (0:00:00.0 341.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=341.9M) ***
Peak Memory Usage was 341.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=341.9M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=341.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2338800 3940500)
coreBox:    (350400 351000) (1990050 3591000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 341.9M):
Est net length = 2.536e+05um = 9.714e+04H + 1.565e+05V
Usage: (5.6%H 7.4%V) = (1.185e+05um 2.321e+05um) = (9751 7737)
Obstruct: 2196 = 1096 (6.1%H) + 1100 (6.1%V)
Overflow: 77 = 1 (0.01% H) + 76 (0.45% V)

Phase 1b route (0:00:00.0 341.9M):
Usage: (5.6%H 7.4%V) = (1.181e+05um 2.321e+05um) = (9716 7737)
Overflow: 74 = 0 (0.00% H) + 74 (0.43% V)

Phase 1c route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.180e+05um 2.336e+05um) = (9708 7785)
Overflow: 54 = 0 (0.00% H) + 54 (0.32% V)

Phase 1d route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.181e+05um 2.338e+05um) = (9716 7791)
Overflow: 48 = 0 (0.00% H) + 48 (0.28% V)

Phase 1e route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.182e+05um 2.341e+05um) = (9727 7804)
Overflow: 25 = 0 (0.00% H) + 25 (0.15% V)

Phase 1f route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.184e+05um 2.344e+05um) = (9742 7813)
Overflow: 16 = 0 (0.00% H) + 16 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	15	 0.09%
--------------------------------------
  0:	1	 0.01%	223	 1.31%
  1:	121	 0.71%	264	 1.55%
  2:	10	 0.06%	433	 2.55%
  3:	126	 0.74%	1210	 7.12%
  4:	23	 0.14%	2770	16.29%
  5:	120	 0.71%	10967	64.50%
  6:	290	 1.71%	145	 0.85%
  7:	923	 5.43%	1	 0.01%
  8:	1458	 8.57%	13	 0.08%
  9:	2426	14.26%	17	 0.10%
 10:	10286	60.48%	49	 0.29%
 12:	42	 0.25%	0	 0.00%
 14:	516	 3.03%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	8	 0.05%
 18:	0	 0.00%	32	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%


Global route (cpu=0.0s real=0.0s 341.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.6%H 7.5%V) = (1.184e+05um 2.344e+05um) = (9742 7813)
Overflow: 16 = 0 (0.00% H) + 16 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	15	 0.09%
--------------------------------------
  0:	1	 0.01%	223	 1.31%
  1:	121	 0.71%	264	 1.55%
  2:	10	 0.06%	433	 2.55%
  3:	126	 0.74%	1210	 7.12%
  4:	23	 0.14%	2770	16.29%
  5:	120	 0.71%	10967	64.50%
  6:	290	 1.71%	145	 0.85%
  7:	923	 5.43%	1	 0.01%
  8:	1458	 8.57%	13	 0.08%
  9:	2426	14.26%	17	 0.10%
 10:	10286	60.48%	49	 0.29%
 12:	42	 0.25%	0	 0.00%
 14:	516	 3.03%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	8	 0.05%
 18:	0	 0.00%	32	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%



*** Completed Phase 1 route (0:00:00.0 341.9M) ***


Total length: 2.560e+05um, number of vias: 4278
M1(H) length: 0.000e+00um, number of vias: 2319
M2(V) length: 1.595e+05um, number of vias: 1959
M3(H) length: 9.651e+04um
*** Completed Phase 2 route (0:00:00.0 341.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=341.9M) ***
Peak Memory Usage was 341.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=341.9M) ***

Extraction called for design 'lab7_layout_design' of instances=40429 and nets=739 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 341.883M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.410  | 91.410  | 94.228  | 95.892  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.028%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.36 sec
Total Real time: 1.0 sec
Total Memory Usage: 341.882812 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=40429 and nets=739 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 341.883M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 341.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=341.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=341.9M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:04:19, mem=341.9M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 341.9M)
Number of Loop : 0
Start delay calculation (mem=341.883M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=341.883M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 341.9M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.218 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:04:19, mem=341.9M)
Setting analysis mode to setup ...
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   91.410 ns     91.410 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 91.410 ns 
 reg2reg WS  : 91.410 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 91.410 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:04:20, mem=341.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.410  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.218  |
|           TNS (ns):| -2.675  |
|    Violating Paths:|   27    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.028%
------------------------------------------------------------
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.3, REAL=0:00:00.0, totSessionCpu=0:04:20, mem=341.9M)
Density before buffering = 0.600 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.218 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:10.5
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.218 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:10.5
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.348 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 91.410 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/D 
--------------------------------------------------- 
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.218 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:10.5
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.218 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:10.5
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.348 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 91.410 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.348 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 91.410 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]/D 
--------------------------------------------------- 
Density after buffering = 0.600 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 0 nets for commit
*info: Added a total of 0 cells to fix/reduce hold violation
*info:
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 2 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they are set as dont_touch.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:00.4, REAL=0:00:00.0, totSessionCpu=0:04:20, mem=341.9M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:01.8, real=0:00:02.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.8   mem=341.9M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 2.090e+05 (6.311e+04 1.459e+05) (ext = 0.000e+00)
default core: bins with density >  0.75 = 3.03 % ( 2 / 66 )
*** Starting trialRoute (mem=341.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2338800 3940500)
coreBox:    (350400 351000) (1990050 3591000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 341.9M):
Est net length = 2.536e+05um = 9.714e+04H + 1.565e+05V
Usage: (5.6%H 7.4%V) = (1.185e+05um 2.321e+05um) = (9751 7737)
Obstruct: 2196 = 1096 (6.1%H) + 1100 (6.1%V)
Overflow: 77 = 1 (0.01% H) + 76 (0.45% V)

Phase 1b route (0:00:00.0 341.9M):
Usage: (5.6%H 7.4%V) = (1.181e+05um 2.321e+05um) = (9716 7737)
Overflow: 74 = 0 (0.00% H) + 74 (0.43% V)

Phase 1c route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.180e+05um 2.336e+05um) = (9708 7785)
Overflow: 54 = 0 (0.00% H) + 54 (0.32% V)

Phase 1d route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.181e+05um 2.338e+05um) = (9716 7791)
Overflow: 48 = 0 (0.00% H) + 48 (0.28% V)

Phase 1e route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.182e+05um 2.341e+05um) = (9727 7804)
Overflow: 25 = 0 (0.00% H) + 25 (0.15% V)

Phase 1f route (0:00:00.0 341.9M):
Usage: (5.6%H 7.5%V) = (1.184e+05um 2.344e+05um) = (9742 7813)
Overflow: 16 = 0 (0.00% H) + 16 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	15	 0.09%
--------------------------------------
  0:	1	 0.01%	223	 1.31%
  1:	121	 0.71%	264	 1.55%
  2:	10	 0.06%	433	 2.55%
  3:	126	 0.74%	1210	 7.12%
  4:	23	 0.14%	2770	16.29%
  5:	120	 0.71%	10967	64.50%
  6:	290	 1.71%	145	 0.85%
  7:	923	 5.43%	1	 0.01%
  8:	1458	 8.57%	13	 0.08%
  9:	2426	14.26%	17	 0.10%
 10:	10286	60.48%	49	 0.29%
 12:	42	 0.25%	0	 0.00%
 14:	516	 3.03%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	8	 0.05%
 18:	0	 0.00%	32	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%


Global route (cpu=0.0s real=0.0s 341.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (5.6%H 7.5%V) = (1.184e+05um 2.344e+05um) = (9742 7813)
Overflow: 16 = 0 (0.00% H) + 16 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	15	 0.09%
--------------------------------------
  0:	1	 0.01%	223	 1.31%
  1:	121	 0.71%	264	 1.55%
  2:	10	 0.06%	433	 2.55%
  3:	126	 0.74%	1210	 7.12%
  4:	23	 0.14%	2770	16.29%
  5:	120	 0.71%	10967	64.50%
  6:	290	 1.71%	145	 0.85%
  7:	923	 5.43%	1	 0.01%
  8:	1458	 8.57%	13	 0.08%
  9:	2426	14.26%	17	 0.10%
 10:	10286	60.48%	49	 0.29%
 12:	42	 0.25%	0	 0.00%
 14:	516	 3.03%	0	 0.00%
 15:	666	 3.92%	0	 0.00%
 17:	0	 0.00%	8	 0.05%
 18:	0	 0.00%	32	 0.19%
 19:	0	 0.00%	73	 0.43%
 20:	0	 0.00%	783	 4.60%



*** Completed Phase 1 route (0:00:00.0 341.9M) ***


Total length: 2.560e+05um, number of vias: 4278
M1(H) length: 0.000e+00um, number of vias: 2319
M2(V) length: 1.595e+05um, number of vias: 1959
M3(H) length: 9.651e+04um
*** Completed Phase 2 route (0:00:00.0 341.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=341.9M) ***
Peak Memory Usage was 341.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=341.9M) ***

Extraction called for design 'lab7_layout_design' of instances=40429 and nets=739 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 341.883M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 341.9M)
Number of Loop : 0
Start delay calculation (mem=341.883M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=341.883M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 341.9M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 341.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 341.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.410  | 91.410  | 94.228  | 95.892  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.218  |  0.388  | -0.218  |  3.802  |   N/A   |   N/A   |
|           TNS (ns):| -2.675  |  0.000  | -2.675  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   27    |    0    |   27    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.028%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 341.9M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 341.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=341.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=341.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.410  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.028%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 341.9M **
*** Starting optimizing excluded clock nets MEM= 341.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 341.9M) ***
*** Starting optimizing excluded clock nets MEM= 341.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 341.9M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 341.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.410  | 91.410  | 94.228  | 95.892  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.028%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 341.9M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1399.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0]/CLK 1136.2(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/CLK 932.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 932.8~1136.2(ps)       0~100000(ps)        
Fall Phase Delay               : 903.8~1106.2(ps)       0~100000(ps)        
Trig. Edge Skew                : 203.4(ps)              300(ps)             
Rise Skew                      : 203.4(ps)              
Fall Skew                      : 202.4(ps)              
Max. Rise Buffer Tran.         : 444.5(ps)              400(ps)             
Max. Fall Buffer Tran.         : 445.1(ps)              400(ps)             
Max. Rise Sink Tran.           : 742.4(ps)              400(ps)             
Max. Fall Sink Tran.           : 741.8(ps)              400(ps)             
Min. Rise Buffer Tran.         : 156.5(ps)              0(ps)               
Min. Fall Buffer Tran.         : 151.4(ps)              0(ps)               
Min. Rise Sink Tran.           : 419.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 420.4(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1399                   

Max. Local Skew                : 167.6(ps)              
  I0/LD/CTRL/curr_state_reg[2]/CLK(R)->
  I0/LD/T_SR_0/curr_val_reg[7]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=341.9M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 29485 filler insts (cell FILL / prefix FILLER).
*INFO: Total 29485 filler insts added - prefix FILLER (CPU: 0:00:00.2).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 19:33:18 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteFollowPadPin set to true
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 561.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 27 used
Read in 69914 components
  69870 core components: 0 unplaced, 69726 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 139742 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 578.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 344.01 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Mar  8 19:33:19 2016
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Mar  8 19:33:19 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar  8 19:33:19 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        6060      17.18%
#  Metal 2        V        6060      14.79%
#  Metal 3        H        6060      13.73%
#  ------------------------------------------
#  Total                  18180      15.23%
#
#  11 nets (1.49%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 354.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 355.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 355.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 355.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 261885 um.
#Total half perimeter of net bounding box = 211391 um.
#Total wire length on LAYER metal1 = 9087 um.
#Total wire length on LAYER metal2 = 165633 um.
#Total wire length on LAYER metal3 = 87165 um.
#Total number of vias = 3755
#Up-Via Summary (total 3755):
#           
#-----------------------
#  Metal 1         2381
#  Metal 2         1374
#-----------------------
#                  3755 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.00 (Mb)
#Total memory = 355.00 (Mb)
#Peak memory = 386.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 3
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 358.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 358.00 (Mb)
#Complete Detail Routing.
#Total wire length = 266243 um.
#Total half perimeter of net bounding box = 211391 um.
#Total wire length on LAYER metal1 = 31987 um.
#Total wire length on LAYER metal2 = 165630 um.
#Total wire length on LAYER metal3 = 68627 um.
#Total number of vias = 4242
#Up-Via Summary (total 4242):
#           
#-----------------------
#  Metal 1         2691
#  Metal 2         1551
#-----------------------
#                  4242 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.00 (Mb)
#Total memory = 356.00 (Mb)
#Peak memory = 386.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 11.00 (Mb)
#Total memory = 355.00 (Mb)
#Peak memory = 386.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 104
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar  8 19:33:21 2016
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=69914 and nets=739 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 355.2M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.0411% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 20.039% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 30.0368% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 40.0346% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 50.0325% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 60.0303% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 70.0281% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 80.026% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 90.0238% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 356.2M)
Nr. Extracted Resistors     : 9287
Nr. Extracted Ground Cap.   : 9982
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 355.219M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 355.2M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 69726
*info: Unplaced = 0
Placement Density:100.00%(5311008/5311008)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=69914 and nets=739 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 355.2M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.0411% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 20.039% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 30.0368% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 40.0346% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 50.0325% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 60.0303% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 70.0281% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 80.026% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 90.0238% (CPU Time= 0:00:00.0  MEM= 356.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 356.2M)
Nr. Extracted Resistors     : 9287
Nr. Extracted Ground Cap.   : 9982
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 355.219M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 355.2M)
Number of Loop : 0
Start delay calculation (mem=355.219M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 355.2M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 728 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=355.219M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 355.2M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.592  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 355.2M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 355.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.592  | 91.592  | 94.240  | 96.116  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 355.2M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar  8 19:33:22 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2340.0000, 3940.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 2009.850 3611.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:01.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Mar  8 19:33:23 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 355.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 2
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 2
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.9  MEM: 20.2M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          69914

Ports/Pins                             0

Nets                                4693
    metal layer metal1              1184
    metal layer metal2              2600
    metal layer metal3               909

    Via Instances                   4242

Special Nets                         336
    metal layer metal1               332
    metal layer metal2                 4

    Via Instances                    226

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 135 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 356.2M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 728 times net's RC data read were performed.
<CMD> windowSelect 2356.656 910.218 -32.947 -252.145
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 2.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance nclk__L2_I6 to match row orient.
Flip instance nclk__L2_I5 to match row orient.
Flip instance nclk__L2_I4 to match row orient.
Flip instance nclk__L2_I3 to match row orient.
Flip instance nclk__L2_I2 to match row orient.
Flip instance nclk__L2_I1 to match row orient.
Flip instance nclk__L2_I0 to match row orient.
Flip instance nclk__L1_I0 to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[1] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[3] to match row orient.
Flip instance nclk__L2_I7 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 353.5M)
Number of Loop : 0
Start delay calculation (mem=353.453M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=353.453M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 353.5M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 49 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=353.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=353.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=353.5M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=69821 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=679 #term=2269 #term/net=3.34, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 69821 single + 0 double + 0 multi
Total standard cell length = 176.6400 (mm), area = 5.2992 (mm^2)
Average module density = 0.604.
Density for the design = 0.604.
       = stdcell_area 73600 (5299200 um^2) / alloc_area 121944 (8779943 um^2).
Pin Density = 0.031.
            = total # of pins 2269 / total Instance area 73600.
Identified 69170 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 2.928e+05 (8.96e+04 2.03e+05)
              Est.  stn bbox = 2.928e+05 (8.96e+04 2.03e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 354.0M
Iteration  2: Total net bbox = 2.928e+05 (8.96e+04 2.03e+05)
              Est.  stn bbox = 2.928e+05 (8.96e+04 2.03e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 354.0M
Iteration  3: Total net bbox = 2.928e+05 (8.96e+04 2.03e+05)
              Est.  stn bbox = 2.928e+05 (8.96e+04 2.03e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 354.0M
Iteration  4: Total net bbox = 2.928e+05 (8.96e+04 2.03e+05)
              Est.  stn bbox = 2.928e+05 (8.96e+04 2.03e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 354.0M
Iteration  5: Total net bbox = 2.928e+05 (8.96e+04 2.03e+05)
              Est.  stn bbox = 2.928e+05 (8.96e+04 2.03e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 354.0M
Iteration  6: Total net bbox = 2.177e+05 (6.52e+04 1.52e+05)
              Est.  stn bbox = 2.177e+05 (6.52e+04 1.52e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 354.0M
Iteration  7: Total net bbox = 2.487e+05 (7.47e+04 1.74e+05)
              Est.  stn bbox = 3.050e+05 (8.84e+04 2.17e+05)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 353.5M
Iteration  8: Total net bbox = 2.487e+05 (7.47e+04 1.74e+05)
              Est.  stn bbox = 3.050e+05 (8.84e+04 2.17e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 353.5M
Iteration  9: Total net bbox = 2.520e+05 (7.86e+04 1.73e+05)
              Est.  stn bbox = 3.102e+05 (9.32e+04 2.17e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 353.5M
Iteration 10: Total net bbox = 2.520e+05 (7.86e+04 1.73e+05)
              Est.  stn bbox = 3.102e+05 (9.32e+04 2.17e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 353.5M
Iteration 11: Total net bbox = 2.519e+05 (7.70e+04 1.75e+05)
              Est.  stn bbox = 3.107e+05 (9.20e+04 2.19e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 353.5M
Iteration 12: Total net bbox = 2.519e+05 (7.70e+04 1.75e+05)
              Est.  stn bbox = 3.107e+05 (9.20e+04 2.19e+05)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 353.5M
Iteration 13: Total net bbox = 2.637e+05 (8.05e+04 1.83e+05)
              Est.  stn bbox = 3.232e+05 (9.58e+04 2.27e+05)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 353.5M
Iteration 14: Total net bbox = 2.637e+05 (8.05e+04 1.83e+05)
              Est.  stn bbox = 3.232e+05 (9.58e+04 2.27e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 353.5M
Iteration 15: Total net bbox = 2.636e+05 (7.99e+04 1.84e+05)
              Est.  stn bbox = 3.231e+05 (9.52e+04 2.28e+05)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 353.5M
*** cost = 2.636e+05 (7.99e+04 1.84e+05) (cpu for global=0:00:02.3) real=0:00:03.0***
Core Placement runtime cpu: 0:00:01.2 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:09.0, real=0:00:09.0)
move report: preRPlace moves 11610 insts, mean move: 10.81 um, max move: 74.40 um
	max move on inst (FILLER_25322): (2376.00, 4521.00) --> (2361.60, 4461.00)
Placement tweakage begins.
wire length = 2.636e+05 = 7.978e+04 H + 1.838e+05 V
wire length = 2.576e+05 = 7.385e+04 H + 1.838e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 1317 insts, mean move: 11.42 um, max move: 57.60 um
	max move on inst (I0/LD/T_SR_1/U35): (1764.00, 2661.00) --> (1821.60, 2661.00)
move report: rPlace moves 12545 insts, mean move: 11.09 um, max move: 74.40 um
	max move on inst (FILLER_25322): (2376.00, 4521.00) --> (2361.60, 4461.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        58.80 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165) with max move: (1024.8, 441) -> (1053.6, 411)
  mean    (X+Y) =        12.43 um
Total instances flipped for WireLenOpt: 11
Total instances flipped, including legalization: 108
Total instances moved : 327
*** cpu=0:00:20.5   mem=355.9M  mem(used)=2.5M***
Total net length = 2.576e+05 (7.385e+04 1.837e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:23.1, real=0:00:23.0, mem=355.9M) ***
default core: bins with density >  0.75 = 1.79 % ( 2 / 112 )
*** Free Virtual Timing Model ...(mem=355.9M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 355.9M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=355.9M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2806800 4900500)
coreBox:    (350400 351000) (2458050 4551000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 355.9M):
Est net length = 3.264e+05um = 1.260e+05H + 2.004e+05V
Usage: (4.4%H 5.6%V) = (1.501e+05um 2.794e+05um) = (12388 9313)
Obstruct: 2181 = 1088 (3.8%H) + 1093 (3.8%V)
Overflow: 60 = 0 (0.00% H) + 60 (0.22% V)

Phase 1b route (0:00:00.0 355.9M):
Usage: (4.4%H 5.6%V) = (1.496e+05um 2.794e+05um) = (12344 9313)
Overflow: 59 = 0 (0.00% H) + 59 (0.21% V)

Phase 1c route (0:00:00.0 355.9M):
Usage: (4.3%H 5.7%V) = (1.494e+05um 2.806e+05um) = (12329 9354)
Overflow: 47 = 0 (0.00% H) + 47 (0.17% V)

Phase 1d route (0:00:00.0 355.9M):
Usage: (4.3%H 5.7%V) = (1.494e+05um 2.807e+05um) = (12330 9356)
Overflow: 44 = 0 (0.00% H) + 44 (0.16% V)

Phase 1e route (0:00:00.0 355.9M):
Usage: (4.3%H 5.7%V) = (1.495e+05um 2.808e+05um) = (12336 9359)
Overflow: 34 = 0 (0.00% H) + 34 (0.12% V)

Phase 1f route (0:00:00.0 355.9M):
Usage: (4.4%H 5.7%V) = (1.499e+05um 2.813e+05um) = (12367 9375)
Overflow: 17 = 0 (0.00% H) + 17 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.01%
 -1:	0	 0.00%	14	 0.05%
--------------------------------------
  0:	1	 0.00%	219	 0.79%
  1:	124	 0.45%	295	 1.06%
  2:	20	 0.07%	422	 1.52%
  3:	106	 0.38%	1520	 5.47%
  4:	33	 0.12%	3617	13.03%
  5:	51	 0.18%	20165	72.62%
  6:	343	 1.24%	217	 0.78%
  7:	889	 3.20%	0	 0.00%
  8:	2173	 7.82%	16	 0.06%
  9:	3880	13.97%	18	 0.06%
 10:	18301	65.90%	46	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 16:	0	 0.00%	1	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	45	 0.16%
 19:	0	 0.00%	111	 0.40%
 20:	0	 0.00%	1048	 3.77%


Global route (cpu=0.0s real=0.0s 355.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.4%H 5.7%V) = (1.499e+05um 2.813e+05um) = (12367 9375)
Overflow: 17 = 0 (0.00% H) + 17 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.01%
 -1:	0	 0.00%	14	 0.05%
--------------------------------------
  0:	1	 0.00%	219	 0.79%
  1:	124	 0.45%	295	 1.06%
  2:	20	 0.07%	422	 1.52%
  3:	106	 0.38%	1520	 5.47%
  4:	33	 0.12%	3617	13.03%
  5:	51	 0.18%	20165	72.62%
  6:	343	 1.24%	217	 0.78%
  7:	889	 3.20%	0	 0.00%
  8:	2173	 7.82%	16	 0.06%
  9:	3880	13.97%	18	 0.06%
 10:	18301	65.90%	46	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 16:	0	 0.00%	1	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	45	 0.16%
 19:	0	 0.00%	111	 0.40%
 20:	0	 0.00%	1048	 3.77%



*** Completed Phase 1 route (0:00:00.1 355.9M) ***


Total length: 3.282e+05um, number of vias: 4163
M1(H) length: 0.000e+00um, number of vias: 2221
M2(V) length: 2.030e+05um, number of vias: 1942
M3(H) length: 1.252e+05um
*** Completed Phase 2 route (0:00:00.1 355.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=355.9M) ***
Peak Memory Usage was 355.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=355.9M) ***

Extraction called for design 'lab7_layout_design' of instances=69865 and nets=690 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 355.926M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 355.9M)
Number of Loop : 0
Start delay calculation (mem=355.926M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=355.926M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 355.9M) ***
*info: Start fixing DRV (Mem = 355.93M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (355.9M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=355.9M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.598763
Start fixing design rules ... (0:00:00.1 355.9M)
Done fixing design rule (0:00:00.3 355.9M)

Summary:
67 buffers added on 46 nets (with 3 drivers resized)

Density after buffering = 0.600618
*** Completed dpFixDRCViolation (0:00:00.4 355.9M)

Re-routed 115 nets
Extraction called for design 'lab7_layout_design' of instances=69932 and nets=757 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 355.926M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 355.9M)
Number of Loop : 0
Start delay calculation (mem=355.926M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=355.926M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 355.9M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    38
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 355.93M).
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 355.9M **
*** Starting optFanout (355.9M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=355.9M) ***
Start fixing timing ... (0:00:00.1 355.9M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 355.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600618
*** Completed optFanout (0:00:00.3 355.9M)

**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 355.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.062% **

*** starting 1-st reclaim pass: 574 instances 
*** starting 2-nd reclaim pass: 570 instances 
*** starting 3-rd reclaim pass: 74 instances 


** Area Reclaim Summary: Buffer Deletion = 4 Declone = 0 Downsize = 8 **
** Density Change = 0.022% **
** Density after area reclaim = 60.040% **
*** Finished Area Reclaim (0:00:00.3) ***
density before resizing = 60.040%
* summary of transition time violation fixes:
*summary:      7 instances changed cell type
density after resizing = 60.051%
*** Starting trialRoute (mem=355.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 20
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2806800 4900500)
coreBox:    (350400 351000) (2458050 4551000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 355.9M):
Est net length = 3.338e+05um = 1.271e+05H + 2.067e+05V
Usage: (4.4%H 5.8%V) = (1.516e+05um 2.893e+05um) = (12508 9644)
Obstruct: 2181 = 1088 (3.8%H) + 1093 (3.8%V)
Overflow: 67 = 0 (0.00% H) + 67 (0.24% V)

Phase 1b route (0:00:00.0 355.9M):
Usage: (4.4%H 5.8%V) = (1.510e+05um 2.893e+05um) = (12458 9644)
Overflow: 65 = 0 (0.00% H) + 65 (0.23% V)

Phase 1c route (0:00:00.0 355.9M):
Usage: (4.4%H 5.9%V) = (1.508e+05um 2.903e+05um) = (12444 9675)
Overflow: 57 = 0 (0.00% H) + 57 (0.20% V)

Phase 1d route (0:00:00.0 355.9M):
Usage: (4.4%H 5.9%V) = (1.508e+05um 2.904e+05um) = (12447 9678)
Overflow: 51 = 0 (0.00% H) + 51 (0.18% V)

Phase 1e route (0:00:00.0 355.9M):
Usage: (4.4%H 5.9%V) = (1.510e+05um 2.906e+05um) = (12456 9685)
Overflow: 38 = 0 (0.00% H) + 38 (0.14% V)

Phase 1f route (0:00:00.0 355.9M):
Usage: (4.4%H 5.9%V) = (1.513e+05um 2.910e+05um) = (12484 9698)
Overflow: 21 = 0 (0.00% H) + 21 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	20	 0.07%
--------------------------------------
  0:	1	 0.00%	238	 0.86%
  1:	124	 0.45%	292	 1.05%
  2:	20	 0.07%	420	 1.51%
  3:	105	 0.38%	1540	 5.55%
  4:	38	 0.14%	3780	13.61%
  5:	47	 0.17%	19961	71.89%
  6:	329	 1.18%	219	 0.79%
  7:	908	 3.27%	0	 0.00%
  8:	2267	 8.16%	14	 0.05%
  9:	3805	13.70%	20	 0.07%
 10:	18277	65.81%	46	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 16:	0	 0.00%	1	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	44	 0.16%
 19:	0	 0.00%	112	 0.40%
 20:	0	 0.00%	1048	 3.77%


Global route (cpu=0.0s real=0.0s 355.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.4%H 5.9%V) = (1.513e+05um 2.910e+05um) = (12484 9698)
Overflow: 21 = 0 (0.00% H) + 21 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	20	 0.07%
--------------------------------------
  0:	1	 0.00%	238	 0.86%
  1:	124	 0.45%	292	 1.05%
  2:	20	 0.07%	420	 1.51%
  3:	105	 0.38%	1540	 5.55%
  4:	38	 0.14%	3780	13.61%
  5:	47	 0.17%	19961	71.89%
  6:	329	 1.18%	219	 0.79%
  7:	908	 3.27%	0	 0.00%
  8:	2267	 8.16%	14	 0.05%
  9:	3805	13.70%	20	 0.07%
 10:	18277	65.81%	46	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 16:	0	 0.00%	1	 0.00%
 17:	0	 0.00%	11	 0.04%
 18:	0	 0.00%	44	 0.16%
 19:	0	 0.00%	112	 0.40%
 20:	0	 0.00%	1048	 3.77%



*** Completed Phase 1 route (0:00:00.1 355.9M) ***


Total length: 3.357e+05um, number of vias: 4316
M1(H) length: 0.000e+00um, number of vias: 2338
M2(V) length: 2.095e+05um, number of vias: 1978
M3(H) length: 1.262e+05um
*** Completed Phase 2 route (0:00:00.1 355.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=355.9M) ***
Peak Memory Usage was 355.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=355.9M) ***

Extraction called for design 'lab7_layout_design' of instances=69928 and nets=753 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 355.926M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 355.9M)
Number of Loop : 0
Start delay calculation (mem=355.926M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=355.926M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 355.9M) ***
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 355.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 355.9M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=355.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=355.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=355.9M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=69884 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=742 #term=2395 #term/net=3.23, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 69884 single + 0 double + 0 multi
Total standard cell length = 177.1560 (mm), area = 5.3147 (mm^2)
Average module density = 0.605.
Density for the design = 0.605.
       = stdcell_area 73815 (5314680 um^2) / alloc_area 121944 (8779943 um^2).
Pin Density = 0.032.
            = total # of pins 2395 / total Instance area 73815.
Identified 69170 spare or floating instances, with no clusters.
Iteration 15: Total net bbox = 2.759e+05 (8.49e+04 1.91e+05)
              Est.  stn bbox = 3.315e+05 (1.01e+05 2.31e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 355.9M
Iteration 16: Total net bbox = 2.640e+05 (8.57e+04 1.78e+05)
              Est.  stn bbox = 3.170e+05 (1.01e+05 2.16e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 355.9M
Iteration 17: Total net bbox = 2.640e+05 (8.57e+04 1.78e+05)
              Est.  stn bbox = 3.170e+05 (1.01e+05 2.16e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 355.9M
Iteration 18: Total net bbox = 2.757e+05 (8.87e+04 1.87e+05)
              Est.  stn bbox = 3.293e+05 (1.04e+05 2.25e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 355.9M
Iteration 19: Total net bbox = 2.757e+05 (8.87e+04 1.87e+05)
              Est.  stn bbox = 3.293e+05 (1.04e+05 2.25e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 356.4M
Iteration 20: Total net bbox = 2.757e+05 (8.79e+04 1.88e+05)
              Est.  stn bbox = 3.293e+05 (1.03e+05 2.26e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 356.4M
*** cost = 2.757e+05 (8.79e+04 1.88e+05) (cpu for global=0:00:01.7) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.9 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.9, real=0:00:04.0)
move report: preRPlace moves 1928 insts, mean move: 3.32 um, max move: 30.00 um
	max move on inst (FILLER_19977): (2025.60, 831.00) --> (2025.60, 861.00)
Placement tweakage begins.
wire length = 2.754e+05 = 8.761e+04 H + 1.878e+05 V
wire length = 2.688e+05 = 8.105e+04 H + 1.877e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 1505 insts, mean move: 11.60 um, max move: 57.60 um
	max move on inst (I0/LD/T_SR_0/FE_OFC207_n12): (1701.60, 2331.00) --> (1759.20, 2331.00)
move report: rPlace moves 3050 insts, mean move: 7.21 um, max move: 57.60 um
	max move on inst (I0/LD/T_SR_0/FE_OFC207_n12): (1701.60, 2331.00) --> (1759.20, 2331.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        57.60 um
  inst (I0/LD/T_SR_0/FE_OFC207_n12) with max move: (1701.6, 2331) -> (1759.2, 2331)
  mean    (X+Y) =        12.58 um
Total instances flipped for WireLenOpt: 8
Total instances flipped, including legalization: 122
Total instances moved : 364
*** cpu=0:00:15.4   mem=355.9M  mem(used)=0.0M***
Total net length = 2.687e+05 (8.105e+04 1.877e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:17.5, real=0:00:18.0, mem=355.9M) ***
default core: bins with density >  0.75 = 1.79 % ( 2 / 112 )
*** Free Virtual Timing Model ...(mem=355.9M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:43, real = 0: 0:43, mem = 355.9M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 69884
*info: Unplaced = 0
Placement Density:60.05%(5314680/8850240)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 19:39:03 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteConnectBlockPin set to false
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 578.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 69928 components
  69884 core components: 0 unplaced, 69740 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 139770 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 282
  Number of Followpin connections: 141
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 579.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Mar  8 19:39:04 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Mar  8 19:39:04 2016

sroute post-processing starts at Tue Mar  8 19:39:04 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Mar  8 19:39:04 2016


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 355.93 megs
<CMD> trialRoute
*** Starting trialRoute (mem=355.9M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2806800 4900500)
coreBox:    (350400 351000) (2458050 4551000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/3

Phase 1a route (0:00:00.0 355.9M):
Est net length = 3.274e+05um = 1.238e+05H + 2.036e+05V
Usage: (4.3%H 5.7%V) = (1.484e+05um 2.847e+05um) = (12248 9490)
Obstruct: 2178 = 1088 (3.8%H) + 1090 (3.8%V)
Overflow: 98 = 0 (0.00% H) + 98 (0.35% V)

Phase 1b route (0:00:00.0 355.9M):
Usage: (4.3%H 5.7%V) = (1.478e+05um 2.847e+05um) = (12200 9490)
Overflow: 96 = 0 (0.00% H) + 96 (0.35% V)

Phase 1c route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.477e+05um 2.860e+05um) = (12193 9532)
Overflow: 81 = 0 (0.00% H) + 81 (0.29% V)

Phase 1d route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.478e+05um 2.864e+05um) = (12199 9545)
Overflow: 66 = 0 (0.00% H) + 66 (0.24% V)

Phase 1e route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.481e+05um 2.870e+05um) = (12223 9566)
Overflow: 29 = 0 (0.00% H) + 29 (0.10% V)

Phase 1f route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.484e+05um 2.875e+05um) = (12247 9581)
Overflow: 15 = 0 (0.00% H) + 15 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	14	 0.05%
--------------------------------------
  0:	2	 0.01%	242	 0.87%
  1:	123	 0.44%	308	 1.11%
  2:	20	 0.07%	431	 1.55%
  3:	105	 0.38%	1563	 5.63%
  4:	35	 0.13%	3673	13.23%
  5:	69	 0.25%	19945	71.82%
  6:	327	 1.18%	297	 1.07%
  7:	800	 2.88%	0	 0.00%
  8:	2019	 7.27%	12	 0.04%
  9:	4303	15.49%	20	 0.07%
 10:	18118	65.24%	48	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 17:	0	 0.00%	3	 0.01%
 18:	0	 0.00%	44	 0.16%
 19:	0	 0.00%	121	 0.44%
 20:	0	 0.00%	1048	 3.77%


Global route (cpu=0.0s real=0.0s 355.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.3%H 5.8%V) = (1.484e+05um 2.875e+05um) = (12247 9581)
Overflow: 15 = 0 (0.00% H) + 15 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	14	 0.05%
--------------------------------------
  0:	2	 0.01%	242	 0.87%
  1:	123	 0.44%	308	 1.11%
  2:	20	 0.07%	431	 1.55%
  3:	105	 0.38%	1563	 5.63%
  4:	35	 0.13%	3673	13.23%
  5:	69	 0.25%	19945	71.82%
  6:	327	 1.18%	297	 1.07%
  7:	800	 2.88%	0	 0.00%
  8:	2019	 7.27%	12	 0.04%
  9:	4303	15.49%	20	 0.07%
 10:	18118	65.24%	48	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 17:	0	 0.00%	3	 0.01%
 18:	0	 0.00%	44	 0.16%
 19:	0	 0.00%	121	 0.44%
 20:	0	 0.00%	1048	 3.77%



*** Completed Phase 1 route (0:00:00.1 355.9M) ***


Total length: 3.294e+05um, number of vias: 4340
M1(H) length: 0.000e+00um, number of vias: 2347
M2(V) length: 2.062e+05um, number of vias: 1993
M3(H) length: 1.231e+05um
*** Completed Phase 2 route (0:00:00.1 355.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=355.9M) ***
Peak Memory Usage was 355.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=355.9M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=355.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2806800 4900500)
coreBox:    (350400 351000) (2458050 4551000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/3

Phase 1a route (0:00:00.0 355.9M):
Est net length = 3.274e+05um = 1.238e+05H + 2.036e+05V
Usage: (4.3%H 5.7%V) = (1.484e+05um 2.847e+05um) = (12248 9490)
Obstruct: 2178 = 1088 (3.8%H) + 1090 (3.8%V)
Overflow: 98 = 0 (0.00% H) + 98 (0.35% V)

Phase 1b route (0:00:00.0 355.9M):
Usage: (4.3%H 5.7%V) = (1.478e+05um 2.847e+05um) = (12200 9490)
Overflow: 96 = 0 (0.00% H) + 96 (0.35% V)

Phase 1c route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.477e+05um 2.860e+05um) = (12193 9532)
Overflow: 81 = 0 (0.00% H) + 81 (0.29% V)

Phase 1d route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.478e+05um 2.864e+05um) = (12199 9545)
Overflow: 66 = 0 (0.00% H) + 66 (0.24% V)

Phase 1e route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.481e+05um 2.870e+05um) = (12223 9566)
Overflow: 29 = 0 (0.00% H) + 29 (0.10% V)

Phase 1f route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.484e+05um 2.875e+05um) = (12247 9581)
Overflow: 15 = 0 (0.00% H) + 15 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	14	 0.05%
--------------------------------------
  0:	2	 0.01%	242	 0.87%
  1:	123	 0.44%	308	 1.11%
  2:	20	 0.07%	431	 1.55%
  3:	105	 0.38%	1563	 5.63%
  4:	35	 0.13%	3673	13.23%
  5:	69	 0.25%	19945	71.82%
  6:	327	 1.18%	297	 1.07%
  7:	800	 2.88%	0	 0.00%
  8:	2019	 7.27%	12	 0.04%
  9:	4303	15.49%	20	 0.07%
 10:	18118	65.24%	48	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 17:	0	 0.00%	3	 0.01%
 18:	0	 0.00%	44	 0.16%
 19:	0	 0.00%	121	 0.44%
 20:	0	 0.00%	1048	 3.77%


Global route (cpu=0.0s real=0.0s 355.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.3%H 5.8%V) = (1.484e+05um 2.875e+05um) = (12247 9581)
Overflow: 15 = 0 (0.00% H) + 15 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	14	 0.05%
--------------------------------------
  0:	2	 0.01%	242	 0.87%
  1:	123	 0.44%	308	 1.11%
  2:	20	 0.07%	431	 1.55%
  3:	105	 0.38%	1563	 5.63%
  4:	35	 0.13%	3673	13.23%
  5:	69	 0.25%	19945	71.82%
  6:	327	 1.18%	297	 1.07%
  7:	800	 2.88%	0	 0.00%
  8:	2019	 7.27%	12	 0.04%
  9:	4303	15.49%	20	 0.07%
 10:	18118	65.24%	48	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 17:	0	 0.00%	3	 0.01%
 18:	0	 0.00%	44	 0.16%
 19:	0	 0.00%	121	 0.44%
 20:	0	 0.00%	1048	 3.77%



*** Completed Phase 1 route (0:00:00.1 355.9M) ***


Total length: 3.294e+05um, number of vias: 4340
M1(H) length: 0.000e+00um, number of vias: 2347
M2(V) length: 2.062e+05um, number of vias: 1993
M3(H) length: 1.231e+05um
*** Completed Phase 2 route (0:00:00.1 355.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=355.9M) ***
Peak Memory Usage was 355.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=355.9M) ***

Extraction called for design 'lab7_layout_design' of instances=69928 and nets=753 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 355.926M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.674  | 91.674  | 93.775  | 96.982  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.051%
Routing Overflow: 0.00% H and 0.06% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.48 sec
Total Real time: 1.0 sec
Total Memory Usage: 355.925781 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 355.9M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=355.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=355.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.674  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.051%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 355.9M **
*info: Start fixing DRV (Mem = 355.93M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 355.93M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=355.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.674  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.051%
Routing Overflow: 0.00% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 355.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 355.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.674  | 91.674  | 93.775  | 96.982  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.051%
Routing Overflow: 0.00% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 355.9M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:01.0, mem=355.9M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=355.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 355.926M)

Start to trace clock trees ...
*** Begin Tracer (mem=355.9M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=355.9M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:00.0, mem=355.9M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=355.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2806800 4900500)
coreBox:    (350400 351000) (2458050 4551000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/3

Phase 1a route (0:00:00.0 355.9M):
Est net length = 3.274e+05um = 1.238e+05H + 2.036e+05V
Usage: (4.3%H 5.7%V) = (1.484e+05um 2.847e+05um) = (12248 9490)
Obstruct: 2178 = 1088 (3.8%H) + 1090 (3.8%V)
Overflow: 98 = 0 (0.00% H) + 98 (0.35% V)

Phase 1b route (0:00:00.0 355.9M):
Usage: (4.3%H 5.7%V) = (1.478e+05um 2.847e+05um) = (12200 9490)
Overflow: 96 = 0 (0.00% H) + 96 (0.35% V)

Phase 1c route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.477e+05um 2.860e+05um) = (12193 9532)
Overflow: 81 = 0 (0.00% H) + 81 (0.29% V)

Phase 1d route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.478e+05um 2.864e+05um) = (12199 9545)
Overflow: 66 = 0 (0.00% H) + 66 (0.24% V)

Phase 1e route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.481e+05um 2.870e+05um) = (12223 9566)
Overflow: 29 = 0 (0.00% H) + 29 (0.10% V)

Phase 1f route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.484e+05um 2.875e+05um) = (12247 9581)
Overflow: 15 = 0 (0.00% H) + 15 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	14	 0.05%
--------------------------------------
  0:	2	 0.01%	242	 0.87%
  1:	123	 0.44%	308	 1.11%
  2:	20	 0.07%	431	 1.55%
  3:	105	 0.38%	1563	 5.63%
  4:	35	 0.13%	3673	13.23%
  5:	69	 0.25%	19945	71.82%
  6:	327	 1.18%	297	 1.07%
  7:	800	 2.88%	0	 0.00%
  8:	2019	 7.27%	12	 0.04%
  9:	4303	15.49%	20	 0.07%
 10:	18118	65.24%	48	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 17:	0	 0.00%	3	 0.01%
 18:	0	 0.00%	44	 0.16%
 19:	0	 0.00%	121	 0.44%
 20:	0	 0.00%	1048	 3.77%


Global route (cpu=0.0s real=0.0s 355.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.3%H 5.8%V) = (1.484e+05um 2.875e+05um) = (12247 9581)
Overflow: 15 = 0 (0.00% H) + 15 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	14	 0.05%
--------------------------------------
  0:	2	 0.01%	242	 0.87%
  1:	123	 0.44%	308	 1.11%
  2:	20	 0.07%	431	 1.55%
  3:	105	 0.38%	1563	 5.63%
  4:	35	 0.13%	3673	13.23%
  5:	69	 0.25%	19945	71.82%
  6:	327	 1.18%	297	 1.07%
  7:	800	 2.88%	0	 0.00%
  8:	2019	 7.27%	12	 0.04%
  9:	4303	15.49%	20	 0.07%
 10:	18118	65.24%	48	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 17:	0	 0.00%	3	 0.01%
 18:	0	 0.00%	44	 0.16%
 19:	0	 0.00%	121	 0.44%
 20:	0	 0.00%	1048	 3.77%



*** Completed Phase 1 route (0:00:00.1 355.9M) ***


Total length: 3.294e+05um, number of vias: 4340
M1(H) length: 0.000e+00um, number of vias: 2347
M2(V) length: 2.062e+05um, number of vias: 1993
M3(H) length: 1.231e+05um
*** Completed Phase 2 route (0:00:00.1 355.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=355.9M) ***
Peak Memory Usage was 355.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=355.9M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=355.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2806800 4900500)
coreBox:    (350400 351000) (2458050 4551000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/3

Phase 1a route (0:00:00.0 355.9M):
Est net length = 3.274e+05um = 1.238e+05H + 2.036e+05V
Usage: (4.3%H 5.7%V) = (1.484e+05um 2.847e+05um) = (12248 9490)
Obstruct: 2178 = 1088 (3.8%H) + 1090 (3.8%V)
Overflow: 98 = 0 (0.00% H) + 98 (0.35% V)

Phase 1b route (0:00:00.0 355.9M):
Usage: (4.3%H 5.7%V) = (1.478e+05um 2.847e+05um) = (12200 9490)
Overflow: 96 = 0 (0.00% H) + 96 (0.35% V)

Phase 1c route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.477e+05um 2.860e+05um) = (12193 9532)
Overflow: 81 = 0 (0.00% H) + 81 (0.29% V)

Phase 1d route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.478e+05um 2.864e+05um) = (12199 9545)
Overflow: 66 = 0 (0.00% H) + 66 (0.24% V)

Phase 1e route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.481e+05um 2.870e+05um) = (12223 9566)
Overflow: 29 = 0 (0.00% H) + 29 (0.10% V)

Phase 1f route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.484e+05um 2.875e+05um) = (12247 9581)
Overflow: 15 = 0 (0.00% H) + 15 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	14	 0.05%
--------------------------------------
  0:	2	 0.01%	242	 0.87%
  1:	123	 0.44%	308	 1.11%
  2:	20	 0.07%	431	 1.55%
  3:	105	 0.38%	1563	 5.63%
  4:	35	 0.13%	3673	13.23%
  5:	69	 0.25%	19945	71.82%
  6:	327	 1.18%	297	 1.07%
  7:	800	 2.88%	0	 0.00%
  8:	2019	 7.27%	12	 0.04%
  9:	4303	15.49%	20	 0.07%
 10:	18118	65.24%	48	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 17:	0	 0.00%	3	 0.01%
 18:	0	 0.00%	44	 0.16%
 19:	0	 0.00%	121	 0.44%
 20:	0	 0.00%	1048	 3.77%


Global route (cpu=0.0s real=0.0s 355.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.3%H 5.8%V) = (1.484e+05um 2.875e+05um) = (12247 9581)
Overflow: 15 = 0 (0.00% H) + 15 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	14	 0.05%
--------------------------------------
  0:	2	 0.01%	242	 0.87%
  1:	123	 0.44%	308	 1.11%
  2:	20	 0.07%	431	 1.55%
  3:	105	 0.38%	1563	 5.63%
  4:	35	 0.13%	3673	13.23%
  5:	69	 0.25%	19945	71.82%
  6:	327	 1.18%	297	 1.07%
  7:	800	 2.88%	0	 0.00%
  8:	2019	 7.27%	12	 0.04%
  9:	4303	15.49%	20	 0.07%
 10:	18118	65.24%	48	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 17:	0	 0.00%	3	 0.01%
 18:	0	 0.00%	44	 0.16%
 19:	0	 0.00%	121	 0.44%
 20:	0	 0.00%	1048	 3.77%



*** Completed Phase 1 route (0:00:00.1 355.9M) ***


Total length: 3.294e+05um, number of vias: 4340
M1(H) length: 0.000e+00um, number of vias: 2347
M2(V) length: 2.062e+05um, number of vias: 1993
M3(H) length: 1.231e+05um
*** Completed Phase 2 route (0:00:00.1 355.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=355.9M) ***
Peak Memory Usage was 355.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=355.9M) ***

Extraction called for design 'lab7_layout_design' of instances=69928 and nets=753 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 355.926M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.557  | 91.557  | 95.048  | 95.649  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.051%
Routing Overflow: 0.00% H and 0.06% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.48 sec
Total Real time: 0.0 sec
Total Memory Usage: 355.925781 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=69928 and nets=753 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 355.926M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 355.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=355.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=355.9M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:05:16, mem=355.9M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 355.9M)
Number of Loop : 0
Start delay calculation (mem=355.926M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=355.926M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 355.9M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.337 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:05:16, mem=355.9M)
Setting analysis mode to setup ...
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   91.557 ns     91.557 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 91.557 ns 
 reg2reg WS  : 91.557 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 91.557 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.3, REAL=0:00:00.0, totSessionCpu=0:05:17, mem=355.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.557  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.337  |
|           TNS (ns):| -3.882  |
|    Violating Paths:|   15    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.051%
------------------------------------------------------------
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.3, REAL=0:00:00.0, totSessionCpu=0:05:17, mem=355.9M)
Density before buffering = 0.601 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.337 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:22.2
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.337 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:22.2
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.197 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 91.557 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D 
--------------------------------------------------- 
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.337 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:22.2
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.337 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:22.2
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.197 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 91.557 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.197 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 91.557 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D 
--------------------------------------------------- 
Density after buffering = 0.601 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 0 nets for commit
*info: Added a total of 0 cells to fix/reduce hold violation
*info:
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 2 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they are set as dont_touch.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:00.6, REAL=0:00:00.0, totSessionCpu=0:05:17, mem=355.9M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:03.2, real=0:00:03.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:03.2   mem=355.9M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 2.721e+05 (8.304e+04 1.890e+05) (ext = 0.000e+00)
default core: bins with density >  0.75 = 1.79 % ( 2 / 112 )
*** Starting trialRoute (mem=355.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2806800 4900500)
coreBox:    (350400 351000) (2458050 4551000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/3

Phase 1a route (0:00:00.0 355.9M):
Est net length = 3.274e+05um = 1.238e+05H + 2.036e+05V
Usage: (4.3%H 5.7%V) = (1.484e+05um 2.847e+05um) = (12248 9490)
Obstruct: 2178 = 1088 (3.8%H) + 1090 (3.8%V)
Overflow: 98 = 0 (0.00% H) + 98 (0.35% V)

Phase 1b route (0:00:00.0 355.9M):
Usage: (4.3%H 5.7%V) = (1.478e+05um 2.847e+05um) = (12200 9490)
Overflow: 96 = 0 (0.00% H) + 96 (0.35% V)

Phase 1c route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.477e+05um 2.860e+05um) = (12193 9532)
Overflow: 81 = 0 (0.00% H) + 81 (0.29% V)

Phase 1d route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.478e+05um 2.864e+05um) = (12199 9545)
Overflow: 66 = 0 (0.00% H) + 66 (0.24% V)

Phase 1e route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.481e+05um 2.870e+05um) = (12223 9566)
Overflow: 29 = 0 (0.00% H) + 29 (0.10% V)

Phase 1f route (0:00:00.0 355.9M):
Usage: (4.3%H 5.8%V) = (1.484e+05um 2.875e+05um) = (12247 9581)
Overflow: 15 = 0 (0.00% H) + 15 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	14	 0.05%
--------------------------------------
  0:	2	 0.01%	242	 0.87%
  1:	123	 0.44%	308	 1.11%
  2:	20	 0.07%	431	 1.55%
  3:	105	 0.38%	1563	 5.63%
  4:	35	 0.13%	3673	13.23%
  5:	69	 0.25%	19945	71.82%
  6:	327	 1.18%	297	 1.07%
  7:	800	 2.88%	0	 0.00%
  8:	2019	 7.27%	12	 0.04%
  9:	4303	15.49%	20	 0.07%
 10:	18118	65.24%	48	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 17:	0	 0.00%	3	 0.01%
 18:	0	 0.00%	44	 0.16%
 19:	0	 0.00%	121	 0.44%
 20:	0	 0.00%	1048	 3.77%


Global route (cpu=0.0s real=0.0s 355.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.3%H 5.8%V) = (1.484e+05um 2.875e+05um) = (12247 9581)
Overflow: 15 = 0 (0.00% H) + 15 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	14	 0.05%
--------------------------------------
  0:	2	 0.01%	242	 0.87%
  1:	123	 0.44%	308	 1.11%
  2:	20	 0.07%	431	 1.55%
  3:	105	 0.38%	1563	 5.63%
  4:	35	 0.13%	3673	13.23%
  5:	69	 0.25%	19945	71.82%
  6:	327	 1.18%	297	 1.07%
  7:	800	 2.88%	0	 0.00%
  8:	2019	 7.27%	12	 0.04%
  9:	4303	15.49%	20	 0.07%
 10:	18118	65.24%	48	 0.17%
 12:	52	 0.19%	0	 0.00%
 14:	782	 2.82%	0	 0.00%
 15:	1017	 3.66%	0	 0.00%
 17:	0	 0.00%	3	 0.01%
 18:	0	 0.00%	44	 0.16%
 19:	0	 0.00%	121	 0.44%
 20:	0	 0.00%	1048	 3.77%



*** Completed Phase 1 route (0:00:00.1 355.9M) ***


Total length: 3.294e+05um, number of vias: 4340
M1(H) length: 0.000e+00um, number of vias: 2347
M2(V) length: 2.062e+05um, number of vias: 1993
M3(H) length: 1.231e+05um
*** Completed Phase 2 route (0:00:00.1 355.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=355.9M) ***
Peak Memory Usage was 355.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=355.9M) ***

Extraction called for design 'lab7_layout_design' of instances=69928 and nets=753 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 355.926M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 355.9M)
Number of Loop : 0
Start delay calculation (mem=355.926M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=355.926M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 355.9M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 355.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 355.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.557  | 91.557  | 95.048  | 95.649  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.337  |  0.359  | -0.337  |  3.983  |   N/A   |   N/A   |
|           TNS (ns):| -3.882  |  0.000  | -3.882  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   15    |    0    |   15    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.051%
Routing Overflow: 0.00% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 355.9M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 355.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=355.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=355.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.557  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.051%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 355.9M **
*** Starting optimizing excluded clock nets MEM= 355.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 355.9M) ***
*** Starting optimizing excluded clock nets MEM= 355.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 355.9M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 355.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.557  | 91.557  | 95.048  | 95.649  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.051%
Routing Overflow: 0.00% H and 0.06% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 355.9M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1399.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[2]/CLK 1291.6(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]/CLK 1013.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1013.9~1291.6(ps)      0~100000(ps)        
Fall Phase Delay               : 990.6~1262.8(ps)       0~100000(ps)        
Trig. Edge Skew                : 277.7(ps)              300(ps)             
Rise Skew                      : 277.7(ps)              
Fall Skew                      : 272.2(ps)              
Max. Rise Buffer Tran.         : 467.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 470.1(ps)              400(ps)             
Max. Rise Sink Tran.           : 970.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 970.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 202.3(ps)              0(ps)               
Min. Fall Buffer Tran.         : 191.9(ps)              0(ps)               
Min. Rise Sink Tran.           : 482.9(ps)              0(ps)               
Min. Fall Sink Tran.           : 484.4(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1399                   

Max. Local Skew                : 252.7(ps)              
  I0/LD/CTRL/curr_state_reg[2]/CLK(R)->
  I0/LD/T_SR_0/curr_val_reg[7]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=355.9M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 49105 filler insts (cell FILL / prefix FILLER).
*INFO: Total 49105 filler insts added - prefix FILLER (CPU: 0:00:00.7).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 19:39:14 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteFollowPadPin set to true
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 579.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 119033 components
  118989 core components: 0 unplaced, 118845 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 237980 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 608.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 361.72 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Mar  8 19:39:15 2016
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Mar  8 19:39:16 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar  8 19:39:16 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        9072      12.90%
#  Metal 2        V        9072      10.32%
#  Metal 3        H        9072      10.74%
#  ------------------------------------------
#  Total                  27216      11.32%
#
#  11 nets (1.46%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 378.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 379.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 338286 um.
#Total half perimeter of net bounding box = 275599 um.
#Total wire length on LAYER metal1 = 12948 um.
#Total wire length on LAYER metal2 = 212199 um.
#Total wire length on LAYER metal3 = 113139 um.
#Total number of vias = 3857
#Up-Via Summary (total 3857):
#           
#-----------------------
#  Metal 1         2491
#  Metal 2         1366
#-----------------------
#                  3857 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.00 (Mb)
#Total memory = 380.00 (Mb)
#Peak memory = 409.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 381.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 381.00 (Mb)
#Complete Detail Routing.
#Total wire length = 340461 um.
#Total half perimeter of net bounding box = 275599 um.
#Total wire length on LAYER metal1 = 44271 um.
#Total wire length on LAYER metal2 = 211351 um.
#Total wire length on LAYER metal3 = 84839 um.
#Total number of vias = 4308
#Up-Via Summary (total 4308):
#           
#-----------------------
#  Metal 1         2786
#  Metal 2         1522
#-----------------------
#                  4308 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 380.00 (Mb)
#Peak memory = 409.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 18.00 (Mb)
#Total memory = 379.00 (Mb)
#Peak memory = 409.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 125
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar  8 19:39:19 2016
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=119033 and nets=753 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 379.2M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.0297% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 20.0382% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 30.0255% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 40.034% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 50.0425% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 60.0297% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 70.0382% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 80.0255% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 90.034% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 380.2M)
Nr. Extracted Resistors     : 9764
Nr. Extracted Ground Cap.   : 10472
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 379.227M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 379.2M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 118845
*info: Unplaced = 0
Placement Density:100.00%(8850240/8850240)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=119033 and nets=753 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 379.2M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.0297% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 20.0382% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 30.0255% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 40.034% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 50.0425% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 60.0297% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 70.0382% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 80.0255% (CPU Time= 0:00:00.0  MEM= 380.2M)
Extracted 90.034% (CPU Time= 0:00:00.1  MEM= 380.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 380.2M)
Nr. Extracted Resistors     : 9764
Nr. Extracted Ground Cap.   : 10472
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 379.227M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 379.2M)
Number of Loop : 0
Start delay calculation (mem=379.227M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 379.2M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 742 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=379.227M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 379.2M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 92.256  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 379.2M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 379.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.256  | 92.256  | 95.027  | 95.962  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 379.2M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar  8 19:39:20 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2808.0000, 4900.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 2477.850 4571.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:01.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Mar  8 19:39:21 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 379.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.4  MEM: 12.8M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         119033

Ports/Pins                             0

Nets                                4778
    metal layer metal1              1226
    metal layer metal2              2667
    metal layer metal3               885

    Via Instances                   4308

Special Nets                         432
    metal layer metal1               428
    metal layer metal2                 4

    Via Instances                    290

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 163 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.2  MEM= 380.2M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 742 times net's RC data read were performed.
<CMD> deselectAll
<CMD> selectMarker 330.1500 330.4500 2477.8500 4571.1000 -1 3 7
<CMD> deselectAll
<CMD> selectMarker 330.1500 330.4500 2477.8500 4571.1000 -1 3 7
<CMD> deselectAll
<CMD> fit
<CMD> setMetalFill -layer metal1 -windowSize 200.000 200.000 -windowStep 100.000 100.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer metal2 -windowSize 200.000 200.000 -windowStep 100.000 100.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer metal3 -windowSize 200.000 200.000 -windowStep 100.000 100.000 -minDensity 20.000 -maxDensity 80.000
<CMD> verifyMetalDensity -reportfile lab7_layout_design.density.rpt
**WARN: (ENCTCM-77):	Option "-reportfile" for command verifyMetalDensity is obsolete and will be removed in future release. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

******** Start: VERIFY DENSITY ********
Density calculation ...... Slot :   1 of  22
Density calculation ...... Slot :   2 of  22
Density calculation ...... Slot :   3 of  22
Density calculation ...... Slot :   4 of  22
Density calculation ...... Slot :   5 of  22
Density calculation ...... Slot :   6 of  22
Density calculation ...... Slot :   7 of  22
Density calculation ...... Slot :   8 of  22
Density calculation ...... Slot :   9 of  22
Density calculation ...... Slot :  10 of  22
Density calculation ...... Slot :  11 of  22
Density calculation ...... Slot :  12 of  22
Density calculation ...... Slot :  13 of  22
Density calculation ...... Slot :  14 of  22
Density calculation ...... Slot :  15 of  22
Density calculation ...... Slot :  16 of  22
Density calculation ...... Slot :  17 of  22
Density calculation ...... Slot :  18 of  22
Density calculation ...... Slot :  19 of  22
Density calculation ...... Slot :  20 of  22
Density calculation ...... Slot :  21 of  22
Density calculation ...... Slot :  22 of  22

A total of 4023 density violation(s).
Windows < Min. Density = 4023
Windows > Max. Density = 0

******** End: VERIFY DENSITY ********
VMD: elapsed time: 1.00
     (CPU Time: 0:00:00.4  MEM: 0.000M)

<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 2.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance nclk__L2_I6 to match row orient.
Flip instance nclk__L2_I5 to match row orient.
Flip instance nclk__L2_I4 to match row orient.
Flip instance nclk__L2_I3 to match row orient.
Flip instance nclk__L2_I2 to match row orient.
Flip instance nclk__L2_I1 to match row orient.
Flip instance nclk__L2_I0 to match row orient.
Flip instance nclk__L1_I0 to match row orient.
Flip instance I0/LD/OCTRL/d_minus_reg_reg to match row orient.
Flip instance I0/LD/OCTRL/d_plus_reg_reg to match row orient.
Flip instance I0/LD/ENC/last_bit_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[6] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[0] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[2] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[1] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[3] to match row orient.
Flip instance nclk__L2_I7 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 379.2M)
Number of Loop : 0
Start delay calculation (mem=379.227M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=379.227M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 379.2M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 61 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=379.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=379.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=379.2M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=118928 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=681 #term=2273 #term/net=3.34, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 118928 single + 0 double + 0 multi
Total standard cell length = 294.5064 (mm), area = 8.8352 (mm^2)
Average module density = 0.601.
Density for the design = 0.601.
       = stdcell_area 122711 (8835192 um^2) / alloc_area 204294 (14709197 um^2).
Pin Density = 0.019.
            = total # of pins 2273 / total Instance area 122711.
Identified 118275 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 3.785e+05 (1.17e+05 2.62e+05)
              Est.  stn bbox = 3.785e+05 (1.17e+05 2.62e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 379.2M
Iteration  2: Total net bbox = 3.785e+05 (1.17e+05 2.62e+05)
              Est.  stn bbox = 3.785e+05 (1.17e+05 2.62e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 379.2M
Iteration  3: Total net bbox = 3.785e+05 (1.17e+05 2.62e+05)
              Est.  stn bbox = 3.785e+05 (1.17e+05 2.62e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 379.2M
Iteration  4: Total net bbox = 3.785e+05 (1.17e+05 2.62e+05)
              Est.  stn bbox = 3.785e+05 (1.17e+05 2.62e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 379.2M
Iteration  5: Total net bbox = 3.785e+05 (1.17e+05 2.62e+05)
              Est.  stn bbox = 3.785e+05 (1.17e+05 2.62e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 379.2M
Iteration  6: Total net bbox = 2.805e+05 (8.38e+04 1.97e+05)
              Est.  stn bbox = 2.805e+05 (8.38e+04 1.97e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 379.2M
Iteration  7: Total net bbox = 3.206e+05 (9.62e+04 2.24e+05)
              Est.  stn bbox = 3.930e+05 (1.14e+05 2.79e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 379.2M
Iteration  8: Total net bbox = 3.206e+05 (9.62e+04 2.24e+05)
              Est.  stn bbox = 3.930e+05 (1.14e+05 2.79e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 379.2M
Iteration  9: Total net bbox = 3.243e+05 (1.01e+05 2.23e+05)
              Est.  stn bbox = 3.992e+05 (1.20e+05 2.79e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 379.2M
Iteration 10: Total net bbox = 3.243e+05 (1.01e+05 2.23e+05)
              Est.  stn bbox = 3.992e+05 (1.20e+05 2.79e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 379.2M
Iteration 11: Total net bbox = 3.224e+05 (9.85e+04 2.24e+05)
              Est.  stn bbox = 3.983e+05 (1.18e+05 2.80e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 379.2M
Iteration 12: Total net bbox = 3.224e+05 (9.85e+04 2.24e+05)
              Est.  stn bbox = 3.983e+05 (1.18e+05 2.80e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 379.2M
Iteration 13: Total net bbox = 3.341e+05 (9.89e+04 2.35e+05)
              Est.  stn bbox = 4.111e+05 (1.19e+05 2.92e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 379.4M
Iteration 14: Total net bbox = 3.341e+05 (9.89e+04 2.35e+05)
              Est.  stn bbox = 4.111e+05 (1.19e+05 2.92e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 379.4M
Iteration 15: Total net bbox = 3.344e+05 (9.88e+04 2.36e+05)
              Est.  stn bbox = 4.114e+05 (1.19e+05 2.92e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 379.4M
*** cost = 3.344e+05 (9.88e+04 2.36e+05) (cpu for global=0:00:03.7) real=0:00:04.0***
Core Placement runtime cpu: 0:00:02.0 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:23.1, real=0:00:23.0)
move report: preRPlace moves 14190 insts, mean move: 11.49 um, max move: 69.60 um
	max move on inst (FILLER_29375): (2894.40, 5751.00) --> (2884.80, 5691.00)
Placement tweakage begins.
wire length = 3.344e+05 = 9.887e+04 H + 2.355e+05 V
wire length = 3.295e+05 = 9.398e+04 H + 2.355e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 1194 insts, mean move: 10.86 um, max move: 55.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35): (1248.00, 1401.00) --> (1303.20, 1401.00)
move report: rPlace moves 15114 insts, mean move: 11.57 um, max move: 69.60 um
	max move on inst (FILLER_29375): (2894.40, 5751.00) --> (2884.80, 5691.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        55.20 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35) with max move: (1248, 1401) -> (1303.2, 1401)
  mean    (X+Y) =        10.95 um
Total instances flipped for WireLenOpt: 8
Total instances flipped, including legalization: 103
Total instances moved : 327
*** cpu=0:00:50.2   mem=382.4M  mem(used)=3.1M***
Total net length = 3.294e+05 (9.398e+04 2.354e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:54.4, real=0:00:55.0, mem=382.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 190 )
*** Free Virtual Timing Model ...(mem=382.4M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.4M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=382.4M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3416400 6130500)
coreBox:    (350400 351000) (3066900 5781000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 382.4M):
Est net length = 4.190e+05um = 1.608e+05H + 2.582e+05V
Usage: (3.4%H 4.4%V) = (1.889e+05um 3.434e+05um) = (15631 11447)
Obstruct: 2068 = 1032 (2.2%H) + 1036 (2.2%V)
Overflow: 62 = 0 (0.00% H) + 62 (0.14% V)

Phase 1b route (0:00:00.0 382.4M):
Usage: (3.4%H 4.4%V) = (1.883e+05um 3.434e+05um) = (15579 11447)
Overflow: 60 = 0 (0.00% H) + 60 (0.13% V)

Phase 1c route (0:00:00.0 382.4M):
Usage: (3.3%H 4.4%V) = (1.881e+05um 3.445e+05um) = (15559 11483)
Overflow: 49 = 0 (0.00% H) + 49 (0.11% V)

Phase 1d route (0:00:00.0 382.4M):
Usage: (3.4%H 4.4%V) = (1.881e+05um 3.446e+05um) = (15562 11486)
Overflow: 45 = 0 (0.00% H) + 45 (0.10% V)

Phase 1e route (0:00:00.0 382.4M):
Usage: (3.4%H 4.4%V) = (1.883e+05um 3.452e+05um) = (15582 11505)
Overflow: 25 = 0 (0.00% H) + 25 (0.06% V)

Phase 1f route (0:00:00.0 382.4M):
Usage: (3.4%H 4.4%V) = (1.885e+05um 3.454e+05um) = (15598 11512)
Overflow: 16 = 0 (0.00% H) + 16 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	13	 0.03%
--------------------------------------
  0:	0	 0.00%	212	 0.47%
  1:	90	 0.20%	406	 0.89%
  2:	0	 0.00%	483	 1.06%
  3:	121	 0.27%	1845	 4.06%
  4:	63	 0.14%	4794	10.55%
  5:	162	 0.36%	35770	78.69%
  6:	276	 0.61%	217	 0.48%
  7:	776	 1.71%	12	 0.03%
  8:	2828	 6.22%	19	 0.04%
  9:	6047	13.30%	23	 0.05%
 10:	32373	71.21%	26	 0.06%
 12:	64	 0.14%	0	 0.00%
 14:	1152	 2.53%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	51	 0.11%
 18:	0	 0.00%	84	 0.18%
 19:	0	 0.00%	151	 0.33%
 20:	0	 0.00%	1348	 2.97%


Global route (cpu=0.0s real=0.0s 382.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (3.4%H 4.4%V) = (1.885e+05um 3.454e+05um) = (15598 11512)
Overflow: 16 = 0 (0.00% H) + 16 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	13	 0.03%
--------------------------------------
  0:	0	 0.00%	212	 0.47%
  1:	90	 0.20%	406	 0.89%
  2:	0	 0.00%	483	 1.06%
  3:	121	 0.27%	1845	 4.06%
  4:	63	 0.14%	4794	10.55%
  5:	162	 0.36%	35770	78.69%
  6:	276	 0.61%	217	 0.48%
  7:	776	 1.71%	12	 0.03%
  8:	2828	 6.22%	19	 0.04%
  9:	6047	13.30%	23	 0.05%
 10:	32373	71.21%	26	 0.06%
 12:	64	 0.14%	0	 0.00%
 14:	1152	 2.53%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	51	 0.11%
 18:	0	 0.00%	84	 0.18%
 19:	0	 0.00%	151	 0.33%
 20:	0	 0.00%	1348	 2.97%



*** Completed Phase 1 route (0:00:00.1 382.4M) ***


Total length: 4.206e+05um, number of vias: 4159
M1(H) length: 0.000e+00um, number of vias: 2225
M2(V) length: 2.603e+05um, number of vias: 1934
M3(H) length: 1.603e+05um
*** Completed Phase 2 route (0:00:00.1 382.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=382.4M) ***
Peak Memory Usage was 382.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=382.4M) ***

Extraction called for design 'lab7_layout_design' of instances=118972 and nets=692 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 382.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 382.4M)
Number of Loop : 0
Start delay calculation (mem=382.426M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=382.426M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 382.4M) ***
*info: Start fixing DRV (Mem = 382.43M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (382.4M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.2, MEM=382.4M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.599435
Start fixing design rules ... (0:00:00.2 382.4M)
Done fixing design rule (0:00:00.4 382.4M)

Summary:
91 buffers added on 54 nets (with 4 drivers resized)

Density after buffering = 0.600871
*** Completed dpFixDRCViolation (0:00:00.6 382.4M)

Re-routed 148 nets
Extraction called for design 'lab7_layout_design' of instances=119063 and nets=783 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 382.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 382.4M)
Number of Loop : 0
Start delay calculation (mem=382.426M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=382.426M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 382.4M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    43
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 382.43M).
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 382.4M **
*** Starting optFanout (382.4M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.2, MEM=382.4M) ***
Start fixing timing ... (0:00:00.2 382.4M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.2 382.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600871
*** Completed optFanout (0:00:00.4 382.4M)

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 382.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.087% **

*** starting 1-st reclaim pass: 600 instances 
*** starting 2-nd reclaim pass: 588 instances 
*** starting 3-rd reclaim pass: 21 instances 


** Area Reclaim Summary: Buffer Deletion = 9 Declone = 3 Downsize = 4 **
** Density Change = 0.019% **
** Density after area reclaim = 60.068% **
*** Finished Area Reclaim (0:00:00.5) ***
density before resizing = 60.068%
* summary of transition time violation fixes:
*summary:      3 instances changed cell type
density after resizing = 60.070%
*** Starting trialRoute (mem=382.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 23
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3416400 6130500)
coreBox:    (350400 351000) (3066900 5781000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 382.4M):
Est net length = 4.438e+05um = 1.632e+05H + 2.806e+05V
Usage: (3.4%H 4.7%V) = (1.917e+05um 3.700e+05um) = (15860 12332)
Obstruct: 2068 = 1032 (2.2%H) + 1036 (2.2%V)
Overflow: 83 = 0 (0.00% H) + 83 (0.18% V)

Phase 1b route (0:00:00.0 382.4M):
Usage: (3.4%H 4.7%V) = (1.910e+05um 3.700e+05um) = (15806 12332)
Overflow: 73 = 0 (0.00% H) + 73 (0.16% V)

Phase 1c route (0:00:00.0 382.4M):
Usage: (3.4%H 4.7%V) = (1.908e+05um 3.709e+05um) = (15785 12364)
Overflow: 61 = 0 (0.00% H) + 61 (0.13% V)

Phase 1d route (0:00:00.0 382.4M):
Usage: (3.4%H 4.7%V) = (1.909e+05um 3.713e+05um) = (15795 12375)
Overflow: 49 = 0 (0.00% H) + 49 (0.11% V)

Phase 1e route (0:00:00.0 382.4M):
Usage: (3.4%H 4.7%V) = (1.910e+05um 3.716e+05um) = (15801 12386)
Overflow: 39 = 0 (0.00% H) + 39 (0.09% V)

Phase 1f route (0:00:00.0 382.4M):
Usage: (3.4%H 4.7%V) = (1.914e+05um 3.721e+05um) = (15842 12404)
Overflow: 19 = 0 (0.00% H) + 19 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	16	 0.04%
--------------------------------------
  0:	0	 0.00%	225	 0.49%
  1:	90	 0.20%	424	 0.93%
  2:	0	 0.00%	501	 1.10%
  3:	122	 0.27%	1831	 4.03%
  4:	61	 0.13%	5495	12.09%
  5:	146	 0.32%	35021	77.04%
  6:	230	 0.51%	227	 0.50%
  7:	938	 2.06%	10	 0.02%
  8:	2731	 6.01%	20	 0.04%
  9:	6268	13.79%	24	 0.05%
 10:	32150	70.72%	26	 0.06%
 12:	64	 0.14%	0	 0.00%
 14:	1152	 2.53%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	50	 0.11%
 18:	0	 0.00%	85	 0.19%
 19:	0	 0.00%	151	 0.33%
 20:	0	 0.00%	1348	 2.97%


Global route (cpu=0.0s real=0.0s 382.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (3.4%H 4.7%V) = (1.914e+05um 3.721e+05um) = (15842 12404)
Overflow: 19 = 0 (0.00% H) + 19 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	16	 0.04%
--------------------------------------
  0:	0	 0.00%	225	 0.49%
  1:	90	 0.20%	424	 0.93%
  2:	0	 0.00%	501	 1.10%
  3:	122	 0.27%	1831	 4.03%
  4:	61	 0.13%	5495	12.09%
  5:	146	 0.32%	35021	77.04%
  6:	230	 0.51%	227	 0.50%
  7:	938	 2.06%	10	 0.02%
  8:	2731	 6.01%	20	 0.04%
  9:	6268	13.79%	24	 0.05%
 10:	32150	70.72%	26	 0.06%
 12:	64	 0.14%	0	 0.00%
 14:	1152	 2.53%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	50	 0.11%
 18:	0	 0.00%	85	 0.19%
 19:	0	 0.00%	151	 0.33%
 20:	0	 0.00%	1348	 2.97%



*** Completed Phase 1 route (0:00:00.1 382.4M) ***


Total length: 4.456e+05um, number of vias: 4357
M1(H) length: 0.000e+00um, number of vias: 2361
M2(V) length: 2.830e+05um, number of vias: 1996
M3(H) length: 1.626e+05um
*** Completed Phase 2 route (0:00:00.1 382.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=382.4M) ***
Peak Memory Usage was 382.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=382.4M) ***

Extraction called for design 'lab7_layout_design' of instances=119051 and nets=771 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 382.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 382.4M)
Number of Loop : 0
Start delay calculation (mem=382.426M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=382.426M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 382.4M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 382.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 382.4M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=382.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=382.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=382.4M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=119007 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=760 #term=2431 #term/net=3.20, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 119007 single + 0 double + 0 multi
Total standard cell length = 295.1280 (mm), area = 8.8538 (mm^2)
Average module density = 0.602.
Density for the design = 0.602.
       = stdcell_area 122970 (8853840 um^2) / alloc_area 204294 (14709197 um^2).
Pin Density = 0.020.
            = total # of pins 2431 / total Instance area 122970.
Identified 118275 spare or floating instances, with no clusters.
Iteration 15: Total net bbox = 3.741e+05 (1.15e+05 2.59e+05)
              Est.  stn bbox = 4.402e+05 (1.35e+05 3.05e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 382.4M
Iteration 16: Total net bbox = 3.520e+05 (1.15e+05 2.37e+05)
              Est.  stn bbox = 4.141e+05 (1.32e+05 2.82e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 382.4M
Iteration 17: Total net bbox = 3.520e+05 (1.15e+05 2.37e+05)
              Est.  stn bbox = 4.141e+05 (1.32e+05 2.82e+05)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 382.4M
Iteration 18: Total net bbox = 3.630e+05 (1.15e+05 2.48e+05)
              Est.  stn bbox = 4.265e+05 (1.33e+05 2.93e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 382.4M
Iteration 19: Total net bbox = 3.630e+05 (1.15e+05 2.48e+05)
              Est.  stn bbox = 4.265e+05 (1.33e+05 2.93e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 382.4M
Iteration 20: Total net bbox = 3.617e+05 (1.14e+05 2.48e+05)
              Est.  stn bbox = 4.252e+05 (1.32e+05 2.93e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 382.4M
*** cost = 3.617e+05 (1.14e+05 2.48e+05) (cpu for global=0:00:03.1) real=0:00:03.0***
Core Placement runtime cpu: 0:00:01.7 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:06.0, real=0:00:06.0)
move report: preRPlace moves 1561 insts, mean move: 3.20 um, max move: 12.00 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U21): (2575.20, 1791.00) --> (2587.20, 1791.00)
Placement tweakage begins.
wire length = 3.616e+05 = 1.139e+05 H + 2.477e+05 V
wire length = 3.562e+05 = 1.084e+05 H + 2.477e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 1270 insts, mean move: 10.95 um, max move: 60.00 um
	max move on inst (I0/LD/CTRL/U22): (2172.00, 3981.00) --> (2232.00, 3981.00)
move report: rPlace moves 2611 insts, mean move: 6.80 um, max move: 60.00 um
	max move on inst (I0/LD/CTRL/U22): (2172.00, 3981.00) --> (2232.00, 3981.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        60.00 um
  inst (I0/LD/CTRL/U22) with max move: (2172, 3981) -> (2232, 3981)
  mean    (X+Y) =        11.36 um
Total instances flipped for WireLenOpt: 5
Total instances flipped, including legalization: 153
Total instances moved : 329
*** cpu=0:00:33.6   mem=382.4M  mem(used)=0.0M***
Total net length = 3.561e+05 (1.084e+05 2.476e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:37.3, real=0:00:37.0, mem=382.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 190 )
*** Free Virtual Timing Model ...(mem=382.4M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 1:35, real = 0: 1:36, mem = 382.4M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 119007
*info: Unplaced = 0
Placement Density:60.07%(8853840/14739192)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 19:42:25 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteConnectBlockPin set to false
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 608.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 119051 components
  119007 core components: 0 unplaced, 118863 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 238016 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 364
  Number of Followpin connections: 182
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 610.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Mar  8 19:42:26 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Mar  8 19:42:26 2016

sroute post-processing starts at Tue Mar  8 19:42:26 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Mar  8 19:42:26 2016


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 382.43 megs
<CMD> trialRoute
*** Starting trialRoute (mem=382.4M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3416400 6130500)
coreBox:    (350400 351000) (3066900 5781000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 382.4M):
Est net length = 4.275e+05um = 1.590e+05H + 2.685e+05V
Usage: (3.3%H 4.5%V) = (1.880e+05um 3.571e+05um) = (15550 11904)
Obstruct: 2069 = 1032 (2.2%H) + 1037 (2.2%V)
Overflow: 62 = 0 (0.00% H) + 62 (0.14% V)

Phase 1b route (0:00:00.0 382.4M):
Usage: (3.3%H 4.5%V) = (1.873e+05um 3.571e+05um) = (15495 11904)
Overflow: 55 = 0 (0.00% H) + 55 (0.12% V)

Phase 1c route (0:00:00.0 382.4M):
Usage: (3.3%H 4.5%V) = (1.870e+05um 3.580e+05um) = (15470 11934)
Overflow: 50 = 0 (0.00% H) + 50 (0.11% V)

Phase 1d route (0:00:00.0 382.4M):
Usage: (3.3%H 4.5%V) = (1.871e+05um 3.581e+05um) = (15476 11937)
Overflow: 44 = 0 (0.00% H) + 44 (0.10% V)

Phase 1e route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.874e+05um 3.586e+05um) = (15499 11954)
Overflow: 28 = 0 (0.00% H) + 28 (0.06% V)

Phase 1f route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.876e+05um 3.590e+05um) = (15521 11966)
Overflow: 20 = 0 (0.00% H) + 20 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	17	 0.04%
--------------------------------------
  0:	0	 0.00%	215	 0.47%
  1:	90	 0.20%	448	 0.99%
  2:	0	 0.00%	511	 1.12%
  3:	120	 0.26%	1723	 3.79%
  4:	62	 0.14%	5253	11.56%
  5:	126	 0.28%	35379	77.83%
  6:	248	 0.55%	193	 0.42%
  7:	876	 1.93%	1	 0.00%
  8:	2984	 6.56%	25	 0.05%
  9:	5791	12.74%	24	 0.05%
 10:	32439	71.36%	30	 0.07%
 14:	1216	 2.67%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	18	 0.04%
 18:	0	 0.00%	93	 0.20%
 19:	0	 0.00%	175	 0.38%
 20:	0	 0.00%	1348	 2.97%


Global route (cpu=0.0s real=0.0s 382.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (3.3%H 4.6%V) = (1.876e+05um 3.590e+05um) = (15521 11966)
Overflow: 20 = 0 (0.00% H) + 20 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	17	 0.04%
--------------------------------------
  0:	0	 0.00%	215	 0.47%
  1:	90	 0.20%	448	 0.99%
  2:	0	 0.00%	511	 1.12%
  3:	120	 0.26%	1723	 3.79%
  4:	62	 0.14%	5253	11.56%
  5:	126	 0.28%	35379	77.83%
  6:	248	 0.55%	193	 0.42%
  7:	876	 1.93%	1	 0.00%
  8:	2984	 6.56%	25	 0.05%
  9:	5791	12.74%	24	 0.05%
 10:	32439	71.36%	30	 0.07%
 14:	1216	 2.67%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	18	 0.04%
 18:	0	 0.00%	93	 0.20%
 19:	0	 0.00%	175	 0.38%
 20:	0	 0.00%	1348	 2.97%



*** Completed Phase 1 route (0:00:00.1 382.4M) ***


Total length: 4.290e+05um, number of vias: 4416
M1(H) length: 0.000e+00um, number of vias: 2383
M2(V) length: 2.705e+05um, number of vias: 2033
M3(H) length: 1.585e+05um
*** Completed Phase 2 route (0:00:00.1 382.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=382.4M) ***
Peak Memory Usage was 382.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=382.4M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=382.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3416400 6130500)
coreBox:    (350400 351000) (3066900 5781000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 382.4M):
Est net length = 4.275e+05um = 1.590e+05H + 2.685e+05V
Usage: (3.3%H 4.5%V) = (1.880e+05um 3.571e+05um) = (15550 11904)
Obstruct: 2069 = 1032 (2.2%H) + 1037 (2.2%V)
Overflow: 62 = 0 (0.00% H) + 62 (0.14% V)

Phase 1b route (0:00:00.0 382.4M):
Usage: (3.3%H 4.5%V) = (1.873e+05um 3.571e+05um) = (15495 11904)
Overflow: 55 = 0 (0.00% H) + 55 (0.12% V)

Phase 1c route (0:00:00.0 382.4M):
Usage: (3.3%H 4.5%V) = (1.870e+05um 3.580e+05um) = (15470 11934)
Overflow: 50 = 0 (0.00% H) + 50 (0.11% V)

Phase 1d route (0:00:00.0 382.4M):
Usage: (3.3%H 4.5%V) = (1.871e+05um 3.581e+05um) = (15476 11937)
Overflow: 44 = 0 (0.00% H) + 44 (0.10% V)

Phase 1e route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.874e+05um 3.586e+05um) = (15499 11954)
Overflow: 28 = 0 (0.00% H) + 28 (0.06% V)

Phase 1f route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.876e+05um 3.590e+05um) = (15521 11966)
Overflow: 20 = 0 (0.00% H) + 20 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	17	 0.04%
--------------------------------------
  0:	0	 0.00%	215	 0.47%
  1:	90	 0.20%	448	 0.99%
  2:	0	 0.00%	511	 1.12%
  3:	120	 0.26%	1723	 3.79%
  4:	62	 0.14%	5253	11.56%
  5:	126	 0.28%	35379	77.83%
  6:	248	 0.55%	193	 0.42%
  7:	876	 1.93%	1	 0.00%
  8:	2984	 6.56%	25	 0.05%
  9:	5791	12.74%	24	 0.05%
 10:	32439	71.36%	30	 0.07%
 14:	1216	 2.67%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	18	 0.04%
 18:	0	 0.00%	93	 0.20%
 19:	0	 0.00%	175	 0.38%
 20:	0	 0.00%	1348	 2.97%


Global route (cpu=0.0s real=0.0s 382.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (3.3%H 4.6%V) = (1.876e+05um 3.590e+05um) = (15521 11966)
Overflow: 20 = 0 (0.00% H) + 20 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	17	 0.04%
--------------------------------------
  0:	0	 0.00%	215	 0.47%
  1:	90	 0.20%	448	 0.99%
  2:	0	 0.00%	511	 1.12%
  3:	120	 0.26%	1723	 3.79%
  4:	62	 0.14%	5253	11.56%
  5:	126	 0.28%	35379	77.83%
  6:	248	 0.55%	193	 0.42%
  7:	876	 1.93%	1	 0.00%
  8:	2984	 6.56%	25	 0.05%
  9:	5791	12.74%	24	 0.05%
 10:	32439	71.36%	30	 0.07%
 14:	1216	 2.67%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	18	 0.04%
 18:	0	 0.00%	93	 0.20%
 19:	0	 0.00%	175	 0.38%
 20:	0	 0.00%	1348	 2.97%



*** Completed Phase 1 route (0:00:00.1 382.4M) ***


Total length: 4.290e+05um, number of vias: 4416
M1(H) length: 0.000e+00um, number of vias: 2383
M2(V) length: 2.705e+05um, number of vias: 2033
M3(H) length: 1.585e+05um
*** Completed Phase 2 route (0:00:00.1 382.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=382.4M) ***
Peak Memory Usage was 382.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=382.4M) ***

Extraction called for design 'lab7_layout_design' of instances=119051 and nets=771 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 382.426M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.887  | 90.887  | 93.152  | 96.754  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.070   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.070%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.68 sec
Total Real time: 1.0 sec
Total Memory Usage: 382.425781 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.4M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=382.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=382.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.887  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.070   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.070%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.4M **
*info: Start fixing DRV (Mem = 382.43M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (382.4M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 11 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.2, MEM=382.4M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600700
Start fixing design rules ... (0:00:00.2 382.4M)
Done fixing design rule (0:00:00.3 382.4M)

Summary:
7 buffers added on 7 nets (with 7 drivers resized)

Density after buffering = 0.600808
default core: bins with density >  0.75 =    0 % ( 0 / 190 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:05.9, real=0:00:06.0)
move report: preRPlace moves 390 insts, mean move: 2.58 um, max move: 7.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OFC349_rptr_nxt_1_): (2400.00, 1551.00) --> (2407.20, 1551.00)
move report: rPlace moves 390 insts, mean move: 2.58 um, max move: 7.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OFC349_rptr_nxt_1_): (2400.00, 1551.00) --> (2407.20, 1551.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         7.20 um
  inst (I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OFC349_rptr_nxt_1_) with max move: (2400, 1551) -> (2407.2, 1551)
  mean    (X+Y) =         3.09 um
Total instances moved : 14
*** cpu=0:00:06.1   mem=382.4M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:06.8 382.4M)

*** Starting trialRoute (mem=382.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3416400 6130500)
coreBox:    (350400 351000) (3066900 5781000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 382.4M):
Est net length = 4.276e+05um = 1.591e+05H + 2.685e+05V
Usage: (3.3%H 4.5%V) = (1.881e+05um 3.576e+05um) = (15558 11919)
Obstruct: 2068 = 1032 (2.2%H) + 1036 (2.2%V)
Overflow: 62 = 0 (0.00% H) + 62 (0.14% V)

Phase 1b route (0:00:00.0 382.4M):
Usage: (3.3%H 4.5%V) = (1.874e+05um 3.576e+05um) = (15504 11919)
Overflow: 55 = 0 (0.00% H) + 55 (0.12% V)

Phase 1c route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.871e+05um 3.585e+05um) = (15479 11949)
Overflow: 50 = 0 (0.00% H) + 50 (0.11% V)

Phase 1d route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.872e+05um 3.586e+05um) = (15485 11952)
Overflow: 44 = 0 (0.00% H) + 44 (0.10% V)

Phase 1e route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.875e+05um 3.591e+05um) = (15508 11969)
Overflow: 28 = 0 (0.00% H) + 28 (0.06% V)

Phase 1f route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.877e+05um 3.594e+05um) = (15530 11981)
Overflow: 20 = 0 (0.00% H) + 20 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	17	 0.04%
--------------------------------------
  0:	0	 0.00%	216	 0.48%
  1:	90	 0.20%	451	 0.99%
  2:	0	 0.00%	516	 1.14%
  3:	120	 0.26%	1720	 3.78%
  4:	62	 0.14%	5254	11.56%
  5:	126	 0.28%	35364	77.80%
  6:	251	 0.55%	202	 0.44%
  7:	876	 1.93%	1	 0.00%
  8:	2968	 6.53%	25	 0.05%
  9:	5820	12.80%	24	 0.05%
 10:	32423	71.32%	30	 0.07%
 14:	1216	 2.67%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	18	 0.04%
 18:	0	 0.00%	93	 0.20%
 19:	0	 0.00%	175	 0.38%
 20:	0	 0.00%	1348	 2.97%


Global route (cpu=0.0s real=0.0s 382.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (3.3%H 4.6%V) = (1.877e+05um 3.594e+05um) = (15530 11981)
Overflow: 20 = 0 (0.00% H) + 20 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	17	 0.04%
--------------------------------------
  0:	0	 0.00%	216	 0.48%
  1:	90	 0.20%	451	 0.99%
  2:	0	 0.00%	516	 1.14%
  3:	120	 0.26%	1720	 3.78%
  4:	62	 0.14%	5254	11.56%
  5:	126	 0.28%	35364	77.80%
  6:	251	 0.55%	202	 0.44%
  7:	876	 1.93%	1	 0.00%
  8:	2968	 6.53%	25	 0.05%
  9:	5820	12.80%	24	 0.05%
 10:	32423	71.32%	30	 0.07%
 14:	1216	 2.67%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	18	 0.04%
 18:	0	 0.00%	93	 0.20%
 19:	0	 0.00%	175	 0.38%
 20:	0	 0.00%	1348	 2.97%



*** Completed Phase 1 route (0:00:00.1 382.4M) ***


Total length: 4.291e+05um, number of vias: 4435
M1(H) length: 0.000e+00um, number of vias: 2397
M2(V) length: 2.705e+05um, number of vias: 2038
M3(H) length: 1.586e+05um
*** Completed Phase 2 route (0:00:00.1 382.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=382.4M) ***
Peak Memory Usage was 382.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=382.4M) ***

Extraction called for design 'lab7_layout_design' of instances=119058 and nets=778 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 382.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 382.4M)
Number of Loop : 0
Start delay calculation (mem=382.426M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=382.426M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 382.4M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    4
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:07, Mem = 382.43M).

------------------------------------------------------------
     Summary (cpu=0.12min real=0.12min mem=382.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.963  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.081%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 382.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 382.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.963  | 90.963  | 93.255  | 96.754  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.081%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 382.4M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=382.4M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=382.4M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 382.426M)

Start to trace clock trees ...
*** Begin Tracer (mem=382.4M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=382.4M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:00.0, mem=382.4M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=382.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3416400 6130500)
coreBox:    (350400 351000) (3066900 5781000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 382.4M):
Est net length = 4.276e+05um = 1.591e+05H + 2.685e+05V
Usage: (3.3%H 4.5%V) = (1.881e+05um 3.576e+05um) = (15558 11919)
Obstruct: 2068 = 1032 (2.2%H) + 1036 (2.2%V)
Overflow: 62 = 0 (0.00% H) + 62 (0.14% V)

Phase 1b route (0:00:00.0 382.4M):
Usage: (3.3%H 4.5%V) = (1.874e+05um 3.576e+05um) = (15504 11919)
Overflow: 55 = 0 (0.00% H) + 55 (0.12% V)

Phase 1c route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.871e+05um 3.585e+05um) = (15479 11949)
Overflow: 50 = 0 (0.00% H) + 50 (0.11% V)

Phase 1d route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.872e+05um 3.586e+05um) = (15485 11952)
Overflow: 44 = 0 (0.00% H) + 44 (0.10% V)

Phase 1e route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.875e+05um 3.591e+05um) = (15508 11969)
Overflow: 28 = 0 (0.00% H) + 28 (0.06% V)

Phase 1f route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.877e+05um 3.594e+05um) = (15530 11981)
Overflow: 20 = 0 (0.00% H) + 20 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	17	 0.04%
--------------------------------------
  0:	0	 0.00%	216	 0.48%
  1:	90	 0.20%	451	 0.99%
  2:	0	 0.00%	516	 1.14%
  3:	120	 0.26%	1720	 3.78%
  4:	62	 0.14%	5254	11.56%
  5:	126	 0.28%	35364	77.80%
  6:	251	 0.55%	202	 0.44%
  7:	876	 1.93%	1	 0.00%
  8:	2968	 6.53%	25	 0.05%
  9:	5820	12.80%	24	 0.05%
 10:	32423	71.32%	30	 0.07%
 14:	1216	 2.67%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	18	 0.04%
 18:	0	 0.00%	93	 0.20%
 19:	0	 0.00%	175	 0.38%
 20:	0	 0.00%	1348	 2.97%


Global route (cpu=0.0s real=0.0s 382.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (3.3%H 4.6%V) = (1.877e+05um 3.594e+05um) = (15530 11981)
Overflow: 20 = 0 (0.00% H) + 20 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	17	 0.04%
--------------------------------------
  0:	0	 0.00%	216	 0.48%
  1:	90	 0.20%	451	 0.99%
  2:	0	 0.00%	516	 1.14%
  3:	120	 0.26%	1720	 3.78%
  4:	62	 0.14%	5254	11.56%
  5:	126	 0.28%	35364	77.80%
  6:	251	 0.55%	202	 0.44%
  7:	876	 1.93%	1	 0.00%
  8:	2968	 6.53%	25	 0.05%
  9:	5820	12.80%	24	 0.05%
 10:	32423	71.32%	30	 0.07%
 14:	1216	 2.67%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	18	 0.04%
 18:	0	 0.00%	93	 0.20%
 19:	0	 0.00%	175	 0.38%
 20:	0	 0.00%	1348	 2.97%



*** Completed Phase 1 route (0:00:00.1 382.4M) ***


Total length: 4.291e+05um, number of vias: 4435
M1(H) length: 0.000e+00um, number of vias: 2397
M2(V) length: 2.705e+05um, number of vias: 2038
M3(H) length: 1.586e+05um
*** Completed Phase 2 route (0:00:00.1 382.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=382.4M) ***
Peak Memory Usage was 382.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=382.4M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=382.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3416400 6130500)
coreBox:    (350400 351000) (3066900 5781000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 382.4M):
Est net length = 4.276e+05um = 1.591e+05H + 2.685e+05V
Usage: (3.3%H 4.5%V) = (1.881e+05um 3.576e+05um) = (15558 11919)
Obstruct: 2068 = 1032 (2.2%H) + 1036 (2.2%V)
Overflow: 62 = 0 (0.00% H) + 62 (0.14% V)

Phase 1b route (0:00:00.0 382.4M):
Usage: (3.3%H 4.5%V) = (1.874e+05um 3.576e+05um) = (15504 11919)
Overflow: 55 = 0 (0.00% H) + 55 (0.12% V)

Phase 1c route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.871e+05um 3.585e+05um) = (15479 11949)
Overflow: 50 = 0 (0.00% H) + 50 (0.11% V)

Phase 1d route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.872e+05um 3.586e+05um) = (15485 11952)
Overflow: 44 = 0 (0.00% H) + 44 (0.10% V)

Phase 1e route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.875e+05um 3.591e+05um) = (15508 11969)
Overflow: 28 = 0 (0.00% H) + 28 (0.06% V)

Phase 1f route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.877e+05um 3.594e+05um) = (15530 11981)
Overflow: 20 = 0 (0.00% H) + 20 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	17	 0.04%
--------------------------------------
  0:	0	 0.00%	216	 0.48%
  1:	90	 0.20%	451	 0.99%
  2:	0	 0.00%	516	 1.14%
  3:	120	 0.26%	1720	 3.78%
  4:	62	 0.14%	5254	11.56%
  5:	126	 0.28%	35364	77.80%
  6:	251	 0.55%	202	 0.44%
  7:	876	 1.93%	1	 0.00%
  8:	2968	 6.53%	25	 0.05%
  9:	5820	12.80%	24	 0.05%
 10:	32423	71.32%	30	 0.07%
 14:	1216	 2.67%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	18	 0.04%
 18:	0	 0.00%	93	 0.20%
 19:	0	 0.00%	175	 0.38%
 20:	0	 0.00%	1348	 2.97%


Global route (cpu=0.0s real=0.0s 382.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (3.3%H 4.6%V) = (1.877e+05um 3.594e+05um) = (15530 11981)
Overflow: 20 = 0 (0.00% H) + 20 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	17	 0.04%
--------------------------------------
  0:	0	 0.00%	216	 0.48%
  1:	90	 0.20%	451	 0.99%
  2:	0	 0.00%	516	 1.14%
  3:	120	 0.26%	1720	 3.78%
  4:	62	 0.14%	5254	11.56%
  5:	126	 0.28%	35364	77.80%
  6:	251	 0.55%	202	 0.44%
  7:	876	 1.93%	1	 0.00%
  8:	2968	 6.53%	25	 0.05%
  9:	5820	12.80%	24	 0.05%
 10:	32423	71.32%	30	 0.07%
 14:	1216	 2.67%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	18	 0.04%
 18:	0	 0.00%	93	 0.20%
 19:	0	 0.00%	175	 0.38%
 20:	0	 0.00%	1348	 2.97%



*** Completed Phase 1 route (0:00:00.1 382.4M) ***


Total length: 4.291e+05um, number of vias: 4435
M1(H) length: 0.000e+00um, number of vias: 2397
M2(V) length: 2.705e+05um, number of vias: 2038
M3(H) length: 1.586e+05um
*** Completed Phase 2 route (0:00:00.1 382.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=382.4M) ***
Peak Memory Usage was 382.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=382.4M) ***

Extraction called for design 'lab7_layout_design' of instances=119058 and nets=778 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 382.426M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.789  | 90.789  | 94.705  | 95.266  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.081%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.67 sec
Total Real time: 1.0 sec
Total Memory Usage: 382.425781 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=119058 and nets=778 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 382.426M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=382.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=382.4M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:07:26, mem=382.4M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 382.4M)
Number of Loop : 0
Start delay calculation (mem=382.426M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=382.426M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 382.4M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.731 ns 
 TNS         : -0.015 ns 
 Viol paths  : 1 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:01.0, totSessionCpu=0:07:26, mem=382.4M)
Setting analysis mode to setup ...
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   90.789 ns     90.789 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 90.789 ns 
 reg2reg WS  : 90.789 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 90.789 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.3, REAL=0:00:01.0, totSessionCpu=0:07:26, mem=382.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.789  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.731  |
|           TNS (ns):| -5.858  |
|    Violating Paths:|   15    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.081%
------------------------------------------------------------
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.4, REAL=0:00:01.0, totSessionCpu=0:07:27, mem=382.4M)
Density before buffering = 0.601 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.731 Hold TNS: -0.015 #Viol Endpoints: 1 CPU: 0:00:52.0
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 13 Moves Generated: 1 Moves Failed: 1 Moves Committed: 1
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.731 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:52.0
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 2: Hold WNS: -0.731 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:52.0
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.155 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 90.789 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D 
--------------------------------------------------- 
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.731 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:52.0
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.731 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:52.1
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.155 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 90.789 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.155 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/CTRL/curr_state_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 90.789 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D 
--------------------------------------------------- 
Density after buffering = 0.601 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 1 nets for commit
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info:            1 cell  of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 2 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they are set as dont_touch.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:00.9, REAL=0:00:01.0, totSessionCpu=0:07:27, mem=382.4M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:05.2, real=0:00:06.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:05.3   mem=382.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 3.596e+05 (1.106e+05 2.491e+05) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 190 )
*** Starting trialRoute (mem=382.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (3416400 6130500)
coreBox:    (350400 351000) (3066900 5781000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 382.4M):
Est net length = 4.276e+05um = 1.591e+05H + 2.685e+05V
Usage: (3.3%H 4.5%V) = (1.881e+05um 3.576e+05um) = (15559 11921)
Obstruct: 2068 = 1032 (2.2%H) + 1036 (2.2%V)
Overflow: 62 = 0 (0.00% H) + 62 (0.14% V)

Phase 1b route (0:00:00.0 382.4M):
Usage: (3.3%H 4.5%V) = (1.874e+05um 3.576e+05um) = (15505 11921)
Overflow: 55 = 0 (0.00% H) + 55 (0.12% V)

Phase 1c route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.871e+05um 3.585e+05um) = (15480 11951)
Overflow: 50 = 0 (0.00% H) + 50 (0.11% V)

Phase 1d route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.872e+05um 3.586e+05um) = (15486 11954)
Overflow: 44 = 0 (0.00% H) + 44 (0.10% V)

Phase 1e route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.875e+05um 3.591e+05um) = (15509 11971)
Overflow: 28 = 0 (0.00% H) + 28 (0.06% V)

Phase 1f route (0:00:00.0 382.4M):
Usage: (3.3%H 4.6%V) = (1.877e+05um 3.595e+05um) = (15531 11983)
Overflow: 20 = 0 (0.00% H) + 20 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	17	 0.04%
--------------------------------------
  0:	0	 0.00%	216	 0.48%
  1:	90	 0.20%	451	 0.99%
  2:	0	 0.00%	517	 1.14%
  3:	120	 0.26%	1720	 3.78%
  4:	62	 0.14%	5253	11.56%
  5:	126	 0.28%	35364	77.80%
  6:	251	 0.55%	202	 0.44%
  7:	876	 1.93%	1	 0.00%
  8:	2969	 6.53%	25	 0.05%
  9:	5819	12.80%	24	 0.05%
 10:	32423	71.32%	30	 0.07%
 14:	1216	 2.67%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	18	 0.04%
 18:	0	 0.00%	93	 0.20%
 19:	0	 0.00%	175	 0.38%
 20:	0	 0.00%	1348	 2.97%


Global route (cpu=0.0s real=0.0s 382.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (3.3%H 4.6%V) = (1.877e+05um 3.595e+05um) = (15531 11983)
Overflow: 20 = 0 (0.00% H) + 20 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	17	 0.04%
--------------------------------------
  0:	0	 0.00%	216	 0.48%
  1:	90	 0.20%	451	 0.99%
  2:	0	 0.00%	517	 1.14%
  3:	120	 0.26%	1720	 3.78%
  4:	62	 0.14%	5253	11.56%
  5:	126	 0.28%	35364	77.80%
  6:	251	 0.55%	202	 0.44%
  7:	876	 1.93%	1	 0.00%
  8:	2969	 6.53%	25	 0.05%
  9:	5819	12.80%	24	 0.05%
 10:	32423	71.32%	30	 0.07%
 14:	1216	 2.67%	0	 0.00%
 15:	1508	 3.32%	0	 0.00%
 17:	0	 0.00%	18	 0.04%
 18:	0	 0.00%	93	 0.20%
 19:	0	 0.00%	175	 0.38%
 20:	0	 0.00%	1348	 2.97%



*** Completed Phase 1 route (0:00:00.1 382.4M) ***


Total length: 4.291e+05um, number of vias: 4439
M1(H) length: 0.000e+00um, number of vias: 2399
M2(V) length: 2.705e+05um, number of vias: 2040
M3(H) length: 1.586e+05um
*** Completed Phase 2 route (0:00:00.1 382.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=382.4M) ***
Peak Memory Usage was 382.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=382.4M) ***

Extraction called for design 'lab7_layout_design' of instances=119059 and nets=779 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 382.426M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 382.4M)
Number of Loop : 0
Start delay calculation (mem=382.426M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=382.426M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 382.4M) ***
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 382.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 382.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.789  | 90.789  | 94.705  | 95.266  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.731  |  0.262  | -0.731  |  4.115  |   N/A   |   N/A   |
|           TNS (ns):| -5.842  |  0.000  | -5.842  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   14    |    0    |   14    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.082%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 382.4M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=382.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=382.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.789  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.082%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.4M **
*** Starting optimizing excluded clock nets MEM= 382.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 382.4M) ***
*** Starting optimizing excluded clock nets MEM= 382.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 382.4M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.789  | 90.789  | 94.705  | 95.266  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.082%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 382.4M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1399.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0]/CLK 1559.3(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]/CLK 1129.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1129.5~1559.3(ps)      0~100000(ps)        
Fall Phase Delay               : 1105.8~1524.8(ps)      0~100000(ps)        
Trig. Edge Skew                : 429.8(ps)              300(ps)             
Rise Skew                      : 429.8(ps)              
Fall Skew                      : 419(ps)                
Max. Rise Buffer Tran.         : 511.1(ps)              400(ps)             
Max. Fall Buffer Tran.         : 513.6(ps)              400(ps)             
Max. Rise Sink Tran.           : 1322.1(ps)             400(ps)             
Max. Fall Sink Tran.           : 1353.5(ps)             400(ps)             
Min. Rise Buffer Tran.         : 295.7(ps)              0(ps)               
Min. Fall Buffer Tran.         : 285.7(ps)              0(ps)               
Min. Rise Sink Tran.           : 532.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 534.9(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1399                   

Max. Local Skew                : 383.1(ps)              
  I0/LD/CTRL/curr_state_reg[2]/CLK(R)->
  I0/LD/T_SR_0/curr_val_reg[7]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=382.4M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 81716 filler insts (cell FILL / prefix FILLER).
*INFO: Total 81716 filler insts added - prefix FILLER (CPU: 0:00:02.3).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar  8 19:42:50 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg150/ece337/Lab7
SPECIAL ROUTE ran on machine: ee215lnx03.ecn.purdue.edu (Linux 2.6.32-573.18.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_10185.conf) srouteConnectPowerBump set to false
(from .sroute_10185.conf) routeSpecial set to true
(from .sroute_10185.conf) srouteFollowCorePinEnd set to 3
(from .sroute_10185.conf) srouteFollowPadPin set to true
(from .sroute_10185.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_10185.conf) sroutePadPinAllPorts set to true
(from .sroute_10185.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 610.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 200775 components
  200731 core components: 0 unplaced, 200587 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 401464 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:01, real: 0:00:02, peak: 653.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:2
sroute: Total Real time used = 0:0:3
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 389.03 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Mar  8 19:42:52 2016
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Mar  8 19:42:53 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar  8 19:42:53 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       13816       7.68%
#  Metal 2        V       13816       6.86%
#  Metal 3        H       13816       6.69%
#  ------------------------------------------
#  Total                  41448       7.08%
#
#  11 nets (1.41%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 415.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 436917 um.
#Total half perimeter of net bounding box = 364597 um.
#Total wire length on LAYER metal1 = 23712 um.
#Total wire length on LAYER metal2 = 276900 um.
#Total wire length on LAYER metal3 = 136305 um.
#Total number of vias = 3967
#Up-Via Summary (total 3967):
#           
#-----------------------
#  Metal 1         2669
#  Metal 2         1298
#-----------------------
#                  3967 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.00 (Mb)
#Total memory = 418.00 (Mb)
#Peak memory = 445.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 419.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 419.00 (Mb)
#Complete Detail Routing.
#Total wire length = 442883 um.
#Total half perimeter of net bounding box = 364597 um.
#Total wire length on LAYER metal1 = 56564 um.
#Total wire length on LAYER metal2 = 277762 um.
#Total wire length on LAYER metal3 = 108557 um.
#Total number of vias = 4473
#Up-Via Summary (total 4473):
#           
#-----------------------
#  Metal 1         2883
#  Metal 2         1590
#-----------------------
#                  4473 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 418.00 (Mb)
#Peak memory = 445.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 28.00 (Mb)
#Total memory = 417.00 (Mb)
#Peak memory = 445.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 146
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar  8 19:42:57 2016
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=200775 and nets=779 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 417.6M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.0244% (CPU Time= 0:00:00.0  MEM= 418.6M)
Extracted 20.0285% (CPU Time= 0:00:00.0  MEM= 418.6M)
Extracted 30.0325% (CPU Time= 0:00:00.0  MEM= 418.6M)
Extracted 40.0366% (CPU Time= 0:00:00.0  MEM= 418.6M)
Extracted 50.0407% (CPU Time= 0:00:00.0  MEM= 418.6M)
Extracted 60.0244% (CPU Time= 0:00:00.0  MEM= 418.6M)
Extracted 70.0285% (CPU Time= 0:00:00.0  MEM= 418.6M)
Extracted 80.0325% (CPU Time= 0:00:00.1  MEM= 418.6M)
Extracted 90.0366% (CPU Time= 0:00:00.1  MEM= 418.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 418.6M)
Nr. Extracted Resistors     : 10612
Nr. Extracted Ground Cap.   : 11347
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 417.559M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 417.6M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 200587
*info: Unplaced = 0
Placement Density:100.00%(14739192/14739192)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=200775 and nets=779 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_NoM6Fi_10185.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 417.6M)
Creating parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for storing RC.
Extracted 10.0244% (CPU Time= 0:00:00.0  MEM= 418.6M)
Extracted 20.0285% (CPU Time= 0:00:00.0  MEM= 418.6M)
Extracted 30.0325% (CPU Time= 0:00:00.0  MEM= 418.6M)
Extracted 40.0366% (CPU Time= 0:00:00.0  MEM= 418.6M)
Extracted 50.0407% (CPU Time= 0:00:00.1  MEM= 418.6M)
Extracted 60.0244% (CPU Time= 0:00:00.1  MEM= 418.6M)
Extracted 70.0285% (CPU Time= 0:00:00.1  MEM= 418.6M)
Extracted 80.0325% (CPU Time= 0:00:00.1  MEM= 418.6M)
Extracted 90.0366% (CPU Time= 0:00:00.1  MEM= 418.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 418.6M)
Nr. Extracted Resistors     : 10612
Nr. Extracted Ground Cap.   : 11347
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 417.559M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 417.6M)
Number of Loop : 0
Start delay calculation (mem=417.559M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 417.6M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 768 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=417.559M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 417.6M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.612  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 417.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 417.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.612  | 91.612  | 95.075  | 95.558  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 417.6M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar  8 19:42:59 2016

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3416.8500, 6130.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 3085.950 5801.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:01.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Mar  8 19:43:00 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.9  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 417.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 6
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 6
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 6
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 6
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 6
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 6
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.3  MEM: 14.0M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         200775

Ports/Pins                             0

Nets                                4990
    metal layer metal1              1279
    metal layer metal2              2792
    metal layer metal3               919

    Via Instances                   4473

Special Nets                         555
    metal layer metal1               551
    metal layer metal2                 4

    Via Instances                    372

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 191 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.3  MEM= 418.6M)
Closing parasitic data file './lab7_layout_design_NoM6Fi_10185.rcdb.d/header.seq'. 768 times net's RC data read were performed.
