<h1>verilator</h1>

<blockquote><p>Convert Verilog and SystemVerilog hardware description language (HDL) design into a C++ or SystemC model to be executed after compiling.
More information: <a href="https://veripool.org/guide/latest/">https://veripool.org/guide/latest/</a>.</p></blockquote>

<ul>
<li>Build a specific C project in the current directory:</li>
</ul>


<p><code>verilator --binary --build-jobs 0 -Wall {{path/to/source.v}}</code></p>

<ul>
<li>Create a C++ executable in a specific folder:</li>
</ul>


<p><code>verilator --cc --exe --build --build-jobs 0 -Wall {{path/to/source.cpp}} {{path/to/output.v}}</code></p>

<ul>
<li>Perform linting over a code in the current directory:</li>
</ul>


<p><code>verilator --lint-only -Wall</code></p>

<ul>
<li>Create XML output about the design (files, modules, instance hierarchy, logic and data types) to feed into other tools:</li>
</ul>


<p><code>verilator --xml-output -Wall {{path/to/output.xml}}</code></p>
