[2021-09-09 10:05:17,810]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-09 10:05:17,810]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:05:20,806]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; ".

Peak memory: 15712256 bytes

[2021-09-09 10:05:20,807]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:05:21,032]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36528128 bytes

[2021-09-09 10:05:21,045]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-09 10:05:21,045]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:05:21,349]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1286
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1286
score:100
	Report mapping result:
		klut_size()     :2029
		klut.num_gates():1294
		max delay       :6
		max area        :1286
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :100
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :1129
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 20488192 bytes

[2021-09-09 10:05:21,350]mapper_test.py:220:[INFO]: area: 1294 level: 6
[2021-09-09 12:06:17,945]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-09 12:06:17,945]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:06:21,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; ".

Peak memory: 15441920 bytes

[2021-09-09 12:06:21,163]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:06:21,353]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36630528 bytes

[2021-09-09 12:06:21,365]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-09 12:06:21,365]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:06:24,936]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1286
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :1687
score:100
	Report mapping result:
		klut_size()     :2427
		klut.num_gates():1692
		max delay       :5
		max area        :1687
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :133
		LUT fanins:4	 numbers :1458
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 40448000 bytes

[2021-09-09 12:06:24,937]mapper_test.py:220:[INFO]: area: 1692 level: 5
[2021-09-09 13:36:07,334]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-09 13:36:07,334]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:36:10,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; ".

Peak memory: 15843328 bytes

[2021-09-09 13:36:10,360]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:36:10,546]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36593664 bytes

[2021-09-09 13:36:10,557]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-09 13:36:10,557]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:36:13,929]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1284
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :1693
score:100
	Report mapping result:
		klut_size()     :2433
		klut.num_gates():1698
		max delay       :5
		max area        :1693
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :133
		LUT fanins:4	 numbers :1464
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 40288256 bytes

[2021-09-09 13:36:13,930]mapper_test.py:220:[INFO]: area: 1698 level: 5
[2021-09-09 15:09:21,465]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-09 15:09:21,466]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:09:21,466]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:09:21,666]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36503552 bytes

[2021-09-09 15:09:21,679]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-09 15:09:21,679]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:09:25,387]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2028
score:100
	Report mapping result:
		klut_size()     :2769
		klut.num_gates():2034
		max delay       :5
		max area        :2028
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :434
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :734
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 40169472 bytes

[2021-09-09 15:09:25,388]mapper_test.py:220:[INFO]: area: 2034 level: 5
[2021-09-09 15:38:25,539]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-09 15:38:25,539]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:38:25,539]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:38:25,774]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36339712 bytes

[2021-09-09 15:38:25,787]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-09 15:38:25,788]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:38:29,488]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2028
score:100
	Report mapping result:
		klut_size()     :2769
		klut.num_gates():2034
		max delay       :5
		max area        :2028
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :434
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :734
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 40251392 bytes

[2021-09-09 15:38:29,489]mapper_test.py:220:[INFO]: area: 2034 level: 5
[2021-09-09 16:16:29,129]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-09 16:16:29,129]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:16:29,129]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:16:29,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36560896 bytes

[2021-09-09 16:16:29,343]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-09 16:16:29,343]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:16:33,047]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2028
score:100
	Report mapping result:
		klut_size()     :2769
		klut.num_gates():2034
		max delay       :5
		max area        :2028
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :434
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :734
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 40284160 bytes

[2021-09-09 16:16:33,048]mapper_test.py:220:[INFO]: area: 2034 level: 5
[2021-09-09 16:51:13,477]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-09 16:51:13,477]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:51:13,477]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:51:13,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36560896 bytes

[2021-09-09 16:51:13,725]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-09 16:51:13,726]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:51:17,403]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2028
score:100
	Report mapping result:
		klut_size()     :2769
		klut.num_gates():2034
		max delay       :5
		max area        :2028
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :434
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :734
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 40366080 bytes

[2021-09-09 16:51:17,404]mapper_test.py:220:[INFO]: area: 2034 level: 5
[2021-09-09 17:27:33,524]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-09 17:27:33,524]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:27:33,524]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:27:33,725]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36663296 bytes

[2021-09-09 17:27:33,737]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-09 17:27:33,737]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:27:37,433]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2028
score:100
	Report mapping result:
		klut_size()     :2769
		klut.num_gates():2034
		max delay       :5
		max area        :2028
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :434
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :734
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 40284160 bytes

[2021-09-09 17:27:37,434]mapper_test.py:220:[INFO]: area: 2034 level: 5
[2021-09-13 23:32:10,606]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-13 23:32:10,607]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:32:10,607]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:32:10,786]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36057088 bytes

[2021-09-13 23:32:10,799]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-13 23:32:10,800]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:32:13,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2046
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2046
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :431
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :734
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 34721792 bytes

[2021-09-13 23:32:13,874]mapper_test.py:220:[INFO]: area: 2031 level: 5
[2021-09-13 23:42:44,829]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-13 23:42:44,829]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:44,830]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:45,015]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36335616 bytes

[2021-09-13 23:42:45,028]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-13 23:42:45,028]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:45,329]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 19816448 bytes

[2021-09-13 23:42:45,330]mapper_test.py:220:[INFO]: area: 1339 level: 6
[2021-09-14 09:02:06,073]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-14 09:02:06,073]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:02:06,074]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:02:06,256]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36265984 bytes

[2021-09-14 09:02:06,268]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-14 09:02:06,268]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:02:09,514]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2028
score:100
	Report mapping result:
		klut_size()     :2769
		klut.num_gates():2034
		max delay       :5
		max area        :2028
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :434
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :734
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 40222720 bytes

[2021-09-14 09:02:09,514]mapper_test.py:220:[INFO]: area: 2034 level: 5
[2021-09-14 09:21:42,987]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-14 09:21:42,987]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:42,988]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:43,170]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36429824 bytes

[2021-09-14 09:21:43,183]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-14 09:21:43,183]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:43,483]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 20643840 bytes

[2021-09-14 09:21:43,484]mapper_test.py:220:[INFO]: area: 1339 level: 6
[2021-09-15 15:35:15,379]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-15 15:35:15,380]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:35:15,380]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:35:15,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36110336 bytes

[2021-09-15 15:35:15,569]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-15 15:35:15,569]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:35:18,464]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2027
score:100
	Report mapping result:
		klut_size()     :2768
		klut.num_gates():2033
		max delay       :5
		max area        :2027
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :434
		LUT fanins:3	 numbers :884
		LUT fanins:4	 numbers :713
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 39923712 bytes

[2021-09-15 15:35:18,465]mapper_test.py:220:[INFO]: area: 2033 level: 5
[2021-09-15 15:55:02,128]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-15 15:55:02,128]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:02,129]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:02,290]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36352000 bytes

[2021-09-15 15:55:02,303]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-15 15:55:02,303]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:02,561]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 11137024 bytes

[2021-09-15 15:55:02,561]mapper_test.py:220:[INFO]: area: 1339 level: 6
[2021-09-18 14:05:44,673]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-18 14:05:44,673]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:44,674]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:44,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36282368 bytes

[2021-09-18 14:05:44,907]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-18 14:05:44,907]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:47,657]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2029
score:100
	Report mapping result:
		klut_size()     :2769
		klut.num_gates():2034
		max delay       :5
		max area        :2029
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :434
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :734
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 31723520 bytes

[2021-09-18 14:05:47,658]mapper_test.py:220:[INFO]: area: 2034 level: 5
[2021-09-18 16:30:17,963]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-18 16:30:17,963]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:30:17,963]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:30:18,129]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36089856 bytes

[2021-09-18 16:30:18,142]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-18 16:30:18,143]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:30:20,935]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2029
score:100
	Report mapping result:
		klut_size()     :2768
		klut.num_gates():2033
		max delay       :5
		max area        :2029
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :434
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 33320960 bytes

[2021-09-18 16:30:20,935]mapper_test.py:220:[INFO]: area: 2033 level: 5
[2021-09-22 08:59:58,039]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-22 08:59:58,039]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:58,040]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:58,206]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 35979264 bytes

[2021-09-22 08:59:58,217]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-22 08:59:58,217]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:59,676]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 24936448 bytes

[2021-09-22 08:59:59,677]mapper_test.py:220:[INFO]: area: 1339 level: 6
[2021-09-22 11:28:57,529]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-22 11:28:57,529]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:57,529]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:57,701]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36057088 bytes

[2021-09-22 11:28:57,714]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-22 11:28:57,714]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:29:00,479]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 22933504 bytes

[2021-09-22 11:29:00,480]mapper_test.py:220:[INFO]: area: 2031 level: 5
[2021-09-23 16:48:05,248]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-23 16:48:05,248]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:48:05,249]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:48:05,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36294656 bytes

[2021-09-23 16:48:05,427]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-23 16:48:05,427]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:48:08,335]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
balancing!
	current map manager:
		current min nodes:3507
		current min depth:11
rewriting!
	current map manager:
		current min nodes:3507
		current min depth:11
balancing!
	current map manager:
		current min nodes:3507
		current min depth:11
rewriting!
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 24735744 bytes

[2021-09-23 16:48:08,336]mapper_test.py:220:[INFO]: area: 2031 level: 5
[2021-09-23 17:11:02,057]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-23 17:11:02,057]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:11:02,058]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:11:02,285]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36167680 bytes

[2021-09-23 17:11:02,298]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-23 17:11:02,298]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:11:05,144]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
balancing!
	current map manager:
		current min nodes:3507
		current min depth:11
rewriting!
	current map manager:
		current min nodes:3507
		current min depth:11
balancing!
	current map manager:
		current min nodes:3507
		current min depth:11
rewriting!
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 22941696 bytes

[2021-09-23 17:11:05,145]mapper_test.py:220:[INFO]: area: 2031 level: 5
[2021-09-23 18:12:39,246]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-23 18:12:39,246]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:12:39,246]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:12:39,411]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36204544 bytes

[2021-09-23 18:12:39,423]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-23 18:12:39,423]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:12:42,375]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
balancing!
	current map manager:
		current min nodes:3507
		current min depth:11
rewriting!
	current map manager:
		current min nodes:3507
		current min depth:11
balancing!
	current map manager:
		current min nodes:3507
		current min depth:11
rewriting!
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 24588288 bytes

[2021-09-23 18:12:42,376]mapper_test.py:220:[INFO]: area: 2031 level: 5
[2021-09-27 16:39:46,573]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-27 16:39:46,574]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:46,574]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:46,806]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36311040 bytes

[2021-09-27 16:39:46,819]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-27 16:39:46,819]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:49,654]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
balancing!
	current map manager:
		current min nodes:3507
		current min depth:11
rewriting!
	current map manager:
		current min nodes:3507
		current min depth:11
balancing!
	current map manager:
		current min nodes:3507
		current min depth:11
rewriting!
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 24469504 bytes

[2021-09-27 16:39:49,654]mapper_test.py:220:[INFO]: area: 2031 level: 5
[2021-09-27 17:46:29,951]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-27 17:46:29,952]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:46:29,952]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:46:30,125]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36261888 bytes

[2021-09-27 17:46:30,138]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-27 17:46:30,138]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:46:32,984]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
balancing!
	current map manager:
		current min nodes:3507
		current min depth:11
rewriting!
	current map manager:
		current min nodes:3507
		current min depth:11
balancing!
	current map manager:
		current min nodes:3507
		current min depth:11
rewriting!
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 24416256 bytes

[2021-09-27 17:46:32,985]mapper_test.py:220:[INFO]: area: 2031 level: 5
[2021-09-28 02:12:43,677]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-28 02:12:43,677]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:43,677]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:43,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36081664 bytes

[2021-09-28 02:12:43,861]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-28 02:12:43,862]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:46,701]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 24866816 bytes

[2021-09-28 02:12:46,702]mapper_test.py:220:[INFO]: area: 2031 level: 5
[2021-09-28 16:52:05,148]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-28 16:52:05,148]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:52:05,148]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:52:05,323]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36335616 bytes

[2021-09-28 16:52:05,335]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-28 16:52:05,336]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:52:08,059]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 23031808 bytes

[2021-09-28 16:52:08,060]mapper_test.py:220:[INFO]: area: 2031 level: 5
[2021-09-28 17:31:07,307]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-09-28 17:31:07,307]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:31:07,308]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:31:07,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36319232 bytes

[2021-09-28 17:31:07,486]mapper_test.py:156:[INFO]: area: 1082 level: 6
[2021-09-28 17:31:07,486]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:31:10,199]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 30171136 bytes

[2021-09-28 17:31:10,200]mapper_test.py:220:[INFO]: area: 2031 level: 5
[2021-10-09 10:43:10,220]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-09 10:43:10,221]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:10,221]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:10,386]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36409344 bytes

[2021-10-09 10:43:10,399]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-09 10:43:10,399]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:11,134]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 13807616 bytes

[2021-10-09 10:43:11,135]mapper_test.py:224:[INFO]: area: 2031 level: 5
[2021-10-09 11:25:42,693]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-09 11:25:42,693]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:42,694]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:42,865]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36163584 bytes

[2021-10-09 11:25:42,878]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-09 11:25:42,878]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:43,610]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 13852672 bytes

[2021-10-09 11:25:43,611]mapper_test.py:224:[INFO]: area: 2031 level: 5
[2021-10-09 16:33:50,166]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-09 16:33:50,166]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:50,166]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:50,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36302848 bytes

[2021-10-09 16:33:50,393]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-09 16:33:50,393]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:51,582]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3499
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :1352
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 15577088 bytes

[2021-10-09 16:33:51,583]mapper_test.py:224:[INFO]: area: 1339 level: 6
[2021-10-09 16:50:53,395]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-09 16:50:53,396]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:53,396]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:53,561]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36290560 bytes

[2021-10-09 16:50:53,572]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-09 16:50:53,572]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:54,757]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3499
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :1352
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 15536128 bytes

[2021-10-09 16:50:54,758]mapper_test.py:224:[INFO]: area: 1339 level: 6
[2021-10-12 11:02:32,442]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-12 11:02:32,442]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:02:32,443]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:02:32,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36335616 bytes

[2021-10-12 11:02:32,630]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-12 11:02:32,630]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:02:35,580]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 20279296 bytes

[2021-10-12 11:02:35,581]mapper_test.py:224:[INFO]: area: 2031 level: 5
[2021-10-12 11:20:00,254]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-12 11:20:00,255]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:00,255]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:00,428]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36175872 bytes

[2021-10-12 11:20:00,442]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-12 11:20:00,443]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:01,224]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 13185024 bytes

[2021-10-12 11:20:01,225]mapper_test.py:224:[INFO]: area: 2031 level: 5
[2021-10-12 13:38:01,382]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-12 13:38:01,382]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:38:01,383]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:38:01,567]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36343808 bytes

[2021-10-12 13:38:01,579]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-12 13:38:01,580]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:38:04,541]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 20389888 bytes

[2021-10-12 13:38:04,542]mapper_test.py:224:[INFO]: area: 2031 level: 5
[2021-10-12 15:08:39,865]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-12 15:08:39,866]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:08:39,866]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:08:40,038]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36106240 bytes

[2021-10-12 15:08:40,051]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-12 15:08:40,051]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:08:42,981]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 20131840 bytes

[2021-10-12 15:08:42,981]mapper_test.py:224:[INFO]: area: 2031 level: 5
[2021-10-12 18:53:39,406]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-12 18:53:39,407]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:53:39,407]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:53:39,579]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36229120 bytes

[2021-10-12 18:53:39,592]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-12 18:53:39,593]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:53:42,570]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 18767872 bytes

[2021-10-12 18:53:42,571]mapper_test.py:224:[INFO]: area: 2031 level: 5
[2021-10-18 11:47:10,879]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-18 11:47:10,880]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:47:10,880]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:47:11,109]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36339712 bytes

[2021-10-18 11:47:11,122]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-18 11:47:11,123]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:47:14,072]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 18604032 bytes

[2021-10-18 11:47:14,073]mapper_test.py:224:[INFO]: area: 2031 level: 5
[2021-10-18 12:04:32,925]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-18 12:04:32,926]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:32,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:33,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36139008 bytes

[2021-10-18 12:04:33,116]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-18 12:04:33,117]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:33,309]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 9883648 bytes

[2021-10-18 12:04:33,310]mapper_test.py:224:[INFO]: area: 1339 level: 6
[2021-10-19 14:12:28,761]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-19 14:12:28,761]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:28,762]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:28,933]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36270080 bytes

[2021-10-19 14:12:28,945]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-19 14:12:28,945]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:29,130]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 9936896 bytes

[2021-10-19 14:12:29,131]mapper_test.py:224:[INFO]: area: 1339 level: 6
[2021-10-22 13:35:06,688]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-22 13:35:06,689]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:06,689]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:06,859]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36319232 bytes

[2021-10-22 13:35:06,872]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-22 13:35:06,872]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:07,624]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 12582912 bytes

[2021-10-22 13:35:07,625]mapper_test.py:224:[INFO]: area: 1339 level: 6
[2021-10-22 13:55:59,515]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-22 13:55:59,515]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:59,516]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:59,692]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36069376 bytes

[2021-10-22 13:55:59,705]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-22 13:55:59,705]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:00,460]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 12812288 bytes

[2021-10-22 13:56:00,461]mapper_test.py:224:[INFO]: area: 1339 level: 6
[2021-10-22 14:02:49,929]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-22 14:02:49,930]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:49,930]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:50,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36454400 bytes

[2021-10-22 14:02:50,116]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-22 14:02:50,117]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:50,302]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 9789440 bytes

[2021-10-22 14:02:50,302]mapper_test.py:224:[INFO]: area: 1339 level: 6
[2021-10-22 14:06:11,083]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-22 14:06:11,083]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:11,084]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:11,253]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36401152 bytes

[2021-10-22 14:06:11,266]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-22 14:06:11,267]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:11,450]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 9666560 bytes

[2021-10-22 14:06:11,451]mapper_test.py:224:[INFO]: area: 1339 level: 6
[2021-10-23 13:36:35,481]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-23 13:36:35,481]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:36:35,481]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:36:35,663]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36270080 bytes

[2021-10-23 13:36:35,676]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-23 13:36:35,677]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:36:38,528]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2022
score:100
	Report mapping result:
		klut_size()     :2762
		klut.num_gates():2027
		max delay       :5
		max area        :2022
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :473
		LUT fanins:3	 numbers :664
		LUT fanins:4	 numbers :888
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 18616320 bytes

[2021-10-23 13:36:38,529]mapper_test.py:224:[INFO]: area: 2027 level: 5
[2021-10-24 17:48:17,039]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-24 17:48:17,040]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:48:17,040]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:48:17,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36184064 bytes

[2021-10-24 17:48:17,228]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-24 17:48:17,228]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:48:20,141]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2022
score:100
	Report mapping result:
		klut_size()     :2762
		klut.num_gates():2027
		max delay       :5
		max area        :2022
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :473
		LUT fanins:3	 numbers :664
		LUT fanins:4	 numbers :888
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 18702336 bytes

[2021-10-24 17:48:20,142]mapper_test.py:224:[INFO]: area: 2027 level: 5
[2021-10-24 18:08:42,067]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-24 18:08:42,068]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:08:42,068]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:42,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36171776 bytes

[2021-10-24 18:08:42,255]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-24 18:08:42,256]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:08:45,155]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
	current map manager:
		current min nodes:3507
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1304
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :2025
score:100
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 18849792 bytes

[2021-10-24 18:08:45,155]mapper_test.py:224:[INFO]: area: 2031 level: 5
[2021-10-26 10:26:03,925]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-26 10:26:03,925]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:03,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:04,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36466688 bytes

[2021-10-26 10:26:04,189]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-26 10:26:04,189]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:04,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	current map manager:
		current min nodes:3507
		current min depth:14
	Report mapping result:
		klut_size()     :2038
		klut.num_gates():1303
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :636
		LUT fanins:4	 numbers :595
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 9703424 bytes

[2021-10-26 10:26:04,431]mapper_test.py:224:[INFO]: area: 1303 level: 6
[2021-10-26 11:06:39,190]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-26 11:06:39,190]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:06:39,191]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:06:39,361]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36179968 bytes

[2021-10-26 11:06:39,375]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-26 11:06:39,375]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:06:42,377]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	Report mapping result:
		klut_size()     :2487
		klut.num_gates():1752
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :177
		LUT fanins:3	 numbers :491
		LUT fanins:4	 numbers :1082
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 18366464 bytes

[2021-10-26 11:06:42,378]mapper_test.py:224:[INFO]: area: 1752 level: 5
[2021-10-26 11:27:15,215]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-26 11:27:15,215]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:27:15,215]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:27:15,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36569088 bytes

[2021-10-26 11:27:15,451]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-26 11:27:15,451]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:27:18,345]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	Report mapping result:
		klut_size()     :2520
		klut.num_gates():1785
		max delay       :5
		max area        :2022
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :217
		LUT fanins:3	 numbers :577
		LUT fanins:4	 numbers :989
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 18386944 bytes

[2021-10-26 11:27:18,345]mapper_test.py:224:[INFO]: area: 1785 level: 5
[2021-10-26 12:25:20,565]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-26 12:25:20,565]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:25:20,565]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:25:20,790]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36233216 bytes

[2021-10-26 12:25:20,804]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-26 12:25:20,805]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:25:23,674]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	Report mapping result:
		klut_size()     :2766
		klut.num_gates():2031
		max delay       :5
		max area        :2025
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 18542592 bytes

[2021-10-26 12:25:23,675]mapper_test.py:224:[INFO]: area: 2031 level: 5
[2021-10-26 14:13:31,003]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-26 14:13:31,003]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:31,003]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:31,175]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36159488 bytes

[2021-10-26 14:13:31,188]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-26 14:13:31,188]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:31,372]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	Report mapping result:
		klut_size()     :2038
		klut.num_gates():1303
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :636
		LUT fanins:4	 numbers :595
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 9699328 bytes

[2021-10-26 14:13:31,372]mapper_test.py:224:[INFO]: area: 1303 level: 6
[2021-10-29 16:10:36,153]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-10-29 16:10:36,153]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:36,154]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:36,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36589568 bytes

[2021-10-29 16:10:36,340]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-10-29 16:10:36,340]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:36,530]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	Report mapping result:
		klut_size()     :2760
		klut.num_gates():2025
		max delay       :6
		max area        :2016
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :157
		LUT fanins:3	 numbers :1037
		LUT fanins:4	 numbers :829
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
Peak memory: 9756672 bytes

[2021-10-29 16:10:36,531]mapper_test.py:224:[INFO]: area: 2025 level: 6
[2021-11-03 09:52:33,536]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-03 09:52:33,536]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:33,536]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:33,777]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36311040 bytes

[2021-11-03 09:52:33,789]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-03 09:52:33,789]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:34,127]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	Report mapping result:
		klut_size()     :2760
		klut.num_gates():2025
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :157
		LUT fanins:3	 numbers :1037
		LUT fanins:4	 numbers :829
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig_output.v
	Peak memory: 10915840 bytes

[2021-11-03 09:52:34,128]mapper_test.py:226:[INFO]: area: 2025 level: 6
[2021-11-03 10:04:44,886]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-03 10:04:44,886]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:44,886]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:45,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36323328 bytes

[2021-11-03 10:04:45,117]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-03 10:04:45,118]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:45,468]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	Report mapping result:
		klut_size()     :2818
		klut.num_gates():2083
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :179
		LUT fanins:3	 numbers :937
		LUT fanins:4	 numbers :965
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig_output.v
	Peak memory: 10887168 bytes

[2021-11-03 10:04:45,469]mapper_test.py:226:[INFO]: area: 2083 level: 6
[2021-11-03 13:44:45,041]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-03 13:44:45,041]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:45,042]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:45,221]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36528128 bytes

[2021-11-03 13:44:45,233]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-03 13:44:45,234]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:45,579]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	Report mapping result:
		klut_size()     :2818
		klut.num_gates():2083
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :179
		LUT fanins:3	 numbers :937
		LUT fanins:4	 numbers :965
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig_output.v
	Peak memory: 10960896 bytes

[2021-11-03 13:44:45,579]mapper_test.py:226:[INFO]: area: 2083 level: 6
[2021-11-03 13:51:00,069]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-03 13:51:00,070]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:00,070]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:00,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36343808 bytes

[2021-11-03 13:51:00,257]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-03 13:51:00,257]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:00,606]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	Report mapping result:
		klut_size()     :2818
		klut.num_gates():2083
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :179
		LUT fanins:3	 numbers :937
		LUT fanins:4	 numbers :965
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig_output.v
	Peak memory: 10752000 bytes

[2021-11-03 13:51:00,606]mapper_test.py:226:[INFO]: area: 2083 level: 6
[2021-11-04 15:57:57,786]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-04 15:57:57,787]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:57,787]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:57,964]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36171776 bytes

[2021-11-04 15:57:57,977]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-04 15:57:57,977]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:58,325]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	Report mapping result:
		klut_size()     :2116
		klut.num_gates():1381
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :138
		LUT fanins:3	 numbers :593
		LUT fanins:4	 numbers :648
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig_output.v
	Peak memory: 11071488 bytes

[2021-11-04 15:57:58,326]mapper_test.py:226:[INFO]: area: 1381 level: 6
[2021-11-16 12:28:42,152]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-16 12:28:42,153]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:42,153]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:42,387]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.06 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36028416 bytes

[2021-11-16 12:28:42,400]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-16 12:28:42,400]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:42,595]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
Mapping time: 0.052045 secs
	Report mapping result:
		klut_size()     :2116
		klut.num_gates():1381
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :138
		LUT fanins:3	 numbers :593
		LUT fanins:4	 numbers :648
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 9469952 bytes

[2021-11-16 12:28:42,596]mapper_test.py:228:[INFO]: area: 1381 level: 6
[2021-11-16 14:17:40,039]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-16 14:17:40,039]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:40,039]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:40,213]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36233216 bytes

[2021-11-16 14:17:40,226]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-16 14:17:40,227]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:40,422]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
Mapping time: 0.051592 secs
	Report mapping result:
		klut_size()     :2116
		klut.num_gates():1381
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :138
		LUT fanins:3	 numbers :593
		LUT fanins:4	 numbers :648
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 9605120 bytes

[2021-11-16 14:17:40,423]mapper_test.py:228:[INFO]: area: 1381 level: 6
[2021-11-16 14:24:01,403]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-16 14:24:01,404]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:01,404]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:01,587]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36421632 bytes

[2021-11-16 14:24:01,598]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-16 14:24:01,598]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:01,798]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
Mapping time: 0.051441 secs
	Report mapping result:
		klut_size()     :2116
		klut.num_gates():1381
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :138
		LUT fanins:3	 numbers :593
		LUT fanins:4	 numbers :648
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 9609216 bytes

[2021-11-16 14:24:01,799]mapper_test.py:228:[INFO]: area: 1381 level: 6
[2021-11-17 16:36:39,127]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-17 16:36:39,127]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:39,128]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:39,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36134912 bytes

[2021-11-17 16:36:39,315]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-17 16:36:39,315]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:39,510]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
Mapping time: 0.051355 secs
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 9785344 bytes

[2021-11-17 16:36:39,511]mapper_test.py:228:[INFO]: area: 1339 level: 6
[2021-11-18 10:19:17,167]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-18 10:19:17,168]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:17,168]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:17,340]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36241408 bytes

[2021-11-18 10:19:17,353]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-18 10:19:17,353]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:17,592]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
Mapping time: 0.095304 secs
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1339
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 11284480 bytes

[2021-11-18 10:19:17,593]mapper_test.py:228:[INFO]: area: 1339 level: 6
[2021-11-23 16:12:07,571]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-23 16:12:07,572]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:07,572]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:07,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36442112 bytes

[2021-11-23 16:12:07,756]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-23 16:12:07,756]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:07,990]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
Mapping time: 0.092668 secs
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1339
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 11251712 bytes

[2021-11-23 16:12:07,990]mapper_test.py:228:[INFO]: area: 1339 level: 6
[2021-11-23 16:43:06,415]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-23 16:43:06,415]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:06,416]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:06,594]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36483072 bytes

[2021-11-23 16:43:06,607]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-23 16:43:06,607]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:06,845]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
Mapping time: 0.093471 secs
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1339
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 11452416 bytes

[2021-11-23 16:43:06,845]mapper_test.py:228:[INFO]: area: 1339 level: 6
[2021-11-24 11:39:16,866]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-24 11:39:16,867]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:16,867]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:17,045]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36421632 bytes

[2021-11-24 11:39:17,058]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-24 11:39:17,059]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:17,205]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
Mapping time: 0.002634 secs
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 9494528 bytes

[2021-11-24 11:39:17,206]mapper_test.py:228:[INFO]: area: 1339 level: 6
[2021-11-24 12:02:30,722]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-24 12:02:30,723]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:30,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:30,892]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36225024 bytes

[2021-11-24 12:02:30,905]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-24 12:02:30,905]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:31,049]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
Mapping time: 0.002576 secs
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 9678848 bytes

[2021-11-24 12:02:31,050]mapper_test.py:228:[INFO]: area: 1339 level: 6
[2021-11-24 12:06:18,555]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-24 12:06:18,556]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:18,556]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:18,733]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.00 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36270080 bytes

[2021-11-24 12:06:18,745]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-24 12:06:18,746]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:18,937]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
Mapping time: 0.051717 secs
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 9891840 bytes

[2021-11-24 12:06:18,938]mapper_test.py:228:[INFO]: area: 1339 level: 6
[2021-11-24 12:11:53,206]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-24 12:11:53,207]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:53,207]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:53,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36347904 bytes

[2021-11-24 12:11:53,391]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-24 12:11:53,392]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:53,541]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
[i] total time =  0.01 secs
Mapping time: 0.01485 secs
	Report mapping result:
		klut_size()     :1798
		klut.num_gates():1063
		max delay       :9
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :121
		LUT fanins:3	 numbers :542
		LUT fanins:4	 numbers :398
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 16998400 bytes

[2021-11-24 12:11:53,542]mapper_test.py:228:[INFO]: area: 1063 level: 9
[2021-11-24 12:58:17,069]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-24 12:58:17,069]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:17,070]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:17,241]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36360192 bytes

[2021-11-24 12:58:17,254]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-24 12:58:17,254]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:17,447]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
Mapping time: 0.051287 secs
	Report mapping result:
		klut_size()     :2074
		klut.num_gates():1339
		max delay       :6
		max area        :1304
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :251
		LUT fanins:3	 numbers :481
		LUT fanins:4	 numbers :605
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 9867264 bytes

[2021-11-24 12:58:17,447]mapper_test.py:228:[INFO]: area: 1339 level: 6
[2021-11-24 13:13:40,107]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-24 13:13:40,107]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:13:40,107]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:13:40,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.05 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36118528 bytes

[2021-11-24 13:13:40,341]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-24 13:13:40,342]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:13:43,295]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
Mapping time: 0.051703 secs
Mapping time: 0.07461 secs
	Report mapping result:
		klut_size()     :2768
		klut.num_gates():2033
		max delay       :5
		max area        :2027
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :434
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 18108416 bytes

[2021-11-24 13:13:43,296]mapper_test.py:228:[INFO]: area: 2033 level: 5
[2021-11-24 13:36:28,133]mapper_test.py:79:[INFO]: run case "wb_dma_comb"
[2021-11-24 13:36:28,133]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:36:28,133]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:36:28,303]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2773.  Ch =     0.  Total mem =    0.56 MB. Peak cut mem =    0.05 MB.
P:  Del =    6.00.  Ar =    1301.0.  Edge =     4226.  Cut =    15121.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1154.0.  Edge =     4056.  Cut =    14990.  T =     0.01 sec
P:  Del =    6.00.  Ar =    1100.0.  Edge =     3542.  Cut =    15044.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1098.0.  Edge =     3536.  Cut =    15044.  T =     0.00 sec
F:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
E:  Del =    6.00.  Ar =    1082.0.  Edge =     3488.  Cut =    12273.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3395.  Cut =    11743.  T =     0.00 sec
A:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.01 sec
E:  Del =    6.00.  Ar =    1080.0.  Edge =     3394.  Cut =    11641.  T =     0.00 sec
Total time =     0.04 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %
Peak memory: 36360192 bytes

[2021-11-24 13:36:28,316]mapper_test.py:160:[INFO]: area: 1082 level: 6
[2021-11-24 13:36:28,316]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:36:31,129]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
Mapping time: 0.002521 secs
Mapping time: 0.003757 secs
	Report mapping result:
		klut_size()     :2768
		klut.num_gates():2033
		max delay       :5
		max area        :2027
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :434
		LUT fanins:3	 numbers :864
		LUT fanins:4	 numbers :733
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v
	Peak memory: 17981440 bytes

[2021-11-24 13:36:31,129]mapper_test.py:228:[INFO]: area: 2033 level: 5
