<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <meta name="color-scheme" content="dark light" />
  <title>Daniel Mejia Mendez • Computer Engineering</title>
  <meta name="description" content="Portfolio and resume site." />

  <link rel="preconnect" href="https://fonts.googleapis.com">
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
  <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;500;600;700&display=swap" rel="stylesheet">

  <link rel="stylesheet" href="styles.css" />
</head>

<body>
  <a class="skip-link" href="#main">Skip to content</a>

  <header class="site-header">
    <div class="container header-inner">
      <a class="brand" href="#">
        <span class="brand-mark" aria-hidden="true"></span>
        <span class="brand-text">Daniel Mejia Mendez</span>
      </a>

      <button class="nav-toggle" aria-expanded="false" aria-controls="site-nav">
        <span class="sr-only">Toggle navigation</span>
        <span class="hamburger" aria-hidden="true"></span>
      </button>

      <nav id="site-nav" class="site-nav" aria-label="Primary">
        <a href="#about">About</a>
        <a href="#projects">Projects</a>
        <a href="#experience">Experience</a>
        <a href="reflections.html">Reflection</a>
        <a href="#contact" class="btn btn-small">Contact</a>
      </nav>
    </div>
  </header>

  <main id="main">
    <!-- HERO (parallax background) -->
    <section class="hero parallax-bg">
      <div class="container hero-inner">
        <div class="hero-copy parallax-item" data-speed="0.25">
          <p class="eyebrow">Computer Engineering • Hardware + Software</p>
          <h1>
            I build efficient systems—<span class="grad">from RTL to real hardware</span>.
          </h1>
          <p class="lead">
            Computer Engineering practitioner specializing in digital design, 
            FPGA development, and embedded systems. Experienced in RTL implementation, 
            verification, and hardware–software integration, with projects spanning custom 
            processors, communication protocols, and performance-oriented simulation tools.
          </p>

          <div class="hero-actions">
            <a class="btn" href="#projects">View Projects</a>
            <a class="btn btn-ghost" href="#contact">Get in Touch</a>
          </div>

          <div class="hero-meta">
            <a href="https://github.com/DanielM718" aria-label="GitHub">GitHub</a>
            <span aria-hidden="true">•</span>
            <a href="https://linkedin.com/in/dmejiame" aria-label="LinkedIn">LinkedIn</a>
            <span aria-hidden="true">•</span>
            <a href="assets/Daniel_Mejia_Mendez_Resume.pdf" aria-label="Resume">Resume (PDF)</a>
          </div>
        </div>

        <div class="hero-card parallax-item" data-speed="0.12">
        <!-- Headshot -->
        <div class="hero-headshot">
            <img
            src="assets/headshot.JPG"
            alt="Headshot of Your Name"
            class="headshot"
            width="220"
            height="220"
            loading="eager"
            />
        </div>


        <div class="card">
            <div class="card-top">
            <p class="card-title">At a glance</p>
            <p class="card-sub">What you’re strongest in.</p>
            </div>
            <ul class="pill-list">
            <li>SystemVerilog / RTL</li>
            <li>FPGA • Verification</li>
            <li>C/C++ • Embedded</li>
            <li>Computer Architecture</li>
            </ul>
            <div class="card-bottom">
            <p class="tiny">
                Designed a 32-bit 5-stage pipeline (ALU, regfile, control) and validated 
                correctness with directed + randomized tests.
            </p>

            </div>
        </div>
        </div>

      </div>

      <div class="hero-fade" aria-hidden="true"></div>
    </section>

    <!-- ABOUT -->
    <section id="about" class="section">
      <div class="container grid-2">
        <div>
            <h2>About</h2>
            <p class="body">
                My work focuses on digital system design at the intersection 
                of hardware and software. I design and verify processors and 
                FPGA-based systems, emphasizing clean RTL, simulation-driven verification, 
                and real-time performance. I’m particularly interested in power-efficient 
                architectures and hardware support for data-intensive applications.
            </p>



          <div class="info-tiles">
            <div class="tile">
              <p class="tile-k">Focus</p>
              <p class="tile-v">Power-efficient computing, digital design, embedded systems</p>
            </div>
            <div class="tile">
              <p class="tile-k">Tools</p>
              <p class="tile-v">Icarus/Verilator, FPGA toolchains, logic analyzers/oscilloscopes</p>
            </div>
          </div>
        </div>

        <div class="surface parallax-item" data-speed="0.08">
          <h3>Skills</h3>
          <div class="skills">
            <div>
              <p class="skills-h">Hardware</p>
              <ul>
                <li>SystemVerilog, VHDL</li>
                <li>Pipeline design, ALU, ISA work</li>
                <li>Timing, verification, testbenches</li>
              </ul>
            </div>
            <div>
              <p class="skills-h">Software</p>
              <ul>
                <li>C/C++, Python</li>
                <li>Simulation + tooling</li>
                <li>Data pipelines / performance</li>
              </ul>
            </div>
          </div>
        </div>
      </div>
    </section>

    <!-- PROJECTS -->
    <section id="projects" class="section section-alt">
    <div class="container">
        <div class="section-head">
        <h2>Projects</h2>
        </div>

        <div class="cards">
        <!-- 32-bit CPU -->
        <article class="project card">
            <div class="project-top">
            <h3>32-bit Pipelined Processor</h3>
            <p class="tag">SystemVerilog</p>
            </div>
            <p class="muted">
            Designed and implemented a modular 32-bit pipelined processor targeting a custom ISA, with emphasis on
            synthesizable RTL and verification-driven development.
            </p>
            <ul class="bullets">
            <li>Implemented a multi-stage datapath with ALU, register file, control logic, and hazard handling</li>
            <li>Designed a fully synthesizable 32-bit barrel shifter supporting logical shifts and rotates</li>
            <li>Verified functionality using SystemVerilog testbenches, reference models, and waveform analysis (Icarus Verilog, Surfer)</li>
            </ul>
            <div class="project-actions">
            <a href="#" class="link">Code</a>
            <a href="#" class="link">Write-up</a>
            </div>
        </article>

        <!-- Barnes-Hut -->
        <article class="project card">
            <div class="project-top">
            <h3>Barnes–Hut N-Body Simulation</h3>
            <p class="tag tag-sage">C++</p>
            </div>
            <p class="muted">
            High-performance gravitational simulation using the Barnes–Hut approximation and leapfrog integration
            to scale interactions to thousands of bodies.
            </p>
            <ul class="bullets">
            <li>Implemented octree-based spatial partitioning with gravitational softening</li>
            <li>Used second-order leapfrog integration for numerical stability and energy conservation</li>
            <li>Designed performance-oriented data structures to reduce computational complexity</li>
            </ul>
            <div class="project-actions">
            <a href="#" class="link">Code</a>
            <a href="#" class="link">Demo</a>
            </div>
        </article>

        <!-- CAN-FD -->
        <article class="project card">
            <div class="project-top">
            <h3>CAN-FD FPGA Communication Module</h3>
            <p class="tag tag-rose">FPGA / VHDL</p>
            </div>
            <p class="muted">
            FPGA-based communication module developed for real-time sensor data acquisition in human–robot interaction research.
            </p>
            <ul class="bullets">
            <li>Developed a VHDL pipeline to process multiple analog sensor inputs and encode CAN-FD frames</li>
            <li>Migrated data acquisition from Arduino to FPGA to reduce latency and bandwidth limitations</li>
            <li>Integrated and validated the system using hardware-in-the-loop testing</li>
            </ul>
            <div class="project-actions">
            <a href="#" class="link">Overview</a>
            <a href="#" class="link">Poster</a>
            </div>
        </article>
        </div>
    </div>
    </section>

    <!-- EXPERIENCE -->
    <section id="experience" class="section">
    <div class="container">
        <div class="section-head">
        <h2>Experience</h2>
        </div>

        <div class="timeline">
        <!-- Bionics Lab -->
        <div class="timeline-item">
            <div class="dot" aria-hidden="true"></div>
            <div class="timeline-body">
            <h3>Researcher • Bionics Systems &amp; Control Lab</h3>
            <p class="muted">Dec 2023 – Present • Syracuse University</p>
            <ul class="bullets">
                <li>Developing FPGA-based VHDL modules to process multi-channel sensor data and encode CAN-FD transmissions</li>
                <li>Migrated real-time data acquisition from Arduino to FPGA to reduce latency and improve throughput</li>
                <li>Integrated FPGA systems into ongoing human–robot interaction research with interdisciplinary teams</li>
            </ul>
            </div>
        </div>

        <!-- Physics / Teaching -->
        <div class="timeline-item">
            <div class="dot" aria-hidden="true"></div>
            <div class="timeline-body">
            <h3>Peer Coach • Department of Physics</h3>
            <p class="muted">Aug 2024 – Present • Syracuse University</p>
            <ul class="bullets">
                <li>Facilitated lab sections and recitations covering classical mechanics and electromagnetism</li>
                <li>Worked alongside graduate TAs to reinforce problem-solving and conceptual understanding</li>
            </ul>
            </div>
        </div>

        <!-- AEW -->
        <div class="timeline-item">
            <div class="dot" aria-hidden="true"></div>
            <div class="timeline-body">
            <h3>Facilitator • Academic Excellence Workshop (Python)</h3>
            <p class="muted">Aug 2025 – Dec 2025 • Syracuse University</p>
            <ul class="bullets">
                <li>Led weekly collaborative programming sessions for introductory Python students</li>
                <li>Designed original problem sets emphasizing debugging, logic, and structured problem solving</li>
            </ul>
            </div>
        </div>
        </div>
    </div>
    </section>


    <!-- CONTACT -->
    <section id="contact" class="section section-alt">
      <div class="container contact">
        <div>
          <h2>Contact</h2>
          <div class="contact-box">
            <p><strong>Email:</strong> danielmejia0405@gmail.com</p>
            <p><strong>Location:</strong> Syracuse, NY</p>
            <div class="contact-actions">
              <a class="btn" href="mailto:youremail@example.com">Email me</a>
              <a class="btn btn-ghost" href="#">Download Resume</a>
            </div>
          </div>
        </div>

        <div class="surface parallax-item" data-speed="0.06">
          <h3>Quick links</h3>
          <ul class="link-list">
            <li><a href="https://github.com/DanielM718">GitHub</a></li>
            <li><a href="https://linkedin.com/in/dmejiame">LinkedIn</a></li>
            <li><a href="assets/Daniel_Mejia_Mendez_Resume.pdf">Resume PDF</a></li>
          </ul>
        </div>
      </div>
    </section>
  </main>

  <footer class="site-footer">
    <div class="container footer-inner">
      <p class="tiny muted"> <span id="year"></span> Daniel Mejia. Built with plain HTML/CSS/JS.</p>
      <a class="tiny link" href="#top">Back to top</a>
    </div>
  </footer>

  <script src="scripts.js"></script>
</body>
</html>
