m255
K3
13
cModel Technology
dC:\Documents and Settings\carlos.lazo\Desktop\ELDP\UNIV\Classes\ECE 574 - Verilog Modeling and Synthesis\Homework\HW7\Pt1
vDFlipFlop
I;0H20:1HLl?;<j[ALbadn2
VBXV@U9R;9oLXE?;UVbzUb0
Z0 dC:\Documents and Settings\carlos.lazo\Desktop\ELDP\UNIV\Classes\ECE 574 - Verilog Modeling and Synthesis\Homework\HW7\Pt2
w1270413677
8C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW7/Pt2/DFlipFlop.v
FC:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW7/Pt2/DFlipFlop.v
L0 9
Z1 OV;L;6.5b;42
r1
31
Z2 !s102 -nocovercells
Z3 o-work work -nocovercells -O0
n@d@flip@flop
!s100 BeM:]ER<@6KTkKolaZb7X0
!s85 0
!s101 -O0
vDFlipFlopTester
!s100 g8[T4@UPcI7PfUj`32?581
I18g;WX3bi2e1n_AVR?Z>52
VeR@@5^5@=Fig@l5@D9cU51
Z4 dC:\Documents and Settings\carlos.lazo\Desktop\ELDP\UNIV\Classes\ECE 574 - Verilog Modeling and Synthesis\Homework\HW7\Pt2
w1270414787
8C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW7/Pt2/DFlipFlopTester.v
FC:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW7/Pt2/DFlipFlopTester.v
L0 9
R1
r1
!s85 0
31
!s101 -O0
R2
R3
n@d@flip@flop@tester
