{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/data_clk_i_0_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/axi_quad_spi_1_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"1.46706",
   "Addressing View_TopLeft":"1702,-39",
   "Color Coded_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|",
   "Color Coded_ScaleFactor":"1.9655",
   "Color Coded_TopLeft":"813,955",
   "Default View_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|/data_clk_i_0_1:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/DDR3_CLK_IN_1:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/axi_quad_spi_1_ip2intc_irpt:true|",
   "Default View_ScaleFactor":"0.132558",
   "Default View_TopLeft":"-966,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.103087",
   "Grouping and No Loops_TopLeft":"-3288,-834",
   "Interfaces View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"",
   "Interfaces View_ScaleFactor":"0.407307",
   "Interfaces View_TopLeft":"-137,-199",
   "No Loops_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|",
   "No Loops_ScaleFactor":"0.181599",
   "No Loops_TopLeft":"-1222,-600",
   "Reduced Jogs_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|/axi_dmac_rf_tx_irq:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/clk_wiz_0_i2s_data_clk:true|/axi_dmac_rf_rx_irq:true|/axi_iic_0_iic2intc_irpt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_dmac_i2s_tx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/DDR3_CLK_IN_1:true|/axi_quad_spi_0_ip2intc_irpt:true|/clk_wiz_0_qspi_ext_clk:true|/mig_7series_0_ui_clk:true|/axi_ad9361_0_gps_pps_irq:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/clk_wiz_0_delay_ref_clk:true|",
   "Reduced Jogs_ScaleFactor":"1.1256",
   "Reduced Jogs_TopLeft":"1707,845",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIe_REFCLK -pg 1 -lvl 0 -x 0 -y 1940 -defaultsOSRD
preplace port PCIe -pg 1 -lvl 19 -x 7080 -y 3090 -defaultsOSRD
preplace port AUDIO_I2C -pg 1 -lvl 19 -x 7080 -y 1430 -defaultsOSRD
preplace port FLASH_QSPI -pg 1 -lvl 19 -x 7080 -y 2080 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 19 -x 7080 -y 3070 -defaultsOSRD
preplace port ADCIN_MAIN -pg 1 -lvl 0 -x 0 -y 2900 -defaultsOSRD
preplace port TRX_SPI -pg 1 -lvl 19 -x 7080 -y 2250 -defaultsOSRD
preplace port SYS_I2C -pg 1 -lvl 19 -x 7080 -y 1910 -defaultsOSRD
preplace port EXT_I2C -pg 1 -lvl 19 -x 7080 -y 1610 -defaultsOSRD
preplace port SYNTH_SPI -pg 1 -lvl 19 -x 7080 -y 2230 -defaultsOSRD
preplace port port-id_TRX_DATA_CLK -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_TRX_FBCLK -pg 1 -lvl 19 -x 7080 -y 100 -defaultsOSRD
preplace port port-id_TRX_TXFRAME -pg 1 -lvl 19 -x 7080 -y 120 -defaultsOSRD
preplace port port-id_TRX_RXFRAME -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_TRX_EN -pg 1 -lvl 19 -x 7080 -y 160 -defaultsOSRD
preplace port port-id_TRX_TXNRX -pg 1 -lvl 19 -x 7080 -y 180 -defaultsOSRD
preplace port port-id_PCIe_RESETn -pg 1 -lvl 0 -x 0 -y 2390 -defaultsOSRD
preplace port port-id_FPGA_CLK1 -pg 1 -lvl 0 -x 0 -y 3240 -defaultsOSRD
preplace port port-id_TRX_CLK_OUT -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_TRX_5V0_PA1_OCn -pg 1 -lvl 0 -x 0 -y 3600 -defaultsOSRD
preplace port port-id_TRX_5V0_PA2_OCn -pg 1 -lvl 0 -x 0 -y 3620 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T1_OCn -pg 1 -lvl 0 -x 0 -y 3560 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T2_OCn -pg 1 -lvl 0 -x 0 -y 3580 -defaultsOSRD
preplace port port-id_SYNTH_LD -pg 1 -lvl 0 -x 0 -y 2680 -defaultsOSRD
preplace port port-id_CLK_MNGR_IRQn -pg 1 -lvl 0 -x 0 -y 1350 -defaultsOSRD
preplace port port-id_VIN_REG_ALERTn -pg 1 -lvl 0 -x 0 -y 1370 -defaultsOSRD
preplace port port-id_CODEC_I2S_BCLK -pg 1 -lvl 19 -x 7080 -y 3580 -defaultsOSRD
preplace port port-id_CODEC_I2S_LRCLK -pg 1 -lvl 19 -x 7080 -y 3600 -defaultsOSRD
preplace port port-id_CODEC_I2S_SDIN -pg 1 -lvl 19 -x 7080 -y 3620 -defaultsOSRD
preplace port port-id_CODEC_I2S_SDOUT -pg 1 -lvl 0 -x 0 -y 3850 -defaultsOSRD
preplace port port-id_CODEC_MCLK -pg 1 -lvl 19 -x 7080 -y 3680 -defaultsOSRD
preplace port port-id_FPGA_CLK0 -pg 1 -lvl 0 -x 0 -y 3500 -defaultsOSRD
preplace portBus TRX_P1_RXDATA -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace portBus TRX_P0_TXDATA -pg 1 -lvl 19 -x 7080 -y 140 -defaultsOSRD
preplace portBus TRX_CTRL_OUT -pg 1 -lvl 0 -x 0 -y 1390 -defaultsOSRD
preplace portBus TRX_CTRL_IN -pg 1 -lvl 19 -x 7080 -y 2310 -defaultsOSRD
preplace portBus TRX_EN_AGC -pg 1 -lvl 19 -x 7080 -y 2510 -defaultsOSRD
preplace portBus CODEC_RSTn -pg 1 -lvl 19 -x 7080 -y 3420 -defaultsOSRD
preplace portBus PCIe_CLKREQn -pg 1 -lvl 19 -x 7080 -y 1970 -defaultsOSRD
preplace portBus TRX_RESETn -pg 1 -lvl 19 -x 7080 -y 2410 -defaultsOSRD
preplace portBus TRX_SYNC_IN -pg 1 -lvl 19 -x 7080 -y 2610 -defaultsOSRD
preplace portBus SYNTH_RESETn -pg 1 -lvl 19 -x 7080 -y 2910 -defaultsOSRD
preplace portBus SYNTH_MUTE -pg 1 -lvl 19 -x 7080 -y 2810 -defaultsOSRD
preplace portBus SYNTH_SYNC -pg 1 -lvl 19 -x 7080 -y 3010 -defaultsOSRD
preplace portBus SYNTH_CE -pg 1 -lvl 19 -x 7080 -y 2710 -defaultsOSRD
preplace portBus CLK_MNGR_OEn -pg 1 -lvl 19 -x 7080 -y 3320 -defaultsOSRD
preplace portBus PM_I2C_EN -pg 1 -lvl 19 -x 7080 -y 3520 -defaultsOSRD
preplace portBus CM4_WAKE -pg 1 -lvl 19 -x 7080 -y 3220 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 10 -x 3840 -y 2920 -defaultsOSRD
preplace inst logic_and_0 -pg 1 -lvl 3 -x 730 -y 520 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 16 -x 6340 -y 2970 -defaultsOSRD
preplace inst rst_mig_7series_0_166M -pg 1 -lvl 7 -x 2450 -y 3000 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M -pg 1 -lvl 4 -x 1120 -y 3010 -swap {0 4 2 3 1 7 9 8 5 6} -defaultsOSRD
preplace inst ad9361_dac_unpacker -pg 1 -lvl 10 -x 3840 -y 450 -defaultsOSRD
preplace inst logic_or_1 -pg 1 -lvl 9 -x 3250 -y 670 -defaultsOSRD
preplace inst logic_or_0 -pg 1 -lvl 2 -x 380 -y 740 -swap {1 0 2} -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 11 -x 4590 -y 2890 -defaultsOSRD
preplace inst irq_concat_0 -pg 1 -lvl 10 -x 3840 -y 1280 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 18 -x 6950 -y 1970 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 11 -x 4590 -y 430 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 9 -x 3250 -y 2910 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 16 -x 6340 -y 1450 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27} -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 7 -x 2450 -y 1690 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 9 -x 3250 -y 2290 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 6 -x 2010 -y 1940 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst logic_and_2 -pg 1 -lvl 9 -x 3250 -y 860 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 5 -x 1530 -y 3100 -defaultsOSRD
preplace inst axi_iic_1 -pg 1 -lvl 16 -x 6340 -y 1930 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 10 -x 3840 -y 3530 -defaultsOSRD
preplace inst gpio_slice_trx_ctrl_out -pg 1 -lvl 18 -x 6950 -y 2310 -defaultsOSRD
preplace inst gpio_slice_trx_sync_in -pg 1 -lvl 18 -x 6950 -y 2610 -defaultsOSRD
preplace inst gpio_slice_trx_en_agc -pg 1 -lvl 18 -x 6950 -y 2510 -defaultsOSRD
preplace inst gpio_concat_0 -pg 1 -lvl 13 -x 5320 -y 1850 -defaultsOSRD
preplace inst GND_3 -pg 1 -lvl 12 -x 5070 -y 1950 -defaultsOSRD
preplace inst gpio_slice_trx_up_txnrx -pg 1 -lvl 10 -x 3840 -y 850 -defaultsOSRD
preplace inst gpio_slice_trx_up_enable -pg 1 -lvl 10 -x 3840 -y 750 -defaultsOSRD
preplace inst gpio_concat_0_1 -pg 1 -lvl 3 -x 730 -y 3590 -defaultsOSRD
preplace inst gpio_concat_1 -pg 1 -lvl 3 -x 730 -y 2730 -defaultsOSRD
preplace inst GND_4 -pg 1 -lvl 2 -x 380 -y 2740 -defaultsOSRD
preplace inst gpio_slice_synth_ce -pg 1 -lvl 18 -x 6950 -y 2710 -defaultsOSRD
preplace inst gpio_slice_synth_mute -pg 1 -lvl 18 -x 6950 -y 2810 -defaultsOSRD
preplace inst gpio_slice_synth_sync -pg 1 -lvl 18 -x 6950 -y 3010 -defaultsOSRD
preplace inst gpio_slice_pm_i2c_en -pg 1 -lvl 18 -x 6950 -y 3520 -defaultsOSRD
preplace inst gpio_slice_clk_mngr_oen -pg 1 -lvl 18 -x 6950 -y 3320 -defaultsOSRD
preplace inst GND_5 -pg 1 -lvl 12 -x 5070 -y 1710 -defaultsOSRD
preplace inst GND_6 -pg 1 -lvl 2 -x 380 -y 2620 -defaultsOSRD
preplace inst ad9361_adc_packer -pg 1 -lvl 4 -x 1120 -y 250 -swap {0 1 2 3 4 16 14 5 7 9 11 15 12 6 8 10 13} -defaultsOSRD
preplace inst gpio_slice_trx_resetn -pg 1 -lvl 18 -x 6950 -y 2410 -defaultsOSRD
preplace inst GND_7 -pg 1 -lvl 12 -x 5070 -y 2050 -defaultsOSRD
preplace inst gpio_slice_synth_resetn -pg 1 -lvl 18 -x 6950 -y 2910 -defaultsOSRD
preplace inst GND_8 -pg 1 -lvl 2 -x 380 -y 2840 -defaultsOSRD
preplace inst rst_clk_wiz_0_250M -pg 1 -lvl 15 -x 5900 -y 3260 -defaultsOSRD
preplace inst gpio_slice_sys_aux_reset -pg 1 -lvl 2 -x 380 -y 3170 -defaultsOSRD
preplace inst gpio_slice_cpu_resetn -pg 1 -lvl 4 -x 1120 -y 3180 -defaultsOSRD
preplace inst gpio_concat_2 -pg 1 -lvl 17 -x 6700 -y 3310 -defaultsOSRD
preplace inst GND_9 -pg 1 -lvl 16 -x 6340 -y 3190 -defaultsOSRD
preplace inst gpio_slice_cm4_wake -pg 1 -lvl 18 -x 6950 -y 3220 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 10 -x 3840 -y 150 -defaultsOSRD
preplace inst GND_11 -pg 1 -lvl 9 -x 3250 -y 1150 -defaultsOSRD
preplace inst GND_13 -pg 1 -lvl 10 -x 3840 -y 650 -defaultsOSRD
preplace inst GND_14 -pg 1 -lvl 12 -x 5070 -y 1830 -defaultsOSRD
preplace inst gpio_concat_0_2 -pg 1 -lvl 12 -x 5070 -y 710 -defaultsOSRD
preplace inst GND_15 -pg 1 -lvl 16 -x 6340 -y 3290 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M_pcie_core -pg 1 -lvl 6 -x 2010 -y 2540 -defaultsOSRD
preplace inst GND_17 -pg 1 -lvl 5 -x 1530 -y 2560 -defaultsOSRD
preplace inst GND_18 -pg 1 -lvl 3 -x 730 -y 3030 -defaultsOSRD
preplace inst GND_19 -pg 1 -lvl 6 -x 2010 -y 3020 -defaultsOSRD
preplace inst GND_20 -pg 1 -lvl 14 -x 5560 -y 3280 -defaultsOSRD
preplace inst rst_pulse_gen_0 -pg 1 -lvl 3 -x 730 -y 3160 -defaultsOSRD
preplace inst axi_peripheral_interconnect -pg 1 -lvl 10 -x 3840 -y 2340 -defaultsOSRD
preplace inst axi_cpu_dma_interconnect -pg 1 -lvl 6 -x 2010 -y 1630 -defaultsOSRD
preplace inst gpio_slice_ddr_reset -pg 1 -lvl 14 -x 5560 -y 3180 -defaultsOSRD
preplace inst GND_21 -pg 1 -lvl 16 -x 6340 -y 3430 -defaultsOSRD
preplace inst GND_22 -pg 1 -lvl 16 -x 6340 -y 3780 -defaultsOSRD
preplace inst gpio_slice_ddr_intf_reset -pg 1 -lvl 5 -x 1530 -y 3240 -defaultsOSRD
preplace inst logic_or_2 -pg 1 -lvl 6 -x 2010 -y 3220 -defaultsOSRD
preplace inst rst_axi_ad9361_61M44 -pg 1 -lvl 2 -x 380 -y 2430 -defaultsOSRD
preplace inst VCC_0 -pg 1 -lvl 1 -x 100 -y 2550 -defaultsOSRD
preplace inst GND_23 -pg 1 -lvl 1 -x 100 -y 2450 -defaultsOSRD
preplace inst logic_or_3 -pg 1 -lvl 9 -x 3250 -y 1000 -defaultsOSRD
preplace inst logic_not_0 -pg 1 -lvl 8 -x 2880 -y 990 -defaultsOSRD
preplace inst logic_or_4 -pg 1 -lvl 3 -x 730 -y 840 -defaultsOSRD
preplace inst logic_not_1 -pg 1 -lvl 2 -x 380 -y 850 -defaultsOSRD
preplace inst rst_FPGA_CLK1_49M152 -pg 1 -lvl 9 -x 3250 -y 3410 -defaultsOSRD
preplace inst GND_25 -pg 1 -lvl 8 -x 2880 -y 3430 -defaultsOSRD
preplace inst VCC_1 -pg 1 -lvl 8 -x 2880 -y 3530 -defaultsOSRD
preplace inst gpio_slice_i2s_reset -pg 1 -lvl 8 -x 2880 -y 3330 -defaultsOSRD
preplace inst user_led_0 -pg 1 -lvl 8 -x 2880 -y 2760 -defaultsOSRD
preplace inst axi_dmac_i2s_rx -pg 1 -lvl 5 -x 1530 -y 2140 -defaultsOSRD
preplace inst axi_dmac_rf_rx -pg 1 -lvl 5 -x 1530 -y 990 -defaultsOSRD
preplace inst axi_dmac_i2s_tx -pg 1 -lvl 5 -x 1530 -y 2350 -defaultsOSRD
preplace inst axi_dmac_rf_tx -pg 1 -lvl 5 -x 1530 -y 1240 -defaultsOSRD
preplace inst gpio_slice_codec_resetn -pg 1 -lvl 18 -x 6950 -y 3420 -defaultsOSRD
preplace inst axi_iic_2 -pg 1 -lvl 16 -x 6340 -y 1630 -defaultsOSRD
preplace inst axi_dna_0 -pg 1 -lvl 11 -x 4590 -y 1690 -defaultsOSRD
preplace inst axi_i2s_0 -pg 1 -lvl 16 -x 6340 -y 3620 -defaultsOSRD
preplace inst axi_rf_timestamping_0 -pg 1 -lvl 11 -x 4590 -y 1110 -defaultsOSRD
preplace inst axi_irq_controller_0 -pg 1 -lvl 11 -x 4590 -y 1920 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 11 -x 4590 -y 2140 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 11 -x 4590 -y 2530 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 11 -x 4590 -y 2690 -defaultsOSRD
preplace inst axi_pcie_interconnect -pg 1 -lvl 8 -x 2880 -y 2510 -defaultsOSRD
preplace inst axi_qspi_mm_0 -pg 1 -lvl 16 -x 6340 -y 2080 -defaultsOSRD
preplace inst axi_spi_1 -pg 1 -lvl 16 -x 6340 -y 2230 -defaultsOSRD
preplace inst axi_spi_0 -pg 1 -lvl 16 -x 6340 -y 2370 -defaultsOSRD
preplace netloc CLK_MNGR_IRQn_1 1 0 10 NJ 1350 NJ 1350 NJ 1350 NJ 1350 1300J 1360 1700J 1340 NJ 1340 NJ 1340 NJ 1340 3560J
preplace netloc FPGA_CLK0_1 1 0 10 NJ 3500 NJ 3500 NJ 3500 910J 3600 NJ 3600 NJ 3600 NJ 3600 NJ 3600 NJ 3600 3650J
preplace netloc FPGA_CLK1_1 1 0 16 NJ 3240 NJ 3240 NJ 3240 NJ 3240 1330 3020 1710J 3090 2240J 3120 NJ 3120 3060 3270 3600 3440 NJ 3440 NJ 3440 NJ 3440 NJ 3440 NJ 3440 6080J
preplace netloc GND_0_dout 1 18 1 NJ 1970
preplace netloc GND_11_dout 1 9 1 3600 1130n
preplace netloc GND_13_dout 1 10 1 4130 610n
preplace netloc GND_14_dout 1 12 1 5190 1830n
preplace netloc GND_15_dout 1 16 1 6580 3290n
preplace netloc GND_17_dout 1 5 1 1830 2540n
preplace netloc GND_18_dout 1 3 1 NJ 3030
preplace netloc GND_19_dout 1 6 1 NJ 3020
preplace netloc GND_1_dout 1 10 1 4350 150n
preplace netloc GND_20_dout 1 14 1 NJ 3280
preplace netloc GND_21_dout 1 16 1 6540J 3430n
preplace netloc GND_22_dout 1 16 1 6560 3330n
preplace netloc GND_23_dout 1 1 1 NJ 2450
preplace netloc GND_25_dout 1 8 1 NJ 3430
preplace netloc GND_3_dout 1 12 1 5180J 1910n
preplace netloc GND_4_dout 1 2 1 NJ 2740
preplace netloc GND_5_dout 1 12 1 5200J 1710n
preplace netloc GND_6_dout 1 2 1 570J 2620n
preplace netloc GND_7_dout 1 12 1 5210J 1930n
preplace netloc GND_8_dout 1 2 1 570J 2760n
preplace netloc GND_9_dout 1 16 1 6530 3190n
preplace netloc M02_ARESETN_1 1 7 1 2690 2620n
preplace netloc M16_ARESETN_1 1 2 8 580J 2640 NJ 2640 NJ 2640 1750J 2650 NJ 2650 2630J 2820 NJ 2820 3590
preplace netloc RXCLK_1 1 0 11 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 4380J
preplace netloc RXDATA_1 1 0 11 NJ 100 NJ 100 NJ 100 880J 90 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 4360J
preplace netloc RXFRAME_1 1 0 11 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 4370J
preplace netloc SYNTH_LD_1 1 0 3 NJ 2680 NJ 2680 560J
preplace netloc TRX_5V0_BIAS_T1_OCn_1 1 0 3 NJ 3560 NJ 3560 NJ
preplace netloc TRX_5V0_BIAS_T2_OCn_1 1 0 3 NJ 3580 NJ 3580 NJ
preplace netloc TRX_5V0_PA1_OCn_1 1 0 3 NJ 3600 NJ 3600 NJ
preplace netloc TRX_5V0_PA2_OCn_1 1 0 3 NJ 3620 NJ 3620 NJ
preplace netloc TRX_CTRL_OUT_1 1 0 13 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 1760J 1370 NJ 1370 NJ 1370 NJ 1370 3440J 1580 4120J 1770 NJ 1770 5170J
preplace netloc VCC_0_dout 1 1 1 200J 2470n
preplace netloc VCC_1_dout 1 8 1 3040J 3450n
preplace netloc VIN_REG_ALERTn_1 1 0 10 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 1710J 1350 NJ 1350 NJ 1350 NJ 1350 NJ
preplace netloc ad9361_adc_packer_fifo_wr_overflow 1 4 7 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 3430J 210 4280
preplace netloc ad9361_dac_unpacker_fifo_rd_underflow 1 10 1 4200 420n
preplace netloc ad9361_dac_unpacker_s_axis_ready 1 5 5 1700J 930 NJ 930 NJ 930 NJ 930 3480
preplace netloc axi_ad9361_0_adc_data_i0 1 3 9 900 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 4920
preplace netloc axi_ad9361_0_adc_data_i1 1 3 9 940 410 NJ 410 NJ 410 NJ 410 NJ 410 NJ 410 3440J 220 4340J 830 4830
preplace netloc axi_ad9361_0_adc_data_q0 1 3 9 940 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 4900
preplace netloc axi_ad9361_0_adc_data_q1 1 3 9 930 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 3470J 250 4320J 860 4850
preplace netloc axi_ad9361_0_adc_enable_i0 1 3 9 890 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 4930
preplace netloc axi_ad9361_0_adc_enable_i1 1 3 9 910 420 NJ 420 NJ 420 NJ 420 NJ 420 NJ 420 3450J 230 4050J 840 4880
preplace netloc axi_ad9361_0_adc_enable_q0 1 3 9 930 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 4910
preplace netloc axi_ad9361_0_adc_enable_q1 1 3 9 920 430 NJ 430 NJ 430 NJ 430 NJ 430 NJ 430 3460J 240 4330J 850 4860
preplace netloc axi_ad9361_0_adc_valid_i0 1 1 11 180 590 NJ 590 NJ 590 NJ 590 NJ 590 NJ 590 NJ 590 NJ 590 3600J 910 NJ 910 4930
preplace netloc axi_ad9361_0_adc_valid_i1 1 1 11 200 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 3030J 750 3560J 950 NJ 950 4940
preplace netloc axi_ad9361_0_dac_enable_i0 1 9 3 3610 260 4310J 870 4840
preplace netloc axi_ad9361_0_dac_enable_i1 1 9 3 3660 280 4290J 890 4810
preplace netloc axi_ad9361_0_dac_enable_q0 1 9 3 3620 270 4300J 880 4820
preplace netloc axi_ad9361_0_dac_enable_q1 1 9 3 3670 290 4270J 900 4800
preplace netloc axi_ad9361_0_dac_valid_i0 1 8 4 3030 600 3590J 920 NJ 920 4900
preplace netloc axi_ad9361_0_dac_valid_i1 1 8 4 3070 740 3580J 940 NJ 940 4870
preplace netloc axi_ad9361_0_enable 1 11 8 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ
preplace netloc axi_ad9361_0_gps_pps_irq 1 9 3 3660 1030 4120J 1260 4960
preplace netloc axi_ad9361_0_l_clk 1 1 11 190 910 NJ 910 900 960 1320 1120 1780J 1230 NJ 1230 NJ 1230 NJ 1230 3570 1000 4370 820 4890
preplace netloc axi_ad9361_0_rst 1 1 11 200 930 NJ 930 890J 860 NJ 860 1810J 1020 NJ 1020 2650J 1070 3050J 1080 3550J 1020 4130J 1250 4950
preplace netloc axi_ad9361_0_tx_clk_out 1 11 8 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ
preplace netloc axi_ad9361_0_tx_data_out 1 11 8 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ
preplace netloc axi_ad9361_0_tx_frame_out 1 11 8 NJ 120 NJ 120 NJ 120 NJ 120 NJ 120 NJ 120 NJ 120 NJ
preplace netloc axi_ad9361_0_txnrx 1 11 8 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ
preplace netloc axi_ad9361_adc_r1_mode 1 11 1 4970 540n
preplace netloc axi_ad9361_dac_r1_mode 1 11 1 N 720
preplace netloc axi_dmac_i2s_rx_irq 1 5 5 1730 1210 NJ 1210 NJ 1210 NJ 1210 NJ
preplace netloc axi_dmac_i2s_tx_irq 1 5 5 1750 1220 NJ 1220 NJ 1220 NJ 1220 3590J
preplace netloc axi_dmac_rf_rx_fifo_wr_xfer_req 1 1 10 180 940 NJ 940 NJ 940 1330 850 1820J 1010 NJ 1010 2660J 1060 3070J 1070 3530J 1010 4190J
preplace netloc axi_dmac_rf_rx_irq 1 5 5 1800J 1030 NJ 1030 2630J 1080 3040J 1090 N
preplace netloc axi_dmac_rf_tx_irq 1 5 5 NJ 1280 NJ 1280 NJ 1280 NJ 1280 3530
preplace netloc axi_dmac_rf_tx_m_axis_data 1 5 5 NJ 1260 NJ 1260 NJ 1260 NJ 1260 3510
preplace netloc axi_dmac_rf_tx_m_axis_valid 1 5 6 NJ 1240 NJ 1240 NJ 1240 3030 780 3530J 980 4220
preplace netloc axi_dmac_rf_tx_m_axis_xfer_req 1 5 3 1710 990 NJ 990 NJ
preplace netloc axi_dna_0_dna_ready 1 9 3 3650 1560 NJ 1560 4800
preplace netloc axi_gpio_0_gpio_io_o 1 9 9 3620 1790 NJ 1790 4900 2450 NJ 2450 NJ 2450 NJ 2450 NJ 2450 NJ 2450 6840
preplace netloc axi_gpio_1_gpio_io_o 1 11 7 NJ 2530 NJ 2530 NJ 2530 NJ 2530 NJ 2530 NJ 2530 6830
preplace netloc axi_gpio_2_gpio_io_o 1 1 17 200 3250 NJ 3250 910 3250 1340 3300 NJ 3300 2270J 3270 2720 3020 NJ 3020 NJ 3020 NJ 3020 4890 2700 NJ 2700 5440 3350 5670J 3370 6090J 3500 6520J 3530 6830
preplace netloc axi_i2s_0_i2s_bclk 1 16 3 NJ 3580 NJ 3580 NJ
preplace netloc axi_i2s_0_i2s_lrclk 1 16 3 NJ 3600 NJ 3600 NJ
preplace netloc axi_i2s_0_i2s_mclk 1 16 3 NJ 3680 NJ 3680 NJ
preplace netloc axi_i2s_0_i2s_sdata_out 1 16 3 NJ 3620 NJ 3620 NJ
preplace netloc axi_iic_0_iic2intc_irpt 1 9 8 3640 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 6110J 1540 6510
preplace netloc axi_iic_1_iic2intc_irpt 1 9 8 3670 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 6100J 1530 6590
preplace netloc axi_iic_2_iic2intc_irpt 1 9 8 3660 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 6130J 1550 6510
preplace netloc axi_irq_controller_0_cpu_irq_out 1 4 8 1360 3180 1810J 3150 NJ 3150 NJ 3150 NJ 3150 NJ 3150 NJ 3150 4820
preplace netloc axi_irq_controller_0_pcie_msi_request 1 6 6 2260 1860 NJ 1860 NJ 1860 3530J 1800 4070J 2050 4810
preplace netloc axi_irq_controller_0_pcie_msi_vector 1 6 6 2270 1870 NJ 1870 NJ 1870 3540J 1810 4060J 2060 4800
preplace netloc axi_pcie_0_INTX_MSI_Grant 1 7 4 NJ 1740 NJ 1740 NJ 1740 4100
preplace netloc axi_pcie_0_MSI_Vector_Width 1 7 4 NJ 1780 NJ 1780 3470J 1760 4080
preplace netloc axi_pcie_0_MSI_enable 1 7 4 2640J 1750 NJ 1750 NJ 1750 4090
preplace netloc axi_pcie_0_axi_aclk_out 1 2 14 570 2970 890 3120 1310 2490 1820 2640 NJ 2640 2630 2290 3070 2370 3610 2840 4260 2410 NJ 2410 NJ 2410 NJ 2410 NJ 2410 6150
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 7 3 NJ 1680 NJ 1680 3450
preplace netloc axi_pcie_0_interrupt_out 1 7 3 NJ 1720 NJ 1720 3540
preplace netloc axi_pcie_0_mmcm_lock 1 3 14 940 2910 NJ 2910 1810 2680 NJ 2680 2650 3010 NJ 3010 NJ 3010 NJ 3010 4950J 2910 NJ 2910 NJ 2910 NJ 2910 6160J 2860 6590
preplace netloc axi_pcie_0_user_link_up 1 7 10 2660 3060 NJ 3060 NJ 3060 NJ 3060 NJ 3060 NJ 3060 NJ 3060 NJ 3060 6150J 3080 6550
preplace netloc axi_rf_timestamping_0_rx_enable 1 2 10 580 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 3550J 960 NJ 960 4810
preplace netloc axi_rf_timestamping_0_tx_enable 1 8 4 3070 790 3520J 990 4130J 970 4800
preplace netloc clk_wiz_0_clk_out1 1 10 6 NJ 3510 NJ 3510 NJ 3510 NJ 3510 5710 3140 6160
preplace netloc clk_wiz_0_delay_ref_clk 1 10 6 4170 3040 NJ 3040 NJ 3040 NJ 3040 NJ 3040 6150J
preplace netloc clk_wiz_0_locked 1 10 7 NJ 3550 NJ 3550 NJ 3550 NJ 3550 5700 3130 NJ 3130 6560J
preplace netloc gpio_concat_0_2_dout 1 12 1 5180 710n
preplace netloc gpio_concat_0_dout 1 11 3 N 2160 NJ 2160 5450
preplace netloc gpio_concat_1_dout 1 3 10 NJ 3590 NJ 3590 NJ 3590 NJ 3590 NJ 3590 3060J 3510 3640J 3450 NJ 3450 NJ 3450 5200
preplace netloc gpio_concat_2_dout 1 3 9 910 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 3430J 2860 4020J 2610 4800
preplace netloc gpio_concat_2_dout1 1 11 7 NJ 2710 NJ 2710 NJ 2710 NJ 2710 NJ 2710 NJ 2710 6810
preplace netloc gpio_slice_clk_mngr_oen_Dout 1 18 1 NJ 3320
preplace netloc gpio_slice_cm4_wake_Dout 1 18 1 NJ 3220
preplace netloc gpio_slice_codec_resetn_Dout 1 18 1 NJ 3420
preplace netloc gpio_slice_cpu_resetn_Dout 1 4 1 1340J 3100n
preplace netloc gpio_slice_ddr_intf_reset_Dout 1 5 1 1780J 3230n
preplace netloc gpio_slice_ddr_reset_Dout 1 14 1 5720J 3180n
preplace netloc gpio_slice_i2s_reset_Dout 1 8 1 3030J 3330n
preplace netloc gpio_slice_pm_i2c_en_Dout 1 18 1 NJ 3520
preplace netloc gpio_slice_synth_ce_Dout 1 18 1 NJ 2710
preplace netloc gpio_slice_synth_mute_Dout 1 18 1 NJ 2810
preplace netloc gpio_slice_synth_resetn_Dout 1 18 1 NJ 2910
preplace netloc gpio_slice_synth_sync_Dout 1 18 1 NJ 3010
preplace netloc gpio_slice_sys_aux_reset_Dout 1 2 1 NJ 3170
preplace netloc gpio_slice_trx_en_agc_Dout 1 18 1 NJ 2510
preplace netloc gpio_slice_trx_resestn_Dout 1 18 1 NJ 2410
preplace netloc gpio_slice_trx_sync_in_Dout 1 18 1 NJ 2610
preplace netloc gpio_slice_trx_up_enable_Dout 1 10 1 4120J 570n
preplace netloc gpio_slice_trx_up_txnrx_Dout 1 10 1 4140J 590n
preplace netloc i2s_sdata_in_0_1 1 0 17 NJ 3850 NJ 3850 NJ 3850 NJ 3850 NJ 3850 NJ 3850 NJ 3850 NJ 3850 NJ 3850 NJ 3850 NJ 3850 NJ 3850 NJ 3850 NJ 3850 NJ 3850 NJ 3850 6530
preplace netloc irq_concat_0_dout 1 10 1 4130 1280n
preplace netloc logic_and_0_Res 1 3 1 890 330n
preplace netloc logic_and_2_Res 1 9 1 3490 390n
preplace netloc logic_not_0_Res 1 8 1 NJ 990
preplace netloc logic_not_1_Res 1 2 1 570J 830n
preplace netloc logic_or_0_Res 1 2 9 570 770 NJ 770 NJ 770 NJ 770 NJ 770 NJ 770 NJ 770 3540J 970 4040J
preplace netloc logic_or_1_Res 1 9 2 3610 930 4230
preplace netloc logic_or_2_Res 1 6 1 2260 3000n
preplace netloc logic_or_3_Res 1 9 1 3500 450n
preplace netloc logic_or_4_Res 1 3 1 880 310n
preplace netloc mig_7series_0_init_calib_complete 1 16 1 6570 3010n
preplace netloc mig_7series_0_mmcm_locked 1 6 11 2270 3110 NJ 3110 NJ 3110 NJ 3110 NJ 3110 NJ 3110 NJ 3110 NJ 3110 NJ 3110 NJ 3110 6580
preplace netloc mig_7series_0_ui_clk 1 6 11 2270 2630 2710 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 6120J 3100 6510
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 12 1820 3290 2250J 3260 NJ 3260 NJ 3260 NJ 3260 NJ 3260 NJ 3260 NJ 3260 5430J 3340 5690J 3360 6100J 3490 6520
preplace netloc picorv32_0_eoi 1 5 6 NJ 3120 2190J 3140 NJ 3140 NJ 3140 NJ 3140 4360
preplace netloc picorv32_0_trap 1 5 12 NJ 3100 2200J 3130 NJ 3130 NJ 3130 NJ 3130 NJ 3130 NJ 3130 NJ 3130 5450J 3120 NJ 3120 NJ 3120 6540
preplace netloc rst_FPGA_CLK1_49M152_interconnect_aresetn 1 9 1 3580 2340n
preplace netloc rst_FPGA_CLK1_49M152_peripheral_aresetn 1 9 8 3500 3620 NJ 3620 NJ 3620 NJ 3620 NJ 3620 NJ 3620 6150 3370 6530J
preplace netloc rst_axi_ad9361_61M44_peripheral_aresetn 1 2 11 NJ 2470 NJ 2470 NJ 2470 1810J 2440 2230J 2350 2680J 2280 3040J 2210 3590J 1840 4180 1780 4950J 1890 NJ
preplace netloc rst_axi_ad9361_61M44_peripheral_reset 1 2 7 580 920 880J 850 1320J 840 1830J 1000 NJ 1000 2690J 1050 3070J
preplace netloc rst_axi_pcie_0_125M_interconnect_aresetn 1 4 6 NJ 2970 1790 2660 NJ 2660 2700 2300 3060 2380 3620
preplace netloc rst_axi_pcie_0_125M_pcie_core_peripheral_aresetn 1 6 1 2210 1680n
preplace netloc rst_axi_pcie_0_125M_peripheral_aresetn 1 4 12 1340 3010 1720J 3080 2250J 3100 NJ 3100 3070 3280 3670 3000 4240 2420 NJ 2420 NJ 2420 NJ 2420 NJ 2420 6160
preplace netloc rst_mig_7series_0_166M_peripheral_aresetn 1 7 10 2630J 3090 NJ 3090 NJ 3090 NJ 3090 NJ 3090 NJ 3090 NJ 3090 NJ 3090 6130 3350 NJ
preplace netloc rst_mig_7series_0_250M_peripheral_aresetn 1 15 2 6170 3360 6540J
preplace netloc rst_pulse_gen_0_rst_out 1 3 1 910 3010n
preplace netloc util_ds_buf_0_IBUF_OUT 1 6 1 2190J 1740n
preplace netloc util_upack2_1_fifo_rd_data_0 1 10 1 4040 430n
preplace netloc util_upack2_1_fifo_rd_data_1 1 10 1 4040 450n
preplace netloc util_upack2_1_fifo_rd_data_2 1 10 1 4040 470n
preplace netloc util_upack2_1_fifo_rd_data_3 1 10 1 4040 490n
preplace netloc util_vector_logic_2_Res 1 0 15 NJ 2390 180 3090 NJ 3090 930 3110 1320J 3000 1800 2960 2220 3280 2730J 3270 3050 3310 3440J 3360 NJ 3360 NJ 3360 NJ 3360 NJ 3360 5680
preplace netloc xadc_wiz_0_ip2intc_irpt 1 9 3 3630 2980 4370J 2770 4800
preplace netloc xadc_wiz_0_temp_out 1 11 5 4960 2940 NJ 2940 NJ 2940 NJ 2940 NJ
preplace netloc xlslice_0_Dout 1 18 1 NJ 2310
preplace netloc PCIe_REFCLK_1 1 0 6 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ
preplace netloc Vp_Vn_0_1 1 0 11 NJ 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 3030J 2990 NJ 2990 4380J
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 9 1 3440J 2910n
preplace netloc axi_cpu_dma_interconnect_M00_AXI 1 6 2 2240 2360 NJ
preplace netloc axi_dmac_i2s_rx_m_dest_axi 1 5 1 1760 1490n
preplace netloc axi_dmac_i2s_tx_m_axis 1 5 11 1730 3610 NJ 3610 NJ 3610 NJ 3610 NJ 3610 NJ 3610 NJ 3610 NJ 3610 NJ 3610 NJ 3610 NJ
preplace netloc axi_dmac_i2s_tx_m_src_axi 1 5 1 1770 1470n
preplace netloc axi_dmac_rf_rx_m_dest_axi 1 5 1 1790 980n
preplace netloc axi_dmac_rf_tx_m_src_axi 1 5 1 1770 1180n
preplace netloc axi_i2s_0_m_axis 1 4 13 1350 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 6510
preplace netloc axi_iic_0_IIC 1 16 3 NJ 1430 NJ 1430 NJ
preplace netloc axi_iic_1_IIC 1 16 3 NJ 1910 NJ 1910 NJ
preplace netloc axi_iic_2_IIC 1 16 3 NJ 1610 NJ 1610 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 4 7 1350 1380 1740J 1360 NJ 1360 NJ 1360 NJ 1360 3470J 1530 4050
preplace netloc axi_interconnect_0_M00_AXI1 1 8 1 3050 2270n
preplace netloc axi_interconnect_0_M01_AXI 1 4 7 1360 2010 NJ 2010 2200J 1840 NJ 1840 NJ 1840 3490J 1770 4040
preplace netloc axi_interconnect_0_M01_AXI1 1 8 8 3060 2810 3460J 2850 4350J 2400 NJ 2400 NJ 2400 NJ 2400 NJ 2400 6170J
preplace netloc axi_interconnect_0_M01_AXI2 1 6 1 N 1640
preplace netloc axi_interconnect_0_M02_AXI 1 8 8 3040 3030 NJ 3030 NJ 3030 4970J 2920 NJ 2920 NJ 2920 NJ 2920 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 10 6 4040J 2220 NJ 2220 NJ 2220 NJ 2220 NJ 2220 6090
preplace netloc axi_interconnect_0_M03_AXI1 1 8 1 3050 2540n
preplace netloc axi_interconnect_0_M05_AXI 1 6 5 2250 1850 NJ 1850 NJ 1850 3510J 1780 4030
preplace netloc axi_interconnect_0_M06_AXI 1 4 7 1360 2020 NJ 2020 NJ 2020 NJ 2020 NJ 2020 3550J 1820 4020
preplace netloc axi_interconnect_0_M07_AXI 1 4 7 1360 2460 1750J 2430 2220J 2340 2640J 2270 3030J 2200 3430J 1830 4010
preplace netloc axi_interconnect_0_M09_AXI 1 10 1 4030 2330n
preplace netloc axi_interconnect_0_M11_AXI 1 10 6 NJ 2370 NJ 2370 NJ 2370 NJ 2370 NJ 2370 6100
preplace netloc axi_interconnect_0_M15_AXI 1 10 1 4110 230n
preplace netloc axi_pcie_0_M_AXI 1 7 1 2690 1600n
preplace netloc axi_pcie_0_pcie_7x_mgt 1 7 12 2670J 3070 NJ 3070 NJ 3070 NJ 3070 NJ 3070 NJ 3070 NJ 3070 NJ 3070 6140J 3090 NJ 3090 NJ 3090 NJ
preplace netloc axi_peripheral_interconnect_M02_AXI 1 10 1 4250 2120n
preplace netloc axi_peripheral_interconnect_M04_AXI 1 10 6 NJ 2230 NJ 2230 NJ 2230 NJ 2230 NJ 2230 6130
preplace netloc axi_peripheral_interconnect_M08_AXI 1 10 6 4160 2450 4850J 2460 NJ 2460 NJ 2460 NJ 2460 6110J
preplace netloc axi_peripheral_interconnect_M10_AXI 1 10 6 NJ 2350 NJ 2350 NJ 2350 NJ 2350 NJ 2350 N
preplace netloc axi_peripheral_interconnect_M12_AXI 1 10 6 NJ 2390 NJ 2390 NJ 2390 NJ 2390 NJ 2390 6110
preplace netloc axi_peripheral_interconnect_M13_AXI 1 10 1 4150 2410n
preplace netloc axi_peripheral_interconnect_M14_AXI 1 10 1 4010 2430n
preplace netloc axi_peripheral_interconnect_M16_AXI 1 10 1 4210 1030n
preplace netloc axi_peripheral_interconnect_M17_AXI 1 10 1 4320 1850n
preplace netloc axi_peripheral_interconnect_M18_AXI 1 10 1 4140 1670n
preplace netloc axi_peripheral_interconnect_M19_AXI 1 10 6 4190 1610 NJ 1610 NJ 1610 NJ 1610 NJ 1610 NJ
preplace netloc axi_protocol_convert_0_M_AXI 1 9 1 3600 1900n
preplace netloc axi_qspi_mm_0_spi 1 16 3 NJ 2080 NJ 2080 NJ
preplace netloc axi_spi_0_spi1 1 16 3 NJ 2370 6830J 2250 NJ
preplace netloc axi_spi_1_spi 1 16 3 NJ 2230 NJ 2230 NJ
preplace netloc mig_7series_0_DDR3 1 16 3 NJ 2930 6820J 3070 NJ
preplace netloc picorv32_0_M_AXI 1 5 1 1700 1510n
preplace netloc util_cpack2_0_packed_fifo_wr 1 4 1 1340 240n
levelinfo -pg 1 0 100 380 730 1120 1530 2010 2450 2880 3250 3840 4590 5070 5320 5560 5900 6340 6700 6950 7080
pagesize -pg 1 -db -bbox -sgen -220 0 7300 3870
"
}
{
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_axi4_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_board_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"6",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_bram_cntlr_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"23",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"5"
}
