 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP_DFT
Version: K-2015.06
Date   : Sun Oct 27 03:01:31 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_ALU_16B/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[14]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[14]/Q (SDFFRQX2M)                0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[15]/SI (SDFFRQX2M)               0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[15]/CK (SDFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU_16B/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[13]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[13]/Q (SDFFRQX2M)                0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[14]/SI (SDFFRQX2M)               0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[14]/CK (SDFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU_16B/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[12]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[12]/Q (SDFFRQX2M)                0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[13]/SI (SDFFRQX2M)               0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[13]/CK (SDFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU_16B/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[11]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[11]/Q (SDFFRQX2M)                0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[12]/SI (SDFFRQX2M)               0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[12]/CK (SDFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU_16B/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[10]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[10]/Q (SDFFRQX2M)                0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[11]/SI (SDFFRQX2M)               0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[11]/CK (SDFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU_16B/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[9]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[9]/Q (SDFFRQX2M)                 0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[10]/SI (SDFFRQX2M)               0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[10]/CK (SDFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU_16B/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[8]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[8]/Q (SDFFRQX2M)                 0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[9]/SI (SDFFRQX2M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[9]/CK (SDFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU_16B/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[15]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[15]/Q (SDFFRQX2M)                0.42       0.42 f
  U0_ALU_16B/OUT_VALID_reg/SI (SDFFRQX2M)                 0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/OUT_VALID_reg/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU_16B/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[7]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[7]/Q (SDFFRQX2M)                 0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[8]/SI (SDFFRQX2M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[8]/CK (SDFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_16B/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[6]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[6]/Q (SDFFRQX2M)                 0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[7]/SI (SDFFRQX2M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[7]/CK (SDFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_16B/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[5]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[5]/Q (SDFFRQX2M)                 0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[6]/SI (SDFFRQX2M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[6]/CK (SDFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_16B/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[4]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[4]/Q (SDFFRQX2M)                 0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[5]/SI (SDFFRQX2M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[5]/CK (SDFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_16B/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[3]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[3]/Q (SDFFRQX2M)                 0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[4]/SI (SDFFRQX2M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[4]/CK (SDFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_16B/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[2]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[2]/Q (SDFFRQX2M)                 0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[3]/SI (SDFFRQX2M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[3]/CK (SDFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_16B/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[1]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[1]/Q (SDFFRQX2M)                 0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[2]/SI (SDFFRQX2M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[2]/CK (SDFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_16B/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_16B/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_16B/ALU_OUT_reg[0]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_ALU_16B/ALU_OUT_reg[0]/Q (SDFFRQX2M)                 0.42       0.42 f
  U0_ALU_16B/ALU_OUT_reg[1]/SI (SDFFRQX2M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_16B/ALU_OUT_reg[1]/CK (SDFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[6]/SE (SDFFRX1M)            0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[6]/CK (SDFFRX1M)            0.00      24.80 r
  library setup time                                     -0.64      24.16
  data required time                                                24.16
  --------------------------------------------------------------------------
  data required time                                                24.16
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[5]/SE (SDFFRX1M)            0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[5]/CK (SDFFRX1M)            0.00      24.80 r
  library setup time                                     -0.64      24.16
  data required time                                                24.16
  --------------------------------------------------------------------------
  data required time                                                24.16
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[4]/SE (SDFFRX1M)            0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[4]/CK (SDFFRX1M)            0.00      24.80 r
  library setup time                                     -0.64      24.16
  data required time                                                24.16
  --------------------------------------------------------------------------
  data required time                                                24.16
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[3]/SE (SDFFRX1M)            0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[3]/CK (SDFFRX1M)            0.00      24.80 r
  library setup time                                     -0.64      24.16
  data required time                                                24.16
  --------------------------------------------------------------------------
  data required time                                                24.16
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[2]/SE (SDFFRX1M)            0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[2]/CK (SDFFRX1M)            0.00      24.80 r
  library setup time                                     -0.64      24.16
  data required time                                                24.16
  --------------------------------------------------------------------------
  data required time                                                24.16
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[1]/SE (SDFFRX1M)            0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[1]/CK (SDFFRX1M)            0.00      24.80 r
  library setup time                                     -0.64      24.16
  data required time                                                24.16
  --------------------------------------------------------------------------
  data required time                                                24.16
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[0]/SE (SDFFRX1M)            0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[0]/CK (SDFFRX1M)            0.00      24.80 r
  library setup time                                     -0.64      24.16
  data required time                                                24.16
  --------------------------------------------------------------------------
  data required time                                                24.16
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ADDR_REG_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ADDR_REG_reg[2]/SE (SDFFRX1M)               0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ADDR_REG_reg[2]/CK (SDFFRX1M)               0.00      24.80 r
  library setup time                                     -0.64      24.16
  data required time                                                24.16
  --------------------------------------------------------------------------
  data required time                                                24.16
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ADDR_REG_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ADDR_REG_reg[0]/SE (SDFFRX1M)               0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ADDR_REG_reg[0]/CK (SDFFRX1M)               0.00      24.80 r
  library setup time                                     -0.64      24.16
  data required time                                                24.16
  --------------------------------------------------------------------------
  data required time                                                24.16
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ADDR_REG_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ADDR_REG_reg[1]/SE (SDFFRX1M)               0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ADDR_REG_reg[1]/CK (SDFFRX1M)               0.00      24.80 r
  library setup time                                     -0.64      24.16
  data required time                                                24.16
  --------------------------------------------------------------------------
  data required time                                                24.16
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ADDR_REG_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ADDR_REG_reg[3]/SE (SDFFRX1M)               0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ADDR_REG_reg[3]/CK (SDFFRX1M)               0.00      24.80 r
  library setup time                                     -0.64      24.16
  data required time                                                24.16
  --------------------------------------------------------------------------
  data required time                                                24.16
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[7]/SE (SDFFRX1M)            0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[7]/CK (SDFFRX1M)            0.00      24.80 r
  library setup time                                     -0.64      24.16
  data required time                                                24.16
  --------------------------------------------------------------------------
  data required time                                                24.16
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[15]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[15]/SE (SDFFRQX2M)          0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[15]/CK (SDFFRQX2M)          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[14]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[14]/SE (SDFFRQX2M)          0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[14]/CK (SDFFRQX2M)          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[13]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[13]/SE (SDFFRQX2M)          0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[13]/CK (SDFFRQX2M)          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[12]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[12]/SE (SDFFRQX2M)          0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[12]/CK (SDFFRQX2M)          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[11]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[11]/SE (SDFFRQX2M)          0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[11]/CK (SDFFRQX2M)          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[10]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[10]/SE (SDFFRQX2M)          0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[10]/CK (SDFFRQX2M)          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[9]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[9]/SE (SDFFRQX2M)           0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[9]/CK (SDFFRQX2M)           0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[8]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[8]/SE (SDFFRQX2M)           0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/ALU_OUT_REG_reg[8]/CK (SDFFRQX2M)           0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/current_state_reg[0]/SE (SDFFRQX2M)         0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/current_state_reg[3]/SE (SDFFRQX2M)         0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/current_state_reg[3]/CK (SDFFRQX2M)         0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/current_state_reg[2]/SE (SDFFRQX2M)         0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/current_state_reg[2]/CK (SDFFRQX2M)         0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U26/Y (INVXLM)                                          0.51       6.44 r
  U21/Y (INVXLM)                                          0.13       6.57 f
  U22/Y (INVXLM)                                          0.10       6.66 r
  U20/Y (DLY1X1M)                                         0.81       7.47 r
  U0_SYS_CTRL/test_se (SYS_CTRL_test_1)                   0.00       7.47 r
  U0_SYS_CTRL/current_state_reg[1]/SE (SDFFRQX2M)         0.00       7.47 r
  data arrival time                                                  7.47

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_SYS_CTRL/current_state_reg[1]/CK (SDFFRQX2M)         0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[2][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[2][7]/SE (SDFFSQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[2][7]/CK (SDFFSQX2M)        0.00      24.80 r
  library setup time                                     -0.66      24.14
  data required time                                                24.14
  --------------------------------------------------------------------------
  data required time                                                24.14
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.26


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U380/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[3][5]/SE (SDFFSQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[3][5]/CK (SDFFSQX2M)        0.00      24.80 r
  library setup time                                     -0.66      24.14
  data required time                                                24.14
  --------------------------------------------------------------------------
  data required time                                                24.14
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.27


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC_REF/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U0_RST_SYNC_REF/test_se (RST_SYNC_NUM_STAGES2_test_0)
                                                          0.00       6.91 r
  U0_RST_SYNC_REF/sync_reg_reg[0]/SE (SDFFRQX2M)          0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_RST_SYNC_REF/sync_reg_reg[0]/CK (SDFFRQX2M)          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_RST_SYNC_UART/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U1_RST_SYNC_UART/test_se (RST_SYNC_NUM_STAGES2_test_1)
                                                          0.00       6.91 r
  U1_RST_SYNC_UART/sync_reg_reg[0]/SE (SDFFRQX2M)         0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U1_RST_SYNC_UART/sync_reg_reg[0]/CK (SDFFRQX2M)         0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U0_PULSE_GEN/test_se (PULSE_GEN_test_1)                 0.00       6.91 r
  U0_PULSE_GEN/rcv_flop_reg/SE (SDFFRQX2M)                0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX2M)                0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U0_PULSE_GEN/test_se (PULSE_GEN_test_1)                 0.00       6.91 r
  U0_PULSE_GEN/pls_flop_reg/SE (SDFFRQX2M)                0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_PULSE_GEN/pls_flop_reg/CK (SDFFRQX2M)                0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/gen_clk_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U1_Integer_Clock_Divider_RX/test_se (Integer_Clock_Divider_test_1)
                                                          0.00       6.91 r
  U1_Integer_Clock_Divider_RX/gen_clk_reg/SE (SDFFRQX2M)
                                                          0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U1_Integer_Clock_Divider_RX/gen_clk_reg/CK (SDFFRQX2M)
                                                          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U1_Integer_Clock_Divider_RX/test_se (Integer_Clock_Divider_test_1)
                                                          0.00       6.91 r
  U1_Integer_Clock_Divider_RX/counter_reg[6]/SE (SDFFRQX2M)
                                                          0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U1_Integer_Clock_Divider_RX/counter_reg[6]/CK (SDFFRQX2M)
                                                          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U1_Integer_Clock_Divider_RX/test_se (Integer_Clock_Divider_test_1)
                                                          0.00       6.91 r
  U1_Integer_Clock_Divider_RX/counter_reg[0]/SE (SDFFRQX2M)
                                                          0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U1_Integer_Clock_Divider_RX/counter_reg[0]/CK (SDFFRQX2M)
                                                          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U1_Integer_Clock_Divider_RX/test_se (Integer_Clock_Divider_test_1)
                                                          0.00       6.91 r
  U1_Integer_Clock_Divider_RX/counter_reg[3]/SE (SDFFRQX2M)
                                                          0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U1_Integer_Clock_Divider_RX/counter_reg[3]/CK (SDFFRQX2M)
                                                          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U1_Integer_Clock_Divider_RX/test_se (Integer_Clock_Divider_test_1)
                                                          0.00       6.91 r
  U1_Integer_Clock_Divider_RX/counter_reg[2]/SE (SDFFRQX2M)
                                                          0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U1_Integer_Clock_Divider_RX/counter_reg[2]/CK (SDFFRQX2M)
                                                          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U1_Integer_Clock_Divider_RX/test_se (Integer_Clock_Divider_test_1)
                                                          0.00       6.91 r
  U1_Integer_Clock_Divider_RX/counter_reg[5]/SE (SDFFRQX2M)
                                                          0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U1_Integer_Clock_Divider_RX/counter_reg[5]/CK (SDFFRQX2M)
                                                          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U1_Integer_Clock_Divider_RX/test_se (Integer_Clock_Divider_test_1)
                                                          0.00       6.91 r
  U1_Integer_Clock_Divider_RX/counter_reg[4]/SE (SDFFRQX2M)
                                                          0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U1_Integer_Clock_Divider_RX/counter_reg[4]/CK (SDFFRQX2M)
                                                          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_Integer_Clock_Divider_RX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U1_Integer_Clock_Divider_RX/test_se (Integer_Clock_Divider_test_1)
                                                          0.00       6.91 r
  U1_Integer_Clock_Divider_RX/counter_reg[1]/SE (SDFFRQX2M)
                                                          0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U1_Integer_Clock_Divider_RX/counter_reg[1]/CK (SDFFRQX2M)
                                                          0.00      24.80 r
  library setup time                                     -0.61      24.19
  data required time                                                24.19
  --------------------------------------------------------------------------
  data required time                                                24.19
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC_REF/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U0_RST_SYNC_REF/test_se (RST_SYNC_NUM_STAGES2_test_0)
                                                          0.00       6.91 r
  U0_RST_SYNC_REF/sync_reg_reg[1]/SE (SDFFRQX1M)          0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_RST_SYNC_REF/sync_reg_reg[1]/CK (SDFFRQX1M)          0.00      24.80 r
  library setup time                                     -0.60      24.20
  data required time                                                24.20
  --------------------------------------------------------------------------
  data required time                                                24.20
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_RST_SYNC_UART/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U24/Y (INVXLM)                                          0.14       5.93 f
  U25/Y (INVXLM)                                          0.38       6.31 r
  U18/Y (INVXLM)                                          0.09       6.40 f
  U19/Y (INVXLM)                                          0.51       6.91 r
  U1_RST_SYNC_UART/test_se (RST_SYNC_NUM_STAGES2_test_1)
                                                          0.00       6.91 r
  U1_RST_SYNC_UART/sync_reg_reg[1]/SE (SDFFRQX1M)         0.00       6.91 r
  data arrival time                                                  6.91

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U1_RST_SYNC_UART/sync_reg_reg[1]/CK (SDFFRQX1M)         0.00      24.80 r
  library setup time                                     -0.60      24.20
  data required time                                                24.20
  --------------------------------------------------------------------------
  data required time                                                24.20
  data arrival time                                                 -6.91
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[13][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[13][4]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[13][4]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[13][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[13][0]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[13][0]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[9][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[9][4]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[9][4]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[9][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[9][0]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[9][0]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[5][4]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[5][4]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[5][0]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[5][0]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[15][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[15][4]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[15][4]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[15][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[15][0]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[15][0]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[11][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[11][4]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[11][4]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[11][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[11][0]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[11][0]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[7][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[7][4]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[7][4]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[7][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[7][0]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[7][0]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[14][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[14][4]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[14][4]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[14][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[14][0]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[14][0]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[10][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[10][4]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[10][4]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[10][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[10][0]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[10][0]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[6][4]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[6][4]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[6][0]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[6][0]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[12][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[12][4]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[12][4]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[12][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[12][0]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[12][0]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[8][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[8][4]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[8][4]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[8][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[8][0]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[8][0]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[4][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[4][4]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[4][4]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[4][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[4][0]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[4][0]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/RdData_reg[0]/SE (SDFFRQX2M)           0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/RdData_reg[0]/CK (SDFFRQX2M)           0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[0][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[0][7]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[0][7]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[0][3]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[0][3]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[1][1]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[1][1]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[1][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[1][3]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[1][3]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[3][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[3][7]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[3][7]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[3][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[3][4]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[3][4]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U382/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[2][5]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[2][5]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[13][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[13][7]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[13][7]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[13][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[13][3]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[13][3]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[9][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[9][7]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[9][7]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[9][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[9][3]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[9][3]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[5][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[5][7]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[5][7]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[11][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[11][7]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[11][7]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[11][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[11][3]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[11][3]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[7][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[7][7]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[7][7]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[7][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[7][3]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[7][3]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[14][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[14][3]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[14][3]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[10][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[10][7]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[10][7]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[10][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[10][3]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[10][3]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[6][7]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[6][7]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[6][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[6][3]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[6][3]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[12][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[12][7]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[12][7]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[12][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[12][3]/SE (SDFFRQX2M)       0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[12][3]/CK (SDFFRQX2M)       0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[8][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[8][7]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[8][7]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[8][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[8][3]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[8][3]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[4][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[4][7]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[4][7]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[4][3]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[4][3]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[2][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[2][1]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[2][1]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[0][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[0][6]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[0][6]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[0][2]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[0][2]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[1][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[1][5]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[1][5]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[1][2]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[1][2]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[3][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[3][6]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[3][6]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[3][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[3][1]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[3][1]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_Register_File/Memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  SE (in)                                                 0.79       5.79 r
  U0_Register_File/test_se (Register_File_test_1)         0.00       5.79 r
  U0_Register_File/U381/Y (DLY1X1M)                       1.09       6.88 r
  U0_Register_File/Memory_reg[2][2]/SE (SDFFRQX2M)        0.00       6.88 r
  data arrival time                                                  6.88

  clock SCAN_CLK (rise edge)                             25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  U0_Register_File/Memory_reg[2][2]/CK (SDFFRQX2M)        0.00      24.80 r
  library setup time                                     -0.62      24.18
  data required time                                                24.18
  --------------------------------------------------------------------------
  data required time                                                24.18
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                       17.29


1
