sv xil_defaultlib --include "../../../../axi_vip.srcs/sources_1/bd/axi_sim/ipshared/ec67/hdl" --include "../../../../axi_vip.srcs/sources_1/bd/axi_sim/ipshared/02c8/hdl/verilog" \
"../../../bd/axi_sim/ip/axi_sim_axi_vip_0_0/sim/axi_sim_axi_vip_0_0_pkg.sv" \
"../../../bd/axi_sim/ip/axi_sim_axi_vip_0_0/sim/axi_sim_axi_vip_0_0.sv" \

verilog xil_defaultlib --include "../../../../axi_vip.srcs/sources_1/bd/axi_sim/ipshared/ec67/hdl" --include "../../../../axi_vip.srcs/sources_1/bd/axi_sim/ipshared/02c8/hdl/verilog" \
"../../../bd/axi_sim/ip/axi_sim_blk_mem_gen_0_0/sim/axi_sim_blk_mem_gen_0_0.v" \
"../../../bd/axi_sim/ipshared/68f7/hdl/sim_clk_gen.v" \
"../../../bd/axi_sim/ip/axi_sim_sim_clk_gen_0_0/sim/axi_sim_sim_clk_gen_0_0.v" \
"../../../bd/axi_sim/ip/axi_sim_xbar_0/sim/axi_sim_xbar_0.v" \
"../../../bd/axi_sim/ip/axi_sim_auto_pc_0/sim/axi_sim_auto_pc_0.v" \
"../../../bd/axi_sim/sim/axi_sim.v" \

verilog xil_defaultlib "glbl.v"

nosort
