<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e1098"><registerName>PLLPHADJ</registerName><registerNameMore><registerNameFull>PLLPHADJ</registerNameFull></registerNameMore><registerBody><registerDescription>PLL phase registers</registerDescription><registerProperties><registerPropset><addressOffset>0x2c</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0x8000</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e1109"><bitFieldName>OUT0_PHSINIT</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Init values for phase selection registers of FOUTDIV[0]</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e1124"><bitFieldName>OUT1_PHSINIT</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Init values for phase selection registers of FOUTDIV[1]</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>4</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e1139"><bitFieldName>OUT2_PHSINIT</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Init values for phase selection registers of FOUTDIV[2]</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e1154"><bitFieldName>OUT3_PHSINIT</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Init values for phase selection registers of FOUTDIV[3]</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>12</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e1169"><bitFieldName>OUT4_PHSINIT</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Init values for phase selection registers of FOUTDIV[4]</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e1184"><bitFieldName>PHASE_LOAD_N</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Load init values of phase selection registers.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>