verilog xil_defaultlib --include "../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ipshared/ec67/hdl" --include "../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ipshared/8c62/hdl" --include "../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_processing_system7_0_0" --include "../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ipshared/c923" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_processing_system7_0_0/sim/ST_TEST_processing_system7_0_0.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_clk_wiz_0_0/ST_TEST_clk_wiz_0_0_clk_wiz.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_clk_wiz_0_0/ST_TEST_clk_wiz_0_0.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_xbar_0/sim/ST_TEST_xbar_0.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_xlconcat_0_1/sim/ST_TEST_xlconcat_0_1.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_clk_wiz_1_0/ST_TEST_clk_wiz_1_0_clk_wiz.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_clk_wiz_1_0/ST_TEST_clk_wiz_1_0.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_clk_wiz_2_0/ST_TEST_clk_wiz_2_0_clk_wiz.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_clk_wiz_2_0/ST_TEST_clk_wiz_2_0.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_xlconcat_1_0/sim/ST_TEST_xlconcat_1_0.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_selectio_wiz_0_1/ST_TEST_selectio_wiz_0_1_selectio_wiz.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_selectio_wiz_0_1/ST_TEST_selectio_wiz_0_1.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_selectio_wiz_0_2/ST_TEST_selectio_wiz_0_2_selectio_wiz.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_selectio_wiz_0_2/ST_TEST_selectio_wiz_0_2.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_selectio_wiz_1_0/ST_TEST_selectio_wiz_1_0_selectio_wiz.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_selectio_wiz_1_0/ST_TEST_selectio_wiz_1_0.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_selectio_wiz_2_0/ST_TEST_selectio_wiz_2_0_selectio_wiz.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_selectio_wiz_2_0/ST_TEST_selectio_wiz_2_0.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_util_vector_logic_0_0/sim/ST_TEST_util_vector_logic_0_0.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_xlconstant_1_0/sim/ST_TEST_xlconstant_1_0.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_xlconstant_1_1/sim/ST_TEST_xlconstant_1_1.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_xlconcat_2_0/sim/ST_TEST_xlconcat_2_0.v" \
"../../../../ST_TEST.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_auto_pc_0/sim/ST_TEST_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
