<profile>

<section name = "Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_72_2'" level="0">
<item name = "Date">Fri Nov 22 20:01:12 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">lenet_proj</item>
<item name = "Solution">lenet_predict (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvf1517-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.186 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1605, 1605, 16.050 us, 16.050 us, 1605, 1605, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_72_2">1603, 1603, 12, 8, 1, 200, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 43, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 154, -</column>
<column name="Register">-, -, 181, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln72_fu_121_p2">+, 0, 0, 16, 9, 2</column>
<column name="icmp_ln72_fu_99_p2">icmp, 0, 0, 16, 9, 8</column>
<column name="or_ln72_fu_110_p2">or, 0, 0, 9, 9, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j">9, 2, 9, 18</column>
<column name="grp_fu_76_p0">14, 3, 32, 96</column>
<column name="grp_fu_76_p1">14, 3, 32, 96</column>
<column name="grp_fu_80_p0">14, 3, 32, 96</column>
<column name="j_2_fu_40">9, 2, 9, 18</column>
<column name="sum_2_fu_36">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln72_reg_160">1, 0, 1, 0</column>
<column name="j_2_fu_40">9, 0, 9, 0</column>
<column name="mul7_1_i_reg_194">32, 0, 32, 0</column>
<column name="mul7_i_reg_184">32, 0, 32, 0</column>
<column name="pool2_output_load_1_reg_179">32, 0, 32, 0</column>
<column name="sum_2_fu_36">32, 0, 32, 0</column>
<column name="sum_3_reg_199">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="grp_fu_303_p_din0">out, 32, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="grp_fu_303_p_din1">out, 32, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="grp_fu_303_p_opcode">out, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="grp_fu_303_p_dout0">in, 32, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="grp_fu_303_p_ce">out, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="grp_fu_698_p_din0">out, 32, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="grp_fu_698_p_din1">out, 32, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="grp_fu_698_p_dout0">in, 32, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="grp_fu_698_p_ce">out, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="pool2_output_address0">out, 9, ap_memory, pool2_output, array</column>
<column name="pool2_output_ce0">out, 1, ap_memory, pool2_output, array</column>
<column name="pool2_output_q0">in, 32, ap_memory, pool2_output, array</column>
<column name="pool2_output_address1">out, 9, ap_memory, pool2_output, array</column>
<column name="pool2_output_ce1">out, 1, ap_memory, pool2_output, array</column>
<column name="pool2_output_q1">in, 32, ap_memory, pool2_output, array</column>
<column name="sum_2_out">out, 32, ap_vld, sum_2_out, pointer</column>
<column name="sum_2_out_ap_vld">out, 1, ap_vld, sum_2_out, pointer</column>
</table>
</item>
</section>
</profile>
