# RISC_V_pipelined_processor
RISC_V pipelined base implementation using systemverilog
![pipe_line rv32i](https://github.com/humayunsiraj123/RISC_V_pipeline/assets/58903281/56f91255-b7bd-4a34-8497-3b288c9b00bc)
