{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576037355378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576037355378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 21:09:15 2019 " "Processing started: Tue Dec 10 21:09:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576037355378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037355378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037355378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576037356026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576037356026 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slowclk.v(13) " "Verilog HDL information at slowclk.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "../Files/slowclk.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/slowclk.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576037367839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 3/files/slowclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 3/files/slowclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 slowclk " "Found entity 1: slowclk" {  } { { "../Files/slowclk.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/slowclk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576037367839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037367839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 3/files/mach.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 3/files/mach.v" { { "Info" "ISGN_ENTITY_NAME" "1 mach " "Found entity 1: mach" {  } { { "../Files/mach.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/mach.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576037367847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037367847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 3/files/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 3/files/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../Files/counter.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576037367847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037367847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 3/files/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 3/files/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../Files/sevenseg.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576037367859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037367859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 3/files/ol.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 3/files/ol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ol " "Found entity 1: ol" {  } { { "../Files/ol.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576037367859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037367859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 3/files/nsl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 3/files/nsl.v" { { "Info" "ISGN_ENTITY_NAME" "1 nsl " "Found entity 1: nsl" {  } { { "../Files/nsl.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/nsl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576037367869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037367869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 3/files/csl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 3/files/csl.v" { { "Info" "ISGN_ENTITY_NAME" "1 csl " "Found entity 1: csl" {  } { { "../Files/csl.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/csl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576037367869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037367869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 3/files/toggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 3/files/toggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 toggle " "Found entity 1: toggle" {  } { { "../Files/toggle.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/toggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576037367879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037367879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 3/files/lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 3/files/lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576037367879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037367879 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkdiv.v(10) " "Verilog HDL information at clkdiv.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "../Files/clkdiv.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/clkdiv.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576037367889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 3/files/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 3/files/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "../Files/clkdiv.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576037367889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037367889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 3/files/ctlmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 3/files/ctlmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctlmem " "Found entity 1: ctlmem" {  } { { "../Files/ctlmem.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ctlmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576037367897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037367897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576037367968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slowclk slowclk:D1 " "Elaborating entity \"slowclk\" for hierarchy \"slowclk:D1\"" {  } { { "../Files/lab3.v" "D1" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037367978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 slowclk.v(11) " "Verilog HDL assignment warning at slowclk.v(11): truncated value with size 32 to match size of target (1)" {  } { { "../Files/slowclk.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/slowclk.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576037367978 "|lab3|slowclk:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:C1 " "Elaborating entity \"counter\" for hierarchy \"counter:C1\"" {  } { { "../Files/lab3.v" "C1" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037367978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(9) " "Verilog HDL assignment warning at counter.v(9): truncated value with size 32 to match size of target (4)" {  } { { "../Files/counter.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/counter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576037367993 "|lab3|counter:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctlmem ctlmem:S1 " "Elaborating entity \"ctlmem\" for hierarchy \"ctlmem:S1\"" {  } { { "../Files/lab3.v" "S1" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037367993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ctlmem:S1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ctlmem:S1\|altsyncram:altsyncram_component\"" {  } { { "../Files/ctlmem.v" "altsyncram_component" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ctlmem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037368072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctlmem:S1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ctlmem:S1\|altsyncram:altsyncram_component\"" {  } { { "../Files/ctlmem.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ctlmem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037368072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctlmem:S1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ctlmem:S1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Files/ctlmem.mif " "Parameter \"init_file\" = \"../Files/ctlmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576037368072 ""}  } { { "../Files/ctlmem.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ctlmem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576037368072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_25b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_25b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_25b1 " "Found entity 1: altsyncram_25b1" {  } { { "db/altsyncram_25b1.tdf" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/System/db/altsyncram_25b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576037368125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037368125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_25b1 ctlmem:S1\|altsyncram:altsyncram_component\|altsyncram_25b1:auto_generated " "Elaborating entity \"altsyncram_25b1\" for hierarchy \"ctlmem:S1\|altsyncram:altsyncram_component\|altsyncram_25b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037368125 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "252 256 0 1 1 " "252 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "4 255 " "Addresses ranging from 4 to 255 are not initialized" {  } { { "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ctlmem.mif" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ctlmem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1576037368141 ""}  } { { "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ctlmem.mif" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ctlmem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1576037368141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mach mach:M1 " "Elaborating entity \"mach\" for hierarchy \"mach:M1\"" {  } { { "../Files/lab3.v" "M1" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037368178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv mach:M1\|clkdiv:D1 " "Elaborating entity \"clkdiv\" for hierarchy \"mach:M1\|clkdiv:D1\"" {  } { { "../Files/mach.v" "D1" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/mach.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037368178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clkdiv.v(13) " "Verilog HDL assignment warning at clkdiv.v(13): truncated value with size 32 to match size of target (25)" {  } { { "../Files/clkdiv.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/clkdiv.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576037368178 "|lab3|clkdiv:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csl mach:M1\|csl:C1 " "Elaborating entity \"csl\" for hierarchy \"mach:M1\|csl:C1\"" {  } { { "../Files/mach.v" "C1" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/mach.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037368178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nsl mach:M1\|nsl:N1 " "Elaborating entity \"nsl\" for hierarchy \"mach:M1\|nsl:N1\"" {  } { { "../Files/mach.v" "N1" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/mach.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037368194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ol mach:M1\|ol:O1 " "Elaborating entity \"ol\" for hierarchy \"mach:M1\|ol:O1\"" {  } { { "../Files/mach.v" "O1" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/mach.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037368194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg mach:M1\|sevenseg:S5 " "Elaborating entity \"sevenseg\" for hierarchy \"mach:M1\|sevenseg:S5\"" {  } { { "../Files/mach.v" "S5" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/mach.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037368194 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ctlmem:S1\|altsyncram:altsyncram_component\|altsyncram_25b1:auto_generated\|q_a\[4\] " "Synthesized away node \"ctlmem:S1\|altsyncram:altsyncram_component\|altsyncram_25b1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_25b1.tdf" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/System/db/altsyncram_25b1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Files/ctlmem.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ctlmem.v" 81 0 0 } } { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576037368325 "|lab3|ctlmem:S1|altsyncram:altsyncram_component|altsyncram_25b1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ctlmem:S1\|altsyncram:altsyncram_component\|altsyncram_25b1:auto_generated\|q_a\[5\] " "Synthesized away node \"ctlmem:S1\|altsyncram:altsyncram_component\|altsyncram_25b1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_25b1.tdf" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/System/db/altsyncram_25b1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Files/ctlmem.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ctlmem.v" 81 0 0 } } { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576037368325 "|lab3|ctlmem:S1|altsyncram:altsyncram_component|altsyncram_25b1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ctlmem:S1\|altsyncram:altsyncram_component\|altsyncram_25b1:auto_generated\|q_a\[6\] " "Synthesized away node \"ctlmem:S1\|altsyncram:altsyncram_component\|altsyncram_25b1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_25b1.tdf" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/System/db/altsyncram_25b1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Files/ctlmem.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ctlmem.v" 81 0 0 } } { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576037368325 "|lab3|ctlmem:S1|altsyncram:altsyncram_component|altsyncram_25b1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ctlmem:S1\|altsyncram:altsyncram_component\|altsyncram_25b1:auto_generated\|q_a\[7\] " "Synthesized away node \"ctlmem:S1\|altsyncram:altsyncram_component\|altsyncram_25b1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_25b1.tdf" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/System/db/altsyncram_25b1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Files/ctlmem.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ctlmem.v" 81 0 0 } } { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576037368325 "|lab3|ctlmem:S1|altsyncram:altsyncram_component|altsyncram_25b1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1576037368325 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1576037368325 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576037368695 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576037368742 "|lab3|HEX0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576037368742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576037368812 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576037369158 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ctlmem:S1\|altsyncram:altsyncram_component\|altsyncram_25b1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"ctlmem:S1\|altsyncram:altsyncram_component\|altsyncram_25b1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_25b1.tdf" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/System/db/altsyncram_25b1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Files/ctlmem.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/ctlmem.v" 81 0 0 } } { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 37 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037369174 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sjfre/Documents/Quartus Files/Lab 3/System/lab3.map.smsg " "Generated suppressed messages file C:/Users/sjfre/Documents/Quartus Files/Lab 3/System/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037369212 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576037369381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576037369381 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576037369481 "|lab3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576037369481 "|lab3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576037369481 "|lab3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576037369481 "|lab3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576037369481 "|lab3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576037369481 "|lab3|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../Files/lab3.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 3/Files/lab3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576037369481 "|lab3|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576037369481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576037369481 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576037369481 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576037369481 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576037369481 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576037369481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576037369528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 21:09:29 2019 " "Processing ended: Tue Dec 10 21:09:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576037369528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576037369528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576037369528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576037369528 ""}
