Running: F:\Xilinx\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/ise project/alu/alu_test_isim_beh.exe -prj F:/ise project/alu/alu_test_beh.prj work.alu_test work.glbl 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/ise project/alu/alu.v" into library work
Analyzing Verilog file "F:/ise project/alu/alu_test.v" into library work
Analyzing Verilog file "F:/Xilinx/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 179812 KB
Fuse CPU Usage: 327 ms
Compiling module alu
Compiling module alu_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable F:/ise project/alu/alu_test_isim_beh.exe
Fuse Memory Usage: 184264 KB
Fuse CPU Usage: 375 ms
