V 51
K 367470657800 or18
Y 0
D 0 0 850 1100
Z 0
i 88
I 88 virtex2p:AND5 1 215 730 0 1 '
C 47 3 5 0
C 47 12 4 0
C 47 5 3 0
C 47 6 1 0
C 47 7 7 0
C 83 1 6 0
N 83
J 295 790 2
J 415 790 1
S 1 2
L 325 790 20 0 3 0 1 0 O
T 705 75 30 0 3 JRG
Q 14 0 0
T 700 30 10 0 3 A
T 710 50 10 0 9 1
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 630 50 10 0 9 3rd October 2003
T 802 126 25 0 9 Page xx
Q 11 0 0
N 47
J 85 645 7
J 170 645 9
J 215 750 2
J 170 750 11
J 215 790 2
J 215 810 2
J 215 830 2
J 170 830 9
J 170 810 11
J 170 790 11
J 170 770 11
J 215 770 2
B 1 2
L 85 655 20 0 3 0 1 0 I[4:0]
B 2 4
S 4 3
L 190 750 10 0 3 0 1 0 I4
B 4 11
S 10 5
L 190 790 10 0 3 0 1 0 I2
S 9 6
L 190 810 10 0 3 0 1 0 I1
S 8 7
L 190 830 10 0 3 0 1 0 I0
B 9 8
B 10 9
B 11 10
S 11 12
L 190 770 10 0 3 0 1 0 I3
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 615 100 10 0 9 VIRTEX Family AND5_BUS  Macro
T 585 80 10 0 9 5-Bit AND Gate w/bus input
E
