* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Oct 8 2022 16:56:28

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/Kyle/Downloads/Github/FPGA-Projects/LED_Blink/LED_BLINK/LED_BLINK_Implmnt\sbt\netlist\oadb-LED_blink  --package  VQ100  --outdir  C:/Users/Kyle/Downloads/Github/FPGA-Projects/LED_Blink/LED_BLINK/LED_BLINK_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Kyle/Downloads/Github/FPGA-Projects/LED_Blink/LED_BLINK/LED_BLINK_Implmnt\sbt\outputs\placer\LED_blink_pl.sdc  --dst_sdc_file  C:/Users/Kyle/Downloads/Github/FPGA-Projects/LED_Blink/LED_BLINK/LED_BLINK_Implmnt\sbt\outputs\packer\LED_blink_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: VQ100
Size: 12 X 16

***** Design Utilization Info *****
Design: LED_blink
Used Logic Cell: 243/1280
Used Logic Tile: 41/160
Used IO Cell:    5/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: i_Clk_c_g
Clock Source: i_clk 
Clock Driver: i_Clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 132
Fanout to Tile: 31


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 8 0   
11|   0 0 0 0 0 0 0 1 6 0 8 1   
10|   0 0 0 0 0 0 0 4 8 0 8 1   
 9|   0 0 0 0 0 0 1 7 8 0 8 0   
 8|   0 0 0 0 0 5 8 8 0 0 2 0   
 7|   0 0 0 0 0 8 8 8 0 0 0 0   
 6|   0 0 0 0 0 0 2 8 0 0 0 7   
 5|   0 0 0 0 0 0 0 0 7 0 3 8   
 4|   0 0 0 0 0 0 1 7 8 0 1 8   
 3|   0 0 0 0 0 0 8 8 8 0 6 8   
 2|   0 0 0 0 0 0 0 3 8 0 3 7   
 1|   0 0 0 0 0 0 0 0 0 0 8 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.93

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0 14  0    
11|     0  0  0  0  0  0  0  2 13  0 16  4    
10|     0  0  0  0  0  0  0 11 18  0 16  4    
 9|     0  0  0  0  0  0  4 14  8  0 16  0    
 8|     0  0  0  0  0 12 19 16  0  0  6  0    
 7|     0  0  0  0  0  8 17 16  0  0  0  0    
 6|     0  0  0  0  0  0  6 16  0  0  0 14    
 5|     0  0  0  0  0  0  0  0 14  0 12 16    
 4|     0  0  0  0  0  0  1 22 16  0  4 16    
 3|     0  0  0  0  0  0  8 14 16  0 12 16    
 2|     0  0  0  0  0  0  0  9 16  0  8 15    
 1|     0  0  0  0  0  0  0  0  0  0  8  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 12.02

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0 18  0    
11|     0  0  0  0  0  0  0  2 18  0 16  4    
10|     0  0  0  0  0  0  0 13 24  0 16  4    
 9|     0  0  0  0  0  0  4 14  8  0 16  0    
 8|     0  0  0  0  0 14 25 16  0  0  6  0    
 7|     0  0  0  0  0  8 26 16  0  0  0  0    
 6|     0  0  0  0  0  0  6 16  0  0  0 14    
 5|     0  0  0  0  0  0  0  0 14  0 12 16    
 4|     0  0  0  0  0  0  1 24 16  0  4 16    
 3|     0  0  0  0  0  0  8 25 16  0 17 16    
 2|     0  0  0  0  0  0  0 10 16  0  8 22    
 1|     0  0  0  0  0  0  0  0  0  0  8  0    
 0|                                           

Maximum number of input pins per logic tile: 26
Average number of input pins per logic tile: 13.49

***** Run Time Info *****
Run Time:  0
