module DataMemory(clk, rst, ALU_ResIn, Value_RmIn, 
                  MEM_W_ENIn, MEM_R_ENIn, resultOut);
    input clk, rst;
    input [31:0] Value_RmIn, ALU_ResIn;
    input MEM_R_ENIn, MEM_W_ENIn;

    output reg [31:0] resultOut;

    localparam WordCount = 64;

    reg [31:0] dataMem [0:WordCount - 1];
    wire [31:0] dataAdr, adr;
    assign dataAdr =  ALU_ResIn - 32'd1024;
    assign adr = {2'b00, dataAdr[31:2]};

    integer i;

    always @(negedge clk or posedge rst) begin
        if (rst)
            for (i = 0; i < WordCount; i = i + 1) 
                dataMem[i] <= 32'd0;
        else if (MEM_W_ENIn)
            dataMem[adr] <= Value_RmIn;
    end

    always @(MEM_R_ENIn or adr) begin
        if (MEM_R_ENIn)
            resultOut = dataMem[adr];
    end
    
endmodule