#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14660bb50 .scope module, "water_led_tb" "water_led_tb" 2 5;
 .timescale -9 -9;
v0x146621820_0 .var "clk", 0 0;
v0x1466218c0_0 .net "lout", 3 0, v0x146621660_0;  1 drivers
v0x146621970_0 .var "rst", 0 0;
S_0x146607760 .scope module, "water_led" "water_led" 2 11, 3 1 0, S_0x14660bb50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "led_out";
P_0x1466078d0 .param/l "CNT_MAX" 0 3 2, C4<00000000000000000000000001100100>;
P_0x146607910 .param/l "HIGH_LEVEL" 0 3 3, C4<1>;
P_0x146607950 .param/l "LOW_LEVEL" 0 3 4, C4<0>;
v0x1466119f0_0 .net "clock", 0 0, v0x146621820_0;  1 drivers
v0x146621500_0 .var "counter", 31 0;
v0x1466215b0_0 .var "has_count_500ms", 0 0;
v0x146621660_0 .var "led_out", 3 0;
v0x146621710_0 .net "reset", 0 0, v0x146621970_0;  1 drivers
E_0x1466087d0 .event posedge, v0x1466119f0_0;
    .scope S_0x146607760;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146621660_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146621500_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1466215b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x146607760;
T_1 ;
    %wait E_0x1466087d0;
    %load/vec4 v0x146621710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x146621500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1466215b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x146621500_0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x146621500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1466215b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x146621500_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x146621500_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x146607760;
T_2 ;
    %wait E_0x1466087d0;
    %load/vec4 v0x146621710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x146621660_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1466215b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x146621660_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x146621660_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x146621660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x146621660_0, 0;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1466215b0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14660bb50;
T_3 ;
    %vpi_call 2 18 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14660bb50 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146621820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146621970_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146621970_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146621970_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146621970_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x14660bb50;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x146621820_0;
    %inv;
    %store/vec4 v0x146621820_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./test/water_led_tb.v";
    "/Users/baijiale/Documents/Code/fpga-design-uestc/stage1/task1_water_led/mod/water_led.v";
