
*** Running vivado
    with args -log ebaz4205_axis2c_combine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_axis2c_combine_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ebaz4205_axis2c_combine_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.129 ; gain = 0.023 ; free physical = 223 ; free virtual = 5726
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axi_dynclk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_ps2_mouse'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_axis2c_combine_0_0
Command: synth_design -top ebaz4205_axis2c_combine_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 918011

*** Running vivado
    with args -log ebaz4205_axis2c_combine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_axis2c_combine_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ebaz4205_axis2c_combine_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1405.512 ; gain = 0.023 ; free physical = 18094 ; free virtual = 22792
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axi_dynclk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_ps2_mouse'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_axis2c_combine_0_0
Command: synth_design -top ebaz4205_axis2c_combine_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8069
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2045.617 ; gain = 371.738 ; free physical = 7437 ; free virtual = 12151
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.121; parent = 1117.648; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3024.992; parent = 2048.590; children = 976.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ebaz4205_axis2c_combine_0_0' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis2c_combine_0_0/synth/ebaz4205_axis2c_combine_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'axis2c_combine' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis2c_combine.vhd:18]
WARNING: [Synth 8-614] signal 'aresetn' is read in the process but is not in the sensitivity list [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis2c_combine.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axis2c_combine' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis2c_combine.vhd:18]
INFO: [Synth 8-6155] done synthesizing module 'ebaz4205_axis2c_combine_0_0' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis2c_combine_0_0/synth/ebaz4205_axis2c_combine_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2115.555 ; gain = 441.676 ; free physical = 7159 ; free virtual = 11883
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.121; parent = 1117.648; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3091.961; parent = 2115.559; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2130.398 ; gain = 456.520 ; free physical = 7087 ; free virtual = 11811
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.121; parent = 1117.648; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3106.805; parent = 2130.402; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2130.398 ; gain = 456.520 ; free physical = 7091 ; free virtual = 11815
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.121; parent = 1117.648; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3106.805; parent = 2130.402; children = 976.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2130.398 ; gain = 0.000 ; free physical = 7113 ; free virtual = 11839
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.148 ; gain = 0.000 ; free physical = 7286 ; free virtual = 12023
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2270.148 ; gain = 0.000 ; free physical = 7291 ; free virtual = 12029
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 7372 ; free virtual = 12114
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.121; parent = 1117.648; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 7356 ; free virtual = 12098
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.121; parent = 1117.648; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 7339 ; free virtual = 12081
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.121; parent = 1117.648; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 7243 ; free virtual = 11990
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.121; parent = 1117.648; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 7529 ; free virtual = 12285
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.121; parent = 1117.648; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 7306 ; free virtual = 12119
Synthesis current peak Physical Memory [PSS] (MB): peak = 1312.879; parent = 1189.511; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 7301 ; free virtual = 12115
Synthesis current peak Physical Memory [PSS] (MB): peak = 1312.978; parent = 1189.609; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 7282 ; free virtual = 12096
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.091; parent = 1189.723; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 6621 ; free virtual = 11435
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.247; parent = 1189.879; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 6615 ; free virtual = 11429
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.247; parent = 1189.879; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 6595 ; free virtual = 11409
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.247; parent = 1189.879; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 6576 ; free virtual = 11391
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.247; parent = 1189.879; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 6558 ; free virtual = 11373
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.247; parent = 1189.879; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 6549 ; free virtual = 11364
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.247; parent = 1189.879; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    16|
|5     |FDCE |    34|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 6537 ; free virtual = 11352
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.247; parent = 1189.879; children = 123.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3214.539; parent = 2238.137; children = 976.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2270.148 ; gain = 456.520 ; free physical = 6516 ; free virtual = 11331
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2270.148 ; gain = 596.270 ; free physical = 6500 ; free virtual = 11315
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.148 ; gain = 0.000 ; free physical = 6467 ; free virtual = 11283
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.148 ; gain = 0.000 ; free physical = 6344 ; free virtual = 11161
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: be312bea
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2270.148 ; gain = 864.637 ; free physical = 6540 ; free virtual = 11358
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_axis2c_combine_0_0_synth_1/ebaz4205_axis2c_combine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ebaz4205_axis2c_combine_0_0, cache-ID = 50bfe2db7581ff6b
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_axis2c_combine_0_0_synth_1/ebaz4205_axis2c_combine_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_axis2c_combine_0_0_utilization_synth.rpt -pb ebaz4205_axis2c_combine_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 12:01:32 2023...
