$date
	Thu Sep 14 09:30:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! f $end
$var reg 4 " W [0:3] $end
$var integer 32 # i [31:0] $end
$scope module q $end
$var wire 4 $ W [0:3] $end
$var wire 1 ! f $end
$var wire 4 % M [0:3] $end
$scope module w1 $end
$var wire 2 & S [1:0] $end
$var wire 4 ' W [0:3] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 '
b0 &
b1101 %
b0 $
b0 #
b0 "
1!
$end
#10
b1010 %
b1010 '
b1 "
b1 $
b1 #
#20
b1101 %
b1101 '
b10 "
b10 $
b10 #
#30
0!
b0 %
b0 '
b11 "
b11 $
b11 #
#40
1!
b1101 %
b1101 '
b1 &
b100 "
b100 $
b100 #
#50
0!
b1010 %
b1010 '
b101 "
b101 $
b101 #
#60
1!
b1101 %
b1101 '
b110 "
b110 $
b110 #
#70
0!
b0 %
b0 '
b111 "
b111 $
b111 #
#80
b1101 %
b1101 '
b10 &
b1000 "
b1000 $
b1000 #
#90
1!
b1010 %
b1010 '
b1001 "
b1001 $
b1001 #
#100
0!
b1101 %
b1101 '
b1010 "
b1010 $
b1010 #
#110
b0 %
b0 '
b1011 "
b1011 $
b1011 #
#120
1!
b1101 %
b1101 '
b11 &
b1100 "
b1100 $
b1100 #
#130
0!
b1010 %
b1010 '
b1101 "
b1101 $
b1101 #
#140
1!
b1101 %
b1101 '
b1110 "
b1110 $
b1110 #
#150
0!
b0 %
b0 '
b1111 "
b1111 $
b1111 #
#160
b10000 #
