 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 20 17:59:59 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0087    0.0046     0.5046 f                   
  tdi (net)                      6                 0.0000     0.5046 f                   
  U269/Z (BUFFD1BWP16P90CPD)             0.0055    0.0137 *   0.5183 f                   0.80
  n467 (net)                     1                 0.0000     0.5183 f                   
  U548/ZN (INVD1BWP16P90CPD)             0.0108    0.0103 *   0.5286 r                   0.80
  n461 (net)                     1                 0.0000     0.5286 r                   
  U547/ZN (INVD4BWP16P90CPD)             0.0985    0.0668 *   0.5955 f                   0.80
  dbg_datf_si[0] (net)           1                 0.0000     0.5955 f                   
  dbg_datf_si[0] (out)                   0.0990    0.0135 *   0.6090 f                   
  data arrival time                                           0.6090                     

  clock clock (rise edge)                          1.1900     1.1900                     
  clock network delay (ideal)                      0.0000     1.1900                     
  clock uncertainty                               -0.0700     1.1200                     
  output external delay                           -0.5000     0.6200                     
  data required time                                          0.6200                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6200                     
  data arrival time                                          -0.6090                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0110                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0052    0.0010     0.5010 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5010 f                   
  U281/ZN (AOI22D1BWP16P90CPDULVT)                      0.0081    0.0074 *   0.5085 r                   0.80
  n455 (net)                                    1                 0.0000     0.5085 r                   
  U278/ZN (ND2D1BWP16P90CPDULVT)                        0.0072    0.0072 *   0.5157 f                   0.80
  n256 (net)                                    1                 0.0000     0.5157 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0072    0.0001 *   0.5157 f                   0.80
  data arrival time                                                          0.5157                     

  clock clock (fall edge)                                         0.5950     0.5950                     
  clock network delay (ideal)                                     0.0000     0.5950                     
  clock uncertainty                                              -0.0700     0.5250                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5250 f                   
  library setup time                                             -0.0092     0.5158                     
  data required time                                                         0.5158                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5158                     
  data arrival time                                                         -0.5157                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0001                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5950     0.5950                     
  clock network delay (ideal)                                     0.0000     0.5950                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0400   0.0000    0.5950 f    i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0063    0.0390     0.6340 r                   0.80
  n404 (net)                                    1                 0.0000     0.6340 r                   
  U531/Z (CKBD14BWP16P90CPDULVT)                        0.0215    0.0219 *   0.6558 r                   0.80
  tdo (net)                                     1                 0.0000     0.6558 r                   
  tdo (out)                                             0.0225    0.0061 *   0.6620 r                   
  data arrival time                                                          0.6620                     

  clock clock (rise edge)                                         1.1900     1.1900                     
  clock network delay (ideal)                                     0.0000     1.1900                     
  clock uncertainty                                              -0.0700     1.1200                     
  output external delay                                          -0.5000     0.6200                     
  data required time                                                         0.6200                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6200                     
  data arrival time                                                         -0.6620                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0420                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0329   0.0841   0.0841 r 0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0841 r                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0333    0.0343 *   0.1184 f                   0.80
  n391 (net)                                    8                 0.0000     0.1184 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0201    0.0232 *   0.1416 r                   0.80
  n219 (net)                                    3                 0.0000     0.1416 r                   
  U271/ZN (IND2D1BWP16P90CPD)                           0.0512    0.0414 *   0.1830 f                   0.80
  n217 (net)                                    7                 0.0000     0.1830 f                   
  U272/ZN (IND2D1BWP16P90CPD)                           0.0185    0.0208 *   0.2038 r                   0.80
  n141 (net)                                    2                 0.0000     0.2038 r                   
  U282/ZN (NR3SKPBD1BWP16P90CPD)                        0.0180    0.0190 *   0.2228 f                   0.80
  n143 (net)                                    1                 0.0000     0.2228 f                   
  U276/ZN (IAO21D1BWP16P90CPD)                          0.0248    0.0225 *   0.2453 r                   0.80
  n146 (net)                                    4                 0.0000     0.2453 r                   
  U275/Z (OA21D1BWP16P90CPD)                            0.0098    0.0283 *   0.2736 r                   0.80
  n453 (net)                                    1                 0.0000     0.2736 r                   
  U279/ZN (AOI21D2BWP16P90CPDULVT)                      0.0081    0.0053 *   0.2789 f                   0.80
  n452 (net)                                    1                 0.0000     0.2789 f                   
  U278/ZN (ND2D1BWP16P90CPDULVT)                        0.0060    0.0054 *   0.2843 r                   0.80
  n256 (net)                                    1                 0.0000     0.2843 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0060    0.0001 *   0.2844 r                   0.80
  data arrival time                                                          0.2844                     

  clock clock (fall edge)                                         0.5950     0.5950                     
  clock network delay (ideal)                                     0.0000     0.5950                     
  clock uncertainty                                              -0.0700     0.5250                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5250 f                   
  library setup time                                             -0.0051     0.5199                     
  data required time                                                         0.5199                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5199                     
  data arrival time                                                         -0.2844                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.2355                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 r                   
  tdi (in)                               0.0064    0.0035     0.5035 r                   
  tdi (net)                      6                 0.0000     0.5035 r                   
  U269/Z (BUFFD1BWP16P90CPD)             0.0041    0.0105 *   0.5140 r                   0.88
  n467 (net)                     1                 0.0000     0.5140 r                   
  U548/ZN (INVD1BWP16P90CPD)             0.0083    0.0082 *   0.5222 f                   0.88
  n461 (net)                     1                 0.0000     0.5222 f                   
  U547/ZN (INVD4BWP16P90CPD)             0.0727    0.0509 *   0.5731 r                   0.88
  dbg_datf_si[0] (net)           1                 0.0000     0.5731 r                   
  dbg_datf_si[0] (out)                   0.0727    0.0066 *   0.5797 r                   
  data arrival time                                           0.5797                     

  clock clock (rise edge)                          1.1900     1.1900                     
  clock network delay (ideal)                      0.0000     1.1900                     
  clock uncertainty                               -0.0100     1.1800                     
  output external delay                           -0.5000     0.6800                     
  data required time                                          0.6800                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6800                     
  data arrival time                                          -0.5797                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.1003                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0038    0.0008     0.5008 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5008 f                   
  U281/ZN (AOI22D1BWP16P90CPDULVT)                      0.0063    0.0065 *   0.5073 r                   0.88
  n455 (net)                                    1                 0.0000     0.5073 r                   
  U278/ZN (ND2D1BWP16P90CPDULVT)                        0.0050    0.0052 *   0.5125 f                   0.88
  n256 (net)                                    1                 0.0000     0.5125 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0050    0.0001 *   0.5126 f                   0.88
  data arrival time                                                          0.5126                     

  clock clock (fall edge)                                         0.5950     0.5950                     
  clock network delay (ideal)                                     0.0000     0.5950                     
  clock uncertainty                                              -0.0100     0.5850                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5850 f                   
  library setup time                                             -0.0078     0.5772                     
  data required time                                                         0.5772                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5772                     
  data arrival time                                                         -0.5126                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0646                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5950     0.5950                     
  clock network delay (ideal)                                     0.0000     0.5950                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0600   0.0000    0.5950 f    i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0046    0.0324     0.6274 r                   0.88
  n404 (net)                                    1                 0.0000     0.6274 r                   
  U531/Z (CKBD14BWP16P90CPDULVT)                        0.0176    0.0182 *   0.6456 r                   0.88
  tdo (net)                                     1                 0.0000     0.6456 r                   
  tdo (out)                                             0.0176    0.0018 *   0.6474 r                   
  data arrival time                                                          0.6474                     

  clock clock (rise edge)                                         1.1900     1.1900                     
  clock network delay (ideal)                                     0.0000     1.1900                     
  clock uncertainty                                              -0.0100     1.1800                     
  output external delay                                          -0.5000     0.6800                     
  data required time                                                         0.6800                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6800                     
  data arrival time                                                         -0.6474                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0326                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0251   0.0692   0.0692 r 0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0692 r                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0230    0.0245 *   0.0937 f                   0.88
  n391 (net)                                    8                 0.0000     0.0937 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0145    0.0187 *   0.1124 r                   0.88
  n219 (net)                                    3                 0.0000     0.1124 r                   
  U271/ZN (IND2D1BWP16P90CPD)                           0.0329    0.0281 *   0.1405 f                   0.88
  n217 (net)                                    7                 0.0000     0.1405 f                   
  U272/ZN (IND2D1BWP16P90CPD)                           0.0126    0.0158 *   0.1563 r                   0.88
  n141 (net)                                    2                 0.0000     0.1563 r                   
  U282/ZN (NR3SKPBD1BWP16P90CPD)                        0.0130    0.0130 *   0.1693 f                   0.88
  n143 (net)                                    1                 0.0000     0.1693 f                   
  U276/ZN (IAO21D1BWP16P90CPD)                          0.0185    0.0178 *   0.1870 r                   0.88
  n146 (net)                                    4                 0.0000     0.1870 r                   
  U275/Z (OA21D1BWP16P90CPD)                            0.0074    0.0206 *   0.2076 r                   0.88
  n453 (net)                                    1                 0.0000     0.2076 r                   
  U279/ZN (AOI21D2BWP16P90CPDULVT)                      0.0058    0.0040 *   0.2116 f                   0.88
  n452 (net)                                    1                 0.0000     0.2116 f                   
  U278/ZN (ND2D1BWP16P90CPDULVT)                        0.0046    0.0048 *   0.2163 r                   0.88
  n256 (net)                                    1                 0.0000     0.2163 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0046    0.0001 *   0.2164 r                   0.88
  data arrival time                                                          0.2164                     

  clock clock (fall edge)                                         0.5950     0.5950                     
  clock network delay (ideal)                                     0.0000     0.5950                     
  clock uncertainty                                              -0.0100     0.5850                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5850 f                   
  library setup time                                             -0.0020     0.5830                     
  data required time                                                         0.5830                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5830                     
  data arrival time                                                         -0.2164                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3666                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0122    0.0064     0.5064 f                   
  tdi (net)                      6                 0.0000     0.5064 f                   
  U269/Z (BUFFD1BWP16P90CPD)             0.0084    0.0208 *   0.5272 f                   0.72
  n467 (net)                     1                 0.0000     0.5272 f                   
  U548/ZN (INVD1BWP16P90CPD)             0.0153    0.0148 *   0.5421 r                   0.72
  n461 (net)                     1                 0.0000     0.5421 r                   
  U547/ZN (INVD4BWP16P90CPD)             0.1348    0.0927 *   0.6347 f                   0.72
  dbg_datf_si[0] (net)           1                 0.0000     0.6347 f                   
  dbg_datf_si[0] (out)                   0.1361    0.0220 *   0.6567 f                   
  data arrival time                                           0.6567                     

  clock clock (rise edge)                          1.1900     1.1900                     
  clock network delay (ideal)                      0.0000     1.1900                     
  clock uncertainty                               -0.0100     1.1800                     
  output external delay                           -0.5000     0.6800                     
  data required time                                          0.6800                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6800                     
  data arrival time                                          -0.6567                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0233                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0073    0.0015     0.5015 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5015 f                   
  U281/ZN (AOI22D1BWP16P90CPDULVT)                      0.0102    0.0096 *   0.5110 r                   0.72
  n455 (net)                                    1                 0.0000     0.5110 r                   
  U278/ZN (ND2D1BWP16P90CPDULVT)                        0.0091    0.0093 *   0.5203 f                   0.72
  n256 (net)                                    1                 0.0000     0.5203 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0091    0.0001 *   0.5205 f                   0.72
  data arrival time                                                          0.5205                     

  clock clock (fall edge)                                         0.5950     0.5950                     
  clock network delay (ideal)                                     0.0000     0.5950                     
  clock uncertainty                                              -0.0100     0.5850                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5850 f                   
  library setup time                                             -0.0123     0.5727                     
  data required time                                                         0.5727                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5727                     
  data arrival time                                                         -0.5205                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0523                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5950     0.5950                     
  clock network delay (ideal)                                     0.0000     0.5950                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0700   0.0000    0.5950 f    i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0079    0.0534     0.6484 r                   0.72
  n404 (net)                                    1                 0.0000     0.6484 r                   
  U531/Z (CKBD14BWP16P90CPDULVT)                        0.0261    0.0272 *   0.6756 r                   0.72
  tdo (net)                                     1                 0.0000     0.6756 r                   
  tdo (out)                                             0.0292    0.0120 *   0.6876 r                   
  data arrival time                                                          0.6876                     

  clock clock (rise edge)                                         1.1900     1.1900                     
  clock network delay (ideal)                                     0.0000     1.1900                     
  clock uncertainty                                              -0.0100     1.1800                     
  output external delay                                          -0.5000     0.6800                     
  data required time                                                         0.6800                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6800                     
  data arrival time                                                         -0.6876                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0076                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0465   0.1350   0.1350 r 0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.1350 r                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0475    0.0514 *   0.1864 f                   0.72
  n391 (net)                                    8                 0.0000     0.1864 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0288    0.0359 *   0.2223 r                   0.72
  n219 (net)                                    3                 0.0000     0.2223 r                   
  U271/ZN (IND2D1BWP16P90CPD)                           0.0753    0.0626 *   0.2849 f                   0.72
  n217 (net)                                    7                 0.0000     0.2849 f                   
  U272/ZN (IND2D1BWP16P90CPD)                           0.0266    0.0335 *   0.3184 r                   0.72
  n141 (net)                                    2                 0.0000     0.3184 r                   
  U282/ZN (NR3SKPBD1BWP16P90CPD)                        0.0254    0.0300 *   0.3484 f                   0.72
  n143 (net)                                    1                 0.0000     0.3484 f                   
  U276/ZN (IAO21D1BWP16P90CPD)                          0.0365    0.0342 *   0.3826 r                   0.72
  n146 (net)                                    4                 0.0000     0.3826 r                   
  U275/Z (OA21D1BWP16P90CPD)                            0.0143    0.0445 *   0.4271 r                   0.72
  n453 (net)                                    1                 0.0000     0.4271 r                   
  U279/ZN (AOI21D2BWP16P90CPDULVT)                      0.0106    0.0072 *   0.4343 f                   0.72
  n452 (net)                                    1                 0.0000     0.4343 f                   
  U278/ZN (ND2D1BWP16P90CPDULVT)                        0.0075    0.0070 *   0.4413 r                   0.72
  n256 (net)                                    1                 0.0000     0.4413 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0075    0.0001 *   0.4414 r                   0.72
  data arrival time                                                          0.4414                     

  clock clock (fall edge)                                         0.5950     0.5950                     
  clock network delay (ideal)                                     0.0000     0.5950                     
  clock uncertainty                                              -0.0100     0.5850                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5850 f                   
  library setup time                                             -0.0025     0.5825                     
  data required time                                                         0.5825                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5825                     
  data arrival time                                                         -0.4414                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.1410                     


1
