{"vcs1":{"timestamp_begin":1769597233.591171358, "rt":7.48, "ut":7.19, "st":0.20}}
{"vcselab":{"timestamp_begin":1769597241.131826830, "rt":0.33, "ut":0.22, "st":0.05}}
{"link":{"timestamp_begin":1769597241.508478069, "rt":0.23, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769597233.332629904}
{"VCS_COMP_START_TIME": 1769597233.332629904}
{"VCS_COMP_END_TIME": 1769597241.789079940}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 353908}}
{"vcselab": {"peak_mem": 173708}}
