#require "rtl"
require_relative "../../../rtl/lib/rtl"
require_relative 'transformer'

module Synchrony

  class Elaborator < Transformer

    def initialize
      $verbose=true
      $verbose=false
    end

    # we suppose that the circuit has been checked in a previous pass.
    def elaborate ast
      begin
        ast.accept(self)
      rescue Exception => e
        puts e.backtrace
        puts e
      end
    end

    def visitRequire req,args=nil
      @lib||={}
      original=req.filename.str
      info 2,"requiring #{original}"
      filename=original.gsub(/\"/,'')
      # load corresponding file, but suffixed by .lib (marshalled version)
      lib=File.basename(filename,'.lib')+".lib"
      if File.exist?(lib)
        @lib[filename]=Marshal.load(File.read(lib))
        info 3,"loaded #{lib} successfully"
      else
        info 3,"ERROR : you required file #{original}, but its corresponding \"#{lib}\" does not exist. Check compilation order."
      end
    end

    def visitCircuit circ,args=nil
      # a circuit yields a 'netlist' (RTL::Circuit)
      @netlist=RTL::Circuit.new(name=circ.name.str)
      info 2,"elaborating '#{name}'"
      @symtable={} # simply-scoped symbol table may suffice.
      $verbose=false
      collect_symbols(circ)
      circ.body.accept(self)
      @netlist.make_lib
      info 2,"netlist for '#{name}' built successfully and put in library"
      info 2,"generating graphviz : #{circ.name.str}.dot"
      @netlist.to_dot
    end

    def collect_symbols circ
      #info 3,"collecting symbols"
      info -1,"collecting symbols"

      circ.inputs.each do |input|
        name=input.name.str
        @netlist.add port=RTL::Port.new(:in,name)
        #====== to make it more beautiful on graphviz...=====
        # intermediate 'sig'....
        @netlist.add sig =RTL::Sig.new("sig_#{name}")
        sig.type=input.type
        port.connect sig
        @symtable[name]=sig
        #====================================================
        port.type=input.type
      end

      circ.outputs.each do |output|
        name=output.name.str
        @netlist.add port=RTL::Port.new(:out,name)
        port.type=output.type
        @symtable[name]=port
      end

      circ.sigs.each do |sig|
        name=sig.name.str
        @netlist.add port=RTL::Sig.new(name)
        port.type=sig.type
        @symtable[name]=port
      end
    end

    def visitBody body,args=nil
      body.stmts.each do |stmt|
        #info 3,"dealing with #{stmt.str}"
        info -1,"dealing with #{stmt.str}"
        assign=mapping=stmt
        case stmt
        when Assignment
          port_sink=@symtable[assign.lhs.str] # get lhs
          port_source=build(assign.rhs)       # build cicuit for rhs
          port_source.connect port_sink       # connect
        when Mapping
          call=mapping.rhs
          call_name=call.name.str
          component=instanciate_component(call_name)
          @netlist.add component
          formal_inputs=component.inputs
          formal_outputs=component.outputs
          call.actual_args.each_with_index do |arg,idx|
            port_source=build(arg)
            port_sink=formal_inputs[idx]
            port_source.connect port_sink
          end
          mapping.lhs.each_with_index do |sig,idx|
            port_source=formal_outputs[idx]
            port_sink=build(sig)
            port_source.connect port_sink
          end
        end
      end
    end

    def instanciate_component name
      if component=@lib[name]
        info 4,"found component '#{name}' in library. Good."
        instance=component.new_instance
        return instance
      else
        info 4,"ERROR : can't find component named '#{call_name}' in library. Did you compiled it ?"
      end
    end

    def build expr
      ident=unary=binary=ternary=parenth=reg=expr
      case expr
      when Ident
        return @symtable[ident.str]
      when Unary
        info -1,"build #{expr.str}"
        op=binary.op.to_s.capitalize
        klass=Object.const_get("RTL::"+op)
        @netlist.add comp=klass.new
        i1=build(unary.expr)
        gate_i1=comp.port_named(:in,'i')
        i1.connect gate_i1
        return comp.port_named(:out,"f")
      when Binary
        info -1,"build #{expr.str}"
        op=binary.op.to_s.capitalize
        klass=Object.const_get("RTL::"+op)
        @netlist.add comp=klass.new
        i1=build(binary.rhs)
        i2=build(binary.lhs)
        gate_i1=comp.port_named(:in,'i1')
        gate_i2=comp.port_named(:in,'i2')
        i1.connect gate_i1
        i2.connect gate_i2
        return comp.port_named(:out,"f")
      when Parenth
        info -1,"build #{expr.str}"
        return build(parenth.expr)
      when Reg
        info 3,"build #{expr.str}"
        e=build(reg.expr)
        @netlist.add reg=RTL::Reg.new
        d=reg.port_named(:in,"d")
        e.connect d
        return reg.port_named(:out,"q")
      when Ternary
        info -1,"build #{expr.str}"
        raise "NIY : ternary"
      else
        raise "ERROR : don't know how to build #{expr.str}"
      end
    end
  end
end
