
build/main.elf:     file format elf32-littlearm

SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
08000194 l    d  .text	00000000 .text
080007e4 l    d  .rodata	00000000 .rodata
080007f8 l    d  .init_array	00000000 .init_array
08000800 l    d  .fini_array	00000000 .fini_array
20000000 l    d  .data	00000000 .data
20000434 l    d  .bss	00000000 .bss
20000454 l    d  ._user_heap_stack	00000000 ._user_heap_stack
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 cc4DqqrT.o
08000774 l       .text	00000000 LoopCopyDataInit
0800076c l       .text	00000000 CopyDataInit
08000788 l       .text	00000000 LoopFillZerobss
08000782 l       .text	00000000 FillZerobss
080007b4 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 crtstuff.c
080007cc l     O .text	00000000 __EH_FRAME_BEGIN__
08000194 l     F .text	00000000 deregister_tm_clones
080001b0 l     F .text	00000000 register_tm_clones
080001d4 l     F .text	00000000 __do_global_dtors_aux
20000434 l       .bss	00000001 completed.1
08000800 l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
080001fc l     F .text	00000000 frame_dummy
20000438 l       .bss	00000018 object.0
080007fc l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 system_stm32f4xx.c
00000000 l    df *ABS*	00000000 timer.c
080004cc l     F .text	00000054 NVIC_SetPriority
08000520 l     F .text	00000044 SysTick_Config
00000000 l    df *ABS*	00000000 rcc.c
00000000 l    df *ABS*	00000000 gpio.c
00000000 l    df *ABS*	00000000 __call_atexit.c
080007b8 l     F .text	00000014 register_fini
00000000 l    df *ABS*	00000000 crti.o
00000000 l    df *ABS*	00000000 crtn.o
00000000 l    df *ABS*	00000000 impure.c
20000008 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 
08000804 l       .fini_array	00000000 __fini_array_end
08000800 l       .fini_array	00000000 __fini_array_start
08000800 l       .init_array	00000000 __init_array_end
080007f8 l       .init_array	00000000 __preinit_array_end
080007f8 l       .init_array	00000000 __init_array_start
080007f8 l       .init_array	00000000 __preinit_array_start
080007b4  w    F .text	00000002 RTC_Alarm_IRQHandler
080007b4  w    F .text	00000002 EXTI2_IRQHandler
080007b4  w    F .text	00000002 DebugMon_Handler
080007b4  w    F .text	00000002 SPI4_IRQHandler
080007b4  w    F .text	00000002 TIM1_CC_IRQHandler
080007b4  w    F .text	00000002 DMA2_Stream5_IRQHandler
080007b4  w    F .text	00000002 HardFault_Handler
080007b4  w    F .text	00000002 DMA1_Stream5_IRQHandler
00004000 g       *ABS*	00000000 _Min_Stack_Size
0800058c g     F .text	0000001c SysTick_Handler
080007b4  w    F .text	00000002 PVD_IRQHandler
080007b4  w    F .text	00000002 SDIO_IRQHandler
080007b4  w    F .text	00000002 TAMP_STAMP_IRQHandler
08000804 g       *ABS*	00000000 _sidata
080007b4  w    F .text	00000002 PendSV_Handler
080007b4  w    F .text	00000002 NMI_Handler
080007f8 g       .init_array	00000000 __exidx_end
080007b4  w    F .text	00000002 EXTI3_IRQHandler
080007b4  w    F .text	00000002 TIM1_UP_TIM10_IRQHandler
080006f4 g     F .text	00000038 enablePeriphClock
080007e4 g       .text	00000000 _etext
20000434 g       .bss	00000000 _sbss
080007b4  w    F .text	00000002 I2C3_ER_IRQHandler
20000434 g     O .data	00000000 .hidden __TMC_END__
080007b4  w    F .text	00000002 EXTI0_IRQHandler
080007b4  w    F .text	00000002 I2C2_EV_IRQHandler
080007b4  w    F .text	00000002 DMA1_Stream2_IRQHandler
080007b4  w    F .text	00000002 FPU_IRQHandler
20000430 g     O .data	00000004 SystemCoreClock
080007b4  w    F .text	00000002 UsageFault_Handler
080007b4  w    F .text	00000002 DMA2_Stream2_IRQHandler
0800072c g     F .text	00000038 GPIO_Init
20000434 g       .bss	00000000 __bss_start__
20000000 g       .data	00000000 _sdata
080007b4  w    F .text	00000002 SPI1_IRQHandler
080007b4  w    F .text	00000002 TIM1_BRK_TIM9_IRQHandler
080007f8 g       .init_array	00000000 __exidx_start
080007b4  w    F .text	00000002 DMA2_Stream3_IRQHandler
080007e4 g     O .rodata	00000004 _global_impure_ptr
08000254 g     F .text	00000048 __libc_init_array
080007b4  w    F .text	00000002 USART6_IRQHandler
080007cc g     F .text	00000000 _init
08000228 g     F .text	0000002c __libc_fini_array
20000454 g       .bss	00000000 _ebss
08000764  w    F .text	00000038 Reset_Handler
080005b8 g     F .text	0000013c RCC_Init
080007b4  w    F .text	00000002 DMA2_Stream0_IRQHandler
080007b4  w    F .text	00000002 TIM4_IRQHandler
080007b4  w    F .text	00000002 I2C1_EV_IRQHandler
080007b4  w    F .text	00000002 DMA1_Stream6_IRQHandler
080007b4  w    F .text	00000002 DMA1_Stream1_IRQHandler
20000454 g       .bss	00000000 __bss_end__
080005a8 g     F .text	0000000e TIM3_IRQHandler
080007b4  w    F .text	00000002 RCC_IRQHandler
00000000 g       *ABS*	00000000 _Min_Heap_Size
080007b4 g       .text	00000002 Default_Handler
080007e8 g     O .rodata	00000010 AHBPrescTable
080007b4  w    F .text	00000002 EXTI15_10_IRQHandler
0800029c g     F .text	00000068 __register_exitproc
080007b4  w    F .text	00000002 ADC_IRQHandler
080007b4  w    F .text	00000002 DMA1_Stream7_IRQHandler
080007b4  w    F .text	00000002 TIM5_IRQHandler
080007b4  w    F .text	00000002 DMA2_Stream7_IRQHandler
080007b4  w    F .text	00000002 I2C3_EV_IRQHandler
080007b4  w    F .text	00000002 EXTI9_5_IRQHandler
080007b4  w    F .text	00000002 RTC_WKUP_IRQHandler
080007b4  w    F .text	00000002 SPI2_IRQHandler
080007b4  w    F .text	00000002 MemManage_Handler
08000304 g     F .text	0000005c main
080007b4  w    F .text	00000002 DMA1_Stream0_IRQHandler
08000564 g     F .text	00000028 SysTick_Init
080007b4  w    F .text	00000002 SVC_Handler
080007b4  w    F .text	00000002 EXTI4_IRQHandler
08000360 g     F .text	0000006c SystemInit
080007d8 g     F .text	00000000 _fini
0800021c g     F .text	0000000c atexit
20000000 g     O .data	00000004 _impure_ptr
20000450 g     O .bss	00000004 ticks
080007b4  w    F .text	00000002 WWDG_IRQHandler
080007b4  w    F .text	00000002 TIM2_IRQHandler
080007b4  w    F .text	00000002 OTG_FS_WKUP_IRQHandler
080007b4  w    F .text	00000002 TIM1_TRG_COM_TIM11_IRQHandler
20010000 g       .isr_vector	00000000 _estack
080007b4  w    F .text	00000002 EXTI1_IRQHandler
20000434 g       .data	00000000 _edata
080007b4  w    F .text	00000002 USART2_IRQHandler
08000000 g     O .isr_vector	00000000 g_pfnVectors
080003cc g     F .text	00000100 SystemCoreClockUpdate
080007b4  w    F .text	00000002 I2C2_ER_IRQHandler
080007b4  w    F .text	00000002 DMA2_Stream1_IRQHandler
080007b4  w    F .text	00000002 FLASH_IRQHandler
080007b4  w    F .text	00000002 DMA2_Stream4_IRQHandler
080007b4  w    F .text	00000002 BusFault_Handler
080007b4  w    F .text	00000002 USART1_IRQHandler
080007b4  w    F .text	00000002 OTG_FS_IRQHandler
080007b4  w    F .text	00000002 SPI3_IRQHandler
080007b4  w    F .text	00000002 DMA1_Stream4_IRQHandler
080007b4  w    F .text	00000002 I2C1_ER_IRQHandler
080007b4  w    F .text	00000002 DMA2_Stream6_IRQHandler
080007b4  w    F .text	00000002 DMA1_Stream3_IRQHandler



Disassembly of section .text:

08000194 <deregister_tm_clones>:
 8000194:	4803      	ldr	r0, [pc, #12]	; (80001a4 <deregister_tm_clones+0x10>)
 8000196:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <deregister_tm_clones+0x14>)
 8000198:	4283      	cmp	r3, r0
 800019a:	d002      	beq.n	80001a2 <deregister_tm_clones+0xe>
 800019c:	4b03      	ldr	r3, [pc, #12]	; (80001ac <deregister_tm_clones+0x18>)
 800019e:	b103      	cbz	r3, 80001a2 <deregister_tm_clones+0xe>
 80001a0:	4718      	bx	r3
 80001a2:	4770      	bx	lr
 80001a4:	20000434 	.word	0x20000434
 80001a8:	20000434 	.word	0x20000434
 80001ac:	00000000 	.word	0x00000000

080001b0 <register_tm_clones>:
 80001b0:	4805      	ldr	r0, [pc, #20]	; (80001c8 <register_tm_clones+0x18>)
 80001b2:	4906      	ldr	r1, [pc, #24]	; (80001cc <register_tm_clones+0x1c>)
 80001b4:	1a0b      	subs	r3, r1, r0
 80001b6:	0fd9      	lsrs	r1, r3, #31
 80001b8:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 80001bc:	1049      	asrs	r1, r1, #1
 80001be:	d002      	beq.n	80001c6 <register_tm_clones+0x16>
 80001c0:	4b03      	ldr	r3, [pc, #12]	; (80001d0 <register_tm_clones+0x20>)
 80001c2:	b103      	cbz	r3, 80001c6 <register_tm_clones+0x16>
 80001c4:	4718      	bx	r3
 80001c6:	4770      	bx	lr
 80001c8:	20000434 	.word	0x20000434
 80001cc:	20000434 	.word	0x20000434
 80001d0:	00000000 	.word	0x00000000

080001d4 <__do_global_dtors_aux>:
 80001d4:	b510      	push	{r4, lr}
 80001d6:	4c06      	ldr	r4, [pc, #24]	; (80001f0 <__do_global_dtors_aux+0x1c>)
 80001d8:	7823      	ldrb	r3, [r4, #0]
 80001da:	b943      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x1a>
 80001dc:	f7ff ffda 	bl	8000194 <deregister_tm_clones>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x20>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x16>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x24>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000434 	.word	0x20000434
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080007cc 	.word	0x080007cc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b04      	ldr	r3, [pc, #16]	; (8000210 <frame_dummy+0x14>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4904      	ldr	r1, [pc, #16]	; (8000214 <frame_dummy+0x18>)
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <frame_dummy+0x1c>)
 8000206:	f3af 8000 	nop.w
 800020a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800020e:	e7cf      	b.n	80001b0 <register_tm_clones>
 8000210:	00000000 	.word	0x00000000
 8000214:	20000438 	.word	0x20000438
 8000218:	080007cc 	.word	0x080007cc

0800021c <atexit>:
 800021c:	2300      	movs	r3, #0
 800021e:	4601      	mov	r1, r0
 8000220:	461a      	mov	r2, r3
 8000222:	4618      	mov	r0, r3
 8000224:	f000 b83a 	b.w	800029c <__register_exitproc>

08000228 <__libc_fini_array>:
 8000228:	b538      	push	{r3, r4, r5, lr}
 800022a:	4b08      	ldr	r3, [pc, #32]	; (800024c <__libc_fini_array+0x24>)
 800022c:	4d08      	ldr	r5, [pc, #32]	; (8000250 <__libc_fini_array+0x28>)
 800022e:	1b5b      	subs	r3, r3, r5
 8000230:	109c      	asrs	r4, r3, #2
 8000232:	d007      	beq.n	8000244 <__libc_fini_array+0x1c>
 8000234:	3b04      	subs	r3, #4
 8000236:	441d      	add	r5, r3
 8000238:	3c01      	subs	r4, #1
 800023a:	f855 3904 	ldr.w	r3, [r5], #-4
 800023e:	4798      	blx	r3
 8000240:	2c00      	cmp	r4, #0
 8000242:	d1f9      	bne.n	8000238 <__libc_fini_array+0x10>
 8000244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000248:	f000 bac6 	b.w	80007d8 <_fini>
 800024c:	08000804 	.word	0x08000804
 8000250:	08000800 	.word	0x08000800

08000254 <__libc_init_array>:
 8000254:	b570      	push	{r4, r5, r6, lr}
 8000256:	4e0d      	ldr	r6, [pc, #52]	; (800028c <__libc_init_array+0x38>)
 8000258:	4d0d      	ldr	r5, [pc, #52]	; (8000290 <__libc_init_array+0x3c>)
 800025a:	1b76      	subs	r6, r6, r5
 800025c:	10b6      	asrs	r6, r6, #2
 800025e:	d006      	beq.n	800026e <__libc_init_array+0x1a>
 8000260:	2400      	movs	r4, #0
 8000262:	f855 3b04 	ldr.w	r3, [r5], #4
 8000266:	3401      	adds	r4, #1
 8000268:	4798      	blx	r3
 800026a:	42a6      	cmp	r6, r4
 800026c:	d1f9      	bne.n	8000262 <__libc_init_array+0xe>
 800026e:	4e09      	ldr	r6, [pc, #36]	; (8000294 <__libc_init_array+0x40>)
 8000270:	4d09      	ldr	r5, [pc, #36]	; (8000298 <__libc_init_array+0x44>)
 8000272:	1b76      	subs	r6, r6, r5
 8000274:	f000 faaa 	bl	80007cc <_init>
 8000278:	10b6      	asrs	r6, r6, #2
 800027a:	d006      	beq.n	800028a <__libc_init_array+0x36>
 800027c:	2400      	movs	r4, #0
 800027e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000282:	3401      	adds	r4, #1
 8000284:	4798      	blx	r3
 8000286:	42a6      	cmp	r6, r4
 8000288:	d1f9      	bne.n	800027e <__libc_init_array+0x2a>
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	080007f8 	.word	0x080007f8
 8000290:	080007f8 	.word	0x080007f8
 8000294:	08000800 	.word	0x08000800
 8000298:	080007f8 	.word	0x080007f8

0800029c <__register_exitproc>:
 800029c:	b470      	push	{r4, r5, r6}
 800029e:	4c18      	ldr	r4, [pc, #96]	; (8000300 <__register_exitproc+0x64>)
 80002a0:	6825      	ldr	r5, [r4, #0]
 80002a2:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 80002a6:	b31c      	cbz	r4, 80002f0 <__register_exitproc+0x54>
 80002a8:	6865      	ldr	r5, [r4, #4]
 80002aa:	2d1f      	cmp	r5, #31
 80002ac:	dc25      	bgt.n	80002fa <__register_exitproc+0x5e>
 80002ae:	b938      	cbnz	r0, 80002c0 <__register_exitproc+0x24>
 80002b0:	1cab      	adds	r3, r5, #2
 80002b2:	3501      	adds	r5, #1
 80002b4:	6065      	str	r5, [r4, #4]
 80002b6:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
 80002ba:	2000      	movs	r0, #0
 80002bc:	bc70      	pop	{r4, r5, r6}
 80002be:	4770      	bx	lr
 80002c0:	eb04 0c85 	add.w	ip, r4, r5, lsl #2
 80002c4:	2802      	cmp	r0, #2
 80002c6:	f8cc 2088 	str.w	r2, [ip, #136]	; 0x88
 80002ca:	f8d4 6188 	ldr.w	r6, [r4, #392]	; 0x188
 80002ce:	f04f 0201 	mov.w	r2, #1
 80002d2:	fa02 f205 	lsl.w	r2, r2, r5
 80002d6:	ea46 0602 	orr.w	r6, r6, r2
 80002da:	f8c4 6188 	str.w	r6, [r4, #392]	; 0x188
 80002de:	f8cc 3108 	str.w	r3, [ip, #264]	; 0x108
 80002e2:	d1e5      	bne.n	80002b0 <__register_exitproc+0x14>
 80002e4:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
 80002e8:	4313      	orrs	r3, r2
 80002ea:	f8c4 318c 	str.w	r3, [r4, #396]	; 0x18c
 80002ee:	e7df      	b.n	80002b0 <__register_exitproc+0x14>
 80002f0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 80002f4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 80002f8:	e7d6      	b.n	80002a8 <__register_exitproc+0xc>
 80002fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80002fe:	e7dd      	b.n	80002bc <__register_exitproc+0x20>
 8000300:	080007e4 	.word	0x080007e4

08000304 <main>:
#include "timer.h"
#include "rcc.h"
#include "gpio.h"

void main(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	af00      	add	r7, sp, #0
    RCC_Init();
 8000308:	f000 f956 	bl	80005b8 <RCC_Init>
    // SystemInit();
    GPIO_Init();
 800030c:	f000 fa0e 	bl	800072c <GPIO_Init>
    SysTick_Init();
 8000310:	f000 f928 	bl	8000564 <SysTick_Init>
    enablePeriphClock();
 8000314:	f000 f9ee 	bl	80006f4 <enablePeriphClock>
    GPIOC->MODER |= GPIO_MODER_MODER13_0;
 8000318:	4b10      	ldr	r3, [pc, #64]	; (800035c <main+0x58>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4a0f      	ldr	r2, [pc, #60]	; (800035c <main+0x58>)
 800031e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000322:	6013      	str	r3, [r2, #0]
    /* GPIOC 9 force reset to "output push-pull" (00) */
    GPIOC->OTYPER &= ~GPIO_OTYPER_OT_13;
 8000324:	4b0d      	ldr	r3, [pc, #52]	; (800035c <main+0x58>)
 8000326:	685b      	ldr	r3, [r3, #4]
 8000328:	4a0c      	ldr	r2, [pc, #48]	; (800035c <main+0x58>)
 800032a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800032e:	6053      	str	r3, [r2, #4]
    /* GPIOC 9 max speed (11) */
    GPIOC->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR13_0 | GPIO_OSPEEDER_OSPEEDR13_1);
 8000330:	4b0a      	ldr	r3, [pc, #40]	; (800035c <main+0x58>)
 8000332:	689b      	ldr	r3, [r3, #8]
 8000334:	4a09      	ldr	r2, [pc, #36]	; (800035c <main+0x58>)
 8000336:	f043 6340 	orr.w	r3, r3, #201326592	; 0xc000000
 800033a:	6093      	str	r3, [r2, #8]
    /* GPIOC 9 set as Pull-Up */
    GPIOC->PUPDR |= GPIO_PUPDR_PUPDR13_0;
 800033c:	4b07      	ldr	r3, [pc, #28]	; (800035c <main+0x58>)
 800033e:	68db      	ldr	r3, [r3, #12]
 8000340:	4a06      	ldr	r2, [pc, #24]	; (800035c <main+0x58>)
 8000342:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000346:	60d3      	str	r3, [r2, #12]
    // GPIOC->BSRRL |= GPIO_BSRR_BR_13;
    // GPIOC->BRR = GPIO_BRR_BR_13;
    GPIOC->BSRRL |= GPIO_BSRR_BS_13;
 8000348:	4b04      	ldr	r3, [pc, #16]	; (800035c <main+0x58>)
 800034a:	8b1b      	ldrh	r3, [r3, #24]
 800034c:	b29b      	uxth	r3, r3
 800034e:	4a03      	ldr	r2, [pc, #12]	; (800035c <main+0x58>)
 8000350:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000354:	b29b      	uxth	r3, r3
 8000356:	8313      	strh	r3, [r2, #24]
    // GPIOC->BSRRH |= GPIO_BSRR_BS_13;
    // GPIOC->BSRRL |= GPIO_BSRR_BS_13;
    // GPIOC->ODR |= 1<<13;
    // GPIOC->ODR &= ~(1<<13);
    while(1) {
 8000358:	e7fe      	b.n	8000358 <main+0x54>
 800035a:	bf00      	nop
 800035c:	40020800 	.word	0x40020800

08000360 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000360:	b480      	push	{r7}
 8000362:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000364:	4b16      	ldr	r3, [pc, #88]	; (80003c0 <SystemInit+0x60>)
 8000366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800036a:	4a15      	ldr	r2, [pc, #84]	; (80003c0 <SystemInit+0x60>)
 800036c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000370:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000374:	4b13      	ldr	r3, [pc, #76]	; (80003c4 <SystemInit+0x64>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4a12      	ldr	r2, [pc, #72]	; (80003c4 <SystemInit+0x64>)
 800037a:	f043 0301 	orr.w	r3, r3, #1
 800037e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000380:	4b10      	ldr	r3, [pc, #64]	; (80003c4 <SystemInit+0x64>)
 8000382:	2200      	movs	r2, #0
 8000384:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000386:	4b0f      	ldr	r3, [pc, #60]	; (80003c4 <SystemInit+0x64>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	4a0e      	ldr	r2, [pc, #56]	; (80003c4 <SystemInit+0x64>)
 800038c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000390:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000394:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000396:	4b0b      	ldr	r3, [pc, #44]	; (80003c4 <SystemInit+0x64>)
 8000398:	4a0b      	ldr	r2, [pc, #44]	; (80003c8 <SystemInit+0x68>)
 800039a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800039c:	4b09      	ldr	r3, [pc, #36]	; (80003c4 <SystemInit+0x64>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	4a08      	ldr	r2, [pc, #32]	; (80003c4 <SystemInit+0x64>)
 80003a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80003a6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80003a8:	4b06      	ldr	r3, [pc, #24]	; (80003c4 <SystemInit+0x64>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80003ae:	4b04      	ldr	r3, [pc, #16]	; (80003c0 <SystemInit+0x60>)
 80003b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80003b4:	609a      	str	r2, [r3, #8]
#endif
}
 80003b6:	bf00      	nop
 80003b8:	46bd      	mov	sp, r7
 80003ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003be:	4770      	bx	lr
 80003c0:	e000ed00 	.word	0xe000ed00
 80003c4:	40023800 	.word	0x40023800
 80003c8:	24003010 	.word	0x24003010

080003cc <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	b087      	sub	sp, #28
 80003d0:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80003d2:	2300      	movs	r3, #0
 80003d4:	613b      	str	r3, [r7, #16]
 80003d6:	2300      	movs	r3, #0
 80003d8:	617b      	str	r3, [r7, #20]
 80003da:	2302      	movs	r3, #2
 80003dc:	60fb      	str	r3, [r7, #12]
 80003de:	2300      	movs	r3, #0
 80003e0:	60bb      	str	r3, [r7, #8]
 80003e2:	2302      	movs	r3, #2
 80003e4:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80003e6:	4b34      	ldr	r3, [pc, #208]	; (80004b8 <SystemCoreClockUpdate+0xec>)
 80003e8:	689b      	ldr	r3, [r3, #8]
 80003ea:	f003 030c 	and.w	r3, r3, #12
 80003ee:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80003f0:	693b      	ldr	r3, [r7, #16]
 80003f2:	2b08      	cmp	r3, #8
 80003f4:	d011      	beq.n	800041a <SystemCoreClockUpdate+0x4e>
 80003f6:	693b      	ldr	r3, [r7, #16]
 80003f8:	2b08      	cmp	r3, #8
 80003fa:	d844      	bhi.n	8000486 <SystemCoreClockUpdate+0xba>
 80003fc:	693b      	ldr	r3, [r7, #16]
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d003      	beq.n	800040a <SystemCoreClockUpdate+0x3e>
 8000402:	693b      	ldr	r3, [r7, #16]
 8000404:	2b04      	cmp	r3, #4
 8000406:	d004      	beq.n	8000412 <SystemCoreClockUpdate+0x46>
 8000408:	e03d      	b.n	8000486 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800040a:	4b2c      	ldr	r3, [pc, #176]	; (80004bc <SystemCoreClockUpdate+0xf0>)
 800040c:	4a2c      	ldr	r2, [pc, #176]	; (80004c0 <SystemCoreClockUpdate+0xf4>)
 800040e:	601a      	str	r2, [r3, #0]
      break;
 8000410:	e03d      	b.n	800048e <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000412:	4b2a      	ldr	r3, [pc, #168]	; (80004bc <SystemCoreClockUpdate+0xf0>)
 8000414:	4a2b      	ldr	r2, [pc, #172]	; (80004c4 <SystemCoreClockUpdate+0xf8>)
 8000416:	601a      	str	r2, [r3, #0]
      break;
 8000418:	e039      	b.n	800048e <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800041a:	4b27      	ldr	r3, [pc, #156]	; (80004b8 <SystemCoreClockUpdate+0xec>)
 800041c:	685b      	ldr	r3, [r3, #4]
 800041e:	0d9b      	lsrs	r3, r3, #22
 8000420:	f003 0301 	and.w	r3, r3, #1
 8000424:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000426:	4b24      	ldr	r3, [pc, #144]	; (80004b8 <SystemCoreClockUpdate+0xec>)
 8000428:	685b      	ldr	r3, [r3, #4]
 800042a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800042e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000430:	68bb      	ldr	r3, [r7, #8]
 8000432:	2b00      	cmp	r3, #0
 8000434:	d00c      	beq.n	8000450 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000436:	4a23      	ldr	r2, [pc, #140]	; (80004c4 <SystemCoreClockUpdate+0xf8>)
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	fbb2 f3f3 	udiv	r3, r2, r3
 800043e:	4a1e      	ldr	r2, [pc, #120]	; (80004b8 <SystemCoreClockUpdate+0xec>)
 8000440:	6852      	ldr	r2, [r2, #4]
 8000442:	0992      	lsrs	r2, r2, #6
 8000444:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000448:	fb02 f303 	mul.w	r3, r2, r3
 800044c:	617b      	str	r3, [r7, #20]
 800044e:	e00b      	b.n	8000468 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000450:	4a1b      	ldr	r2, [pc, #108]	; (80004c0 <SystemCoreClockUpdate+0xf4>)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	fbb2 f3f3 	udiv	r3, r2, r3
 8000458:	4a17      	ldr	r2, [pc, #92]	; (80004b8 <SystemCoreClockUpdate+0xec>)
 800045a:	6852      	ldr	r2, [r2, #4]
 800045c:	0992      	lsrs	r2, r2, #6
 800045e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000462:	fb02 f303 	mul.w	r3, r2, r3
 8000466:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000468:	4b13      	ldr	r3, [pc, #76]	; (80004b8 <SystemCoreClockUpdate+0xec>)
 800046a:	685b      	ldr	r3, [r3, #4]
 800046c:	0c1b      	lsrs	r3, r3, #16
 800046e:	f003 0303 	and.w	r3, r3, #3
 8000472:	3301      	adds	r3, #1
 8000474:	005b      	lsls	r3, r3, #1
 8000476:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000478:	697a      	ldr	r2, [r7, #20]
 800047a:	68fb      	ldr	r3, [r7, #12]
 800047c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000480:	4a0e      	ldr	r2, [pc, #56]	; (80004bc <SystemCoreClockUpdate+0xf0>)
 8000482:	6013      	str	r3, [r2, #0]
      break;
 8000484:	e003      	b.n	800048e <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8000486:	4b0d      	ldr	r3, [pc, #52]	; (80004bc <SystemCoreClockUpdate+0xf0>)
 8000488:	4a0d      	ldr	r2, [pc, #52]	; (80004c0 <SystemCoreClockUpdate+0xf4>)
 800048a:	601a      	str	r2, [r3, #0]
      break;
 800048c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800048e:	4b0a      	ldr	r3, [pc, #40]	; (80004b8 <SystemCoreClockUpdate+0xec>)
 8000490:	689b      	ldr	r3, [r3, #8]
 8000492:	091b      	lsrs	r3, r3, #4
 8000494:	f003 030f 	and.w	r3, r3, #15
 8000498:	4a0b      	ldr	r2, [pc, #44]	; (80004c8 <SystemCoreClockUpdate+0xfc>)
 800049a:	5cd3      	ldrb	r3, [r2, r3]
 800049c:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800049e:	4b07      	ldr	r3, [pc, #28]	; (80004bc <SystemCoreClockUpdate+0xf0>)
 80004a0:	681a      	ldr	r2, [r3, #0]
 80004a2:	693b      	ldr	r3, [r7, #16]
 80004a4:	fa22 f303 	lsr.w	r3, r2, r3
 80004a8:	4a04      	ldr	r2, [pc, #16]	; (80004bc <SystemCoreClockUpdate+0xf0>)
 80004aa:	6013      	str	r3, [r2, #0]
}
 80004ac:	bf00      	nop
 80004ae:	371c      	adds	r7, #28
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr
 80004b8:	40023800 	.word	0x40023800
 80004bc:	20000430 	.word	0x20000430
 80004c0:	00f42400 	.word	0x00f42400
 80004c4:	017d7840 	.word	0x017d7840
 80004c8:	080007e8 	.word	0x080007e8

080004cc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b083      	sub	sp, #12
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	4603      	mov	r3, r0
 80004d4:	6039      	str	r1, [r7, #0]
 80004d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80004d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	da0b      	bge.n	80004f8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	b2da      	uxtb	r2, r3
 80004e4:	490c      	ldr	r1, [pc, #48]	; (8000518 <NVIC_SetPriority+0x4c>)
 80004e6:	79fb      	ldrb	r3, [r7, #7]
 80004e8:	f003 030f 	and.w	r3, r3, #15
 80004ec:	3b04      	subs	r3, #4
 80004ee:	0112      	lsls	r2, r2, #4
 80004f0:	b2d2      	uxtb	r2, r2
 80004f2:	440b      	add	r3, r1
 80004f4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80004f6:	e009      	b.n	800050c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	b2da      	uxtb	r2, r3
 80004fc:	4907      	ldr	r1, [pc, #28]	; (800051c <NVIC_SetPriority+0x50>)
 80004fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000502:	0112      	lsls	r2, r2, #4
 8000504:	b2d2      	uxtb	r2, r2
 8000506:	440b      	add	r3, r1
 8000508:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800050c:	bf00      	nop
 800050e:	370c      	adds	r7, #12
 8000510:	46bd      	mov	sp, r7
 8000512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000516:	4770      	bx	lr
 8000518:	e000ed00 	.word	0xe000ed00
 800051c:	e000e100 	.word	0xe000e100

08000520 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	3b01      	subs	r3, #1
 800052c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000530:	d301      	bcc.n	8000536 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000532:	2301      	movs	r3, #1
 8000534:	e00f      	b.n	8000556 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000536:	4a0a      	ldr	r2, [pc, #40]	; (8000560 <SysTick_Config+0x40>)
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	3b01      	subs	r3, #1
 800053c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800053e:	210f      	movs	r1, #15
 8000540:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000544:	f7ff ffc2 	bl	80004cc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000548:	4b05      	ldr	r3, [pc, #20]	; (8000560 <SysTick_Config+0x40>)
 800054a:	2200      	movs	r2, #0
 800054c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800054e:	4b04      	ldr	r3, [pc, #16]	; (8000560 <SysTick_Config+0x40>)
 8000550:	2207      	movs	r2, #7
 8000552:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000554:	2300      	movs	r3, #0
}
 8000556:	4618      	mov	r0, r3
 8000558:	3708      	adds	r7, #8
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	e000e010 	.word	0xe000e010

08000564 <SysTick_Init>:

volatile uint32_t ticks;

// TODO: configure system clock and RTC timer

void SysTick_Init() {
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
    SystemCoreClockUpdate();
 8000568:	f7ff ff30 	bl	80003cc <SystemCoreClockUpdate>
    SysTick_Config(SystemCoreClock/10000); // set tick to every 1ms	
 800056c:	4b05      	ldr	r3, [pc, #20]	; (8000584 <SysTick_Init+0x20>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a05      	ldr	r2, [pc, #20]	; (8000588 <SysTick_Init+0x24>)
 8000572:	fba2 2303 	umull	r2, r3, r2, r3
 8000576:	0b5b      	lsrs	r3, r3, #13
 8000578:	4618      	mov	r0, r3
 800057a:	f7ff ffd1 	bl	8000520 <SysTick_Config>
}
 800057e:	bf00      	nop
 8000580:	bd80      	pop	{r7, pc}
 8000582:	bf00      	nop
 8000584:	20000430 	.word	0x20000430
 8000588:	d1b71759 	.word	0xd1b71759

0800058c <SysTick_Handler>:
    TIM3->CR1 |= TIM_CR1_CEN;
    NVIC_EnableIRQ(TIM3_IRQn);
    NVIC_SetPriority(TIM3_IRQn, 0);
}

void SysTick_Handler(void) {
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
    ticks++;
 8000590:	4b04      	ldr	r3, [pc, #16]	; (80005a4 <SysTick_Handler+0x18>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	3301      	adds	r3, #1
 8000596:	4a03      	ldr	r2, [pc, #12]	; (80005a4 <SysTick_Handler+0x18>)
 8000598:	6013      	str	r3, [r2, #0]
}
 800059a:	bf00      	nop
 800059c:	46bd      	mov	sp, r7
 800059e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a2:	4770      	bx	lr
 80005a4:	20000450 	.word	0x20000450

080005a8 <TIM3_IRQHandler>:
void delay_ms(int ms) {
    uint32_t started = ticks;
    while((ticks-started)<=ms); // rollover-safe (within limits)
}

void TIM3_IRQHandler() {
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0

 80005ac:	bf00      	nop
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
	...

080005b8 <RCC_Init>:
#include "rcc.h"

void RCC_Init(void) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
    #ifndef HSI_ON

	//FLASH
	FLASH->ACR |= (FLASH_ACR_LATENCY_2WS 
 80005be:	4b4a      	ldr	r3, [pc, #296]	; (80006e8 <RCC_Init+0x130>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	4a49      	ldr	r2, [pc, #292]	; (80006e8 <RCC_Init+0x130>)
 80005c4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80005c8:	f043 0302 	orr.w	r3, r3, #2
 80005cc:	6013      	str	r3, [r2, #0]
			   | FLASH_ACR_PRFTEN 
			   | FLASH_ACR_ICEN 
			   | FLASH_ACR_DCEN);
	uint32_t pllRegister = RCC->PLLCFGR;
 80005ce:	4b47      	ldr	r3, [pc, #284]	; (80006ec <RCC_Init+0x134>)
 80005d0:	685b      	ldr	r3, [r3, #4]
 80005d2:	607b      	str	r3, [r7, #4]
    // RCC->CR |= RCC_CR_CSSON;
    RCC->CR |= (RCC_CR_HSEON); 		        // Enable HSE
 80005d4:	4b45      	ldr	r3, [pc, #276]	; (80006ec <RCC_Init+0x134>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a44      	ldr	r2, [pc, #272]	; (80006ec <RCC_Init+0x134>)
 80005da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005de:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_HSERDY) == 0);      // ready to start HSE
 80005e0:	bf00      	nop
 80005e2:	4b42      	ldr	r3, [pc, #264]	; (80006ec <RCC_Init+0x134>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d0f9      	beq.n	80005e2 <RCC_Init+0x2a>

	//PLL - HSE
	pllRegister |= RCC_PLLCFGR_PLLSRC_HSE; 	// set HSE as PLL source
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005f4:	607b      	str	r3, [r7, #4]
	RCC->CR &= ~(RCC_CR_PLLON); 		// disable PLL before changes
 80005f6:	4b3d      	ldr	r3, [pc, #244]	; (80006ec <RCC_Init+0x134>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	4a3c      	ldr	r2, [pc, #240]	; (80006ec <RCC_Init+0x134>)
 80005fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000600:	6013      	str	r3, [r2, #0]

	pllRegister &= ~(RCC_PLLCFGR_PLLM); 	// clear all PLLM bits
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000608:	607b      	str	r3, [r7, #4]
	pllRegister |= (RCC_PLLCFGR_PLLM_0 
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	f043 0319 	orr.w	r3, r3, #25
 8000610:	607b      	str	r3, [r7, #4]
		| RCC_PLLCFGR_PLLM_3 
		| RCC_PLLCFGR_PLLM_4); 		// Divided by 25

	pllRegister &= ~(RCC_PLLCFGR_PLLN); 	// clear all PLLN bits with mask
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000618:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800061c:	607b      	str	r3, [r7, #4]
	pllRegister |= RCC_PLLCFGR_PLLN_4; 		// Multiplied by 336
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000624:	607b      	str	r3, [r7, #4]
	pllRegister |= RCC_PLLCFGR_PLLN_6; 	
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800062c:	607b      	str	r3, [r7, #4]
	pllRegister |= RCC_PLLCFGR_PLLN_8; 
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000634:	607b      	str	r3, [r7, #4]

	pllRegister &= ~(RCC_PLLCFGR_PLLP); 	// Clear main PLL division PLLP
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800063c:	607b      	str	r3, [r7, #4]
	pllRegister |= RCC_PLLCFGR_PLLP_0; 		// Divided by 4
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000644:	607b      	str	r3, [r7, #4]

	pllRegister &= ~(RCC_PLLCFGR_PLLQ);		// Clear PLLP values
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800064c:	607b      	str	r3, [r7, #4]
	pllRegister |= RCC_PLLCFGR_PLLQ_2 ;		// Divided by 4
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000654:	607b      	str	r3, [r7, #4]

	RCC->PLLCFGR = pllRegister;				// Write in pllRegister
 8000656:	4a25      	ldr	r2, [pc, #148]	; (80006ec <RCC_Init+0x134>)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	6053      	str	r3, [r2, #4]

	uint32_t divRegister = RCC->CFGR;
 800065c:	4b23      	ldr	r3, [pc, #140]	; (80006ec <RCC_Init+0x134>)
 800065e:	689b      	ldr	r3, [r3, #8]
 8000660:	603b      	str	r3, [r7, #0]
	// AHB Prescaler
	divRegister &= ~(RCC_CFGR_HPRE); 			// AHB Prescaler = 1
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000668:	603b      	str	r3, [r7, #0]
	divRegister &= ~(RCC_CFGR_PPRE1_DIV16); 	
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000670:	603b      	str	r3, [r7, #0]
	divRegister |=RCC_CFGR_PPRE1_2;			// APB1 Prescaler = 2
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000678:	603b      	str	r3, [r7, #0]
	divRegister &= ~(RCC_CFGR_PPRE2_DIV16);
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000680:	603b      	str	r3, [r7, #0]
	divRegister |= RCC_CFGR_PPRE2_DIV1;		// APB2 Prescaler = 1

	RCC->CFGR = divRegister;				// Write in divRegister
 8000682:	4a1a      	ldr	r2, [pc, #104]	; (80006ec <RCC_Init+0x134>)
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	6093      	str	r3, [r2, #8]
	//PLL enable
	RCC->CR |= RCC_CR_PLLON; 				// enalbe PLL
 8000688:	4b18      	ldr	r3, [pc, #96]	; (80006ec <RCC_Init+0x134>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a17      	ldr	r2, [pc, #92]	; (80006ec <RCC_Init+0x134>)
 800068e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000692:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY)); 	// wait for PLL is ready
 8000694:	bf00      	nop
 8000696:	4b15      	ldr	r3, [pc, #84]	; (80006ec <RCC_Init+0x134>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d0f9      	beq.n	8000696 <RCC_Init+0xde>

	//PLL System
	RCC->CFGR &= ~RCC_CFGR_SW;
 80006a2:	4b12      	ldr	r3, [pc, #72]	; (80006ec <RCC_Init+0x134>)
 80006a4:	689b      	ldr	r3, [r3, #8]
 80006a6:	4a11      	ldr	r2, [pc, #68]	; (80006ec <RCC_Init+0x134>)
 80006a8:	f023 0303 	bic.w	r3, r3, #3
 80006ac:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_PLL; 			// PLL selected as system clock
 80006ae:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <RCC_Init+0x134>)
 80006b0:	689b      	ldr	r3, [r3, #8]
 80006b2:	4a0e      	ldr	r2, [pc, #56]	; (80006ec <RCC_Init+0x134>)
 80006b4:	f043 0302 	orr.w	r3, r3, #2
 80006b8:	6093      	str	r3, [r2, #8]
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));	// wait for PLL is used
 80006ba:	bf00      	nop
 80006bc:	4b0b      	ldr	r3, [pc, #44]	; (80006ec <RCC_Init+0x134>)
 80006be:	689b      	ldr	r3, [r3, #8]
 80006c0:	f003 0308 	and.w	r3, r3, #8
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d0f9      	beq.n	80006bc <RCC_Init+0x104>
	PWR->CR = PWR_CR_VOS_1;
 80006c8:	4b09      	ldr	r3, [pc, #36]	; (80006f0 <RCC_Init+0x138>)
 80006ca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80006ce:	601a      	str	r2, [r3, #0]
    RCC->CR &= ~RCC_CR_HSION;               // disable HSI
 80006d0:	4b06      	ldr	r3, [pc, #24]	; (80006ec <RCC_Init+0x134>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a05      	ldr	r2, [pc, #20]	; (80006ec <RCC_Init+0x134>)
 80006d6:	f023 0301 	bic.w	r3, r3, #1
 80006da:	6013      	str	r3, [r2, #0]
    #else 
    SystemInit();
    #endif
    SystemCoreClockUpdate();
 80006dc:	f7ff fe76 	bl	80003cc <SystemCoreClockUpdate>
}
 80006e0:	bf00      	nop
 80006e2:	3708      	adds	r7, #8
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	40023c00 	.word	0x40023c00
 80006ec:	40023800 	.word	0x40023800
 80006f0:	40007000 	.word	0x40007000

080006f4 <enablePeriphClock>:

void RCC_DeInit(void) {
    RCC->CR = RCC_CR_HSION;
}

void enablePeriphClock(void) {
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80006f8:	4b0b      	ldr	r3, [pc, #44]	; (8000728 <enablePeriphClock+0x34>)
 80006fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fc:	4a0a      	ldr	r2, [pc, #40]	; (8000728 <enablePeriphClock+0x34>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000704:	4b08      	ldr	r3, [pc, #32]	; (8000728 <enablePeriphClock+0x34>)
 8000706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000708:	4a07      	ldr	r2, [pc, #28]	; (8000728 <enablePeriphClock+0x34>)
 800070a:	f043 0302 	orr.w	r3, r3, #2
 800070e:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8000710:	4b05      	ldr	r3, [pc, #20]	; (8000728 <enablePeriphClock+0x34>)
 8000712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000714:	4a04      	ldr	r2, [pc, #16]	; (8000728 <enablePeriphClock+0x34>)
 8000716:	f043 0304 	orr.w	r3, r3, #4
 800071a:	6313      	str	r3, [r2, #48]	; 0x30
 800071c:	bf00      	nop
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	40023800 	.word	0x40023800

0800072c <GPIO_Init>:
#include "gpio.h"

void GPIO_Init(void) {
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
    GPIOD->MODER |= (GPIO_MODER_MODER15_0 | GPIO_MODER_MODER14_0 | GPIO_MODER_MODER13_0 | GPIO_MODER_MODER12_0); 
 8000730:	4b0b      	ldr	r3, [pc, #44]	; (8000760 <GPIO_Init+0x34>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a0a      	ldr	r2, [pc, #40]	; (8000760 <GPIO_Init+0x34>)
 8000736:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 800073a:	6013      	str	r3, [r2, #0]
    GPIOD->OTYPER &= ~0xF000;           // Pin 15, 14, 13, 12 - Output push-pull
 800073c:	4b08      	ldr	r3, [pc, #32]	; (8000760 <GPIO_Init+0x34>)
 800073e:	685b      	ldr	r3, [r3, #4]
 8000740:	4a07      	ldr	r2, [pc, #28]	; (8000760 <GPIO_Init+0x34>)
 8000742:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000746:	6053      	str	r3, [r2, #4]
    GPIOD->OSPEEDR &= ~0xFF000000; // Pin 15, 14, 13, 12 - Low speed
 8000748:	4b05      	ldr	r3, [pc, #20]	; (8000760 <GPIO_Init+0x34>)
 800074a:	689b      	ldr	r3, [r3, #8]
 800074c:	4a04      	ldr	r2, [pc, #16]	; (8000760 <GPIO_Init+0x34>)
 800074e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000752:	6093      	str	r3, [r2, #8]
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	40020c00 	.word	0x40020c00

08000764 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000764:	f8df d034 	ldr.w	sp, [pc, #52]	; 800079c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000768:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800076a:	e003      	b.n	8000774 <LoopCopyDataInit>

0800076c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800076c:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800076e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000770:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000772:	3104      	adds	r1, #4

08000774 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000774:	480b      	ldr	r0, [pc, #44]	; (80007a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000776:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000778:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800077a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800077c:	d3f6      	bcc.n	800076c <CopyDataInit>
  ldr  r2, =_sbss
 800077e:	4a0b      	ldr	r2, [pc, #44]	; (80007ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000780:	e002      	b.n	8000788 <LoopFillZerobss>

08000782 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000782:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000784:	f842 3b04 	str.w	r3, [r2], #4

08000788 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000788:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800078a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800078c:	d3f9      	bcc.n	8000782 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800078e:	f7ff fde7 	bl	8000360 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000792:	f7ff fd5f 	bl	8000254 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000796:	f7ff fdb5 	bl	8000304 <main>
  bx  lr    
 800079a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800079c:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 80007a0:	08000804 	.word	0x08000804
  ldr  r0, =_sdata
 80007a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80007a8:	20000434 	.word	0x20000434
  ldr  r2, =_sbss
 80007ac:	20000434 	.word	0x20000434
  ldr  r3, = _ebss
 80007b0:	20000454 	.word	0x20000454

080007b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007b4:	e7fe      	b.n	80007b4 <ADC_IRQHandler>
	...

080007b8 <register_fini>:
 80007b8:	4b02      	ldr	r3, [pc, #8]	; (80007c4 <register_fini+0xc>)
 80007ba:	b113      	cbz	r3, 80007c2 <register_fini+0xa>
 80007bc:	4802      	ldr	r0, [pc, #8]	; (80007c8 <register_fini+0x10>)
 80007be:	f7ff bd2d 	b.w	800021c <atexit>
 80007c2:	4770      	bx	lr
 80007c4:	00000000 	.word	0x00000000
 80007c8:	08000229 	.word	0x08000229

080007cc <_init>:
 80007cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007ce:	bf00      	nop
 80007d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007d2:	bc08      	pop	{r3}
 80007d4:	469e      	mov	lr, r3
 80007d6:	4770      	bx	lr

080007d8 <_fini>:
 80007d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007da:	bf00      	nop
 80007dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007de:	bc08      	pop	{r3}
 80007e0:	469e      	mov	lr, r3
 80007e2:	4770      	bx	lr
