Reading OpenROAD database at '/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/41-openroad-repairantennas/1-diodeinsertion/spi_adc.odb'…
Reading library file at '/home/kyouma-hououin/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/j0zxygszwgin6pwkx80mnja2sn8pcc6d-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.0
[INFO] Setting input delay to: 4.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   spi_adc
Die area:                 ( 0 0 ) ( 128465 139185 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     835
Number of terminals:      27
Number of snets:          2
Number of nets:           568

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 141.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 22634.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 3694.
[INFO DRT-0033] via shape region query size = 220.
[INFO DRT-0033] met2 shape region query size = 140.
[INFO DRT-0033] via2 shape region query size = 176.
[INFO DRT-0033] met3 shape region query size = 149.
[INFO DRT-0033] via3 shape region query size = 176.
[INFO DRT-0033] met4 shape region query size = 48.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 469 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 135 unique inst patterns.
[INFO DRT-0084]   Complete 383 groups.
#scanned instances     = 835
#unique  instances     = 141
#stdCellGenAp          = 3730
#stdCellValidPlanarAp  = 37
#stdCellValidViaAp     = 2844
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1945
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:11, memory = 140.45 (MB), peak = 139.95 (MB)

[INFO DRT-0157] Number of guides:     3984

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 18 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 20 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1411.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1107.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 577.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 23.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1990 vertical wires in 1 frboxes and 1130 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 142 vertical wires in 1 frboxes and 348 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 146.89 (MB), peak = 146.46 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.89 (MB), peak = 146.46 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 182.99 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 181.07 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 175.68 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 164.65 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:02, memory = 186.24 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:02, memory = 186.29 (MB).
    Completing 70% with 41 violations.
    elapsed time = 00:00:03, memory = 210.58 (MB).
    Completing 80% with 41 violations.
    elapsed time = 00:00:04, memory = 197.71 (MB).
    Completing 90% with 62 violations.
    elapsed time = 00:00:05, memory = 197.71 (MB).
    Completing 100% with 87 violations.
    elapsed time = 00:00:05, memory = 197.71 (MB).
[INFO DRT-0199]   Number of violations = 114.
Viol/Layer         li1   met1   met2
Metal Spacing        3     26      4
Min Hole             0      7      0
Recheck              0     20      7
Short                0     45      2
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 544.14 (MB), peak = 543.69 (MB)
Total wire length = 12597 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6324 um.
Total wire length on LAYER met2 = 6039 um.
Total wire length on LAYER met3 = 111 um.
Total wire length on LAYER met4 = 122 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3795.
Up-via summary (total 3795):

-----------------------
 FR_MASTERSLICE       0
            li1    1808
           met1    1958
           met2      25
           met3       4
           met4       0
-----------------------
                   3795


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 114 violations.
    elapsed time = 00:00:00, memory = 562.95 (MB).
    Completing 20% with 114 violations.
    elapsed time = 00:00:00, memory = 563.44 (MB).
    Completing 30% with 114 violations.
    elapsed time = 00:00:00, memory = 563.96 (MB).
    Completing 40% with 87 violations.
    elapsed time = 00:00:00, memory = 563.96 (MB).
    Completing 50% with 87 violations.
    elapsed time = 00:00:00, memory = 563.96 (MB).
    Completing 60% with 87 violations.
    elapsed time = 00:00:01, memory = 569.24 (MB).
    Completing 70% with 72 violations.
    elapsed time = 00:00:02, memory = 569.24 (MB).
    Completing 80% with 72 violations.
    elapsed time = 00:00:03, memory = 569.24 (MB).
    Completing 90% with 59 violations.
    elapsed time = 00:00:03, memory = 569.24 (MB).
    Completing 100% with 31 violations.
    elapsed time = 00:00:05, memory = 569.24 (MB).
[INFO DRT-0199]   Number of violations = 31.
Viol/Layer        met1
Metal Spacing        5
Short               26
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 572.24 (MB), peak = 588.06 (MB)
Total wire length = 12575 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6273 um.
Total wire length on LAYER met2 = 6035 um.
Total wire length on LAYER met3 = 145 um.
Total wire length on LAYER met4 = 121 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3784.
Up-via summary (total 3784):

-----------------------
 FR_MASTERSLICE       0
            li1    1807
           met1    1944
           met2      29
           met3       4
           met4       0
-----------------------
                   3784


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 31 violations.
    elapsed time = 00:00:00, memory = 572.24 (MB).
    Completing 20% with 31 violations.
    elapsed time = 00:00:01, memory = 585.79 (MB).
    Completing 30% with 31 violations.
    elapsed time = 00:00:01, memory = 585.79 (MB).
    Completing 40% with 31 violations.
    elapsed time = 00:00:01, memory = 591.42 (MB).
    Completing 50% with 31 violations.
    elapsed time = 00:00:02, memory = 591.42 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:02, memory = 591.42 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:03, memory = 591.42 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:03, memory = 591.42 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:03, memory = 591.42 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:04, memory = 591.42 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Metal Spacing        2
Short                5
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 591.42 (MB), peak = 590.88 (MB)
Total wire length = 12496 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6209 um.
Total wire length on LAYER met2 = 6031 um.
Total wire length on LAYER met3 = 133 um.
Total wire length on LAYER met4 = 121 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3773.
Up-via summary (total 3773):

-----------------------
 FR_MASTERSLICE       0
            li1    1807
           met1    1935
           met2      27
           met3       4
           met4       0
-----------------------
                   3773


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 591.42 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 591.42 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 591.42 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 591.42 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 591.42 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 591.42 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 591.42 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:01, memory = 591.42 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 591.42 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 591.42 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 591.42 (MB), peak = 590.88 (MB)
Total wire length = 12489 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6160 um.
Total wire length on LAYER met2 = 6057 um.
Total wire length on LAYER met3 = 149 um.
Total wire length on LAYER met4 = 121 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3781.
Up-via summary (total 3781):

-----------------------
 FR_MASTERSLICE       0
            li1    1807
           met1    1941
           met2      29
           met3       4
           met4       0
-----------------------
                   3781


[INFO DRT-0198] Complete detail routing.
Total wire length = 12489 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6160 um.
Total wire length on LAYER met2 = 6057 um.
Total wire length on LAYER met3 = 149 um.
Total wire length on LAYER met4 = 121 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3781.
Up-via summary (total 3781):

-----------------------
 FR_MASTERSLICE       0
            li1    1807
           met1    1941
           met2      29
           met3       4
           met4       0
-----------------------
                   3781


[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:17, memory = 591.42 (MB), peak = 590.88 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                86     322.81
  Tap cell                                180     225.22
  Buffer                                    2       7.51
  Clock buffer                              9     225.22
  Timing Repair Buffer                    114     879.59
  Inverter                                 18      67.56
  Clock inverter                            7      71.32
  Sequential cell                         138    3465.82
  Multi-Input combinational cell          281    2250.91
  Total                                   835    7515.96
Writing OpenROAD database to '/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/43-openroad-detailedrouting/spi_adc.odb'…
Writing netlist to '/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/43-openroad-detailedrouting/spi_adc.nl.v'…
Writing powered netlist to '/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/43-openroad-detailedrouting/spi_adc.pnl.v'…
Writing layout to '/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/43-openroad-detailedrouting/spi_adc.def'…
Writing timing constraints to '/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/43-openroad-detailedrouting/spi_adc.sdc'…
