\hypertarget{classv8_1_1internal_1_1AssemblerRISCVV}{}\doxysection{v8\+::internal\+::Assembler\+RISCVV Class Reference}
\label{classv8_1_1internal_1_1AssemblerRISCVV}\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}


{\ttfamily \#include $<$extension-\/riscv-\/v.\+h$>$}



Inheritance diagram for v8\+::internal\+::Assembler\+RISCVV\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1AssemblerRISCVV__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for v8\+::internal\+::Assembler\+RISCVV\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1AssemblerRISCVV__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ad919aa6ca2147abba5b465d8a2da9308}{vl}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t lumop, \mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}} vsew, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a109715d25b1869e1612dd0c79054e79a}{vls}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, \mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}} vsew, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a5673f76f5f809c1b95b53d2192df8f08}{vlx}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs3, \mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}} vsew, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_af4eb5aec16fa7bc6c5aadb0a2fdcf5d7}{vs}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t sumop, \mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}} vsew, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aed859d3891972e5d023e271a8c789ae0}{vss}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, \mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}} vsew, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a8c2695147eb7cb2f3ceaed01dad6c8bc}{vsx}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs3, \mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}} vsew, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a04d1957cdf7c5604a3c0aa240044744d}{vsu}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs3, \mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}} vsew, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a21f4f72c578de049be05e90071b81f06}{Seg\+Instr}} (\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ad919aa6ca2147abba5b465d8a2da9308}{vl}}) Seg\+Instr(\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_af4eb5aec16fa7bc6c5aadb0a2fdcf5d7}{vs}}) Seg\+Instr(\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a109715d25b1869e1612dd0c79054e79a}{vls}}) Seg\+Instr(\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aed859d3891972e5d023e271a8c789ae0}{vss}}) Seg\+Instr(\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a8c2695147eb7cb2f3ceaed01dad6c8bc}{vsx}}) Seg\+Instr(\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a5673f76f5f809c1b95b53d2192df8f08}{vlx}}) void vmv\+\_\+vv(\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aec79cf67e818d3a295f5c9f185517cd5}{vmv\+\_\+vx}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a217f491fc0a9bc340c86308ae53bd692}{vmv\+\_\+vi}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, uint8\+\_\+t simm5)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a2c81e19c8b677582937c6047490ceac8}{vmv\+\_\+xs}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aebfb524eb05b137de7c43570a68e9bed}{vmv\+\_\+sx}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a1fa4b2f3ff84b6219adcc8e663c78f95}{vmerge\+\_\+vv}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a101622e844e936830bb8dc317053447c}{vmerge\+\_\+vx}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a79c02040b23ab764eb790858c6aa6d17}{vmerge\+\_\+vi}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, uint8\+\_\+t imm5, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a43aad97b393276d46be2966670328626}{vredmaxu\+\_\+vs}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a2b67ab269d2f411098fa45e368993ecb}{vredmax\+\_\+vs}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a11f248e698f8f2af36c8053950753be3}{vredmin\+\_\+vs}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a34ebffbd148f7e68c5067caabec2c854}{vredminu\+\_\+vs}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a2b060a1774e4791bcc7ebdb91bf367a8}{vadc\+\_\+vv}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a5c4bf27a12fa128b88d8f7f147dd82ec}{vadc\+\_\+vx}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_af98778da505af1e7618ddfb8d1d3526f}{vadc\+\_\+vi}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, uint8\+\_\+t imm5, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a063116ac6901ce7e753bde94b1100789}{vmadc\+\_\+vv}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a3f367e62008dbafb5a23a689448114f9}{vmadc\+\_\+vx}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a9f259cfaadeff1a7da2ab82dd569ab4c}{vmadc\+\_\+vi}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, uint8\+\_\+t imm5, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a4df57bfc4a495398db678e87f32647f5}{vfmv\+\_\+vf}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} fs1)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a99a8433327a3d08d83a97d823803df91}{vfmv\+\_\+fs}} (\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} fd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aeb7017fe5bc83d7688c89a5f69f22379}{vfmv\+\_\+sf}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} fs)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a2e0115b582cc8e33bacb7e211d6daea9}{vfmerge\+\_\+vf}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} fs1, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ac00b68d2adde66d3778c3a6617d5ac2b}{vwaddu\+\_\+wx}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_af7974d9f6d1e62528b33ccc2afa2031a}{vid\+\_\+v}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27}{Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a9743392b7049fd55d83596c9324f7198}{vnot\+\_\+vv}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} src, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aff006f53e98155ef667506ebbc1f5e6a}{vneg\+\_\+vv}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} src, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a8597354004237aa1b303a9bad003353b}{vfneg\+\_\+vv}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} src, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a41a1147e516fd3aafb98506696183eff}{vfabs\+\_\+vv}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} src, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a8cfee81069158eee7a6e65065caa8ea4}{vfirst\+\_\+m}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ae8f035558e0632c089344db81e5f5a96}{vcpop\+\_\+m}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a9ad1fdc81ec458a3cdc149fea4372951}{vmslt\+\_\+vi}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, int8\+\_\+t imm5, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_acec5e8b51b05e4003d005c349d44b52f}{vmsltu\+\_\+vi}} (\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, int8\+\_\+t imm5, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\end{DoxyCompactItemize}
\doxysubsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
static int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a2a38bb8dc1e75ebe5de94878e31c890b}{Gen\+Zimm}} (\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}} vsew, \mbox{\hyperlink{namespacev8_1_1internal_a9fd7c19566f4a675fa570d6c6243a32a}{Vlmul}} vlmul, \mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeb}{Tail\+Agnostic\+Type}} tail=\mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeba71a67b24f6b9163a01807cdb61d950f8}{tu}}, \mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604}{Mask\+Agnostic\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604a9dd99cf48494ee0277563736ce16a91a}{mu}})
\end{DoxyCompactItemize}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a7a11864dc4ed047ddc0d7bae67e9f2a2}{vsetvli}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}} vsew, \mbox{\hyperlink{namespacev8_1_1internal_a9fd7c19566f4a675fa570d6c6243a32a}{Vlmul}} vlmul, \mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeb}{Tail\+Agnostic\+Type}} tail=\mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeba71a67b24f6b9163a01807cdb61d950f8}{tu}}, \mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604}{Mask\+Agnostic\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604a9dd99cf48494ee0277563736ce16a91a}{mu}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a8620b4372d0f7cb7e9db34145467487d}{vsetivli}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, uint8\+\_\+t uimm, \mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}} vsew, \mbox{\hyperlink{namespacev8_1_1internal_a9fd7c19566f4a675fa570d6c6243a32a}{Vlmul}} vlmul, \mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeb}{Tail\+Agnostic\+Type}} tail=\mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeba71a67b24f6b9163a01807cdb61d950f8}{tu}}, \mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604}{Mask\+Agnostic\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604a9dd99cf48494ee0277563736ce16a91a}{mu}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a0091af129a8f440e7454e8b01fe7d2cb}{vsetvlmax}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}} vsew, \mbox{\hyperlink{namespacev8_1_1internal_a9fd7c19566f4a675fa570d6c6243a32a}{Vlmul}} vlmul, \mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeb}{Tail\+Agnostic\+Type}} tail=\mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeba71a67b24f6b9163a01807cdb61d950f8}{tu}}, \mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604}{Mask\+Agnostic\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604a9dd99cf48494ee0277563736ce16a91a}{mu}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab63065fc5116b15c26a872e103fe92dc}{vsetvl}} (\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}} vsew, \mbox{\hyperlink{namespacev8_1_1internal_a9fd7c19566f4a675fa570d6c6243a32a}{Vlmul}} vlmul, \mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeb}{Tail\+Agnostic\+Type}} tail=\mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeba71a67b24f6b9163a01807cdb61d950f8}{tu}}, \mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604}{Mask\+Agnostic\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604a9dd99cf48494ee0277563736ce16a91a}{mu}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa9fa6ca0421bb3c9c107b3a5208b3e07}{vsetvl}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{Gen\+InstrV}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a202502c4b4907ed3b969dcbefbdc9d6d}{Gen\+InstrV}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint32\+\_\+t zimm)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a5cfc896e840f13ce4f95dac5ae7bd64a}{Gen\+InstrV}} (uint8\+\_\+t funct6, \mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a70d8749f210ed1bf6b3f46d9cfc452db}{Gen\+InstrV}} (uint8\+\_\+t funct6, \mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, int8\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa5a9fc1b6971ff4616ee8bc2063f8c13}{Gen\+InstrV}} (uint8\+\_\+t funct6, \mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a464a346a75b2c88ed63e0b65888e6705}{Gen\+InstrV}} (uint8\+\_\+t funct6, \mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ac2826b701bc346f519a07c9a5a54c8bc}{Gen\+InstrV}} (uint8\+\_\+t funct6, \mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} fd, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a2063b78ff71564b497ba405ffcf83231}{Gen\+InstrV}} (uint8\+\_\+t funct6, \mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a0d927191bca8cedcbe0c3388b0b3db0b}{Gen\+InstrV}} (uint8\+\_\+t funct6, \mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} fs1, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_afdb05e781281bb737489fb9808e393fb}{Gen\+InstrV}} (uint8\+\_\+t funct6, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a0de06b3883509d6306114a5aabd52d3f}{Gen\+InstrV}} (uint8\+\_\+t funct6, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, int8\+\_\+t simm5, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask=\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a0388409446123bfcdb107ef7a5e5edcd}{Gen\+InstrV}} (\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, uint8\+\_\+t width, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t umop, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask, uint8\+\_\+t Is\+Mop, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} Is\+Mew, uint8\+\_\+t Nf)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a261843eaff9a36bfa8532650fc9b0404}{Gen\+InstrV}} (\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, uint8\+\_\+t width, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask, uint8\+\_\+t Is\+Mop, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} Is\+Mew, uint8\+\_\+t Nf)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a04fd250cd2057533c0a744ab62561382}{Gen\+InstrV}} (\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, uint8\+\_\+t width, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask, uint8\+\_\+t Is\+Mop, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} Is\+Mew, uint8\+\_\+t Nf)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aef182db8864e593755f2ec9cb8b635df}{Gen\+InstrV}} (uint8\+\_\+t funct6, \mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, uint8\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}} mask)
\end{DoxyCompactItemize}
\doxysubsection*{Additional Inherited Members}


\doxysubsection{Detailed Description}


Definition at line 17 of file extension-\/riscv-\/v.\+h.



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a261843eaff9a36bfa8532650fc9b0404}\label{classv8_1_1internal_1_1AssemblerRISCVV_a261843eaff9a36bfa8532650fc9b0404}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [1/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{uint8\+\_\+t}]{width,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask,  }\item[{uint8\+\_\+t}]{Is\+Mop,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{Is\+Mew,  }\item[{uint8\+\_\+t}]{Nf }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 564 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{566                                                                        \{}
\DoxyCodeLine{567   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(opcode == \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a}{LOAD\_FP}} || opcode == \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8}{STORE\_FP}});}
\DoxyCodeLine{568   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | ((vd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a812263205a749dff5f14cf2ef1196e22}{kRvvVdShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_aedb07869d3fd1be1264382bc3140b2c8}{kRvvVdMask}}) |}
\DoxyCodeLine{569                 ((width << \mbox{\hyperlink{namespacev8_1_1internal_a5efd3f3ac930fe113321cbe3a7f79f5e}{kRvvWidthShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a814bab9ec186080a01628fc0c5b0e537}{kRvvWidthMask}}) |}
\DoxyCodeLine{570                 ((rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a4d722a0a59385d17b2795c2a602b015f}{kRvvRs1Shift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_aad5c2ccfe79566bdbc9a43c86d6de69e}{kRvvRs1Mask}}) |}
\DoxyCodeLine{571                 ((rs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a2d7d47a05c4c746fa97d22b522fd7c9c}{kRvvRs2Shift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_ac0551a7a9d2b6c00560e156ee138ef4c}{kRvvRs2Mask}}) |}
\DoxyCodeLine{572                 ((mask << \mbox{\hyperlink{namespacev8_1_1internal_aac1bfd8d61ef5f6a99b47e1bdea257b4}{kRvvVmShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_aa7858f3e816739514bbe4d0f7475915f}{kRvvVmMask}}) |}
\DoxyCodeLine{573                 ((IsMop << \mbox{\hyperlink{namespacev8_1_1internal_ab7e8ddd965be557b229f3fe485569cd9}{kRvvMopShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a416f6b2017bd48071df94d4f218c759b}{kRvvMopMask}}) |}
\DoxyCodeLine{574                 ((IsMew << \mbox{\hyperlink{namespacev8_1_1internal_a803250905e3b6ba6581324ec08ce2942}{kRvvMewShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a031bbe0d11bb15ca112bba7efa8462b5}{kRvvMewMask}}) |}
\DoxyCodeLine{575                 ((Nf << \mbox{\hyperlink{namespacev8_1_1internal_ab631a1f83069a91b01cf602000ab02c3}{kRvvNfShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a1d32a7061a512bc13ead146019caa993}{kRvvNfMask}});}
\DoxyCodeLine{576   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{577 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), v8\+::internal\+::k\+Rvv\+Mew\+Mask, v8\+::internal\+::k\+Rvv\+Mew\+Shift, v8\+::internal\+::k\+Rvv\+Mop\+Mask, v8\+::internal\+::k\+Rvv\+Mop\+Shift, v8\+::internal\+::k\+Rvv\+Nf\+Mask, v8\+::internal\+::k\+Rvv\+Nf\+Shift, v8\+::internal\+::k\+Rvv\+Rs1\+Mask, v8\+::internal\+::k\+Rvv\+Rs1\+Shift, v8\+::internal\+::k\+Rvv\+Rs2\+Mask, v8\+::internal\+::k\+Rvv\+Rs2\+Shift, v8\+::internal\+::k\+Rvv\+Vd\+Mask, v8\+::internal\+::k\+Rvv\+Vd\+Shift, v8\+::internal\+::k\+Rvv\+Vm\+Mask, v8\+::internal\+::k\+Rvv\+Vm\+Shift, v8\+::internal\+::k\+Rvv\+Width\+Mask, v8\+::internal\+::k\+Rvv\+Width\+Shift, v8\+::internal\+::\+LOAD\+\_\+\+FP, and v8\+::internal\+::\+STORE\+\_\+\+FP.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a261843eaff9a36bfa8532650fc9b0404_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a0388409446123bfcdb107ef7a5e5edcd}\label{classv8_1_1internal_1_1AssemblerRISCVV_a0388409446123bfcdb107ef7a5e5edcd}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [2/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{uint8\+\_\+t}]{width,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{umop,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask,  }\item[{uint8\+\_\+t}]{Is\+Mop,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{Is\+Mew,  }\item[{uint8\+\_\+t}]{Nf }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 550 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{552                                                                        \{}
\DoxyCodeLine{553   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(opcode == \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a}{LOAD\_FP}} || opcode == \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8}{STORE\_FP}});}
\DoxyCodeLine{554   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | ((vd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a812263205a749dff5f14cf2ef1196e22}{kRvvVdShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_aedb07869d3fd1be1264382bc3140b2c8}{kRvvVdMask}}) |}
\DoxyCodeLine{555                 ((width << \mbox{\hyperlink{namespacev8_1_1internal_a5efd3f3ac930fe113321cbe3a7f79f5e}{kRvvWidthShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a814bab9ec186080a01628fc0c5b0e537}{kRvvWidthMask}}) |}
\DoxyCodeLine{556                 ((rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a4d722a0a59385d17b2795c2a602b015f}{kRvvRs1Shift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_aad5c2ccfe79566bdbc9a43c86d6de69e}{kRvvRs1Mask}}) |}
\DoxyCodeLine{557                 ((umop << \mbox{\hyperlink{namespacev8_1_1internal_a2d7d47a05c4c746fa97d22b522fd7c9c}{kRvvRs2Shift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_ac0551a7a9d2b6c00560e156ee138ef4c}{kRvvRs2Mask}}) |}
\DoxyCodeLine{558                 ((mask << \mbox{\hyperlink{namespacev8_1_1internal_aac1bfd8d61ef5f6a99b47e1bdea257b4}{kRvvVmShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_aa7858f3e816739514bbe4d0f7475915f}{kRvvVmMask}}) |}
\DoxyCodeLine{559                 ((IsMop << \mbox{\hyperlink{namespacev8_1_1internal_ab7e8ddd965be557b229f3fe485569cd9}{kRvvMopShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a416f6b2017bd48071df94d4f218c759b}{kRvvMopMask}}) |}
\DoxyCodeLine{560                 ((IsMew << \mbox{\hyperlink{namespacev8_1_1internal_a803250905e3b6ba6581324ec08ce2942}{kRvvMewShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a031bbe0d11bb15ca112bba7efa8462b5}{kRvvMewMask}}) |}
\DoxyCodeLine{561                 ((Nf << \mbox{\hyperlink{namespacev8_1_1internal_ab631a1f83069a91b01cf602000ab02c3}{kRvvNfShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a1d32a7061a512bc13ead146019caa993}{kRvvNfMask}});}
\DoxyCodeLine{562   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{563 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), v8\+::internal\+::k\+Rvv\+Mew\+Mask, v8\+::internal\+::k\+Rvv\+Mew\+Shift, v8\+::internal\+::k\+Rvv\+Mop\+Mask, v8\+::internal\+::k\+Rvv\+Mop\+Shift, v8\+::internal\+::k\+Rvv\+Nf\+Mask, v8\+::internal\+::k\+Rvv\+Nf\+Shift, v8\+::internal\+::k\+Rvv\+Rs1\+Mask, v8\+::internal\+::k\+Rvv\+Rs1\+Shift, v8\+::internal\+::k\+Rvv\+Rs2\+Mask, v8\+::internal\+::k\+Rvv\+Rs2\+Shift, v8\+::internal\+::k\+Rvv\+Vd\+Mask, v8\+::internal\+::k\+Rvv\+Vd\+Shift, v8\+::internal\+::k\+Rvv\+Vm\+Mask, v8\+::internal\+::k\+Rvv\+Vm\+Shift, v8\+::internal\+::k\+Rvv\+Width\+Mask, v8\+::internal\+::k\+Rvv\+Width\+Shift, v8\+::internal\+::\+LOAD\+\_\+\+FP, and v8\+::internal\+::\+STORE\+\_\+\+FP.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a0388409446123bfcdb107ef7a5e5edcd_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a04fd250cd2057533c0a744ab62561382}\label{classv8_1_1internal_1_1AssemblerRISCVV_a04fd250cd2057533c0a744ab62561382}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [3/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{uint8\+\_\+t}]{width,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask,  }\item[{uint8\+\_\+t}]{Is\+Mop,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{Is\+Mew,  }\item[{uint8\+\_\+t}]{Nf }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 579 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{581                                                                        \{}
\DoxyCodeLine{582   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(opcode == \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a}{LOAD\_FP}} || opcode == \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8}{STORE\_FP}} || opcode == \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97ac6571fa77a67a363ed2cad91a5b8d0c3}{AMO}});}
\DoxyCodeLine{583   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = opcode | ((vd.code() << \mbox{\hyperlink{namespacev8_1_1internal_a812263205a749dff5f14cf2ef1196e22}{kRvvVdShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_aedb07869d3fd1be1264382bc3140b2c8}{kRvvVdMask}}) |}
\DoxyCodeLine{584                 ((width << \mbox{\hyperlink{namespacev8_1_1internal_a5efd3f3ac930fe113321cbe3a7f79f5e}{kRvvWidthShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a814bab9ec186080a01628fc0c5b0e537}{kRvvWidthMask}}) |}
\DoxyCodeLine{585                 ((rs1.code() << \mbox{\hyperlink{namespacev8_1_1internal_a4d722a0a59385d17b2795c2a602b015f}{kRvvRs1Shift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_aad5c2ccfe79566bdbc9a43c86d6de69e}{kRvvRs1Mask}}) |}
\DoxyCodeLine{586                 ((vs2.code() << \mbox{\hyperlink{namespacev8_1_1internal_a2d7d47a05c4c746fa97d22b522fd7c9c}{kRvvRs2Shift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_ac0551a7a9d2b6c00560e156ee138ef4c}{kRvvRs2Mask}}) |}
\DoxyCodeLine{587                 ((mask << \mbox{\hyperlink{namespacev8_1_1internal_aac1bfd8d61ef5f6a99b47e1bdea257b4}{kRvvVmShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_aa7858f3e816739514bbe4d0f7475915f}{kRvvVmMask}}) |}
\DoxyCodeLine{588                 ((IsMop << \mbox{\hyperlink{namespacev8_1_1internal_ab7e8ddd965be557b229f3fe485569cd9}{kRvvMopShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a416f6b2017bd48071df94d4f218c759b}{kRvvMopMask}}) |}
\DoxyCodeLine{589                 ((IsMew << \mbox{\hyperlink{namespacev8_1_1internal_a803250905e3b6ba6581324ec08ce2942}{kRvvMewShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a031bbe0d11bb15ca112bba7efa8462b5}{kRvvMewMask}}) |}
\DoxyCodeLine{590                 ((Nf << \mbox{\hyperlink{namespacev8_1_1internal_ab631a1f83069a91b01cf602000ab02c3}{kRvvNfShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a1d32a7061a512bc13ead146019caa993}{kRvvNfMask}});}
\DoxyCodeLine{591   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{592 \}}

\end{DoxyCode}


References v8\+::internal\+::\+AMO, v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), v8\+::internal\+::k\+Rvv\+Mew\+Mask, v8\+::internal\+::k\+Rvv\+Mew\+Shift, v8\+::internal\+::k\+Rvv\+Mop\+Mask, v8\+::internal\+::k\+Rvv\+Mop\+Shift, v8\+::internal\+::k\+Rvv\+Nf\+Mask, v8\+::internal\+::k\+Rvv\+Nf\+Shift, v8\+::internal\+::k\+Rvv\+Rs1\+Mask, v8\+::internal\+::k\+Rvv\+Rs1\+Shift, v8\+::internal\+::k\+Rvv\+Rs2\+Mask, v8\+::internal\+::k\+Rvv\+Rs2\+Shift, v8\+::internal\+::k\+Rvv\+Vd\+Mask, v8\+::internal\+::k\+Rvv\+Vd\+Shift, v8\+::internal\+::k\+Rvv\+Vm\+Mask, v8\+::internal\+::k\+Rvv\+Vm\+Shift, v8\+::internal\+::k\+Rvv\+Width\+Mask, v8\+::internal\+::k\+Rvv\+Width\+Shift, v8\+::internal\+::\+LOAD\+\_\+\+FP, and v8\+::internal\+::\+STORE\+\_\+\+FP.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a04fd250cd2057533c0a744ab62561382_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}\label{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [4/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Referenced by vadc\+\_\+vi(), vadc\+\_\+vv(), vadc\+\_\+vx(), vcpop\+\_\+m(), vfirst\+\_\+m(), vfmerge\+\_\+vf(), vfmv\+\_\+fs(), vfmv\+\_\+sf(), vfmv\+\_\+vf(), vid\+\_\+v(), vl(), vls(), vlx(), vmadc\+\_\+vi(), vmadc\+\_\+vv(), vmadc\+\_\+vx(), vmerge\+\_\+vi(), vmerge\+\_\+vv(), vmerge\+\_\+vx(), vmv\+\_\+sx(), vmv\+\_\+vi(), vmv\+\_\+vx(), vmv\+\_\+xs(), vredmax\+\_\+vs(), vredmaxu\+\_\+vs(), vredmin\+\_\+vs(), vredminu\+\_\+vs(), vs(), vss(), vsu(), vsx(), and vwaddu\+\_\+wx().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a202502c4b4907ed3b969dcbefbdc9d6d}\label{classv8_1_1internal_1_1AssemblerRISCVV_a202502c4b4907ed3b969dcbefbdc9d6d}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [5/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint32\+\_\+t}]{zimm }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_ac2826b701bc346f519a07c9a5a54c8bc}\label{classv8_1_1internal_1_1AssemblerRISCVV_ac2826b701bc346f519a07c9a5a54c8bc}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [6/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct6,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{fd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 497 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{498                                                                              \{}
\DoxyCodeLine{499   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(opcode == \mbox{\hyperlink{namespacev8_1_1internal_adaac37df7320b7ee291ca11b09bedb89}{OP\_FVV}});}
\DoxyCodeLine{500   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = (funct6 << \mbox{\hyperlink{namespacev8_1_1internal_aab304428adf80801aa0bfe2b98e50694}{kRvvFunct6Shift}}) | opcode | (mask << \mbox{\hyperlink{namespacev8_1_1internal_aac1bfd8d61ef5f6a99b47e1bdea257b4}{kRvvVmShift}}) |}
\DoxyCodeLine{501                 ((fd.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a812263205a749dff5f14cf2ef1196e22}{kRvvVdShift}}) |}
\DoxyCodeLine{502                 ((\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}.\mbox{\hyperlink{classv8_1_1internal_1_1RegisterBase_ae4f77df87f77114f40f3e8968e1c4a12}{code}}() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_af696a3f92d879a96fd587a165c377fe0}{kRvvVs1Shift}}) |}
\DoxyCodeLine{503                 ((vs2.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a946220056a734d272a0ea4aa5fed297b}{kRvvVs2Shift}});}
\DoxyCodeLine{504   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{505 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), v8\+::internal\+::k\+Rvv\+Funct6\+Shift, v8\+::internal\+::k\+Rvv\+Vd\+Shift, v8\+::internal\+::k\+Rvv\+Vm\+Shift, v8\+::internal\+::k\+Rvv\+Vs1\+Shift, v8\+::internal\+::k\+Rvv\+Vs2\+Shift, v8\+::internal\+::\+OP\+\_\+\+FVV, and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_ac2826b701bc346f519a07c9a5a54c8bc_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_aef182db8864e593755f2ec9cb8b635df}\label{classv8_1_1internal_1_1AssemblerRISCVV_aef182db8864e593755f2ec9cb8b635df}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [7/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct6,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{uint8\+\_\+t}]{vs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 594 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{595                                                                            \{}
\DoxyCodeLine{596   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(opcode == \mbox{\hyperlink{namespacev8_1_1internal_a029d3f99b28738e3a14701a49f72fb3f}{OP\_MVV}});}
\DoxyCodeLine{597   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = (funct6 << \mbox{\hyperlink{namespacev8_1_1internal_aab304428adf80801aa0bfe2b98e50694}{kRvvFunct6Shift}}) | opcode | (mask << \mbox{\hyperlink{namespacev8_1_1internal_aac1bfd8d61ef5f6a99b47e1bdea257b4}{kRvvVmShift}}) |}
\DoxyCodeLine{598                 ((rd.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a812263205a749dff5f14cf2ef1196e22}{kRvvVdShift}}) |}
\DoxyCodeLine{599                 ((\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}} \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_af696a3f92d879a96fd587a165c377fe0}{kRvvVs1Shift}}) |}
\DoxyCodeLine{600                 ((vs2.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a946220056a734d272a0ea4aa5fed297b}{kRvvVs2Shift}});}
\DoxyCodeLine{601   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{602 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), v8\+::internal\+::k\+Rvv\+Funct6\+Shift, v8\+::internal\+::k\+Rvv\+Vd\+Shift, v8\+::internal\+::k\+Rvv\+Vm\+Shift, v8\+::internal\+::k\+Rvv\+Vs1\+Shift, v8\+::internal\+::k\+Rvv\+Vs2\+Shift, v8\+::internal\+::\+OP\+\_\+\+MVV, and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_aef182db8864e593755f2ec9cb8b635df_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a464a346a75b2c88ed63e0b65888e6705}\label{classv8_1_1internal_1_1AssemblerRISCVV_a464a346a75b2c88ed63e0b65888e6705}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [8/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct6,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 486 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{487                                                                              \{}
\DoxyCodeLine{488   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(opcode == \mbox{\hyperlink{namespacev8_1_1internal_a029d3f99b28738e3a14701a49f72fb3f}{OP\_MVV}} || opcode == \mbox{\hyperlink{namespacev8_1_1internal_adaac37df7320b7ee291ca11b09bedb89}{OP\_FVV}});}
\DoxyCodeLine{489   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = (funct6 << \mbox{\hyperlink{namespacev8_1_1internal_aab304428adf80801aa0bfe2b98e50694}{kRvvFunct6Shift}}) | opcode | (mask << \mbox{\hyperlink{namespacev8_1_1internal_aac1bfd8d61ef5f6a99b47e1bdea257b4}{kRvvVmShift}}) |}
\DoxyCodeLine{490                 ((rd.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a812263205a749dff5f14cf2ef1196e22}{kRvvVdShift}}) |}
\DoxyCodeLine{491                 ((\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}.\mbox{\hyperlink{classv8_1_1internal_1_1RegisterBase_ae4f77df87f77114f40f3e8968e1c4a12}{code}}() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_af696a3f92d879a96fd587a165c377fe0}{kRvvVs1Shift}}) |}
\DoxyCodeLine{492                 ((vs2.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a946220056a734d272a0ea4aa5fed297b}{kRvvVs2Shift}});}
\DoxyCodeLine{493   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{494 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), v8\+::internal\+::k\+Rvv\+Funct6\+Shift, v8\+::internal\+::k\+Rvv\+Vd\+Shift, v8\+::internal\+::k\+Rvv\+Vm\+Shift, v8\+::internal\+::k\+Rvv\+Vs1\+Shift, v8\+::internal\+::k\+Rvv\+Vs2\+Shift, v8\+::internal\+::\+OP\+\_\+\+FVV, v8\+::internal\+::\+OP\+\_\+\+MVV, and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a464a346a75b2c88ed63e0b65888e6705_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a0d927191bca8cedcbe0c3388b0b3db0b}\label{classv8_1_1internal_1_1AssemblerRISCVV_a0d927191bca8cedcbe0c3388b0b3db0b}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [9/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct6,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{fs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 519 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{520                                                                                \{}
\DoxyCodeLine{521   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(opcode == \mbox{\hyperlink{namespacev8_1_1internal_ae917e05376a63d4659423acfcbe39388}{OP\_FVF}});}
\DoxyCodeLine{522   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = (funct6 << \mbox{\hyperlink{namespacev8_1_1internal_aab304428adf80801aa0bfe2b98e50694}{kRvvFunct6Shift}}) | opcode | (mask << \mbox{\hyperlink{namespacev8_1_1internal_aac1bfd8d61ef5f6a99b47e1bdea257b4}{kRvvVmShift}}) |}
\DoxyCodeLine{523                 ((vd.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a812263205a749dff5f14cf2ef1196e22}{kRvvVdShift}}) |}
\DoxyCodeLine{524                 ((fs1.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a4d722a0a59385d17b2795c2a602b015f}{kRvvRs1Shift}}) |}
\DoxyCodeLine{525                 ((vs2.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a946220056a734d272a0ea4aa5fed297b}{kRvvVs2Shift}});}
\DoxyCodeLine{526   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{527 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), v8\+::internal\+::k\+Rvv\+Funct6\+Shift, v8\+::internal\+::k\+Rvv\+Rs1\+Shift, v8\+::internal\+::k\+Rvv\+Vd\+Shift, v8\+::internal\+::k\+Rvv\+Vm\+Shift, v8\+::internal\+::k\+Rvv\+Vs2\+Shift, and v8\+::internal\+::\+OP\+\_\+\+FVF.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a0d927191bca8cedcbe0c3388b0b3db0b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a70d8749f210ed1bf6b3f46d9cfc452db}\label{classv8_1_1internal_1_1AssemblerRISCVV_a70d8749f210ed1bf6b3f46d9cfc452db}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [10/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct6,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{int8\+\_\+t}]{vs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 476 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{477                                                                           \{}
\DoxyCodeLine{478   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(opcode == \mbox{\hyperlink{namespacev8_1_1internal_a029d3f99b28738e3a14701a49f72fb3f}{OP\_MVV}} || opcode == \mbox{\hyperlink{namespacev8_1_1internal_adaac37df7320b7ee291ca11b09bedb89}{OP\_FVV}} || opcode == \mbox{\hyperlink{namespacev8_1_1internal_ad92aa804cae43afc84c97a9cfa9b458c}{OP\_IVV}});}
\DoxyCodeLine{479   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = (funct6 << \mbox{\hyperlink{namespacev8_1_1internal_aab304428adf80801aa0bfe2b98e50694}{kRvvFunct6Shift}}) | opcode | (mask << \mbox{\hyperlink{namespacev8_1_1internal_aac1bfd8d61ef5f6a99b47e1bdea257b4}{kRvvVmShift}}) |}
\DoxyCodeLine{480                 ((vd.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a812263205a749dff5f14cf2ef1196e22}{kRvvVdShift}}) |}
\DoxyCodeLine{481                 ((\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}} \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_af696a3f92d879a96fd587a165c377fe0}{kRvvVs1Shift}}) |}
\DoxyCodeLine{482                 ((vs2.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a946220056a734d272a0ea4aa5fed297b}{kRvvVs2Shift}});}
\DoxyCodeLine{483   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{484 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), v8\+::internal\+::k\+Rvv\+Funct6\+Shift, v8\+::internal\+::k\+Rvv\+Vd\+Shift, v8\+::internal\+::k\+Rvv\+Vm\+Shift, v8\+::internal\+::k\+Rvv\+Vs1\+Shift, v8\+::internal\+::k\+Rvv\+Vs2\+Shift, v8\+::internal\+::\+OP\+\_\+\+FVV, v8\+::internal\+::\+OP\+\_\+\+IVV, v8\+::internal\+::\+OP\+\_\+\+MVV, and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a70d8749f210ed1bf6b3f46d9cfc452db_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a2063b78ff71564b497ba405ffcf83231}\label{classv8_1_1internal_1_1AssemblerRISCVV_a2063b78ff71564b497ba405ffcf83231}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [11/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct6,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 508 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{509                                                                             \{}
\DoxyCodeLine{510   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(opcode == \mbox{\hyperlink{namespacev8_1_1internal_a38d22a15db5ca51d4512833062a41dc4}{OP\_IVX}} || opcode == \mbox{\hyperlink{namespacev8_1_1internal_a4a9199754d2041aef78e05ae6005943e}{OP\_MVX}});}
\DoxyCodeLine{511   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = (funct6 << \mbox{\hyperlink{namespacev8_1_1internal_aab304428adf80801aa0bfe2b98e50694}{kRvvFunct6Shift}}) | opcode | (mask << \mbox{\hyperlink{namespacev8_1_1internal_aac1bfd8d61ef5f6a99b47e1bdea257b4}{kRvvVmShift}}) |}
\DoxyCodeLine{512                 ((vd.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a812263205a749dff5f14cf2ef1196e22}{kRvvVdShift}}) |}
\DoxyCodeLine{513                 ((rs1.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a4d722a0a59385d17b2795c2a602b015f}{kRvvRs1Shift}}) |}
\DoxyCodeLine{514                 ((vs2.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a946220056a734d272a0ea4aa5fed297b}{kRvvVs2Shift}});}
\DoxyCodeLine{515   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{516 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), v8\+::internal\+::k\+Rvv\+Funct6\+Shift, v8\+::internal\+::k\+Rvv\+Rs1\+Shift, v8\+::internal\+::k\+Rvv\+Vd\+Shift, v8\+::internal\+::k\+Rvv\+Vm\+Shift, v8\+::internal\+::k\+Rvv\+Vs2\+Shift, v8\+::internal\+::\+OP\+\_\+\+IVX, and v8\+::internal\+::\+OP\+\_\+\+MVX.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a2063b78ff71564b497ba405ffcf83231_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a5cfc896e840f13ce4f95dac5ae7bd64a}\label{classv8_1_1internal_1_1AssemblerRISCVV_a5cfc896e840f13ce4f95dac5ae7bd64a}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [12/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct6,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 466 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{467                                                                              \{}
\DoxyCodeLine{468   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(opcode == \mbox{\hyperlink{namespacev8_1_1internal_a029d3f99b28738e3a14701a49f72fb3f}{OP\_MVV}} || opcode == \mbox{\hyperlink{namespacev8_1_1internal_adaac37df7320b7ee291ca11b09bedb89}{OP\_FVV}} || opcode == \mbox{\hyperlink{namespacev8_1_1internal_ad92aa804cae43afc84c97a9cfa9b458c}{OP\_IVV}});}
\DoxyCodeLine{469   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = (funct6 << \mbox{\hyperlink{namespacev8_1_1internal_aab304428adf80801aa0bfe2b98e50694}{kRvvFunct6Shift}}) | opcode | (mask << \mbox{\hyperlink{namespacev8_1_1internal_aac1bfd8d61ef5f6a99b47e1bdea257b4}{kRvvVmShift}}) |}
\DoxyCodeLine{470                 ((vd.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a812263205a749dff5f14cf2ef1196e22}{kRvvVdShift}}) |}
\DoxyCodeLine{471                 ((\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}.\mbox{\hyperlink{classv8_1_1internal_1_1RegisterBase_ae4f77df87f77114f40f3e8968e1c4a12}{code}}() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_af696a3f92d879a96fd587a165c377fe0}{kRvvVs1Shift}}) |}
\DoxyCodeLine{472                 ((vs2.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a946220056a734d272a0ea4aa5fed297b}{kRvvVs2Shift}});}
\DoxyCodeLine{473   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{474 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), v8\+::internal\+::k\+Rvv\+Funct6\+Shift, v8\+::internal\+::k\+Rvv\+Vd\+Shift, v8\+::internal\+::k\+Rvv\+Vm\+Shift, v8\+::internal\+::k\+Rvv\+Vs1\+Shift, v8\+::internal\+::k\+Rvv\+Vs2\+Shift, v8\+::internal\+::\+OP\+\_\+\+FVV, v8\+::internal\+::\+OP\+\_\+\+IVV, v8\+::internal\+::\+OP\+\_\+\+MVV, and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a5cfc896e840f13ce4f95dac5ae7bd64a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_aa5a9fc1b6971ff4616ee8bc2063f8c13}\label{classv8_1_1internal_1_1AssemblerRISCVV_aa5a9fc1b6971ff4616ee8bc2063f8c13}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [13/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct6,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5d923ec88643d2a34a6079c22fd8fdac}{Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_afdb05e781281bb737489fb9808e393fb}\label{classv8_1_1internal_1_1AssemblerRISCVV_afdb05e781281bb737489fb9808e393fb}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [14/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct6,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 530 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{531                                                               \{}
\DoxyCodeLine{532   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = (funct6 << \mbox{\hyperlink{namespacev8_1_1internal_aab304428adf80801aa0bfe2b98e50694}{kRvvFunct6Shift}}) | \mbox{\hyperlink{namespacev8_1_1internal_a4a9199754d2041aef78e05ae6005943e}{OP\_MVX}} | (mask << \mbox{\hyperlink{namespacev8_1_1internal_aac1bfd8d61ef5f6a99b47e1bdea257b4}{kRvvVmShift}}) |}
\DoxyCodeLine{533                 ((rd.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a812263205a749dff5f14cf2ef1196e22}{kRvvVdShift}}) |}
\DoxyCodeLine{534                 ((rs1.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a4d722a0a59385d17b2795c2a602b015f}{kRvvRs1Shift}}) |}
\DoxyCodeLine{535                 ((vs2.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a946220056a734d272a0ea4aa5fed297b}{kRvvVs2Shift}});}
\DoxyCodeLine{536   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{537 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), v8\+::internal\+::k\+Rvv\+Funct6\+Shift, v8\+::internal\+::k\+Rvv\+Rs1\+Shift, v8\+::internal\+::k\+Rvv\+Vd\+Shift, v8\+::internal\+::k\+Rvv\+Vm\+Shift, v8\+::internal\+::k\+Rvv\+Vs2\+Shift, and v8\+::internal\+::\+OP\+\_\+\+MVX.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_afdb05e781281bb737489fb9808e393fb_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a0de06b3883509d6306114a5aabd52d3f}\label{classv8_1_1internal_1_1AssemblerRISCVV_a0de06b3883509d6306114a5aabd52d3f}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenInstrV@{GenInstrV}}
\index{GenInstrV@{GenInstrV}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenInstrV()}{GenInstrV()}\hspace{0.1cm}{\footnotesize\ttfamily [15/15]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+InstrV (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct6,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{int8\+\_\+t}]{simm5,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 539 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{540                                                               \{}
\DoxyCodeLine{541   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint5(imm5) || is\_int5(imm5));}
\DoxyCodeLine{542   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = (funct6 << \mbox{\hyperlink{namespacev8_1_1internal_aab304428adf80801aa0bfe2b98e50694}{kRvvFunct6Shift}}) | \mbox{\hyperlink{namespacev8_1_1internal_a751ee56243e0ff6afc6046f5ab63f7a6}{OP\_IVI}} | (mask << \mbox{\hyperlink{namespacev8_1_1internal_aac1bfd8d61ef5f6a99b47e1bdea257b4}{kRvvVmShift}}) |}
\DoxyCodeLine{543                 ((vd.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a812263205a749dff5f14cf2ef1196e22}{kRvvVdShift}}) |}
\DoxyCodeLine{544                 (((uint32\_t)imm5 << \mbox{\hyperlink{namespacev8_1_1internal_a709e29871ebee78b929cc9ff987b3139}{kRvvImm5Shift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_aaaa34d601ea1e308b43d882e6764a1b3}{kRvvImm5Mask}}) |}
\DoxyCodeLine{545                 ((vs2.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a946220056a734d272a0ea4aa5fed297b}{kRvvVs2Shift}});}
\DoxyCodeLine{546   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{547 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), v8\+::internal\+::k\+Rvv\+Funct6\+Shift, v8\+::internal\+::k\+Rvv\+Imm5\+Mask, v8\+::internal\+::k\+Rvv\+Imm5\+Shift, v8\+::internal\+::k\+Rvv\+Vd\+Shift, v8\+::internal\+::k\+Rvv\+Vm\+Shift, v8\+::internal\+::k\+Rvv\+Vs2\+Shift, and v8\+::internal\+::\+OP\+\_\+\+IVI.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a0de06b3883509d6306114a5aabd52d3f_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a2a38bb8dc1e75ebe5de94878e31c890b}\label{classv8_1_1internal_1_1AssemblerRISCVV_a2a38bb8dc1e75ebe5de94878e31c890b}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!GenZimm@{GenZimm}}
\index{GenZimm@{GenZimm}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{GenZimm()}{GenZimm()}}
{\footnotesize\ttfamily static int32\+\_\+t v8\+::internal\+::\+Assembler\+RISCVV\+::\+Gen\+Zimm (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}}}]{vsew,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9fd7c19566f4a675fa570d6c6243a32a}{Vlmul}}}]{vlmul,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeb}{Tail\+Agnostic\+Type}}}]{tail = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeba71a67b24f6b9163a01807cdb61d950f8}{tu}}},  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604}{Mask\+Agnostic\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604a9dd99cf48494ee0277563736ce16a91a}{mu}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Definition at line 20 of file extension-\/riscv-\/v.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{21                                                      \{}
\DoxyCodeLine{22     \textcolor{keywordflow}{return} (mask << 7) | (tail << 6) | ((vsew \& 0x7) << 3) | (vlmul \& 0x7);}
\DoxyCodeLine{23   \}}

\end{DoxyCode}


Referenced by vsetivli(), and vsetvli().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a2a38bb8dc1e75ebe5de94878e31c890b_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a21f4f72c578de049be05e90071b81f06}\label{classv8_1_1internal_1_1AssemblerRISCVV_a21f4f72c578de049be05e90071b81f06}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!SegInstr@{SegInstr}}
\index{SegInstr@{SegInstr}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{SegInstr()}{SegInstr()}}
{\footnotesize\ttfamily v8\+::internal\+::\+Assembler\+RISCVV\+::\+Seg\+Instr (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ad919aa6ca2147abba5b465d8a2da9308}{vl}}}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_af98778da505af1e7618ddfb8d1d3526f}\label{classv8_1_1internal_1_1AssemblerRISCVV_af98778da505af1e7618ddfb8d1d3526f}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vadc\_vi@{vadc\_vi}}
\index{vadc\_vi@{vadc\_vi}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vadc\_vi()}{vadc\_vi()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vadc\+\_\+vi (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{uint8\+\_\+t}]{imm5,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2 }\end{DoxyParamCaption})}



Definition at line 77 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{77                                                                        \{}
\DoxyCodeLine{78   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a8f0b9e4f8f1f88a8eedda2d4d71d1891}{VADC\_FUNCT6}}, vd, imm5, vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27}{Mask}});}
\DoxyCodeLine{79 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+Mask, and v8\+::internal\+::\+VADC\+\_\+\+FUNCT6.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_af98778da505af1e7618ddfb8d1d3526f_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a2b060a1774e4791bcc7ebdb91bf367a8}\label{classv8_1_1internal_1_1AssemblerRISCVV_a2b060a1774e4791bcc7ebdb91bf367a8}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vadc\_vv@{vadc\_vv}}
\index{vadc\_vv@{vadc\_vv}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vadc\_vv()}{vadc\_vv()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vadc\+\_\+vv (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2 }\end{DoxyParamCaption})}



Definition at line 69 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{69                                                                         \{}
\DoxyCodeLine{70   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a8f0b9e4f8f1f88a8eedda2d4d71d1891}{VADC\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_ad92aa804cae43afc84c97a9cfa9b458c}{OP\_IVV}}, vd, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27}{Mask}});}
\DoxyCodeLine{71 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+Mask, v8\+::internal\+::\+OP\+\_\+\+IVV, v8\+::internal\+::\+VADC\+\_\+\+FUNCT6, and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a2b060a1774e4791bcc7ebdb91bf367a8_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a5c4bf27a12fa128b88d8f7f147dd82ec}\label{classv8_1_1internal_1_1AssemblerRISCVV_a5c4bf27a12fa128b88d8f7f147dd82ec}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vadc\_vx@{vadc\_vx}}
\index{vadc\_vx@{vadc\_vx}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vadc\_vx()}{vadc\_vx()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vadc\+\_\+vx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2 }\end{DoxyParamCaption})}



Definition at line 73 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{73                                                                        \{}
\DoxyCodeLine{74   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a8f0b9e4f8f1f88a8eedda2d4d71d1891}{VADC\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a38d22a15db5ca51d4512833062a41dc4}{OP\_IVX}}, vd, rs1, vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27}{Mask}});}
\DoxyCodeLine{75 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+Mask, v8\+::internal\+::\+OP\+\_\+\+IVX, and v8\+::internal\+::\+VADC\+\_\+\+FUNCT6.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a5c4bf27a12fa128b88d8f7f147dd82ec_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_ae8f035558e0632c089344db81e5f5a96}\label{classv8_1_1internal_1_1AssemblerRISCVV_ae8f035558e0632c089344db81e5f5a96}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vcpop\_m@{vcpop\_m}}
\index{vcpop\_m@{vcpop\_m}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vcpop\_m()}{vcpop\_m()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vcpop\+\_\+m (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 865 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{865                                                                        \{}
\DoxyCodeLine{866   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_aa94151b9a61e874e2139d1f13d247656}{VWXUNARY0\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a029d3f99b28738e3a14701a49f72fb3f}{OP\_MVV}}, rd, 0b10000, vs2, mask);}
\DoxyCodeLine{867 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+OP\+\_\+\+MVV, and v8\+::internal\+::\+VWXUNARY0\+\_\+\+FUNCT6.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_ae8f035558e0632c089344db81e5f5a96_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a41a1147e516fd3aafb98506696183eff}\label{classv8_1_1internal_1_1AssemblerRISCVV_a41a1147e516fd3aafb98506696183eff}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vfabs\_vv@{vfabs\_vv}}
\index{vfabs\_vv@{vfabs\_vv}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vfabs\_vv()}{vfabs\_vv()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vfabs\+\_\+vv (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{src,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 400 of file extension-\/riscv-\/v.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{400                                                                       \{}
\DoxyCodeLine{401     vfsngjx\_vv(dst, src, src, mask);}
\DoxyCodeLine{402   \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a8cfee81069158eee7a6e65065caa8ea4}\label{classv8_1_1internal_1_1AssemblerRISCVV_a8cfee81069158eee7a6e65065caa8ea4}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vfirst\_m@{vfirst\_m}}
\index{vfirst\_m@{vfirst\_m}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vfirst\_m()}{vfirst\_m()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vfirst\+\_\+m (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 861 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{861                                                                         \{}
\DoxyCodeLine{862   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_aa94151b9a61e874e2139d1f13d247656}{VWXUNARY0\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a029d3f99b28738e3a14701a49f72fb3f}{OP\_MVV}}, rd, 0b10001, vs2, mask);}
\DoxyCodeLine{863 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+OP\+\_\+\+MVV, and v8\+::internal\+::\+VWXUNARY0\+\_\+\+FUNCT6.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a8cfee81069158eee7a6e65065caa8ea4_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a2e0115b582cc8e33bacb7e211d6daea9}\label{classv8_1_1internal_1_1AssemblerRISCVV_a2e0115b582cc8e33bacb7e211d6daea9}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vfmerge\_vf@{vfmerge\_vf}}
\index{vfmerge\_vf@{vfmerge\_vf}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vfmerge\_vf()}{vfmerge\_vf()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vfmerge\+\_\+vf (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{fs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2 }\end{DoxyParamCaption})}



Definition at line 214 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{214                                                                              \{}
\DoxyCodeLine{215   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a56cf338855d74192ccffea7fea6c8db4}{VMV\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_ae917e05376a63d4659423acfcbe39388}{OP\_FVF}}, vd, fs1, vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27}{Mask}});}
\DoxyCodeLine{216 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+Mask, v8\+::internal\+::\+OP\+\_\+\+FVF, and v8\+::internal\+::\+VMV\+\_\+\+FUNCT6.



Referenced by v8\+::internal\+::\+Macro\+Assembler\+::\+Load\+Lane().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a2e0115b582cc8e33bacb7e211d6daea9_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a2e0115b582cc8e33bacb7e211d6daea9_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a99a8433327a3d08d83a97d823803df91}\label{classv8_1_1internal_1_1AssemblerRISCVV_a99a8433327a3d08d83a97d823803df91}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vfmv\_fs@{vfmv\_fs}}
\index{vfmv\_fs@{vfmv\_fs}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vfmv\_fs()}{vfmv\_fs()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vfmv\+\_\+fs (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{fd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2 }\end{DoxyParamCaption})}



Definition at line 206 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{206                                                            \{}
\DoxyCodeLine{207   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_aac27cb98b3f9cb3ec49e07d63a33d39a}{VWFUNARY0\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_adaac37df7320b7ee291ca11b09bedb89}{OP\_FVV}}, fd, v0, vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{NoMask}});}
\DoxyCodeLine{208 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+No\+Mask, v8\+::internal\+::\+OP\+\_\+\+FVV, and v8\+::internal\+::\+VWFUNARY0\+\_\+\+FUNCT6.



Referenced by v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+Lane().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a99a8433327a3d08d83a97d823803df91_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a99a8433327a3d08d83a97d823803df91_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_aeb7017fe5bc83d7688c89a5f69f22379}\label{classv8_1_1internal_1_1AssemblerRISCVV_aeb7017fe5bc83d7688c89a5f69f22379}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vfmv\_sf@{vfmv\_sf}}
\index{vfmv\_sf@{vfmv\_sf}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vfmv\_sf()}{vfmv\_sf()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vfmv\+\_\+sf (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{fs }\end{DoxyParamCaption})}



Definition at line 210 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{210                                                           \{}
\DoxyCodeLine{211   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_aef6797880c7ebec0aac15c7b00bfad09}{VRFUNARY0\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_ae917e05376a63d4659423acfcbe39388}{OP\_FVF}}, vd, fs, v0, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{NoMask}});}
\DoxyCodeLine{212 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+No\+Mask, v8\+::internal\+::\+OP\+\_\+\+FVF, and v8\+::internal\+::\+VRFUNARY0\+\_\+\+FUNCT6.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_aeb7017fe5bc83d7688c89a5f69f22379_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a4df57bfc4a495398db678e87f32647f5}\label{classv8_1_1internal_1_1AssemblerRISCVV_a4df57bfc4a495398db678e87f32647f5}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vfmv\_vf@{vfmv\_vf}}
\index{vfmv\_vf@{vfmv\_vf}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vfmv\_vf()}{vfmv\_vf()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vfmv\+\_\+vf (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{fs1 }\end{DoxyParamCaption})}



Definition at line 202 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{202                                                            \{}
\DoxyCodeLine{203   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a56cf338855d74192ccffea7fea6c8db4}{VMV\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_ae917e05376a63d4659423acfcbe39388}{OP\_FVF}}, vd, fs1, v0, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{NoMask}});}
\DoxyCodeLine{204 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+No\+Mask, v8\+::internal\+::\+OP\+\_\+\+FVF, and v8\+::internal\+::\+VMV\+\_\+\+FUNCT6.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a4df57bfc4a495398db678e87f32647f5_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a8597354004237aa1b303a9bad003353b}\label{classv8_1_1internal_1_1AssemblerRISCVV_a8597354004237aa1b303a9bad003353b}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vfneg\_vv@{vfneg\_vv}}
\index{vfneg\_vv@{vfneg\_vv}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vfneg\_vv()}{vfneg\_vv()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vfneg\+\_\+vv (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{src,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 397 of file extension-\/riscv-\/v.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{397                                                                       \{}
\DoxyCodeLine{398     vfsngjn\_vv(dst, src, src, mask);}
\DoxyCodeLine{399   \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_af7974d9f6d1e62528b33ccc2afa2031a}\label{classv8_1_1internal_1_1AssemblerRISCVV_af7974d9f6d1e62528b33ccc2afa2031a}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vid\_v@{vid\_v}}
\index{vid\_v@{vid\_v}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vid\_v()}{vid\_v()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vid\+\_\+v (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27}{Mask}}} }\end{DoxyParamCaption})}



Definition at line 117 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{117                                                        \{}
\DoxyCodeLine{118   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_abcf1b21c8de1d4abab4a941755e87e35}{VMUNARY0\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a029d3f99b28738e3a14701a49f72fb3f}{OP\_MVV}}, vd, \mbox{\hyperlink{namespacev8_1_1internal_a462f4a8438e41c7b7c40b8499a513b0b}{VID\_V}}, v0, mask);}
\DoxyCodeLine{119 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+OP\+\_\+\+MVV, v8\+::internal\+::\+VID\+\_\+V, and v8\+::internal\+::\+VMUNARY0\+\_\+\+FUNCT6.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_af7974d9f6d1e62528b33ccc2afa2031a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_ad919aa6ca2147abba5b465d8a2da9308}\label{classv8_1_1internal_1_1AssemblerRISCVV_ad919aa6ca2147abba5b465d8a2da9308}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vl@{vl}}
\index{vl@{vl}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vl()}{vl()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vl (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{lumop,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}}}]{vsew,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 604 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{605                                         \{}
\DoxyCodeLine{606   uint8\_t width = \mbox{\hyperlink{namespacev8_1_1internal_a99450f031703681ad59ca7291f80fc5f}{vsew\_switch}}(vsew);}
\DoxyCodeLine{607   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a}{LOAD\_FP}}, width, vd, rs1, lumop, mask, 0b00, 0, 0b000);}
\DoxyCodeLine{608 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+LOAD\+\_\+\+FP, and v8\+::internal\+::vsew\+\_\+switch().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_ad919aa6ca2147abba5b465d8a2da9308_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a109715d25b1869e1612dd0c79054e79a}\label{classv8_1_1internal_1_1AssemblerRISCVV_a109715d25b1869e1612dd0c79054e79a}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vls@{vls}}
\index{vls@{vls}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vls()}{vls()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vls (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}}}]{vsew,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 609 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{610                                          \{}
\DoxyCodeLine{611   uint8\_t width = \mbox{\hyperlink{namespacev8_1_1internal_a99450f031703681ad59ca7291f80fc5f}{vsew\_switch}}(vsew);}
\DoxyCodeLine{612   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a}{LOAD\_FP}}, width, vd, rs1, rs2, mask, 0b10, 0, 0b000);}
\DoxyCodeLine{613 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+LOAD\+\_\+\+FP, and v8\+::internal\+::vsew\+\_\+switch().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a109715d25b1869e1612dd0c79054e79a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a5673f76f5f809c1b95b53d2192df8f08}\label{classv8_1_1internal_1_1AssemblerRISCVV_a5673f76f5f809c1b95b53d2192df8f08}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vlx@{vlx}}
\index{vlx@{vlx}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vlx()}{vlx()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vlx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}}}]{vsew,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 614 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{615                                          \{}
\DoxyCodeLine{616   uint8\_t width = \mbox{\hyperlink{namespacev8_1_1internal_a99450f031703681ad59ca7291f80fc5f}{vsew\_switch}}(vsew);}
\DoxyCodeLine{617   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a}{LOAD\_FP}}, width, vd, rs1, vs2, mask, 0b11, 0, 0);}
\DoxyCodeLine{618 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+LOAD\+\_\+\+FP, and v8\+::internal\+::vsew\+\_\+switch().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a5673f76f5f809c1b95b53d2192df8f08_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a9f259cfaadeff1a7da2ab82dd569ab4c}\label{classv8_1_1internal_1_1AssemblerRISCVV_a9f259cfaadeff1a7da2ab82dd569ab4c}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vmadc\_vi@{vmadc\_vi}}
\index{vmadc\_vi@{vmadc\_vi}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vmadc\_vi()}{vmadc\_vi()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vmadc\+\_\+vi (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{uint8\+\_\+t}]{imm5,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2 }\end{DoxyParamCaption})}



Definition at line 89 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{89                                                                         \{}
\DoxyCodeLine{90   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a2c6620ad6c2e993b8b710a9556ea9427}{VMADC\_FUNCT6}}, vd, imm5, vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27}{Mask}});}
\DoxyCodeLine{91 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+Mask, and v8\+::internal\+::\+VMADC\+\_\+\+FUNCT6.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a9f259cfaadeff1a7da2ab82dd569ab4c_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a063116ac6901ce7e753bde94b1100789}\label{classv8_1_1internal_1_1AssemblerRISCVV_a063116ac6901ce7e753bde94b1100789}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vmadc\_vv@{vmadc\_vv}}
\index{vmadc\_vv@{vmadc\_vv}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vmadc\_vv()}{vmadc\_vv()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vmadc\+\_\+vv (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2 }\end{DoxyParamCaption})}



Definition at line 81 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{81                                                                          \{}
\DoxyCodeLine{82   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a2c6620ad6c2e993b8b710a9556ea9427}{VMADC\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_ad92aa804cae43afc84c97a9cfa9b458c}{OP\_IVV}}, vd, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27}{Mask}});}
\DoxyCodeLine{83 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+Mask, v8\+::internal\+::\+OP\+\_\+\+IVV, v8\+::internal\+::\+VMADC\+\_\+\+FUNCT6, and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a063116ac6901ce7e753bde94b1100789_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a3f367e62008dbafb5a23a689448114f9}\label{classv8_1_1internal_1_1AssemblerRISCVV_a3f367e62008dbafb5a23a689448114f9}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vmadc\_vx@{vmadc\_vx}}
\index{vmadc\_vx@{vmadc\_vx}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vmadc\_vx()}{vmadc\_vx()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vmadc\+\_\+vx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2 }\end{DoxyParamCaption})}



Definition at line 85 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{85                                                                         \{}
\DoxyCodeLine{86   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a2c6620ad6c2e993b8b710a9556ea9427}{VMADC\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a38d22a15db5ca51d4512833062a41dc4}{OP\_IVX}}, vd, rs1, vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27}{Mask}});}
\DoxyCodeLine{87 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+Mask, v8\+::internal\+::\+OP\+\_\+\+IVX, and v8\+::internal\+::\+VMADC\+\_\+\+FUNCT6.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a3f367e62008dbafb5a23a689448114f9_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a79c02040b23ab764eb790858c6aa6d17}\label{classv8_1_1internal_1_1AssemblerRISCVV_a79c02040b23ab764eb790858c6aa6d17}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vmerge\_vi@{vmerge\_vi}}
\index{vmerge\_vi@{vmerge\_vi}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vmerge\_vi()}{vmerge\_vi()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vmerge\+\_\+vi (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{uint8\+\_\+t}]{imm5,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2 }\end{DoxyParamCaption})}



Definition at line 65 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{65                                                                          \{}
\DoxyCodeLine{66   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a56cf338855d74192ccffea7fea6c8db4}{VMV\_FUNCT6}}, vd, imm5, vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27}{Mask}});}
\DoxyCodeLine{67 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+Mask, and v8\+::internal\+::\+VMV\+\_\+\+FUNCT6.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a79c02040b23ab764eb790858c6aa6d17_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a1fa4b2f3ff84b6219adcc8e663c78f95}\label{classv8_1_1internal_1_1AssemblerRISCVV_a1fa4b2f3ff84b6219adcc8e663c78f95}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vmerge\_vv@{vmerge\_vv}}
\index{vmerge\_vv@{vmerge\_vv}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vmerge\_vv()}{vmerge\_vv()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vmerge\+\_\+vv (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2 }\end{DoxyParamCaption})}



Definition at line 57 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{57                                                                           \{}
\DoxyCodeLine{58   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a56cf338855d74192ccffea7fea6c8db4}{VMV\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_ad92aa804cae43afc84c97a9cfa9b458c}{OP\_IVV}}, vd, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27}{Mask}});}
\DoxyCodeLine{59 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+Mask, v8\+::internal\+::\+OP\+\_\+\+IVV, v8\+::internal\+::\+VMV\+\_\+\+FUNCT6, and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a1fa4b2f3ff84b6219adcc8e663c78f95_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a101622e844e936830bb8dc317053447c}\label{classv8_1_1internal_1_1AssemblerRISCVV_a101622e844e936830bb8dc317053447c}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vmerge\_vx@{vmerge\_vx}}
\index{vmerge\_vx@{vmerge\_vx}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vmerge\_vx()}{vmerge\_vx()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vmerge\+\_\+vx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2 }\end{DoxyParamCaption})}



Definition at line 61 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{61                                                                          \{}
\DoxyCodeLine{62   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a56cf338855d74192ccffea7fea6c8db4}{VMV\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a38d22a15db5ca51d4512833062a41dc4}{OP\_IVX}}, vd, rs1, vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27}{Mask}});}
\DoxyCodeLine{63 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+Mask, v8\+::internal\+::\+OP\+\_\+\+IVX, and v8\+::internal\+::\+VMV\+\_\+\+FUNCT6.



Referenced by v8\+::internal\+::\+Macro\+Assembler\+::\+Load\+Lane(), v8\+::internal\+::\+Macro\+Assembler\+::\+Wasm\+Rvv\+Eq(), v8\+::internal\+::\+Macro\+Assembler\+::\+Wasm\+Rvv\+Ge\+S(), v8\+::internal\+::\+Macro\+Assembler\+::\+Wasm\+Rvv\+Ge\+U(), v8\+::internal\+::\+Macro\+Assembler\+::\+Wasm\+Rvv\+Gt\+S(), v8\+::internal\+::\+Macro\+Assembler\+::\+Wasm\+Rvv\+Gt\+U(), and v8\+::internal\+::\+Macro\+Assembler\+::\+Wasm\+Rvv\+Ne().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a101622e844e936830bb8dc317053447c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a101622e844e936830bb8dc317053447c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a9ad1fdc81ec458a3cdc149fea4372951}\label{classv8_1_1internal_1_1AssemblerRISCVV_a9ad1fdc81ec458a3cdc149fea4372951}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vmslt\_vi@{vmslt\_vi}}
\index{vmslt\_vi@{vmslt\_vi}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vmslt\_vi()}{vmslt\_vi()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vmslt\+\_\+vi (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs1,  }\item[{int8\+\_\+t}]{imm5,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 407 of file extension-\/riscv-\/v.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{408                                         \{}
\DoxyCodeLine{409     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(imm5 >= -\/15 \&\& imm5 <= 16);}
\DoxyCodeLine{410     vmsle\_vi(vd, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, imm5 -\/ 1, mask);}
\DoxyCodeLine{411   \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a9ad1fdc81ec458a3cdc149fea4372951_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_acec5e8b51b05e4003d005c349d44b52f}\label{classv8_1_1internal_1_1AssemblerRISCVV_acec5e8b51b05e4003d005c349d44b52f}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vmsltu\_vi@{vmsltu\_vi}}
\index{vmsltu\_vi@{vmsltu\_vi}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vmsltu\_vi()}{vmsltu\_vi()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vmsltu\+\_\+vi (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs1,  }\item[{int8\+\_\+t}]{imm5,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 413 of file extension-\/riscv-\/v.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{414                                          \{}
\DoxyCodeLine{415     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(imm5 >= 1 \&\& imm5 <= 16);}
\DoxyCodeLine{416     vmsleu\_vi(vd, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, imm5 -\/ 1, mask);}
\DoxyCodeLine{417   \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_acec5e8b51b05e4003d005c349d44b52f_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_aebfb524eb05b137de7c43570a68e9bed}\label{classv8_1_1internal_1_1AssemblerRISCVV_aebfb524eb05b137de7c43570a68e9bed}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vmv\_sx@{vmv\_sx}}
\index{vmv\_sx@{vmv\_sx}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vmv\_sx()}{vmv\_sx()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vmv\+\_\+sx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1 }\end{DoxyParamCaption})}



Definition at line 53 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{53                                                        \{}
\DoxyCodeLine{54   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a980d02dfd210346d5d27c8b6c504a5ff}{VRXUNARY0\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a4a9199754d2041aef78e05ae6005943e}{OP\_MVX}}, vd, rs1, v0, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{NoMask}});}
\DoxyCodeLine{55 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+No\+Mask, v8\+::internal\+::\+OP\+\_\+\+MVX, and v8\+::internal\+::\+VRXUNARY0\+\_\+\+FUNCT6.



Referenced by v8\+::internal\+::\+Macro\+Assembler\+::\+Load\+Lane().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_aebfb524eb05b137de7c43570a68e9bed_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_aebfb524eb05b137de7c43570a68e9bed_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a217f491fc0a9bc340c86308ae53bd692}\label{classv8_1_1internal_1_1AssemblerRISCVV_a217f491fc0a9bc340c86308ae53bd692}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vmv\_vi@{vmv\_vi}}
\index{vmv\_vi@{vmv\_vi}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vmv\_vi()}{vmv\_vi()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vmv\+\_\+vi (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{uint8\+\_\+t}]{simm5 }\end{DoxyParamCaption})}



Definition at line 45 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{45                                                         \{}
\DoxyCodeLine{46   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a56cf338855d74192ccffea7fea6c8db4}{VMV\_FUNCT6}}, vd, simm5, v0, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{NoMask}});}
\DoxyCodeLine{47 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+No\+Mask, and v8\+::internal\+::\+VMV\+\_\+\+FUNCT6.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a217f491fc0a9bc340c86308ae53bd692_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_aec79cf67e818d3a295f5c9f185517cd5}\label{classv8_1_1internal_1_1AssemblerRISCVV_aec79cf67e818d3a295f5c9f185517cd5}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vmv\_vx@{vmv\_vx}}
\index{vmv\_vx@{vmv\_vx}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vmv\_vx()}{vmv\_vx()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vmv\+\_\+vx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1 }\end{DoxyParamCaption})}



Definition at line 41 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{41                                                        \{}
\DoxyCodeLine{42   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a56cf338855d74192ccffea7fea6c8db4}{VMV\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a38d22a15db5ca51d4512833062a41dc4}{OP\_IVX}}, vd, rs1, v0, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{NoMask}});}
\DoxyCodeLine{43 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+No\+Mask, v8\+::internal\+::\+OP\+\_\+\+IVX, and v8\+::internal\+::\+VMV\+\_\+\+FUNCT6.



Referenced by v8\+::internal\+::\+Macro\+Assembler\+::\+Round\+Helper(), v8\+::internal\+::\+Macro\+Assembler\+::\+Wasm\+Rvv\+Eq(), v8\+::internal\+::\+Macro\+Assembler\+::\+Wasm\+Rvv\+Ge\+S(), v8\+::internal\+::\+Macro\+Assembler\+::\+Wasm\+Rvv\+Ge\+U(), v8\+::internal\+::\+Macro\+Assembler\+::\+Wasm\+Rvv\+Gt\+S(), v8\+::internal\+::\+Macro\+Assembler\+::\+Wasm\+Rvv\+Gt\+U(), and v8\+::internal\+::\+Macro\+Assembler\+::\+Wasm\+Rvv\+Ne().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_aec79cf67e818d3a295f5c9f185517cd5_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_aec79cf67e818d3a295f5c9f185517cd5_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a2c81e19c8b677582937c6047490ceac8}\label{classv8_1_1internal_1_1AssemblerRISCVV_a2c81e19c8b677582937c6047490ceac8}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vmv\_xs@{vmv\_xs}}
\index{vmv\_xs@{vmv\_xs}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vmv\_xs()}{vmv\_xs()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vmv\+\_\+xs (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2 }\end{DoxyParamCaption})}



Definition at line 49 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{49                                                        \{}
\DoxyCodeLine{50   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_aa94151b9a61e874e2139d1f13d247656}{VWXUNARY0\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a029d3f99b28738e3a14701a49f72fb3f}{OP\_MVV}}, rd, 0b00000, vs2, \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{NoMask}});}
\DoxyCodeLine{51 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+No\+Mask, v8\+::internal\+::\+OP\+\_\+\+MVV, and v8\+::internal\+::\+VWXUNARY0\+\_\+\+FUNCT6.



Referenced by v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+Lane().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a2c81e19c8b677582937c6047490ceac8_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a2c81e19c8b677582937c6047490ceac8_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_aff006f53e98155ef667506ebbc1f5e6a}\label{classv8_1_1internal_1_1AssemblerRISCVV_aff006f53e98155ef667506ebbc1f5e6a}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vneg\_vv@{vneg\_vv}}
\index{vneg\_vv@{vneg\_vv}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vneg\_vv()}{vneg\_vv()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vneg\+\_\+vv (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{src,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 393 of file extension-\/riscv-\/v.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{393                                                                      \{}
\DoxyCodeLine{394     vrsub\_vx(dst, src, zero\_reg, mask);}
\DoxyCodeLine{395   \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a9743392b7049fd55d83596c9324f7198}\label{classv8_1_1internal_1_1AssemblerRISCVV_a9743392b7049fd55d83596c9324f7198}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vnot\_vv@{vnot\_vv}}
\index{vnot\_vv@{vnot\_vv}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vnot\_vv()}{vnot\_vv()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vnot\+\_\+vv (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{src,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 389 of file extension-\/riscv-\/v.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{389                                                                      \{}
\DoxyCodeLine{390     vxor\_vi(dst, src, -\/1, mask);}
\DoxyCodeLine{391   \}}

\end{DoxyCode}


Referenced by v8\+::internal\+::\+Macro\+Assembler\+::\+Round\+Helper().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a9743392b7049fd55d83596c9324f7198_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a2b67ab269d2f411098fa45e368993ecb}\label{classv8_1_1internal_1_1AssemblerRISCVV_a2b67ab269d2f411098fa45e368993ecb}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vredmax\_vs@{vredmax\_vs}}
\index{vredmax\_vs@{vredmax\_vs}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vredmax\_vs()}{vredmax\_vs()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vredmax\+\_\+vs (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs1,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 22 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{23                                                 \{}
\DoxyCodeLine{24   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a8af7e4d6aa031a483136c4860322c073}{VREDMAX\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a029d3f99b28738e3a14701a49f72fb3f}{OP\_MVV}}, vd, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, vs2, mask);}
\DoxyCodeLine{25 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+OP\+\_\+\+MVV, v8\+::internal\+::\+VREDMAX\+\_\+\+FUNCT6, and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a2b67ab269d2f411098fa45e368993ecb_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a43aad97b393276d46be2966670328626}\label{classv8_1_1internal_1_1AssemblerRISCVV_a43aad97b393276d46be2966670328626}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vredmaxu\_vs@{vredmaxu\_vs}}
\index{vredmaxu\_vs@{vredmaxu\_vs}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vredmaxu\_vs()}{vredmaxu\_vs()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vredmaxu\+\_\+vs (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs1,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 17 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{18                                                  \{}
\DoxyCodeLine{19   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a23eb8c685135ecf28ee9402b70be8fb4}{VREDMAXU\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a029d3f99b28738e3a14701a49f72fb3f}{OP\_MVV}}, vd, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, vs2, mask);}
\DoxyCodeLine{20 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+OP\+\_\+\+MVV, v8\+::internal\+::\+VREDMAXU\+\_\+\+FUNCT6, and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a43aad97b393276d46be2966670328626_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a11f248e698f8f2af36c8053950753be3}\label{classv8_1_1internal_1_1AssemblerRISCVV_a11f248e698f8f2af36c8053950753be3}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vredmin\_vs@{vredmin\_vs}}
\index{vredmin\_vs@{vredmin\_vs}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vredmin\_vs()}{vredmin\_vs()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vredmin\+\_\+vs (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs1,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 27 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{28                                                 \{}
\DoxyCodeLine{29   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_ae2d6a7422e1f963819bd4dcaa3ee6b87}{VREDMIN\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a029d3f99b28738e3a14701a49f72fb3f}{OP\_MVV}}, vd, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, vs2, mask);}
\DoxyCodeLine{30 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+OP\+\_\+\+MVV, v8\+::internal\+::\+VREDMIN\+\_\+\+FUNCT6, and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a11f248e698f8f2af36c8053950753be3_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a34ebffbd148f7e68c5067caabec2c854}\label{classv8_1_1internal_1_1AssemblerRISCVV_a34ebffbd148f7e68c5067caabec2c854}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vredminu\_vs@{vredminu\_vs}}
\index{vredminu\_vs@{vredminu\_vs}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vredminu\_vs()}{vredminu\_vs()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vredminu\+\_\+vs (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs1,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 32 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{33                                                  \{}
\DoxyCodeLine{34   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_a90c8bf34c69b7b74ec654ea5c2125de7}{VREDMINU\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a029d3f99b28738e3a14701a49f72fb3f}{OP\_MVV}}, vd, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}{vs1}}, vs2, mask);}
\DoxyCodeLine{35 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+OP\+\_\+\+MVV, v8\+::internal\+::\+VREDMINU\+\_\+\+FUNCT6, and vs1.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a34ebffbd148f7e68c5067caabec2c854_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_af4eb5aec16fa7bc6c5aadb0a2fdcf5d7}\label{classv8_1_1internal_1_1AssemblerRISCVV_af4eb5aec16fa7bc6c5aadb0a2fdcf5d7}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vs@{vs}}
\index{vs@{vs}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vs()}{vs()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vs (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{sumop,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}}}]{vsew,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 620 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{621                                         \{}
\DoxyCodeLine{622   uint8\_t width = \mbox{\hyperlink{namespacev8_1_1internal_a99450f031703681ad59ca7291f80fc5f}{vsew\_switch}}(vsew);}
\DoxyCodeLine{623   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8}{STORE\_FP}}, width, vd, rs1, sumop, mask, 0b00, 0, 0b000);}
\DoxyCodeLine{624 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+STORE\+\_\+\+FP, and v8\+::internal\+::vsew\+\_\+switch().



Referenced by v8\+::internal\+::maglev\+::\+Maglev\+Assembler\+::\+Compare\+Double\+And\+Jump\+If\+Zero\+Or\+Na\+N(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f32\+\_\+set\+\_\+cond(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+f64\+\_\+set\+\_\+cond(), and v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::emit\+\_\+type\+\_\+conversion().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_af4eb5aec16fa7bc6c5aadb0a2fdcf5d7_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_af4eb5aec16fa7bc6c5aadb0a2fdcf5d7_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a8620b4372d0f7cb7e9db34145467487d}\label{classv8_1_1internal_1_1AssemblerRISCVV_a8620b4372d0f7cb7e9db34145467487d}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vsetivli@{vsetivli}}
\index{vsetivli@{vsetivli}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vsetivli()}{vsetivli()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vsetivli (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{uint8\+\_\+t}]{uimm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}}}]{vsew,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9fd7c19566f4a675fa570d6c6243a32a}{Vlmul}}}]{vlmul,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeb}{Tail\+Agnostic\+Type}}}]{tail = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeba71a67b24f6b9163a01807cdb61d950f8}{tu}}},  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604}{Mask\+Agnostic\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604a9dd99cf48494ee0277563736ce16a91a}{mu}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 428 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{430                                                       \{}
\DoxyCodeLine{431   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint5(uimm));}
\DoxyCodeLine{432   \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} zimm = \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a2a38bb8dc1e75ebe5de94878e31c890b}{GenZimm}}(vsew, vlmul, tail, mask) \& 0x3FF;}
\DoxyCodeLine{433   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a14a54308c456c76cb319a0fcd3da7b5d}{OP\_V}} | ((rd.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a5ba0cf756d706e2c4940072d182552f0}{kRvvRdShift}}) | (0x7 << 12) |}
\DoxyCodeLine{434                 ((uimm \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a1361ff8fee9ec1ee363165bd68cc1024}{kRvvUimmShift}}) |}
\DoxyCodeLine{435                 (((uint32\_t)zimm << \mbox{\hyperlink{namespacev8_1_1internal_a2708b2f972d2e84cc63f43e1cb0ca117}{kRvvZimmShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a6f11c263719b1d6de188f86bf1821704}{kRvvZimmMask}}) | 0x3 << 30;}
\DoxyCodeLine{436   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{437 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), Gen\+Zimm(), v8\+::internal\+::k\+Rvv\+Rd\+Shift, v8\+::internal\+::k\+Rvv\+Uimm\+Shift, v8\+::internal\+::k\+Rvv\+Zimm\+Mask, v8\+::internal\+::k\+Rvv\+Zimm\+Shift, and v8\+::internal\+::\+OP\+\_\+V.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a8620b4372d0f7cb7e9db34145467487d_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_aa9fa6ca0421bb3c9c107b3a5208b3e07}\label{classv8_1_1internal_1_1AssemblerRISCVV_aa9fa6ca0421bb3c9c107b3a5208b3e07}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vsetvl@{vsetvl}}
\index{vsetvl@{vsetvl}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vsetvl()}{vsetvl()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vsetvl (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 439 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{439                                                                     \{}
\DoxyCodeLine{440   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a14a54308c456c76cb319a0fcd3da7b5d}{OP\_V}} | ((rd.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a5ba0cf756d706e2c4940072d182552f0}{kRvvRdShift}}) | (0x7 << 12) |}
\DoxyCodeLine{441                 ((rs1.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a4d722a0a59385d17b2795c2a602b015f}{kRvvRs1Shift}}) |}
\DoxyCodeLine{442                 ((rs2.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a2d7d47a05c4c746fa97d22b522fd7c9c}{kRvvRs2Shift}}) | 0x40 << 25;}
\DoxyCodeLine{443   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{444 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), v8\+::internal\+::k\+Rvv\+Rd\+Shift, v8\+::internal\+::k\+Rvv\+Rs1\+Shift, v8\+::internal\+::k\+Rvv\+Rs2\+Shift, and v8\+::internal\+::\+OP\+\_\+V.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_aa9fa6ca0421bb3c9c107b3a5208b3e07_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_ab63065fc5116b15c26a872e103fe92dc}\label{classv8_1_1internal_1_1AssemblerRISCVV_ab63065fc5116b15c26a872e103fe92dc}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vsetvl@{vsetvl}}
\index{vsetvl@{vsetvl}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vsetvl()}{vsetvl()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vsetvl (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}}}]{vsew,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9fd7c19566f4a675fa570d6c6243a32a}{Vlmul}}}]{vlmul,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeb}{Tail\+Agnostic\+Type}}}]{tail = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeba71a67b24f6b9163a01807cdb61d950f8}{tu}}},  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604}{Mask\+Agnostic\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604a9dd99cf48494ee0277563736ce16a91a}{mu}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [protected]}}



Definition at line 432 of file extension-\/riscv-\/v.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{433                                                  \{}
\DoxyCodeLine{434     \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a7a11864dc4ed047ddc0d7bae67e9f2a2}{vsetvli}}(zero\_reg, zero\_reg, vsew, vlmul, \mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeba71a67b24f6b9163a01807cdb61d950f8}{tu}}, \mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604a9dd99cf48494ee0277563736ce16a91a}{mu}});}
\DoxyCodeLine{435   \}}

\end{DoxyCode}


References v8\+::internal\+::mu, v8\+::internal\+::tu, and vsetvli().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_ab63065fc5116b15c26a872e103fe92dc_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a7a11864dc4ed047ddc0d7bae67e9f2a2}\label{classv8_1_1internal_1_1AssemblerRISCVV_a7a11864dc4ed047ddc0d7bae67e9f2a2}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vsetvli@{vsetvli}}
\index{vsetvli@{vsetvli}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vsetvli()}{vsetvli()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vsetvli (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}}}]{vsew,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9fd7c19566f4a675fa570d6c6243a32a}{Vlmul}}}]{vlmul,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeb}{Tail\+Agnostic\+Type}}}]{tail = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeba71a67b24f6b9163a01807cdb61d950f8}{tu}}},  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604}{Mask\+Agnostic\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604a9dd99cf48494ee0277563736ce16a91a}{mu}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 419 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{420                                                                             \{}
\DoxyCodeLine{421   \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} zimm = \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a2a38bb8dc1e75ebe5de94878e31c890b}{GenZimm}}(vsew, vlmul, tail, mask);}
\DoxyCodeLine{422   \mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} instr = \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a14a54308c456c76cb319a0fcd3da7b5d}{OP\_V}} | ((rd.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a5ba0cf756d706e2c4940072d182552f0}{kRvvRdShift}}) | (0x7 << 12) |}
\DoxyCodeLine{423                 ((rs1.code() \& 0x1F) << \mbox{\hyperlink{namespacev8_1_1internal_a4d722a0a59385d17b2795c2a602b015f}{kRvvRs1Shift}}) |}
\DoxyCodeLine{424                 (((uint32\_t)zimm << \mbox{\hyperlink{namespacev8_1_1internal_a2708b2f972d2e84cc63f43e1cb0ca117}{kRvvZimmShift}}) \& \mbox{\hyperlink{namespacev8_1_1internal_a6f11c263719b1d6de188f86bf1821704}{kRvvZimmMask}}) | 0x0 << 31;}
\DoxyCodeLine{425   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}}(instr);}
\DoxyCodeLine{426 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Register\+Base$<$ Sub\+Type, k\+After\+Last\+Register $>$\+::code(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit(), Gen\+Zimm(), v8\+::internal\+::k\+Rvv\+Rd\+Shift, v8\+::internal\+::k\+Rvv\+Rs1\+Shift, v8\+::internal\+::k\+Rvv\+Zimm\+Mask, v8\+::internal\+::k\+Rvv\+Zimm\+Shift, and v8\+::internal\+::\+OP\+\_\+V.



Referenced by vsetvl(), and vsetvlmax().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a7a11864dc4ed047ddc0d7bae67e9f2a2_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a7a11864dc4ed047ddc0d7bae67e9f2a2_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a0091af129a8f440e7454e8b01fe7d2cb}\label{classv8_1_1internal_1_1AssemblerRISCVV_a0091af129a8f440e7454e8b01fe7d2cb}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vsetvlmax@{vsetvlmax}}
\index{vsetvlmax@{vsetvlmax}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vsetvlmax()}{vsetvlmax()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vsetvlmax (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}}}]{vsew,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9fd7c19566f4a675fa570d6c6243a32a}{Vlmul}}}]{vlmul,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeb}{Tail\+Agnostic\+Type}}}]{tail = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeba71a67b24f6b9163a01807cdb61d950f8}{tu}}},  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604}{Mask\+Agnostic\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604a9dd99cf48494ee0277563736ce16a91a}{mu}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [protected]}}



Definition at line 426 of file extension-\/riscv-\/v.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{428                                                     \{}
\DoxyCodeLine{429     \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_a7a11864dc4ed047ddc0d7bae67e9f2a2}{vsetvli}}(rd, zero\_reg, vsew, vlmul, \mbox{\hyperlink{namespacev8_1_1internal_adb0c29fc5dce16ee2d9a2d108e3a3eeba71a67b24f6b9163a01807cdb61d950f8}{tu}}, \mbox{\hyperlink{namespacev8_1_1internal_ac32ecba880a377a7f55cbaac76cdb604a9dd99cf48494ee0277563736ce16a91a}{mu}});}
\DoxyCodeLine{430   \}}

\end{DoxyCode}


References v8\+::internal\+::mu, v8\+::internal\+::tu, and vsetvli().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a0091af129a8f440e7454e8b01fe7d2cb_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_aed859d3891972e5d023e271a8c789ae0}\label{classv8_1_1internal_1_1AssemblerRISCVV_aed859d3891972e5d023e271a8c789ae0}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vss@{vss}}
\index{vss@{vss}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vss()}{vss()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vss (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}}}]{vsew,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 625 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{626                                          \{}
\DoxyCodeLine{627   uint8\_t width = \mbox{\hyperlink{namespacev8_1_1internal_a99450f031703681ad59ca7291f80fc5f}{vsew\_switch}}(vsew);}
\DoxyCodeLine{628   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8}{STORE\_FP}}, width, vs3, rs1, rs2, mask, 0b10, 0, 0b000);}
\DoxyCodeLine{629 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+STORE\+\_\+\+FP, and v8\+::internal\+::vsew\+\_\+switch().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_aed859d3891972e5d023e271a8c789ae0_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a04d1957cdf7c5604a3c0aa240044744d}\label{classv8_1_1internal_1_1AssemblerRISCVV_a04d1957cdf7c5604a3c0aa240044744d}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vsu@{vsu}}
\index{vsu@{vsu}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vsu()}{vsu()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vsu (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}}}]{vsew,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 636 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{637                                          \{}
\DoxyCodeLine{638   uint8\_t width = \mbox{\hyperlink{namespacev8_1_1internal_a99450f031703681ad59ca7291f80fc5f}{vsew\_switch}}(vsew);}
\DoxyCodeLine{639   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8}{STORE\_FP}}, width, vd, rs1, vs2, mask, 0b01, 0, 0b000);}
\DoxyCodeLine{640 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+STORE\+\_\+\+FP, and v8\+::internal\+::vsew\+\_\+switch().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a04d1957cdf7c5604a3c0aa240044744d_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_a8c2695147eb7cb2f3ceaed01dad6c8bc}\label{classv8_1_1internal_1_1AssemblerRISCVV_a8c2695147eb7cb2f3ceaed01dad6c8bc}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vsx@{vsx}}
\index{vsx@{vsx}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vsx()}{vsx()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vsx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a9007916e211c0a18eb3735f3de0ca042}{VSew}}}]{vsew,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 631 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{632                                          \{}
\DoxyCodeLine{633   uint8\_t width = \mbox{\hyperlink{namespacev8_1_1internal_a99450f031703681ad59ca7291f80fc5f}{vsew\_switch}}(vsew);}
\DoxyCodeLine{634   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8}{STORE\_FP}}, width, vd, rs1, vs2, mask, 0b11, 0, 0b000);}
\DoxyCodeLine{635 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+STORE\+\_\+\+FP, and v8\+::internal\+::vsew\+\_\+switch().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_a8c2695147eb7cb2f3ceaed01dad6c8bc_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_ac00b68d2adde66d3778c3a6617d5ac2b}\label{classv8_1_1internal_1_1AssemblerRISCVV_ac00b68d2adde66d3778c3a6617d5ac2b}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vwaddu\_wx@{vwaddu\_wx}}
\index{vwaddu\_wx@{vwaddu\_wx}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vwaddu\_wx()}{vwaddu\_wx()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVV\+::vwaddu\+\_\+wx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}}}]{vs2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164}{Mask\+Type}}}]{mask = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303}{No\+Mask}}} }\end{DoxyParamCaption})}



Definition at line 112 of file extension-\/riscv-\/v.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{113                                                \{}
\DoxyCodeLine{114   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVV_ab8a4c1d2b65a47a42926b9e3cc50f38a}{GenInstrV}}(\mbox{\hyperlink{namespacev8_1_1internal_af77d1ebdc32d852ec93afa9821ea3f1e}{VWADDUW\_FUNCT6}}, \mbox{\hyperlink{namespacev8_1_1internal_a4a9199754d2041aef78e05ae6005943e}{OP\_MVX}}, vd, rs1, vs2, mask);}
\DoxyCodeLine{115 \}}

\end{DoxyCode}


References Gen\+Instr\+V(), v8\+::internal\+::\+OP\+\_\+\+MVX, and v8\+::internal\+::\+VWADDUW\+\_\+\+FUNCT6.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVV_ac00b68d2adde66d3778c3a6617d5ac2b_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}\label{classv8_1_1internal_1_1AssemblerRISCVV_aa8b5381d990fd51db8c6ec3935cf9be6}} 
\index{v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}!vs1@{vs1}}
\index{vs1@{vs1}!v8::internal::AssemblerRISCVV@{v8::internal::AssemblerRISCVV}}
\doxysubsubsection{\texorpdfstring{vs1}{vs1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1VRegister}{VRegister}} v8\+::internal\+::\+Assembler\+RISCVV\+::vs1}



Definition at line 71 of file extension-\/riscv-\/v.\+h.



Referenced by Gen\+Instr\+V(), vadc\+\_\+vv(), vmadc\+\_\+vv(), vmerge\+\_\+vv(), vmslt\+\_\+vi(), vmsltu\+\_\+vi(), vredmax\+\_\+vs(), vredmaxu\+\_\+vs(), vredmin\+\_\+vs(), and vredminu\+\_\+vs().



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/mnt/\+V8\+Source\+Code/src/codegen/riscv/\mbox{\hyperlink{extension-riscv-v_8h}{extension-\/riscv-\/v.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/codegen/riscv/\mbox{\hyperlink{extension-riscv-v_8cc}{extension-\/riscv-\/v.\+cc}}\end{DoxyCompactItemize}
