<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>PWM</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>PWM</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1df9c10b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>PWM</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f0d0c67b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>testbench</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a0f06e5a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a212672a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>archive_project</spirit:name>
        <spirit:displayName>Miscellaneous</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:misc.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>archive_project_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>968e3755</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PWM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>OCRA</spirit:name>
        <spirit:displayName>Ocra</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OCRA">2500</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OCRB</spirit:name>
        <spirit:displayName>Ocrb</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OCRB">50</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Sin_PWM_MiniZed.srcs/constrs_1/new/clock.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Sin_PWM_MiniZed.srcs/sources_1/new/SinLUT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Sin_PWM_MiniZed.srcs/sources_1/new/PWM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8f0a72e9</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Sin_PWM_MiniZed.srcs/sources_1/new/SinLUT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Sin_PWM_MiniZed.srcs/sources_1/new/PWM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Sin_PWM_MiniZed.srcs/sim_1/imports/new/testbench.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>testbench_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/PWM_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a212672a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>archive_project_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip_project_archive.zip</spirit:name>
        <spirit:userFileType>zip</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PWM_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>OCRA</spirit:name>
      <spirit:displayName>Ocra</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OCRA">2500</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OCRB</spirit:name>
      <spirit:displayName>Ocrb</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OCRB">50</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PWM_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>PWM_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-07-18T23:00:53Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c23249_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abf6f0d_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c9ab08_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf846da_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554a9fcf_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53dd785_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7000db6f_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@454b7c6b_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5509d27c_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21545ee_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ece4ff1_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f82d414_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45767f4_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc10890_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781a7865_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca837b5_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2bbaf4_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e6de97_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a63ae6e_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6c33eb_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4fe4a6_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ca8408_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89900dd_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7808ac73_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486b6fb3_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301debad_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50262395_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384912c7_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0847e7_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6f9cfa_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a1432_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d6366e_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab3b1eb_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4574038f_ARCHIVE_LOCATION">c:/users/esthe/sin_pwm_minized</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a1e936ef"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a820c02b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="31eb051b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5da3d131"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
