# Copyright 2023-2024 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

revisions:
  a0: {}
latest: a0

# General MCU information
info:
  use_in_doc: False # Include this MCU in generated documentation
  purpose: i.MX 9 Applications Processors
  # Web page of MCU representative
  web: https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-9-processors/i-mx-95-applications-processor-family-high-performance-safety-enabled-platform-with-eiq-neutron-npu:iMX95
  memory_map:
    {} # Memory map basic info
    # internal_flash:
    #   base_addr: 0x0
    #   size: 0x80000
    #   external: false
    # sram:
    #   base_addr: 0x20000000
    #   size: 0x10000
    #   external: false
    # sram4:
    #   base_addr: 0x20040000
    #   size: 0x4000
    #   external: false
    # sramx:
    #   base_addr: 0x4000000
    #   size: 0x8000
    #   external: false
  isp:
    rom:
      protocol: sdps
      interfaces: ["usb"]
      usb:
        vid: 0x1FC9
        pid: 0x015D
      protocol_params:
        no_cmd: True
        hid_ep1: True
        hid_pack_size: 1020

features:
  # ======== Communication buffer section ========
  comm_buffer:
    address: 0x204b_0000
    size: 0x30000

  # ======== Certificate block section ========
  cert_block:
    rot_type: "srk_table_ahab"

  # ======== DAT section ========
  dat:
    socc: 0x4D58005F # SOCC identification
    based_on_ele: True # Flag if the implementation of DAT is based on EdgeLock Enclave

  # ======== FCB section ========
  # fcb:
  #   mem_types: {}

  # ======== AHAB section ========
  ahab:
    containers_max_cnt: 3
    valid_offset_minimal_alignment: 0x400
    core_ids:
      CORTEX_M33: [1, "cortex-m33", "Cortex M33 - Boot core"]
      CORTEX_A55: [2, "cortex-a55", "Cortex A55"]
      ELE: [6, "ele", "EdgeLock Enclave"]
      V2X_1: [9, "v2x-1", "V2X 1"]
      V2X_2: [10, "v2x-2", "V2X 2"]
      CORTEX_M7_1: [11, "cortex-m7-1", "Cortex M7 Core ID 1"]
      CORTEX_M7_2: [13, "cortex-m7-2", "Cortex M7 Core ID 2"]
      DDR: [14, "ddr", "DDR Core"]

    image_types:
      EXECUTABLE: [0x03, executable, Executable Image]
      DATA: [0x04, data, Data Image]
      OEI: [0x05, oei, OEI Image]
      ELE: [0x06, ele, EdgeLock Enclave Image]
      PROVISIONING_IMAGE: [0x07, provisioning_image, Provisioning Image]
      DEK_VALIDATION_FCB_CHK:
        [0x08, dek_validation_fcb_chk, DEK validation FCB check Image]
      PROVISIONING_DATA: [0x09, provisioning_data, Provisioning data Image]
      EXECUTABLE_FAST_BOOT_IMAGE:
        [0x0A, executable_fast_boot_image, Executable fast boot Image]
      V2X_PRIMARY: [0x0B, v2x_primary, V2X primary Image]
      V2X_SECONDARY: [0x0C, v2x_secondary, V2X secondary Image]
      V2X_ROM_PATCH: [0x0D, v2x_rom_patch, V2X rom patch Image]
      V2X_DUMMY: [0x0E, v2x_dummy, V2X dummy Image]

    # AHAB extra images
    ddr_alignments: [0x8000, 0x4000, 0x8000, 0]
    ddr_fw_alignment: 0x4

    oei_ddr_load_address: 0x1ffc0000
    oei_ddr_entry_point: 0x1ffc0001
    oei_ddr_core_id: cortex-m33
    oei_ddr_image_type: oei

    oei_tcm_image_offset: 0x0008_9000
    oei_tcm_load_address: 0x1ffc0000
    oei_tcm_entry_point: 0x1ffc0001
    oei_tcm_core_id: cortex-m33
    oei_tcm_image_type: oei

    system_manager_load_address: 0x1ffc0000
    system_manager_entry_point: 0x1ffc0000
    system_manager_core_id: cortex-m33

    cortex_m7_app_load_address: 0x303c0000
    cortex_m7_app_entry_point: 0
    cortex_m7_app_core_id: cortex-m7-1
    cortex_m7_app_meta_data_start_cpu_id: 1

    spl_load_address: 0x20480000
    spl_core_id: cortex-a55
    spl_meta_data_start_cpu_id: 2

    v2x_dummy_load_address: 0x8b000000
    v2x_dummy_image_type: v2x_dummy
    v2x_dummy_core_id: cortex-m33

    atf_load_address: 0x8a200000
    atf_core_id: cortex-a55
    atf_meta_data_start_cpu_id: 2

    uboot_load_address: 0x90200000
    uboot_core_id: cortex-a55
    uboot_meta_data_start_cpu_id: 2

    tee_load_address: 0x8c000000
    tee_core_id: cortex-a55
    tee_meta_data_start_cpu_id: 2

    extra_images:
      [
        oei_ddr,
        oei_tcm,
        system_manager,
        cortex_m7_app,
        spl,
        v2x_dummy,
        atf,
        uboot,
        tee,
      ]
  # ======== EdgeLock Enclave section ========
  ele: {}

  # ======== Bootable image section ========
  bootable_image:
    mem_types:
      serial_downloader:
        segments:
          primary_image_container_set: 0x0
          secondary_image_container_set: -1 # Just behind previous segment
      flexspi_nor:
        segments:
          keyblob: 0x0000
          fcb: 0x0400
          #not_used: 0xC00
          primary_image_container_set: 0x1_000
          secondary_image_container_set: -1 # Just behind previous segment
      emmc:
        segments:
          primary_image_container_set: 0x8_000
          secondary_image_container_set: -1 # Just behind previous segment
      sd:
        segments:
          primary_image_container_set: 0x8_000
          secondary_image_container_set: -1 # Just behind previous segment
      # flexspi_nand:
      #   segments:
      #     xmcd: 0x00
      #     primary_image_container_set: 0x400
      #     secondary_image_container_set_ahab: -1 # Just behind previous segment
      recovery_spi:
        note: Connected to LPSPI1/2for Low power boot and  LPSPI/3/4 for Single boot. SPI NOR recovery image
        segments:
          primary_image_container_set: 0x00
          secondary_image_container_set: -1 # Just behind previous segment

  # # ======== OTFAD section ========
  # otfad:

  #   # ======== Device Hardware Security Module (HSM) section ========
  # devhsm: EdgeLock 2 Go

  # ======== Misc signing section ========
  signing:
    pss_padding: true
