##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ATM_UART_IntClock
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. ATM_UART_IntClock:R)
		5.2::Critical Path Report for (ATM_UART_IntClock:R vs. ATM_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: ATM_UART_IntClock     | Frequency: 44.30 MHz  | Target: 0.92 MHz   | 
Clock: CyHFCLK               | Frequency: 47.79 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK               | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1             | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK              | N/A                   | Target: 24.00 MHz  | 
Clock: USB_UART_SCBCLK       | N/A                   | Target: 1.41 MHz   | 
Clock: USB_UART_SCBCLK(FFB)  | N/A                   | Target: 1.41 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ATM_UART_IntClock  ATM_UART_IntClock  1.08333e+006     1060758     N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK            ATM_UART_IntClock  41666.7          20743       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase     
-----------  ------------  -------------------  
Tx_1(0)_PAD  31042         ATM_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ATM_UART_IntClock
***********************************************
Clock: ATM_UART_IntClock
Frequency: 44.30 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_0\/q
Path End       : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060758p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11055
-------------------------------------   ----- 
End-of-path arrival time (ps)           11055
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_0\/q                      macrocell11     1250   1250  1060758  RISE       1
\ATM_UART:BUART:counter_load_not\/main_1           macrocell2      4223   5473  1060758  RISE       1
\ATM_UART:BUART:counter_load_not\/q                macrocell2      3350   8823  1060758  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2233  11055  1060758  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 47.79 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \ATM_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ATM_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20743p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#26 vs. ATM_UART_IntClock:R#2)   41667
- Setup time                                              -5210
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15714
-------------------------------------   ----- 
End-of-path arrival time (ps)           15714
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         4047   4047  20743  RISE       1
\ATM_UART:BUART:rx_postpoll\/main_1         macrocell6      5467   9514  20743  RISE       1
\ATM_UART:BUART:rx_postpoll\/q              macrocell6      3350  12864  20743  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  15714  20743  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. ATM_UART_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \ATM_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ATM_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20743p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#26 vs. ATM_UART_IntClock:R#2)   41667
- Setup time                                              -5210
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15714
-------------------------------------   ----- 
End-of-path arrival time (ps)           15714
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         4047   4047  20743  RISE       1
\ATM_UART:BUART:rx_postpoll\/main_1         macrocell6      5467   9514  20743  RISE       1
\ATM_UART:BUART:rx_postpoll\/q              macrocell6      3350  12864  20743  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  15714  20743  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1


5.2::Critical Path Report for (ATM_UART_IntClock:R vs. ATM_UART_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_0\/q
Path End       : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060758p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11055
-------------------------------------   ----- 
End-of-path arrival time (ps)           11055
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_0\/q                      macrocell11     1250   1250  1060758  RISE       1
\ATM_UART:BUART:counter_load_not\/main_1           macrocell2      4223   5473  1060758  RISE       1
\ATM_UART:BUART:counter_load_not\/q                macrocell2      3350   8823  1060758  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2233  11055  1060758  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \ATM_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ATM_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20743p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#26 vs. ATM_UART_IntClock:R#2)   41667
- Setup time                                              -5210
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15714
-------------------------------------   ----- 
End-of-path arrival time (ps)           15714
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         4047   4047  20743  RISE       1
\ATM_UART:BUART:rx_postpoll\/main_1         macrocell6      5467   9514  20743  RISE       1
\ATM_UART:BUART:rx_postpoll\/q              macrocell6      3350  12864  20743  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  15714  20743  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \ATM_UART:BUART:rx_state_0\/main_9
Capture Clock  : \ATM_UART:BUART:rx_state_0\/clock_0
Path slack     : 27761p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#26 vs. ATM_UART_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10396
-------------------------------------   ----- 
End-of-path arrival time (ps)           10396
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell1       4047   4047  20743  RISE       1
\ATM_UART:BUART:rx_state_0\/main_9  macrocell15   6349  10396  27761  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \ATM_UART:BUART:rx_status_3\/main_6
Capture Clock  : \ATM_UART:BUART:rx_status_3\/clock_0
Path slack     : 27761p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#26 vs. ATM_UART_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10396
-------------------------------------   ----- 
End-of-path arrival time (ps)           10396
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       4047   4047  20743  RISE       1
\ATM_UART:BUART:rx_status_3\/main_6  macrocell23   6349  10396  27761  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_status_3\/clock_0                      macrocell23                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \ATM_UART:BUART:rx_last\/main_0
Capture Clock  : \ATM_UART:BUART:rx_last\/clock_0
Path slack     : 27774p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#26 vs. ATM_UART_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10383
-------------------------------------   ----- 
End-of-path arrival time (ps)           10383
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       4047   4047  20743  RISE       1
\ATM_UART:BUART:rx_last\/main_0  macrocell24   6336  10383  27774  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_last\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \ATM_UART:BUART:rx_state_2\/main_8
Capture Clock  : \ATM_UART:BUART:rx_state_2\/clock_0
Path slack     : 27893p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#26 vs. ATM_UART_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10264
-------------------------------------   ----- 
End-of-path arrival time (ps)           10264
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell1       4047   4047  20743  RISE       1
\ATM_UART:BUART:rx_state_2\/main_8  macrocell18   6217  10264  27893  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \ATM_UART:BUART:pollcount_1\/main_3
Capture Clock  : \ATM_UART:BUART:pollcount_1\/clock_0
Path slack     : 28611p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#26 vs. ATM_UART_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9546
-------------------------------------   ---- 
End-of-path arrival time (ps)           9546
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       4047   4047  20743  RISE       1
\ATM_UART:BUART:pollcount_1\/main_3  macrocell21   5499   9546  28611  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_1\/clock_0                      macrocell21                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \ATM_UART:BUART:pollcount_0\/main_2
Capture Clock  : \ATM_UART:BUART:pollcount_0\/clock_0
Path slack     : 28643p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyHFCLK:R#26 vs. ATM_UART_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9514
-------------------------------------   ---- 
End-of-path arrival time (ps)           9514
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell1                 0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       4047   4047  20743  RISE       1
\ATM_UART:BUART:pollcount_0\/main_2  macrocell22   5467   9514  28643  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_0\/clock_0                      macrocell22                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_0\/q
Path End       : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060758p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11055
-------------------------------------   ----- 
End-of-path arrival time (ps)           11055
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_0\/q                      macrocell11     1250   1250  1060758  RISE       1
\ATM_UART:BUART:counter_load_not\/main_1           macrocell2      4223   5473  1060758  RISE       1
\ATM_UART:BUART:counter_load_not\/q                macrocell2      3350   8823  1060758  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2233  11055  1060758  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ATM_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \ATM_UART:BUART:sTX:TxSts\/clock
Path slack     : 1066625p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15138
-------------------------------------   ----- 
End-of-path arrival time (ps)           15138
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1066625  RISE       1
\ATM_UART:BUART:tx_status_0\/main_3                 macrocell3      4257   9537  1066625  RISE       1
\ATM_UART:BUART:tx_status_0\/q                      macrocell3      3350  12887  1066625  RISE       1
\ATM_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2252  15138  1066625  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:TxSts\/clock                          statusicell1               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ATM_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ATM_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067349p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11765
-------------------------------------   ----- 
End-of-path arrival time (ps)           11765
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  1067349  RISE       1
\ATM_UART:BUART:rx_counter_load\/main_0  macrocell5    4853   6103  1067349  RISE       1
\ATM_UART:BUART:rx_counter_load\/q       macrocell5    3350   9453  1067349  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  11765  1067349  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \ATM_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \ATM_UART:BUART:sRX:RxSts\/clock
Path slack     : 1068480p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13283
-------------------------------------   ----- 
End-of-path arrival time (ps)           13283
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1068480  RISE       1
\ATM_UART:BUART:rx_status_4\/main_1                 macrocell7      2323   7603  1068480  RISE       1
\ATM_UART:BUART:rx_status_4\/q                      macrocell7      3350  10953  1068480  RISE       1
\ATM_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2331  13283  1068480  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxSts\/clock                          statusicell2               0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ATM_UART:BUART:tx_state_0\/main_3
Capture Clock  : \ATM_UART:BUART:tx_state_0\/clock_0
Path slack     : 1070287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9537
-------------------------------------   ---- 
End-of-path arrival time (ps)           9537
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1066625  RISE       1
\ATM_UART:BUART:tx_state_0\/main_3                  macrocell11     4257   9537  1070287  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \ATM_UART:BUART:txn\/main_3
Capture Clock  : \ATM_UART:BUART:txn\/clock_0
Path slack     : 1070290p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1              0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  1070290  RISE       1
\ATM_UART:BUART:txn\/main_3                macrocell9      2253   9533  1070290  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_0\/q
Path End       : \ATM_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \ATM_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070909p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_0\/q                macrocell11     1250   1250  1060758  RISE       1
\ATM_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4884   6134  1070909  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_1\/q
Path End       : \ATM_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \ATM_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071056p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_1\/q                macrocell10     1250   1250  1060776  RISE       1
\ATM_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4737   5987  1071056  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_bitclk_enable\/q
Path End       : \ATM_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \ATM_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071801p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell19                0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  1071801  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3983   5233  1071801  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ATM_UART:BUART:pollcount_1\/main_1
Capture Clock  : \ATM_UART:BUART:pollcount_1\/clock_0
Path slack     : 1071826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7997
-------------------------------------   ---- 
End-of-path arrival time (ps)           7997
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1071826  RISE       1
\ATM_UART:BUART:pollcount_1\/main_1        macrocell21   5887   7997  1071826  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_1\/clock_0                      macrocell21                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ATM_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \ATM_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071887p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  1067349  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3896   5146  1071887  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ATM_UART:BUART:rx_state_0\/main_0
Capture Clock  : \ATM_UART:BUART:rx_state_0\/clock_0
Path slack     : 1072266p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067349  RISE       1
\ATM_UART:BUART:rx_state_0\/main_0    macrocell15   6307   7557  1072266  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ATM_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \ATM_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072266p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067349  RISE       1
\ATM_UART:BUART:rx_load_fifo\/main_0  macrocell16   6307   7557  1072266  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_load_fifo\/clock_0                     macrocell16                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ATM_UART:BUART:rx_state_3\/main_0
Capture Clock  : \ATM_UART:BUART:rx_state_3\/clock_0
Path slack     : 1072266p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067349  RISE       1
\ATM_UART:BUART:rx_state_3\/main_0    macrocell17   6307   7557  1072266  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ATM_UART:BUART:rx_status_3\/main_0
Capture Clock  : \ATM_UART:BUART:rx_status_3\/clock_0
Path slack     : 1072266p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067349  RISE       1
\ATM_UART:BUART:rx_status_3\/main_0   macrocell23   6307   7557  1072266  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_status_3\/clock_0                      macrocell23                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_0\/q
Path End       : \ATM_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \ATM_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072694p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_0\/q                macrocell15     1250   1250  1069278  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3089   4339  1072694  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:pollcount_0\/q
Path End       : \ATM_UART:BUART:rx_state_0\/main_10
Capture Clock  : \ATM_UART:BUART:rx_state_0\/clock_0
Path slack     : 1072799p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7025
-------------------------------------   ---- 
End-of-path arrival time (ps)           7025
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_0\/clock_0                      macrocell22                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1068152  RISE       1
\ATM_UART:BUART:rx_state_0\/main_10  macrocell15   5775   7025  1072799  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:pollcount_0\/q
Path End       : \ATM_UART:BUART:rx_status_3\/main_7
Capture Clock  : \ATM_UART:BUART:rx_status_3\/clock_0
Path slack     : 1072799p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7025
-------------------------------------   ---- 
End-of-path arrival time (ps)           7025
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_0\/clock_0                      macrocell22                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1068152  RISE       1
\ATM_UART:BUART:rx_status_3\/main_7  macrocell23   5775   7025  1072799  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_status_3\/clock_0                      macrocell23                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ATM_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \ATM_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072888p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062079  RISE       1
\ATM_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3155   4155  1072888  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1              0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ATM_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \ATM_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1072931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1071826  RISE       1
\ATM_UART:BUART:rx_bitclk_enable\/main_1   macrocell19   4782   6892  1072931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell19                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ATM_UART:BUART:pollcount_0\/main_1
Capture Clock  : \ATM_UART:BUART:pollcount_0\/clock_0
Path slack     : 1072931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1071826  RISE       1
\ATM_UART:BUART:pollcount_0\/main_1        macrocell22   4782   6892  1072931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_0\/clock_0                      macrocell22                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_0\/q
Path End       : \ATM_UART:BUART:txn\/main_2
Capture Clock  : \ATM_UART:BUART:txn\/clock_0
Path slack     : 1073691p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_0\/q  macrocell11   1250   1250  1060758  RISE       1
\ATM_UART:BUART:txn\/main_2    macrocell9    4882   6132  1073691  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_0\/q
Path End       : \ATM_UART:BUART:tx_state_1\/main_1
Capture Clock  : \ATM_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073691p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  1060758  RISE       1
\ATM_UART:BUART:tx_state_1\/main_1  macrocell10   4882   6132  1073691  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ATM_UART:BUART:rx_state_2\/main_0
Capture Clock  : \ATM_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073720p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067349  RISE       1
\ATM_UART:BUART:rx_state_2\/main_0    macrocell18   4853   6103  1073720  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \ATM_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \ATM_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073720p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  1067349  RISE       1
\ATM_UART:BUART:rx_state_stop1_reg\/main_0  macrocell20   4853   6103  1073720  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell20                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:pollcount_1\/q
Path End       : \ATM_UART:BUART:rx_state_0\/main_8
Capture Clock  : \ATM_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073817p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_1\/clock_0                      macrocell21                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:pollcount_1\/q      macrocell21   1250   1250  1067207  RISE       1
\ATM_UART:BUART:rx_state_0\/main_8  macrocell15   4756   6006  1073817  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:pollcount_1\/q
Path End       : \ATM_UART:BUART:rx_status_3\/main_5
Capture Clock  : \ATM_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073817p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_1\/clock_0                      macrocell21                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:pollcount_1\/q       macrocell21   1250   1250  1067207  RISE       1
\ATM_UART:BUART:rx_status_3\/main_5  macrocell23   4756   6006  1073817  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_status_3\/clock_0                      macrocell23                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_bitclk_enable\/q
Path End       : \ATM_UART:BUART:rx_state_2\/main_2
Capture Clock  : \ATM_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074040p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell19                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1071801  RISE       1
\ATM_UART:BUART:rx_state_2\/main_2   macrocell18   4534   5784  1074040  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_2\/q
Path End       : \ATM_UART:BUART:tx_state_0\/main_4
Capture Clock  : \ATM_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  1061223  RISE       1
\ATM_UART:BUART:tx_state_0\/main_4  macrocell11   4287   5537  1074286  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_0\/q
Path End       : \ATM_UART:BUART:tx_state_2\/main_1
Capture Clock  : \ATM_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074350p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  1060758  RISE       1
\ATM_UART:BUART:tx_state_2\/main_1  macrocell12   4223   5473  1074350  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_0\/q
Path End       : \ATM_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \ATM_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074350p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_0\/q      macrocell11   1250   1250  1060758  RISE       1
\ATM_UART:BUART:tx_bitclk\/main_1  macrocell13   4223   5473  1074350  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_1\/q
Path End       : \ATM_UART:BUART:tx_state_2\/main_0
Capture Clock  : \ATM_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074368p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  1060776  RISE       1
\ATM_UART:BUART:tx_state_2\/main_0  macrocell12   4205   5455  1074368  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_1\/q
Path End       : \ATM_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \ATM_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074368p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_1\/q      macrocell10   1250   1250  1060776  RISE       1
\ATM_UART:BUART:tx_bitclk\/main_0  macrocell13   4205   5455  1074368  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ATM_UART:BUART:pollcount_1\/main_0
Capture Clock  : \ATM_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074639p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074639  RISE       1
\ATM_UART:BUART:pollcount_1\/main_0        macrocell21   3074   5184  1074639  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_1\/clock_0                      macrocell21                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ATM_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \ATM_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074651p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074639  RISE       1
\ATM_UART:BUART:rx_bitclk_enable\/main_0   macrocell19   3062   5172  1074651  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell19                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ATM_UART:BUART:pollcount_0\/main_0
Capture Clock  : \ATM_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074651p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074639  RISE       1
\ATM_UART:BUART:pollcount_0\/main_0        macrocell22   3062   5172  1074651  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_0\/clock_0                      macrocell22                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_1\/q
Path End       : \ATM_UART:BUART:tx_state_0\/main_0
Capture Clock  : \ATM_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074762p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  1060776  RISE       1
\ATM_UART:BUART:tx_state_0\/main_0  macrocell11   3811   5061  1074762  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_2\/q
Path End       : \ATM_UART:BUART:tx_state_2\/main_3
Capture Clock  : \ATM_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074815p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  1061223  RISE       1
\ATM_UART:BUART:tx_state_2\/main_3  macrocell12   3758   5008  1074815  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_2\/q
Path End       : \ATM_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \ATM_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074815p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_2\/q      macrocell12   1250   1250  1061223  RISE       1
\ATM_UART:BUART:tx_bitclk\/main_3  macrocell13   3758   5008  1074815  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \ATM_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \ATM_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074827p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074827  RISE       1
\ATM_UART:BUART:rx_bitclk_enable\/main_2   macrocell19   2886   4996  1074827  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell19                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_0\/q
Path End       : \ATM_UART:BUART:tx_state_0\/main_1
Capture Clock  : \ATM_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074891p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  1060758  RISE       1
\ATM_UART:BUART:tx_state_0\/main_1  macrocell11   3682   4932  1074891  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ATM_UART:BUART:rx_state_0\/main_7
Capture Clock  : \ATM_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074913p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074913  RISE       1
\ATM_UART:BUART:rx_state_0\/main_7         macrocell15   2801   4911  1074913  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ATM_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \ATM_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074913p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074913  RISE       1
\ATM_UART:BUART:rx_load_fifo\/main_7       macrocell16   2801   4911  1074913  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_load_fifo\/clock_0                     macrocell16                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ATM_UART:BUART:rx_state_3\/main_7
Capture Clock  : \ATM_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074913p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074913  RISE       1
\ATM_UART:BUART:rx_state_3\/main_7         macrocell17   2801   4911  1074913  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ATM_UART:BUART:rx_state_0\/main_6
Capture Clock  : \ATM_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074916p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074916  RISE       1
\ATM_UART:BUART:rx_state_0\/main_6         macrocell15   2797   4907  1074916  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ATM_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \ATM_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074916p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074916  RISE       1
\ATM_UART:BUART:rx_load_fifo\/main_6       macrocell16   2797   4907  1074916  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_load_fifo\/clock_0                     macrocell16                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ATM_UART:BUART:rx_state_3\/main_6
Capture Clock  : \ATM_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074916p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074916  RISE       1
\ATM_UART:BUART:rx_state_3\/main_6         macrocell17   2797   4907  1074916  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ATM_UART:BUART:rx_state_2\/main_7
Capture Clock  : \ATM_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074917p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074913  RISE       1
\ATM_UART:BUART:rx_state_2\/main_7         macrocell18   2796   4906  1074917  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ATM_UART:BUART:rx_state_2\/main_6
Capture Clock  : \ATM_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074919p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074916  RISE       1
\ATM_UART:BUART:rx_state_2\/main_6         macrocell18   2794   4904  1074919  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ATM_UART:BUART:rx_state_0\/main_5
Capture Clock  : \ATM_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074920p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074920  RISE       1
\ATM_UART:BUART:rx_state_0\/main_5         macrocell15   2793   4903  1074920  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ATM_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \ATM_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074920p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074920  RISE       1
\ATM_UART:BUART:rx_load_fifo\/main_5       macrocell16   2793   4903  1074920  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_load_fifo\/clock_0                     macrocell16                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ATM_UART:BUART:rx_state_3\/main_5
Capture Clock  : \ATM_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074920p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074920  RISE       1
\ATM_UART:BUART:rx_state_3\/main_5         macrocell17   2793   4903  1074920  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ATM_UART:BUART:rx_state_2\/main_5
Capture Clock  : \ATM_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074922p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074920  RISE       1
\ATM_UART:BUART:rx_state_2\/main_5         macrocell18   2792   4902  1074922  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_bitclk_enable\/q
Path End       : \ATM_UART:BUART:rx_state_0\/main_2
Capture Clock  : \ATM_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell19                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1071801  RISE       1
\ATM_UART:BUART:rx_state_0\/main_2   macrocell15   3495   4745  1075078  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_bitclk_enable\/q
Path End       : \ATM_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \ATM_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell19                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  1071801  RISE       1
\ATM_UART:BUART:rx_load_fifo\/main_2  macrocell16   3495   4745  1075078  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_load_fifo\/clock_0                     macrocell16                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_bitclk_enable\/q
Path End       : \ATM_UART:BUART:rx_state_3\/main_2
Capture Clock  : \ATM_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell19                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1071801  RISE       1
\ATM_UART:BUART:rx_state_3\/main_2   macrocell17   3495   4745  1075078  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_bitclk_enable\/q
Path End       : \ATM_UART:BUART:rx_status_3\/main_2
Capture Clock  : \ATM_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell19                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1071801  RISE       1
\ATM_UART:BUART:rx_status_3\/main_2  macrocell23   3495   4745  1075078  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_status_3\/clock_0                      macrocell23                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_2\/q
Path End       : \ATM_UART:BUART:txn\/main_4
Capture Clock  : \ATM_UART:BUART:txn\/clock_0
Path slack     : 1075206p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_2\/q  macrocell12   1250   1250  1061223  RISE       1
\ATM_UART:BUART:txn\/main_4    macrocell9    3368   4618  1075206  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_2\/q
Path End       : \ATM_UART:BUART:tx_state_1\/main_3
Capture Clock  : \ATM_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075206p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  1061223  RISE       1
\ATM_UART:BUART:tx_state_1\/main_3  macrocell10   3368   4618  1075206  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_1\/q
Path End       : \ATM_UART:BUART:txn\/main_1
Capture Clock  : \ATM_UART:BUART:txn\/clock_0
Path slack     : 1075286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_1\/q  macrocell10   1250   1250  1060776  RISE       1
\ATM_UART:BUART:txn\/main_1    macrocell9    3287   4537  1075286  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_state_1\/q
Path End       : \ATM_UART:BUART:tx_state_1\/main_0
Capture Clock  : \ATM_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  1060776  RISE       1
\ATM_UART:BUART:tx_state_1\/main_0  macrocell10   3287   4537  1075286  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_0\/q
Path End       : \ATM_UART:BUART:rx_state_0\/main_1
Capture Clock  : \ATM_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075494p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1069278  RISE       1
\ATM_UART:BUART:rx_state_0\/main_1  macrocell15   3079   4329  1075494  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_0\/q
Path End       : \ATM_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \ATM_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075494p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_0\/q         macrocell15   1250   1250  1069278  RISE       1
\ATM_UART:BUART:rx_load_fifo\/main_1  macrocell16   3079   4329  1075494  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_load_fifo\/clock_0                     macrocell16                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_0\/q
Path End       : \ATM_UART:BUART:rx_state_3\/main_1
Capture Clock  : \ATM_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075494p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1069278  RISE       1
\ATM_UART:BUART:rx_state_3\/main_1  macrocell17   3079   4329  1075494  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_0\/q
Path End       : \ATM_UART:BUART:rx_status_3\/main_1
Capture Clock  : \ATM_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075494p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_0\/q        macrocell15   1250   1250  1069278  RISE       1
\ATM_UART:BUART:rx_status_3\/main_1  macrocell23   3079   4329  1075494  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_status_3\/clock_0                      macrocell23                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:pollcount_1\/q
Path End       : \ATM_UART:BUART:pollcount_1\/main_2
Capture Clock  : \ATM_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075601p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_1\/clock_0                      macrocell21                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:pollcount_1\/q       macrocell21   1250   1250  1067207  RISE       1
\ATM_UART:BUART:pollcount_1\/main_2  macrocell21   2973   4223  1075601  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_1\/clock_0                      macrocell21                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_0\/q
Path End       : \ATM_UART:BUART:rx_state_2\/main_1
Capture Clock  : \ATM_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075650p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1069278  RISE       1
\ATM_UART:BUART:rx_state_2\/main_1  macrocell18   2924   4174  1075650  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_0\/q
Path End       : \ATM_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \ATM_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075650p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_0\/q               macrocell15   1250   1250  1069278  RISE       1
\ATM_UART:BUART:rx_state_stop1_reg\/main_1  macrocell20   2924   4174  1075650  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell20                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ATM_UART:BUART:tx_state_1\/main_2
Capture Clock  : \ATM_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062079  RISE       1
\ATM_UART:BUART:tx_state_1\/main_2               macrocell10     3171   4171  1075652  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ATM_UART:BUART:tx_state_0\/main_2
Capture Clock  : \ATM_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075660p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062079  RISE       1
\ATM_UART:BUART:tx_state_0\/main_2               macrocell11     3164   4164  1075660  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ATM_UART:BUART:tx_state_2\/main_2
Capture Clock  : \ATM_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075671p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062079  RISE       1
\ATM_UART:BUART:tx_state_2\/main_2               macrocell12     3152   4152  1075671  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ATM_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \ATM_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075671p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062079  RISE       1
\ATM_UART:BUART:tx_bitclk\/main_2                macrocell13     3152   4152  1075671  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_bitclk\/q
Path End       : \ATM_UART:BUART:txn\/main_6
Capture Clock  : \ATM_UART:BUART:txn\/clock_0
Path slack     : 1075709p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_bitclk\/q  macrocell13   1250   1250  1075709  RISE       1
\ATM_UART:BUART:txn\/main_6   macrocell9    2864   4114  1075709  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_bitclk\/q
Path End       : \ATM_UART:BUART:tx_state_1\/main_5
Capture Clock  : \ATM_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075709p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075709  RISE       1
\ATM_UART:BUART:tx_state_1\/main_5  macrocell10   2864   4114  1075709  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_bitclk\/q
Path End       : \ATM_UART:BUART:tx_state_0\/main_5
Capture Clock  : \ATM_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075713p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075709  RISE       1
\ATM_UART:BUART:tx_state_0\/main_5  macrocell11   2860   4110  1075713  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:tx_bitclk\/q
Path End       : \ATM_UART:BUART:tx_state_2\/main_5
Capture Clock  : \ATM_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075714p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075709  RISE       1
\ATM_UART:BUART:tx_state_2\/main_5  macrocell12   2859   4109  1075714  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_2\/q
Path End       : \ATM_UART:BUART:rx_state_0\/main_4
Capture Clock  : \ATM_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  1069413  RISE       1
\ATM_UART:BUART:rx_state_0\/main_4  macrocell15   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_2\/q
Path End       : \ATM_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \ATM_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_2\/q         macrocell18   1250   1250  1069413  RISE       1
\ATM_UART:BUART:rx_load_fifo\/main_4  macrocell16   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_load_fifo\/clock_0                     macrocell16                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_2\/q
Path End       : \ATM_UART:BUART:rx_state_3\/main_4
Capture Clock  : \ATM_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  1069413  RISE       1
\ATM_UART:BUART:rx_state_3\/main_4  macrocell17   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_2\/q
Path End       : \ATM_UART:BUART:rx_status_3\/main_4
Capture Clock  : \ATM_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_2\/q        macrocell18   1250   1250  1069413  RISE       1
\ATM_UART:BUART:rx_status_3\/main_4  macrocell23   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_status_3\/clock_0                      macrocell23                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_2\/q
Path End       : \ATM_UART:BUART:rx_state_2\/main_4
Capture Clock  : \ATM_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  1069413  RISE       1
\ATM_UART:BUART:rx_state_2\/main_4  macrocell18   2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_2\/q
Path End       : \ATM_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \ATM_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_2\/q               macrocell18   1250   1250  1069413  RISE       1
\ATM_UART:BUART:rx_state_stop1_reg\/main_3  macrocell20   2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell20                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_3\/q
Path End       : \ATM_UART:BUART:rx_state_0\/main_3
Capture Clock  : \ATM_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1069432  RISE       1
\ATM_UART:BUART:rx_state_0\/main_3  macrocell15   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_0\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_3\/q
Path End       : \ATM_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \ATM_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_3\/q         macrocell17   1250   1250  1069432  RISE       1
\ATM_UART:BUART:rx_load_fifo\/main_3  macrocell16   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_load_fifo\/clock_0                     macrocell16                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_3\/q
Path End       : \ATM_UART:BUART:rx_state_3\/main_3
Capture Clock  : \ATM_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1069432  RISE       1
\ATM_UART:BUART:rx_state_3\/main_3  macrocell17   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_3\/q
Path End       : \ATM_UART:BUART:rx_status_3\/main_3
Capture Clock  : \ATM_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_3\/q        macrocell17   1250   1250  1069432  RISE       1
\ATM_UART:BUART:rx_status_3\/main_3  macrocell23   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_status_3\/clock_0                      macrocell23                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_3\/q
Path End       : \ATM_UART:BUART:rx_state_2\/main_3
Capture Clock  : \ATM_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1069432  RISE       1
\ATM_UART:BUART:rx_state_2\/main_3  macrocell18   2770   4020  1075804  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_state_3\/q
Path End       : \ATM_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \ATM_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_3\/clock_0                       macrocell17                0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_state_3\/q               macrocell17   1250   1250  1069432  RISE       1
\ATM_UART:BUART:rx_state_stop1_reg\/main_2  macrocell20   2770   4020  1075804  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell20                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:pollcount_0\/q
Path End       : \ATM_UART:BUART:pollcount_0\/main_3
Capture Clock  : \ATM_UART:BUART:pollcount_0\/clock_0
Path slack     : 1076052p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_0\/clock_0                      macrocell22                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1068152  RISE       1
\ATM_UART:BUART:pollcount_0\/main_3  macrocell22   2521   3771  1076052  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_0\/clock_0                      macrocell22                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:pollcount_0\/q
Path End       : \ATM_UART:BUART:pollcount_1\/main_4
Capture Clock  : \ATM_UART:BUART:pollcount_1\/clock_0
Path slack     : 1076054p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_0\/clock_0                      macrocell22                0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  1068152  RISE       1
\ATM_UART:BUART:pollcount_1\/main_4  macrocell21   2520   3770  1076054  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:pollcount_1\/clock_0                      macrocell21                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_last\/q
Path End       : \ATM_UART:BUART:rx_state_2\/main_9
Capture Clock  : \ATM_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_last\/clock_0                          macrocell24                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_last\/q          macrocell24   1250   1250  1076274  RISE       1
\ATM_UART:BUART:rx_state_2\/main_9  macrocell18   2300   3550  1076274  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_state_2\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ATM_UART:BUART:txn\/main_5
Capture Clock  : \ATM_UART:BUART:txn\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1076280  RISE       1
\ATM_UART:BUART:txn\/main_5                      macrocell9      2543   3543  1076280  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ATM_UART:BUART:tx_state_1\/main_4
Capture Clock  : \ATM_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1076280  RISE       1
\ATM_UART:BUART:tx_state_1\/main_4               macrocell10     2543   3543  1076280  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ATM_UART:BUART:tx_state_2\/main_4
Capture Clock  : \ATM_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076288p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1076280  RISE       1
\ATM_UART:BUART:tx_state_2\/main_4               macrocell12     2536   3536  1076288  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:txn\/q
Path End       : \ATM_UART:BUART:txn\/main_0
Capture Clock  : \ATM_UART:BUART:txn\/clock_0
Path slack     : 1076331p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\ATM_UART:BUART:txn\/q       macrocell9    1250   1250  1076331  RISE       1
\ATM_UART:BUART:txn\/main_0  macrocell9    2242   3492  1076331  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_load_fifo\/q
Path End       : \ATM_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \ATM_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1077534p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -1930
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_load_fifo\/clock_0                     macrocell16                0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_load_fifo\/q            macrocell16     1250   1250  1072228  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2619   3869  1077534  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ATM_UART:BUART:rx_status_3\/q
Path End       : \ATM_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \ATM_UART:BUART:sRX:RxSts\/clock
Path slack     : 1078196p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ATM_UART_IntClock:R#1 vs. ATM_UART_IntClock:R#2)   1083333
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:rx_status_3\/clock_0                      macrocell23                0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\ATM_UART:BUART:rx_status_3\/q       macrocell23    1250   1250  1078196  RISE       1
\ATM_UART:BUART:sRX:RxSts\/status_3  statusicell2   2318   3568  1078196  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ATM_UART:BUART:sRX:RxSts\/clock                          statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

