do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:51 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 17:45:51 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 17:45:51 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlft03rzqw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft03rzqw
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0010
# Operation: 0001
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000001] | [         1]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 1011
#                   45: Register [ 4] written with value: [00000004] | [         4]
# 
# Operation: 1011
#                   55: Register [ 5] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000006] | [         6]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:47 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 17:47:47 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:47:49 on Aug 19,2023, Elapsed time: 0:01:58
# Errors: 0, Warnings: 4
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 17:47:49 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftthd00f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftthd00f
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0010
# Operation: 0001
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000001] | [         1]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 1011
#                   45: Register [ 4] written with value: [00000004] | [         4]
# 
# Operation: 1011
#                   55: Register [ 5] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000006] | [         6]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:53 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# ** Error: (vlog-13069) BranchUnit.sv(23): near "endcase": syntax error, unexpected endcase.
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# End time: 17:50:53 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:22 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# ** Error: (vlog-13069) BranchUnit.sv(24): near "endcase": syntax error, unexpected endcase.
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# End time: 17:51:22 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:45 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# ** Error: BranchUnit.sv(21): The generate case condition must be a constant expression.
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# End time: 17:51:45 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:36 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# ** Error: BranchUnit.sv(21): The generate if condition must be a constant expression.
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# End time: 17:52:37 on Aug 19,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:21 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# ** Error: BranchUnit.sv(22): The generate if condition must be a constant expression.
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# End time: 17:55:21 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:32 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# ** Error: BranchUnit.sv(22): The generate if condition must be a constant expression.
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# End time: 17:55:32 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:40 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# ** Error: (vlog-13069) BranchUnit.sv(24): near "endcase": syntax error, unexpected endcase.
# ** Error: (vlog-13069) BranchUnit.sv(36): near "endmodule": syntax error, unexpected endmodule.
# ** Error: Controller.sv(31): (vlog-2730) Undefined variable: 'Opcode'.
# ** Error: Controller.sv(36): (vlog-2730) Undefined variable: 'ALUOp'.
# ** Error: (vlog-13069) Controller.sv(39): near "endmodule": syntax error, unexpected endmodule.
# ** Error: flopr.sv(13): (vlog-2730) Undefined variable: 'clk'.
# ** Error: flopr.sv(13): (vlog-2730) Undefined variable: 'reset'.
# ** Error: flopr.sv(14): (vlog-2730) Undefined variable: 'q'.
# ** Error: flopr.sv(15): (vlog-2730) Undefined variable: 'stall'.
# ** Error: flopr.sv(15): (vlog-2730) Undefined variable: 'd'.
# ** Error: (vlog-13069) flopr.sv(18): near "endmodule": syntax error, unexpected endmodule.
# ** Error: ForwardingUnit.sv(14): (vlog-2730) Undefined variable: 'EX_MEM_RegWrite'.
# ** Error: ForwardingUnit.sv(14): (vlog-2730) Undefined variable: 'EX_MEM_rd'.
# ** Error: ForwardingUnit.sv(14): (vlog-2730) Undefined variable: 'RS1'.
# ** Error: ForwardingUnit.sv(15): (vlog-2730) Undefined variable: 'MEM_WB_RegWrite'.
# ** Error: ForwardingUnit.sv(15): (vlog-2730) Undefined variable: 'MEM_WB_rd'.
# ** Error: ForwardingUnit.sv(17): (vlog-2730) Undefined variable: 'RS2'.
# ** Error: (vlog-13069) ForwardingUnit.sv(20): near "endmodule": syntax error, unexpected endmodule.
# ** Error: HazardDetection.sv(11): (vlog-2730) Undefined variable: 'ID_EX_MemRead'.
# ** Error: HazardDetection.sv(11): (vlog-2730) Undefined variable: 'ID_EX_rd'.
# ** Error: HazardDetection.sv(11): (vlog-2730) Undefined variable: 'IF_ID_RS1'.
# ** Error: HazardDetection.sv(11): (vlog-2730) Undefined variable: 'IF_ID_RS2'.
# ** Error: (vlog-13069) HazardDetection.sv(13): near "endmodule": syntax error, unexpected endmodule.
# ** Error: imm_Gen.sv(10): (vlog-2730) Undefined variable: 'inst_code'.
# ** Error: imm_Gen.sv(13): (vlog-2730) Undefined variable: 'Imm_out'.
# ** Error: imm_Gen.sv(15): (vlog-2730) Undefined variable: 'Imm_out'.
# ** Error: (vlog-13069) imm_Gen.sv(43): near "endmodule": syntax error, unexpected endmodule.
# ** Error: mux2.sv(12): (vlog-2730) Undefined variable: 's'.
# ** Error: mux2.sv(12): (vlog-2730) Undefined variable: 'd1'.
# ** Error: mux2.sv(12): (vlog-2730) Undefined variable: 'd0'.
# ** Error: (vlog-13069) mux2.sv(14): near "endmodule": syntax error, unexpected endmodule.
# ** Error: mux4.sv(14): (vlog-2730) Undefined variable: 'd11'.
# ** Error: mux4.sv(14): (vlog-2730) Undefined variable: 'd10'.
# ** Error: mux4.sv(14): (vlog-2730) Undefined variable: 'd01'.
# ** Error: mux4.sv(14): (vlog-2730) Undefined variable: 'd00'.
# ** Error: (vlog-13069) mux4.sv(16): near "endmodule": syntax error, unexpected endmodule.
# ** Error: datamemory.sv(32): (vlog-2730) Undefined variable: 'a'.
# ** Error: datamemory.sv(34): (vlog-2730) Undefined variable: 'wd'.
# ** Error: datamemory.sv(38): (vlog-2730) Undefined variable: 'Funct3'.
# ** Error: datamemory.sv(40): (vlog-2730) Undefined variable: 'rd'.
# ** Error: datamemory.sv(51): (vlog-2730) Undefined variable: 'Funct3'.
# ** Error: (vlog-13069) datamemory.sv(64): near "endmodule": syntax error, unexpected endmodule.
# ** Error: instructionmemory.sv(13): (vlog-2730) Undefined variable: 'INS_W'.
# ** Error: (vlog-13069) instructionmemory.sv(26): near "endmodule": syntax error, unexpected endmodule.
# ** Error: Datapath.sv(43): (vlog-2730) Undefined variable: 'DATA_W'.
# ** Error (suppressible): Datapath.sv(46): (vlog-2388) 'BrPC' already declared in this scope (BranchUnit) at BranchUnit.sv(14).
# ** Error (suppressible): Datapath.sv(48): (vlog-2388) 'PcSel' already declared in this scope (BranchUnit) at BranchUnit.sv(15).
# ** Error: (vlog-13069) Datapath.sv(55): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: (vlog-13069) Datapath.sv(56): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: (vlog-13069) Datapath.sv(57): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: (vlog-13069) Datapath.sv(58): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: Datapath.sv(155): (vlog-2730) Undefined variable: 'ALUsrc'.
# ** Error: (vlog-13069) Datapath.sv(318): near "endmodule": syntax error, unexpected endmodule.
# ** Error (suppressible): RISC_V.sv(21): (vlog-2388) 'opcode' already declared in this scope (BranchUnit) at BranchUnit.sv(11).
# ** Error (suppressible): RISC_V.sv(22): (vlog-2388) 'ALUSrc' already declared in this scope (BranchUnit) at Controller.sv(31).
# ** Error (suppressible): RISC_V.sv(22): (vlog-2388) 'MemtoReg' already declared in this scope (BranchUnit) at Controller.sv(32).
# ** Error (suppressible): RISC_V.sv(22): (vlog-2388) 'RegWrite' already declared in this scope (BranchUnit) at Controller.sv(33).
# ** Error (suppressible): RISC_V.sv(22): (vlog-2388) 'MemRead' already declared in this scope (BranchUnit) at Controller.sv(34).
# ** Error (suppressible): RISC_V.sv(22): (vlog-2388) 'MemWrite' already declared in this scope (BranchUnit) at Controller.sv(35).
# ** Error (suppressible): RISC_V.sv(22): (vlog-2388) 'Branch' already declared in this scope (BranchUnit) at BranchUnit.sv(8).
# ** Error (suppressible): RISC_V.sv(25): (vlog-2388) 'Funct7' already declared in this scope (BranchUnit) at Datapath.sv(188).
# ** Error (suppressible): RISC_V.sv(26): (vlog-2388) 'Funct3' already declared in this scope (BranchUnit) at Datapath.sv(189).
# ** Error: (vlog-13069) RISC_V.sv(73): near "endmodule": syntax error, unexpected endmodule.
# ** Error (suppressible): tb_top.sv(6): (vlog-2388) 'reset' already declared in this scope (BranchUnit) at flopr.sv(13).
# ** Error (suppressible): tb_top.sv(9): (vlog-2388) 'reg_num' already declared in this scope (BranchUnit) at Datapath.sv(123).
# ** Error (suppressible): tb_top.sv(10): (vlog-2388) 'reg_data' already declared in this scope (BranchUnit) at Datapath.sv(124).
# ** Error (suppressible): tb_top.sv(11): (vlog-2388) 'reg_write_sig' already declared in this scope (BranchUnit) at Datapath.sv(125).
# ** Error (suppressible): tb_top.sv(12): (vlog-2388) 'wr' already declared in this scope (BranchUnit) at Datapath.sv(277).
# ** Error (suppressible): tb_top.sv(13): (vlog-2388) 'rd' already declared in this scope (BranchUnit) at instructionmemory.sv(24).
# ** Error (suppressible): tb_top.sv(14): (vlog-2388) 'addr' already declared in this scope (BranchUnit) at Datapath.sv(279).
# ** Error (suppressible): tb_top.sv(15): (vlog-2388) 'wr_data' already declared in this scope (BranchUnit) at Datapath.sv(280).
# ** Error (suppressible): tb_top.sv(16): (vlog-2388) 'rd_data' already declared in this scope (BranchUnit) at Datapath.sv(281).
# ** Error: (vlog-13069) tb_top.sv(64): near "endmodule": syntax error, unexpected endmodule.
# End time: 17:55:41 on Aug 19,2023, Elapsed time: 0:00:01
# Errors: 73, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:51 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 17:55:51 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:55:53 on Aug 19,2023, Elapsed time: 0:08:04
# Errors: 7, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 17:55:53 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftkjm6x8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkjm6x8
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0010
# Operation: 0001
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000001] | [         1]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 1011
#                   45: Register [ 4] written with value: [00000004] | [         4]
# 
# Operation: 1011
#                   55: Register [ 5] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000006] | [         6]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:22 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# ** Error (suppressible): (vlog-13276) Datapath.sv(225): Could not find field/method name (Jump) in 'B' of 'B.Jump'.
# End time: 18:08:22 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:11:36 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# ** Error (suppressible): (vlog-13276) Datapath.sv(225): Could not find field/method name (Jump) in 'B' of 'B.Jump'.
# End time: 18:11:36 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:44 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:15:44 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:15:46 on Aug 19,2023, Elapsed time: 0:19:53
# Errors: 2, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 18:15:46 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'Jump'. The port definition is at: Datapath.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'ALUOp'. The port definition is at: Datapath.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'ALU_CC'. The port definition is at: Datapath.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'Funct7'. The port definition is at: Datapath.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Funct3'. The port definition is at: Datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'ALUOp_Current'. The port definition is at: Datapath.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'WB_Data'. The port definition is at: Datapath.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'reg_num'. The port definition is at: Datapath.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'reg_data'. The port definition is at: Datapath.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'reade'. The port definition is at: Datapath.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (32) for port 'addr'. The port definition is at: Datapath.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3722) RISC_V.sv(47): [TFMPC] - Missing connection for port 'rd_data'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftxa1zc0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxa1zc0
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:11 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:18:11 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:18:12 on Aug 19,2023, Elapsed time: 0:02:26
# Errors: 0, Warnings: 22
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 18:18:12 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'Jump'. The port definition is at: Datapath.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'ALUOp'. The port definition is at: Datapath.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'ALU_CC'. The port definition is at: Datapath.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'Funct7'. The port definition is at: Datapath.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Funct3'. The port definition is at: Datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'ALUOp_Current'. The port definition is at: Datapath.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'WB_Data'. The port definition is at: Datapath.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'reg_num'. The port definition is at: Datapath.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'reg_data'. The port definition is at: Datapath.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'reade'. The port definition is at: Datapath.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (32) for port 'addr'. The port definition is at: Datapath.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3722) RISC_V.sv(47): [TFMPC] - Missing connection for port 'rd_data'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Jump'. The port definition is at: BranchUnit.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Imm'. The port definition is at: BranchUnit.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'PC_Four'.
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlft7ky8me".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7ky8me
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:35 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:18:35 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:18:37 on Aug 19,2023, Elapsed time: 0:00:25
# Errors: 0, Warnings: 24
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 18:18:37 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'Jump'. The port definition is at: Datapath.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'ALUOp'. The port definition is at: Datapath.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'ALU_CC'. The port definition is at: Datapath.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'Funct7'. The port definition is at: Datapath.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Funct3'. The port definition is at: Datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'ALUOp_Current'. The port definition is at: Datapath.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'WB_Data'. The port definition is at: Datapath.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'reg_num'. The port definition is at: Datapath.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'reg_data'. The port definition is at: Datapath.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'reade'. The port definition is at: Datapath.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (32) for port 'addr'. The port definition is at: Datapath.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3722) RISC_V.sv(47): [TFMPC] - Missing connection for port 'rd_data'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Jump'. The port definition is at: BranchUnit.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Imm'. The port definition is at: BranchUnit.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'PC_Four'.
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlft07wjrc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft07wjrc
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:54 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:18:55 on Aug 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:18:56 on Aug 19,2023, Elapsed time: 0:00:19
# Errors: 0, Warnings: 24
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 18:18:57 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'Jump'. The port definition is at: Datapath.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'ALUOp'. The port definition is at: Datapath.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'ALU_CC'. The port definition is at: Datapath.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'Funct7'. The port definition is at: Datapath.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Funct3'. The port definition is at: Datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'ALUOp_Current'. The port definition is at: Datapath.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'WB_Data'. The port definition is at: Datapath.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'reg_num'. The port definition is at: Datapath.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'reg_data'. The port definition is at: Datapath.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'reade'. The port definition is at: Datapath.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (32) for port 'addr'. The port definition is at: Datapath.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3722) RISC_V.sv(47): [TFMPC] - Missing connection for port 'rd_data'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftqsrak5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqsrak5
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:13 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:19:14 on Aug 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:19:15 on Aug 19,2023, Elapsed time: 0:00:18
# Errors: 0, Warnings: 22
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 18:19:15 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftn5g08h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn5g08h
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0010
# Operation: 0001
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000001] | [         1]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 1011
#                   45: Register [ 4] written with value: [00000004] | [         4]
# 
# Operation: 1011
#                   55: Register [ 5] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000006] | [         6]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:03 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:20:03 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:20:05 on Aug 19,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 18:20:05 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'Jump'. The port definition is at: Datapath.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'ALUOp'. The port definition is at: Datapath.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'ALU_CC'. The port definition is at: Datapath.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'Funct7'. The port definition is at: Datapath.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Funct3'. The port definition is at: Datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'ALUOp_Current'. The port definition is at: Datapath.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'WB_Data'. The port definition is at: Datapath.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'reg_num'. The port definition is at: Datapath.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'reg_data'. The port definition is at: Datapath.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'reade'. The port definition is at: Datapath.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (32) for port 'addr'. The port definition is at: Datapath.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3722) RISC_V.sv(47): [TFMPC] - Missing connection for port 'rd_data'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Jump'. The port definition is at: BranchUnit.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Imm'. The port definition is at: BranchUnit.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 221
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'PC_Four'.
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(221): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftg1c0bx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg1c0bx
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:43 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:20:43 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:20:45 on Aug 19,2023, Elapsed time: 0:00:40
# Errors: 0, Warnings: 24
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 18:20:45 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'Jump'. The port definition is at: Datapath.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'ALUOp'. The port definition is at: Datapath.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'ALU_CC'. The port definition is at: Datapath.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'Funct7'. The port definition is at: Datapath.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Funct3'. The port definition is at: Datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'ALUOp_Current'. The port definition is at: Datapath.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'WB_Data'. The port definition is at: Datapath.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'reg_num'. The port definition is at: Datapath.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'reg_data'. The port definition is at: Datapath.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'reade'. The port definition is at: Datapath.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (32) for port 'addr'. The port definition is at: Datapath.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3722) RISC_V.sv(47): [TFMPC] - Missing connection for port 'rd_data'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3722) Datapath.sv(223): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(223): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlft3dadi8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3dadi8
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:25:29 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:25:29 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:25:30 on Aug 19,2023, Elapsed time: 0:04:45
# Errors: 0, Warnings: 22
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 18:25:30 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/c File: RISC_V.sv Line: 29
# ** Warning: (vsim-3722) RISC_V.sv(29): [TFMPC] - Missing connection for port 'Jump'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'Jump'. The port definition is at: Datapath.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'ALUOp'. The port definition is at: Datapath.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (7) for port 'ALU_CC'. The port definition is at: Datapath.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'Funct7'. The port definition is at: Datapath.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'Funct3'. The port definition is at: Datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'ALUOp_Current'. The port definition is at: Datapath.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'WB_Data'. The port definition is at: Datapath.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'reg_num'. The port definition is at: Datapath.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'reg_data'. The port definition is at: Datapath.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'reade'. The port definition is at: Datapath.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (32) for port 'addr'. The port definition is at: Datapath.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: RISC_V.sv Line: 47
# ** Warning: (vsim-3722) RISC_V.sv(47): [TFMPC] - Missing connection for port 'rd_data'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3722) Datapath.sv(223): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(223): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlft1csr6j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1csr6j
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# Operation: xxxx
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:33:09 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:33:10 on Aug 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:33:11 on Aug 19,2023, Elapsed time: 0:07:41
# Errors: 0, Warnings: 24
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 18:33:11 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3722) Datapath.sv(223): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(223): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlft2bwim1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2bwim1
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0010
# Operation: 0001
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000001] | [         1]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 1011
#                   45: Register [ 4] written with value: [00000004] | [         4]
# 
# Operation: 1011
#                   55: Register [ 5] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000006] | [         6]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:46 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:47:46 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:47:47 on Aug 19,2023, Elapsed time: 0:14:36
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 18:47:47 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 223
# ** Warning: (vsim-3722) Datapath.sv(223): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(223): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftwy9dyh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwy9dyh
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0010
# Operation: 0001
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000001] | [         1]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 1011
#                   45: Register [ 4] written with value: [00000004] | [         4]
# 
# Operation: 1011
#                   55: Register [ 5] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000006] | [         6]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:56 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:52:56 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:52:58 on Aug 19,2023, Elapsed time: 0:05:11
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 18:52:58 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftafb6m8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftafb6m8
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0010
# Operation: 0001
#                   35: Memory [  x] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  x] read with value: [000000xx] | [         X]
# 
# Operation: 1011
#                   45: Register [ 4] written with value: [000000xx] | [         X]
# 
# Operation: 1011
#                   55: Register [ 5] written with value: [xxxxxxxx] | [         x]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:53:51 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:53:51 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:53:52 on Aug 19,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 18:53:52 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlfty71881".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty71881
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0010
# Operation: 0001
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000001] | [         1]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 1011
#                   45: Register [ 4] written with value: [00000004] | [         4]
# 
# Operation: 1011
#                   55: Register [ 5] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000006] | [         6]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:03 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# ** Error: alu.sv(47): (vlog-2730) Undefined variable: 'AlUResult'.
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# End time: 18:59:03 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:21 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:59:21 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:59:23 on Aug 19,2023, Elapsed time: 0:05:31
# Errors: 1, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 18:59:23 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftj9wsy4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj9wsy4
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:07:24 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:07:24 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:07:26 on Aug 19,2023, Elapsed time: 0:08:03
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:07:26 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftacdt2r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftacdt2r
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:07:57 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:07:58 on Aug 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:07:59 on Aug 19,2023, Elapsed time: 0:00:33
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:07:59 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftab0gcn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftab0gcn
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# ALUOp: xx Funct3: xxx Funct7: xxxxxxx
# ALUOp: 00 Funct3: 000 Funct7: 0000000
# Operation: 1011
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:09:33 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:09:33 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:09:35 on Aug 19,2023, Elapsed time: 0:01:36
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:09:35 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlft2n8c7q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2n8c7q
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Opcode: xxxxxxx
# Opcode: 0000000
# Operation: 1011
# Opcode: 1100111
# Opcode: 0000000
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:10:38 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:10:38 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:10:40 on Aug 19,2023, Elapsed time: 0:01:05
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:10:40 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftfeia80".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfeia80
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Opcode: xxxxxxx
# Opcode: 0000000
# Operation: 1011
# Opcode: 0000011
# Opcode: 1100111
# Operation: 0011
# Opcode: 0000000
# Operation: 1011
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
#                   45: Register [ 1] written with value: [00000004] | [         4]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:11:20 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:11:20 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:11:22 on Aug 19,2023, Elapsed time: 0:00:42
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:11:22 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlft2wsbdg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2wsbdg
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Opcode: xxxxxxx
# Opcode: 0000000
# Operation: 1011
# Opcode: 0000011
# Opcode: 1100111
# Operation: 0011
# Opcode: 0000000
# Operation: 1011
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
#                   45: Register [ 1] written with value: [00000004] | [         4]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:12:53 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:12:54 on Aug 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:12:55 on Aug 19,2023, Elapsed time: 0:01:33
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:12:55 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftq46xe3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq46xe3
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0011
# Operation: 1011
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
#                   45: Register [ 1] written with value: [00000004] | [         4]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:35 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:15:35 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:15:36 on Aug 19,2023, Elapsed time: 0:02:41
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:15:36 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftkxnx91".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkxnx91
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0011
# Operation: 1011
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
#                   45: Register [ 1] written with value: [00000004] | [         4]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:16:39 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:16:39 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:16:41 on Aug 19,2023, Elapsed time: 0:01:05
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:16:41 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlfte4isqf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte4isqf
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0011
# Operation: 1011
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
#                   45: Register [ 1] written with value: [00000004] | [         4]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:31 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:19:31 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:19:32 on Aug 19,2023, Elapsed time: 0:02:51
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:19:32 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlft92f5w2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft92f5w2
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0011
# Operation: 1011
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 1011
#                   45: Register [ 2] written with value: [00000004] | [         4]
# 
# Operation: 1011
#                   65: Register [ 2] written with value: [00000006] | [         6]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:38 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:20:38 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:20:40 on Aug 19,2023, Elapsed time: 0:01:08
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:20:40 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlfts8sqqm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts8sqqm
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0011
# Operation: 1011
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 1011
#                   45: Register [ 2] written with value: [00000004] | [         4]
# 
# Operation: 1011
#                   65: Register [ 2] written with value: [00000006] | [         6]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:05 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:21:05 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:21:06 on Aug 19,2023, Elapsed time: 0:00:26
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:21:07 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftm2jijm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm2jijm
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0011
# Operation: 1011
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 1011
#                   45: Register [ 2] written with value: [00000004] | [         4]
# 
# Operation: 1011
#                   65: Register [ 2] written with value: [00000006] | [         6]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:44 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:21:44 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:21:45 on Aug 19,2023, Elapsed time: 0:00:38
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:21:45 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftg2bjjy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg2bjjy
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0011
# Operation: 1011
#                   45: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   45: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   50: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 1011
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
# Operation: 1011
#                   75: Register [ 2] written with value: [00000006] | [         6]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:31 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:27:31 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:27:33 on Aug 19,2023, Elapsed time: 0:05:48
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:27:33 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftgsdy23".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgsdy23
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0011
# Operation: 1011
#                   45: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   45: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   50: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 1011
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
# Operation: 1011
#                   75: Register [ 2] written with value: [00000006] | [         6]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:31:37 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:31:37 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:31:38 on Aug 19,2023, Elapsed time: 0:04:05
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:31:38 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlft0iv52n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0iv52n
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0011
# Operation: 1011
#                   45: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   45: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   50: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 1011
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
# Operation: 1011
#                   75: Register [ 2] written with value: [00000006] | [         6]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:08 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:32:08 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:32:10 on Aug 19,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:32:10 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlft9q8zme".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9q8zme
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0011
# Operation: 1011
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 0000
#                   45: Register [ 4] written with value: [00000004] | [         4]
# 
# Operation: 0011
#                   65: Memory [  0] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000000] | [         0]
# 
# Operation: 1111
#                   75: Memory [  0] read with value: [00000004] | [         4]
# 
#                   75: Memory [  0] read with value: [00000401] | [      1025]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
# Operation: 1111
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
# Operation: 1000
#                   95: Register [ 7] written with value: [xxxxxxxx] | [         x]
# 
# Operation: 1011
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:44 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:33:44 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:33:46 on Aug 19,2023, Elapsed time: 0:01:36
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:33:46 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlftccneki".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftccneki
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0011
# Operation: 1011
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 0000
#                   45: Register [ 4] written with value: [00000004] | [         4]
# 
# Operation: 0011
#                   65: Memory [  0] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000000] | [         0]
# 
# Operation: 0010
#                   75: Memory [  0] read with value: [00000004] | [         4]
# 
#                   75: Memory [  0] read with value: [00000401] | [      1025]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
# Operation: 0010
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
# Operation: 1000
#                   95: Register [ 7] written with value: [00000008] | [         8]
# 
# Operation: 1011
#                  105: Register [ 7] written with value: [0000000c] | [        12]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:35:37 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:35:37 on Aug 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:35:39 on Aug 19,2023, Elapsed time: 0:01:53
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:35:39 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlft37mthk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft37mthk
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0011
# Operation: 1011
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 0000
#                   45: Register [ 4] written with value: [00000004] | [         4]
# 
# Operation: 0011
#                   65: Memory [  0] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000000] | [         0]
# 
# Operation: 0010
#                   75: Memory [  0] read with value: [00000004] | [         4]
# 
#                   75: Memory [  0] read with value: [00000401] | [      1025]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
# Operation: 0010
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
# Operation: 1011
#                   95: Register [ 7] written with value: [00000008] | [         8]
# 
#                  105: Register [ 7] written with value: [0000000c] | [        12]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/foxwo/OneDrive/Documentos/GitHub/projeto-IH-RISCV/projeto_riscv/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:38:49 on Aug 19,2023
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:38:50 on Aug 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:38:51 on Aug 19,2023, Elapsed time: 0:03:12
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:38:51 on Aug 19,2023
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'brunit'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'Func3'. The port definition is at: BranchUnit.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'opcode'. The port definition is at: BranchUnit.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PC_Four'. The port definition is at: BranchUnit.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/brunit File: Datapath.sv Line: 224
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'BrPC'.
# ** Warning: (vsim-3722) Datapath.sv(224): [TFMPC] - Missing connection for port 'PcSel'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: foxwo  Hostname: LAPTOP-KTSI84IB  ProcessID: 14496
#           Attempting to use alternate WLF file "./wlfttgenzq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttgenzq
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Operation: xxxx
# Operation: 1011
# Operation: 0011
# Operation: 1011
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000401] | [      1025]
# 
#                   40: Memory [  1] read with value: [00000004] | [         4]
# 
# Operation: 0000
#                   45: Register [ 4] written with value: [00000004] | [         4]
# 
# Operation: 0011
#                   65: Memory [  0] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000000] | [         0]
# 
# Operation: 0010
#                   75: Memory [  0] read with value: [00000004] | [         4]
# 
#                   75: Memory [  0] read with value: [00000401] | [      1025]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
# Operation: 0010
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
# Operation: 1000
#                   95: Register [ 7] written with value: [00000008] | [         8]
# 
# Operation: 1011
#                  105: Register [ 7] written with value: [0000000c] | [        12]
# 
# ** Note: $stop    : tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at tb_top.sv line 43
