module vendmach_top(
    input SW0,
    input SW1,
    input BTN0,
    input BTN1,
    input BTN2,
    input BTN3,
    input clk,
    input rst,
    output [6:0] seg0,
    output [6:0] seg1, // ? Pmod B
    output [2:0] bar
    );
    

endmodule