#ifndef __RK3588_H
#define __RK3588_H
#ifdef __cplusplus
  extern "C" {
#endif
/****************************************************************************************/
/*                                                                                      */
/*                               Module Structure Section                               */
/*                                                                                      */
/****************************************************************************************/
#ifndef __ASSEMBLY__
/* DCACHE Register Structure Define */
struct DCACHE_REG {
    __IO uint32_t CACHE_CTRL;                         /* Address Offset: 0x0000 */
    __IO uint32_t CACHE_MAINTAIN[2];                  /* Address Offset: 0x0004 */
    __IO uint32_t STB_TIMEOUT_CTRL;                   /* Address Offset: 0x000C */
         uint32_t RESERVED0010[4];                    /* Address Offset: 0x0010 */
    __IO uint32_t CACHE_INT_EN;                       /* Address Offset: 0x0020 */
    __IO uint32_t CACHE_INT_ST;                       /* Address Offset: 0x0024 */
    __IO uint32_t CACHE_ERR_HADDR;                    /* Address Offset: 0x0028 */
         uint32_t RESERVED002C;                       /* Address Offset: 0x002C */
    __I  uint32_t CACHE_STATUS;                       /* Address Offset: 0x0030 */
         uint32_t RESERVED0034[3];                    /* Address Offset: 0x0034 */
    __I  uint32_t PMU_RD_NUM_CNT;                     /* Address Offset: 0x0040 */
    __I  uint32_t PMU_WR_NUM_CNT;                     /* Address Offset: 0x0044 */
    __I  uint32_t PMU_SRAM_RD_HIT_CNT;                /* Address Offset: 0x0048 */
    __I  uint32_t PMU_HB_RD_HIT_CNT;                  /* Address Offset: 0x004C */
    __IO uint32_t PMU_STB_RD_HIT_CNT;                 /* Address Offset: 0x0050 */
    __I  uint32_t PMU_RD_HIT_CNT;                     /* Address Offset: 0x0054 */
    __I  uint32_t PMU_WR_HIT_CNT;                     /* Address Offset: 0x0058 */
    __I  uint32_t PMU_RD_MISS_PENALTY_CNT;            /* Address Offset: 0x005C */
    __I  uint32_t PMU_WR_MISS_PENALTY_CNT;            /* Address Offset: 0x0060 */
    __I  uint32_t PMU_RD_LAT_CNT;                     /* Address Offset: 0x0064 */
    __I  uint32_t PMU_WR_LAT_CNT;                     /* Address Offset: 0x0068 */
         uint32_t RESERVED006C[33];                   /* Address Offset: 0x006C */
    __IO uint32_t REVISION;                           /* Address Offset: 0x00F0 */
};
/* ICACHE Register Structure Define */
struct ICACHE_REG {
    __IO uint32_t CACHE_CTRL;                         /* Address Offset: 0x0000 */
    __IO uint32_t CACHE_MAINTAIN[2];                  /* Address Offset: 0x0004 */
    __IO uint32_t STB_TIMEOUT_CTRL;                   /* Address Offset: 0x000C */
         uint32_t RESERVED0010[4];                    /* Address Offset: 0x0010 */
    __IO uint32_t CACHE_INT_EN;                       /* Address Offset: 0x0020 */
    __IO uint32_t CACHE_INT_ST;                       /* Address Offset: 0x0024 */
    __IO uint32_t CACHE_ERR_HADDR;                    /* Address Offset: 0x0028 */
         uint32_t RESERVED002C;                       /* Address Offset: 0x002C */
    __I  uint32_t CACHE_STATUS;                       /* Address Offset: 0x0030 */
         uint32_t RESERVED0034[3];                    /* Address Offset: 0x0034 */
    __I  uint32_t PMU_RD_NUM_CNT;                     /* Address Offset: 0x0040 */
    __I  uint32_t PMU_WR_NUM_CNT;                     /* Address Offset: 0x0044 */
    __I  uint32_t PMU_SRAM_RD_HIT_CNT;                /* Address Offset: 0x0048 */
    __I  uint32_t PMU_HB_RD_HIT_CNT;                  /* Address Offset: 0x004C */
    __IO uint32_t PMU_STB_RD_HIT_CNT;                 /* Address Offset: 0x0050 */
    __I  uint32_t PMU_RD_HIT_CNT;                     /* Address Offset: 0x0054 */
    __I  uint32_t PMU_WR_HIT_CNT;                     /* Address Offset: 0x0058 */
    __I  uint32_t PMU_RD_MISS_PENALTY_CNT;            /* Address Offset: 0x005C */
    __I  uint32_t PMU_WR_MISS_PENALTY_CNT;            /* Address Offset: 0x0060 */
    __I  uint32_t PMU_RD_LAT_CNT;                     /* Address Offset: 0x0064 */
    __I  uint32_t PMU_WR_LAT_CNT;                     /* Address Offset: 0x0068 */
         uint32_t RESERVED006C[33];                   /* Address Offset: 0x006C */
    __IO uint32_t REVISION;                           /* Address Offset: 0x00F0 */
};
/* PMU1_IOC Register Structure Define */
struct PMU1_IOC_REG {
    __IO uint32_t GPIO0A_IOMUX_SEL_L;                 /* Address Offset: 0x0000 */
    __IO uint32_t GPIO0A_IOMUX_SEL_H;                 /* Address Offset: 0x0004 */
    __IO uint32_t GPIO0B_IOMUX_SEL_L;                 /* Address Offset: 0x0008 */
         uint32_t RESERVED000C;                       /* Address Offset: 0x000C */
    __IO uint32_t GPIO0A_DS_L;                        /* Address Offset: 0x0010 */
    __IO uint32_t GPIO0A_DS_H;                        /* Address Offset: 0x0014 */
    __IO uint32_t GPIO0B_DS_L;                        /* Address Offset: 0x0018 */
         uint32_t RESERVED001C;                       /* Address Offset: 0x001C */
    __IO uint32_t GPIO0A_P;                           /* Address Offset: 0x0020 */
    __IO uint32_t GPIO0B_P;                           /* Address Offset: 0x0024 */
    __IO uint32_t GPIO0A_IE;                          /* Address Offset: 0x0028 */
    __IO uint32_t GPIO0B_IE;                          /* Address Offset: 0x002C */
    __IO uint32_t GPIO0A_SMT;                         /* Address Offset: 0x0030 */
    __IO uint32_t GPIO0B_SMT;                         /* Address Offset: 0x0034 */
    __IO uint32_t GPIO0A_PDIS;                        /* Address Offset: 0x0038 */
    __IO uint32_t GPIO0B_PDIS;                        /* Address Offset: 0x003C */
    __IO uint32_t XIN_CON;                            /* Address Offset: 0x0040 */
};
/* PMU2_IOC Register Structure Define */
struct PMU2_IOC_REG {
    __IO uint32_t GPIO0B_IOMUX_SEL_H;                 /* Address Offset: 0x0000 */
    __IO uint32_t GPIO0C_IOMUX_SEL_L;                 /* Address Offset: 0x0004 */
    __IO uint32_t GPIO0C_IOMUX_SEL_H;                 /* Address Offset: 0x0008 */
    __IO uint32_t GPIO0D_IOMUX_SEL_L;                 /* Address Offset: 0x000C */
    __IO uint32_t GPIO0D_IOMUX_SEL_H;                 /* Address Offset: 0x0010 */
    __IO uint32_t GPIO0B_DS_H;                        /* Address Offset: 0x0014 */
    __IO uint32_t GPIO0C_DS_L;                        /* Address Offset: 0x0018 */
    __IO uint32_t GPIO0C_DS_H;                        /* Address Offset: 0x001C */
    __IO uint32_t GPIO0D_DS_L;                        /* Address Offset: 0x0020 */
    __IO uint32_t GPIO0D_DS_H;                        /* Address Offset: 0x0024 */
    __IO uint32_t GPIO0B_P;                           /* Address Offset: 0x0028 */
    __IO uint32_t GPIO0C_P;                           /* Address Offset: 0x002C */
    __IO uint32_t GPIO0D_P;                           /* Address Offset: 0x0030 */
    __IO uint32_t GPIO0B_IE;                          /* Address Offset: 0x0034 */
    __IO uint32_t GPIO0C_IE;                          /* Address Offset: 0x0038 */
    __IO uint32_t GPIO0D_IE;                          /* Address Offset: 0x003C */
    __IO uint32_t GPIO0B_SMT;                         /* Address Offset: 0x0040 */
    __IO uint32_t GPIO0C_SMT;                         /* Address Offset: 0x0044 */
    __IO uint32_t GPIO0D_SMT;                         /* Address Offset: 0x0048 */
    __IO uint32_t GPIO0B_PDIS;                        /* Address Offset: 0x004C */
    __IO uint32_t GPIO0C_PDIS;                        /* Address Offset: 0x0050 */
    __IO uint32_t GPIO0D_PDIS;                        /* Address Offset: 0x0054 */
};
/* BUS_IOC Register Structure Define */
struct BUS_IOC_REG {
         uint32_t RESERVED0000[3];                    /* Address Offset: 0x0000 */
    __IO uint32_t GPIO0B_IOMUX_SEL_H;                 /* Address Offset: 0x000C */
    __IO uint32_t GPIO0C_IOMUX_SEL_L;                 /* Address Offset: 0x0010 */
    __IO uint32_t GPIO0C_IOMUX_SEL_H;                 /* Address Offset: 0x0014 */
    __IO uint32_t GPIO0D_IOMUX_SEL_L;                 /* Address Offset: 0x0018 */
    __IO uint32_t GPIO0D_IOMUX_SEL_H;                 /* Address Offset: 0x001C */
    __IO uint32_t GPIO1A_IOMUX_SEL_L;                 /* Address Offset: 0x0020 */
    __IO uint32_t GPIO1A_IOMUX_SEL_H;                 /* Address Offset: 0x0024 */
    __IO uint32_t GPIO1B_IOMUX_SEL_L;                 /* Address Offset: 0x0028 */
    __IO uint32_t GPIO1B_IOMUX_SEL_H;                 /* Address Offset: 0x002C */
    __IO uint32_t GPIO1C_IOMUX_SEL_L;                 /* Address Offset: 0x0030 */
    __IO uint32_t GPIO1C_IOMUX_SEL_H;                 /* Address Offset: 0x0034 */
    __IO uint32_t GPIO1D_IOMUX_SEL_L;                 /* Address Offset: 0x0038 */
    __IO uint32_t GPIO1D_IOMUX_SEL_H;                 /* Address Offset: 0x003C */
    __IO uint32_t GPIO2A_IOMUX_SEL_L;                 /* Address Offset: 0x0040 */
    __IO uint32_t GPIO2A_IOMUX_SEL_H;                 /* Address Offset: 0x0044 */
    __IO uint32_t GPIO2B_IOMUX_SEL_L;                 /* Address Offset: 0x0048 */
    __IO uint32_t GPIO2B_IOMUX_SEL_H;                 /* Address Offset: 0x004C */
    __IO uint32_t GPIO2C_IOMUX_SEL_L;                 /* Address Offset: 0x0050 */
    __IO uint32_t GPIO2C_IOMUX_SEL_H;                 /* Address Offset: 0x0054 */
    __IO uint32_t GPIO2D_IOMUX_SEL_L;                 /* Address Offset: 0x0058 */
    __IO uint32_t GPIO2D_IOMUX_SEL_H;                 /* Address Offset: 0x005C */
    __IO uint32_t GPIO3A_IOMUX_SEL_L;                 /* Address Offset: 0x0060 */
    __IO uint32_t GPIO3A_IOMUX_SEL_H;                 /* Address Offset: 0x0064 */
    __IO uint32_t GPIO3B_IOMUX_SEL_L;                 /* Address Offset: 0x0068 */
    __IO uint32_t GPIO3B_IOMUX_SEL_H;                 /* Address Offset: 0x006C */
    __IO uint32_t GPIO3C_IOMUX_SEL_L;                 /* Address Offset: 0x0070 */
    __IO uint32_t GPIO3C_IOMUX_SEL_H;                 /* Address Offset: 0x0074 */
    __IO uint32_t GPIO3D_IOMUX_SEL_L;                 /* Address Offset: 0x0078 */
    __IO uint32_t GPIO3D_IOMUX_SEL_H;                 /* Address Offset: 0x007C */
    __IO uint32_t GPIO4A_IOMUX_SEL_L;                 /* Address Offset: 0x0080 */
    __IO uint32_t GPIO4A_IOMUX_SEL_H;                 /* Address Offset: 0x0084 */
    __IO uint32_t GPIO4B_IOMUX_SEL_L;                 /* Address Offset: 0x0088 */
    __IO uint32_t GPIO4B_IOMUX_SEL_H;                 /* Address Offset: 0x008C */
    __IO uint32_t GPIO4C_IOMUX_SEL_L;                 /* Address Offset: 0x0090 */
    __IO uint32_t GPIO4C_IOMUX_SEL_H;                 /* Address Offset: 0x0094 */
    __IO uint32_t GPIO4D_IOMUX_SEL_L;                 /* Address Offset: 0x0098 */
    __IO uint32_t GPIO4D_IOMUX_SEL_H;                 /* Address Offset: 0x009C */
};
/* VCCIO1_4_IOC Register Structure Define */
struct VCCIO1_4_IOC_REG {
         uint32_t RESERVED0000[8];                    /* Address Offset: 0x0000 */
    __IO uint32_t GPIO1A_DS_L;                        /* Address Offset: 0x0020 */
    __IO uint32_t GPIO1A_DS_H;                        /* Address Offset: 0x0024 */
    __IO uint32_t GPIO1B_DS_L;                        /* Address Offset: 0x0028 */
    __IO uint32_t GPIO1B_DS_H;                        /* Address Offset: 0x002C */
    __IO uint32_t GPIO1C_DS_L;                        /* Address Offset: 0x0030 */
    __IO uint32_t GPIO1C_DS_H;                        /* Address Offset: 0x0034 */
    __IO uint32_t GPIO1D_DS_L;                        /* Address Offset: 0x0038 */
    __IO uint32_t GPIO1D_DS_H;                        /* Address Offset: 0x003C */
         uint32_t RESERVED0040[52];                   /* Address Offset: 0x0040 */
    __IO uint32_t GPIO1A_P;                           /* Address Offset: 0x0110 */
    __IO uint32_t GPIO1B_P;                           /* Address Offset: 0x0114 */
    __IO uint32_t GPIO1C_P;                           /* Address Offset: 0x0118 */
    __IO uint32_t GPIO1D_P;                           /* Address Offset: 0x011C */
         uint32_t RESERVED0120[24];                   /* Address Offset: 0x0120 */
    __IO uint32_t GPIO1A_IE;                          /* Address Offset: 0x0180 */
    __IO uint32_t GPIO1B_IE;                          /* Address Offset: 0x0184 */
    __IO uint32_t GPIO1C_IE;                          /* Address Offset: 0x0188 */
    __IO uint32_t GPIO1D_IE;                          /* Address Offset: 0x018C */
         uint32_t RESERVED0190[32];                   /* Address Offset: 0x0190 */
    __IO uint32_t GPIO1A_SMT;                         /* Address Offset: 0x0210 */
    __IO uint32_t GPIO1B_SMT;                         /* Address Offset: 0x0214 */
    __IO uint32_t GPIO1C_SMT;                         /* Address Offset: 0x0218 */
    __IO uint32_t GPIO1D_SMT;                         /* Address Offset: 0x021C */
         uint32_t RESERVED0220[24];                   /* Address Offset: 0x0220 */
    __IO uint32_t GPIO_PDIS;                          /* Address Offset: 0x0280 */
};
/* VCCIO3_5_IOC Register Structure Define */
struct VCCIO3_5_IOC_REG {
         uint32_t RESERVED0000[17];                   /* Address Offset: 0x0000 */
    __IO uint32_t GPIO2A_DS_H;                        /* Address Offset: 0x0044 */
    __IO uint32_t GPIO2B_DS_L;                        /* Address Offset: 0x0048 */
    __IO uint32_t GPIO2B_DS_H;                        /* Address Offset: 0x004C */
    __IO uint32_t GPIO2C_DS_L;                        /* Address Offset: 0x0050 */
    __IO uint32_t GPIO2C_DS_H;                        /* Address Offset: 0x0054 */
         uint32_t RESERVED0058[2];                    /* Address Offset: 0x0058 */
    __IO uint32_t GPIO3A_DS_L;                        /* Address Offset: 0x0060 */
    __IO uint32_t GPIO3A_DS_H;                        /* Address Offset: 0x0064 */
    __IO uint32_t GPIO3B_DS_L;                        /* Address Offset: 0x0068 */
    __IO uint32_t GPIO3B_DS_H;                        /* Address Offset: 0x006C */
    __IO uint32_t GPIO3C_DS_L;                        /* Address Offset: 0x0070 */
    __IO uint32_t GPIO3C_DS_H;                        /* Address Offset: 0x0074 */
    __IO uint32_t GPIO3D_DS_L;                        /* Address Offset: 0x0078 */
    __IO uint32_t GPIO3D_DS_H;                        /* Address Offset: 0x007C */
         uint32_t RESERVED0080[4];                    /* Address Offset: 0x0080 */
    __IO uint32_t GPIO4C_DS_L;                        /* Address Offset: 0x0090 */
    __IO uint32_t GPIO4C_DS_H;                        /* Address Offset: 0x0094 */
         uint32_t RESERVED0098[34];                   /* Address Offset: 0x0098 */
    __IO uint32_t GPIO2A_P;                           /* Address Offset: 0x0120 */
    __IO uint32_t GPIO2B_P;                           /* Address Offset: 0x0124 */
    __IO uint32_t GPIO2C_P;                           /* Address Offset: 0x0128 */
         uint32_t RESERVED012C;                       /* Address Offset: 0x012C */
    __IO uint32_t GPIO3A_P;                           /* Address Offset: 0x0130 */
    __IO uint32_t GPIO3B_P;                           /* Address Offset: 0x0134 */
    __IO uint32_t GPIO3C_P;                           /* Address Offset: 0x0138 */
    __IO uint32_t GPIO3D_P;                           /* Address Offset: 0x013C */
         uint32_t RESERVED0140[2];                    /* Address Offset: 0x0140 */
    __IO uint32_t GPIO4C_P;                           /* Address Offset: 0x0148 */
         uint32_t RESERVED014C[17];                   /* Address Offset: 0x014C */
    __IO uint32_t GPIO2A_IE;                          /* Address Offset: 0x0190 */
    __IO uint32_t GPIO2B_IE;                          /* Address Offset: 0x0194 */
    __IO uint32_t GPIO2C_IE;                          /* Address Offset: 0x0198 */
         uint32_t RESERVED019C;                       /* Address Offset: 0x019C */
    __IO uint32_t GPIO3A_IE;                          /* Address Offset: 0x01A0 */
    __IO uint32_t GPIO3B_IE;                          /* Address Offset: 0x01A4 */
    __IO uint32_t GPIO3C_IE;                          /* Address Offset: 0x01A8 */
    __IO uint32_t GPIO3D_IE;                          /* Address Offset: 0x01AC */
         uint32_t RESERVED01B0[2];                    /* Address Offset: 0x01B0 */
    __IO uint32_t GPIO4C_IE;                          /* Address Offset: 0x01B8 */
         uint32_t RESERVED01BC[25];                   /* Address Offset: 0x01BC */
    __IO uint32_t GPIO2A_SMT;                         /* Address Offset: 0x0220 */
    __IO uint32_t GPIO2B_SMT;                         /* Address Offset: 0x0224 */
    __IO uint32_t GPIO2C_SMT;                         /* Address Offset: 0x0228 */
         uint32_t RESERVED022C;                       /* Address Offset: 0x022C */
    __IO uint32_t GPIO3A_SMT;                         /* Address Offset: 0x0230 */
    __IO uint32_t GPIO3B_SMT;                         /* Address Offset: 0x0234 */
    __IO uint32_t GPIO3C_SMT;                         /* Address Offset: 0x0238 */
    __IO uint32_t GPIO3D_SMT;                         /* Address Offset: 0x023C */
         uint32_t RESERVED0240[2];                    /* Address Offset: 0x0240 */
    __IO uint32_t GPIO4C_SMT;                         /* Address Offset: 0x0248 */
         uint32_t RESERVED024C[15];                   /* Address Offset: 0x024C */
    __IO uint32_t GPIO_PDIS;                          /* Address Offset: 0x0288 */
};
/* VCCIO2_IOC Register Structure Define */
struct VCCIO2_IOC_REG {
         uint32_t RESERVED0000[38];                   /* Address Offset: 0x0000 */
    __IO uint32_t GPIO4D_DS_L;                        /* Address Offset: 0x0098 */
    __IO uint32_t GPIO4D_DS_H;                        /* Address Offset: 0x009C */
         uint32_t RESERVED00A0[43];                   /* Address Offset: 0x00A0 */
    __IO uint32_t GPIO4D_P;                           /* Address Offset: 0x014C */
         uint32_t RESERVED0150[27];                   /* Address Offset: 0x0150 */
    __IO uint32_t GPIO4D_IE;                          /* Address Offset: 0x01BC */
         uint32_t RESERVED01C0[35];                   /* Address Offset: 0x01C0 */
    __IO uint32_t GPIO4D_SMT;                         /* Address Offset: 0x024C */
         uint32_t RESERVED0250[13];                   /* Address Offset: 0x0250 */
    __IO uint32_t GPIO_PDIS;                          /* Address Offset: 0x0284 */
};
/* VCCIO6_IOC Register Structure Define */
struct VCCIO6_IOC_REG {
         uint32_t RESERVED0000[32];                   /* Address Offset: 0x0000 */
    __IO uint32_t GPIO4A_DS_L;                        /* Address Offset: 0x0080 */
    __IO uint32_t GPIO4A_DS_H;                        /* Address Offset: 0x0084 */
    __IO uint32_t GPIO4B_DS_L;                        /* Address Offset: 0x0088 */
    __IO uint32_t GPIO4B_DS_H;                        /* Address Offset: 0x008C */
    __IO uint32_t GPIO4C_DS_L;                        /* Address Offset: 0x0090 */
         uint32_t RESERVED0094[43];                   /* Address Offset: 0x0094 */
    __IO uint32_t GPIO4A_P;                           /* Address Offset: 0x0140 */
    __IO uint32_t GPIO4B_P;                           /* Address Offset: 0x0144 */
    __IO uint32_t GPIO4C_P;                           /* Address Offset: 0x0148 */
         uint32_t RESERVED014C[25];                   /* Address Offset: 0x014C */
    __IO uint32_t GPIO4A_IE;                          /* Address Offset: 0x01B0 */
    __IO uint32_t GPIO4B_IE;                          /* Address Offset: 0x01B4 */
    __IO uint32_t GPIO4C_IE;                          /* Address Offset: 0x01B8 */
         uint32_t RESERVED01BC[33];                   /* Address Offset: 0x01BC */
    __IO uint32_t GPIO4A_SMT;                         /* Address Offset: 0x0240 */
    __IO uint32_t GPIO4B_SMT;                         /* Address Offset: 0x0244 */
    __IO uint32_t GPIO4C_SMT;                         /* Address Offset: 0x0248 */
         uint32_t RESERVED024C[16];                   /* Address Offset: 0x024C */
    __IO uint32_t GPIO_PDIS;                          /* Address Offset: 0x028C */
};
/* EMMC_IOC Register Structure Define */
struct EMMC_IOC_REG {
         uint32_t RESERVED0000[16];                   /* Address Offset: 0x0000 */
    __IO uint32_t GPIO2A_DS_L;                        /* Address Offset: 0x0040 */
         uint32_t RESERVED0044[5];                    /* Address Offset: 0x0044 */
    __IO uint32_t GPIO2D_DS_L;                        /* Address Offset: 0x0058 */
    __IO uint32_t GPIO2D_DS_H;                        /* Address Offset: 0x005C */
         uint32_t RESERVED0060[48];                   /* Address Offset: 0x0060 */
    __IO uint32_t GPIO2A_P;                           /* Address Offset: 0x0120 */
         uint32_t RESERVED0124[2];                    /* Address Offset: 0x0124 */
    __IO uint32_t GPIO2D_P;                           /* Address Offset: 0x012C */
         uint32_t RESERVED0130[24];                   /* Address Offset: 0x0130 */
    __IO uint32_t GPIO2A_IE;                          /* Address Offset: 0x0190 */
         uint32_t RESERVED0194[2];                    /* Address Offset: 0x0194 */
    __IO uint32_t GPIO2D_IE;                          /* Address Offset: 0x019C */
         uint32_t RESERVED01A0[32];                   /* Address Offset: 0x01A0 */
    __IO uint32_t GPIO2A_SMT;                         /* Address Offset: 0x0220 */
         uint32_t RESERVED0224[2];                    /* Address Offset: 0x0224 */
    __IO uint32_t GPIO2D_SMT;                         /* Address Offset: 0x022C */
         uint32_t RESERVED0230[24];                   /* Address Offset: 0x0230 */
    __IO uint32_t GPIO_PDIS;                          /* Address Offset: 0x0290 */
};
/* CRU Register Structure Define */
struct CRU_REG {
         uint32_t RESERVED0000[88];                   /* Address Offset: 0x0000 */
    __IO uint32_t V0PLL_CON[7];                       /* Address Offset: 0x0160 */
         uint32_t RESERVED017C;                       /* Address Offset: 0x017C */
    __IO uint32_t AUPLL_CON[7];                       /* Address Offset: 0x0180 */
         uint32_t RESERVED019C;                       /* Address Offset: 0x019C */
    __IO uint32_t CPLL_CON[7];                        /* Address Offset: 0x01A0 */
         uint32_t RESERVED01BC;                       /* Address Offset: 0x01BC */
    __IO uint32_t GPLL_CON[7];                        /* Address Offset: 0x01C0 */
         uint32_t RESERVED01DC;                       /* Address Offset: 0x01DC */
    __IO uint32_t NPLL_CON[6];                        /* Address Offset: 0x01E0 */
         uint32_t RESERVED01F8[34];                   /* Address Offset: 0x01F8 */
    __IO uint32_t MODE_CON[1];                        /* Address Offset: 0x0280 */
         uint32_t RESERVED0284[31];                   /* Address Offset: 0x0284 */
    __IO uint32_t CLKSEL_CON[178];                    /* Address Offset: 0x0300 */
         uint32_t RESERVED05C8[142];                  /* Address Offset: 0x05C8 */
    __IO uint32_t GATE_CON[78];                       /* Address Offset: 0x0800 */
         uint32_t RESERVED0938[51];                   /* Address Offset: 0x0938 */
    __IO uint32_t SOFTRST_CON[77];                    /* Address Offset: 0x0A04 */
         uint32_t RESERVED0B38[50];                   /* Address Offset: 0x0B38 */
    __IO uint32_t GLB_CNT_TH;                         /* Address Offset: 0x0C00 */
    __IO uint32_t GLBRST_ST;                          /* Address Offset: 0x0C04 */
    __IO uint32_t GLB_SRST_FST_VALUE;                 /* Address Offset: 0x0C08 */
    __IO uint32_t GLB_SRST_SND_VALUE;                 /* Address Offset: 0x0C0C */
    __IO uint32_t GLB_RST_CON;                        /* Address Offset: 0x0C10 */
         uint32_t RESERVED0C14[4];                    /* Address Offset: 0x0C14 */
    __IO uint32_t SDIO_CON[2];                        /* Address Offset: 0x0C24 */
         uint32_t RESERVED0C2C;                       /* Address Offset: 0x0C2C */
    __IO uint32_t SDMMC_CON[2];                       /* Address Offset: 0x0C30 */
    __IO uint32_t PHYREF_ALT_GATE_CON;                /* Address Offset: 0x0C38 */
    __IO uint32_t CM0_GATEMASK_CON;                   /* Address Offset: 0x0C3C */
         uint32_t RESERVED0C40[25];                   /* Address Offset: 0x0C40 */
    __IO uint32_t QCHANNEL_CON[1];                    /* Address Offset: 0x0CA4 */
         uint32_t RESERVED0CA8[6];                    /* Address Offset: 0x0CA8 */
    __IO uint32_t SMOTH_DIVFREE_CON[5];               /* Address Offset: 0x0CC0 */
         uint32_t RESERVED0CD4[11];                   /* Address Offset: 0x0CD4 */
    __IO uint32_t AUTOCS_ACLK_TOP_ROOT_CON[2];        /* Address Offset: 0x0D00 */
    __IO uint32_t AUTOCS_ACLK_LOW_TOP_ROOT_CON[2];    /* Address Offset: 0x0D08 */
    __IO uint32_t AUTOCS_ACLK_TOP_M400_ROOT_CON[2];   /* Address Offset: 0x0D10 */
    __IO uint32_t AUTOCS_ACLK_TOP_S400_ROOT_CON[2];   /* Address Offset: 0x0D18 */
    __IO uint32_t AUTOCS_ACLK_BUS_ROOT_CON[2];        /* Address Offset: 0x0D20 */
    __IO uint32_t AUTOCS_ACLK_ISP1_ROOT_CON[2];       /* Address Offset: 0x0D28 */
    __IO uint32_t AUTOCS_CLK_RKNN_DSU0_CON[2];        /* Address Offset: 0x0D30 */
    __IO uint32_t AUTOCS_HCLK_RKNN_ROOT_CON[2];       /* Address Offset: 0x0D38 */
    __IO uint32_t AUTOCS_ACLK_NVM_ROOT_CON[2];        /* Address Offset: 0x0D40 */
    __IO uint32_t AUTOCS_ACLK_PHP_ROOT_CON[2];        /* Address Offset: 0x0D48 */
    __IO uint32_t AUTOCS_ACLK_RKVDEC0_ROOT_CON[2];    /* Address Offset: 0x0D50 */
    __IO uint32_t AUTOCS_ACLK_RKVDEC_CCU_CON[2];      /* Address Offset: 0x0D58 */
    __IO uint32_t AUTOCS_ACLK_RKVDEC1_ROOT_CON[2];    /* Address Offset: 0x0D60 */
    __IO uint32_t AUTOCS_ACLK_USB_ROOT_CON[2];        /* Address Offset: 0x0D68 */
    __IO uint32_t AUTOCS_ACLK_VDPU_ROOT_CON[2];       /* Address Offset: 0x0D70 */
    __IO uint32_t AUTOCS_ACLK_VDPU_LOW_ROOT_CON[2];   /* Address Offset: 0x0D78 */
    __IO uint32_t AUTOCS_ACLK_JPEG_DECODER_ROOT_CON[2]; /* Address Offset: 0x0D80 */
    __IO uint32_t AUTOCS_ACLK_RKVENC0_ROOT_CON[2];    /* Address Offset: 0x0D88 */
    __IO uint32_t AUTOCS_ACLK_RKVENC1_ROOT_CON[2];    /* Address Offset: 0x0D90 */
    __IO uint32_t AUTOCS_ACLK_VI_ROOT_CON[2];         /* Address Offset: 0x0D98 */
    __IO uint32_t AUTOCS_ACLK_VOP_ROOT_CON[2];        /* Address Offset: 0x0DA0 */
    __IO uint32_t AUTOCS_ACLK_VO0_ROOT_CON[2];        /* Address Offset: 0x0DA8 */
    __IO uint32_t AUTOCS_ACLK_HDCP1_ROOT_CON[2];      /* Address Offset: 0x0DB0 */
    __IO uint32_t AUTOCS_ACLK_HDMIRX_ROOT_CON[2];     /* Address Offset: 0x0DB8 */
    __IO uint32_t AUTOCS_CLK_GPU_COREGROUP_CON[2];    /* Address Offset: 0x0DC0 */
         uint32_t RESERVED0DC8[6];                    /* Address Offset: 0x0DC8 */
    __IO uint32_t AUTOCS_ACLK_AV1_ROOT_CON[2];        /* Address Offset: 0x0DE0 */
    __IO uint32_t AUTOCS_ACLK_CENTER_ROOT_CON[2];     /* Address Offset: 0x0DE8 */
    __IO uint32_t AUTOCS_ACLK_CENTER_LOW_ROOT_CON[2]; /* Address Offset: 0x0DF0 */
    __IO uint32_t AUTOCS_ACLK_CENTER_S400_ROOT_CON[2]; /* Address Offset: 0x0DF8 */
    __IO uint32_t AUTOCS_ACLK_VO1USB_TOP_ROOT_CON[2]; /* Address Offset: 0x0E00 */
    __IO uint32_t AUTOCS_ACLK_RGA3_ROOT_CON[2];       /* Address Offset: 0x0E08 */
    __IO uint32_t AUTOCS_PCLK_AV1_ROOT_CON[2];        /* Address Offset: 0x0E10 */
    __IO uint32_t AUTOCS_HCLK_ISP1_ROOT_CON[2];       /* Address Offset: 0x0E18 */
    __IO uint32_t AUTOCS_PCLK_NPUTOP_ROOT_CON[2];     /* Address Offset: 0x0E20 */
    __IO uint32_t AUTOCS_HCLK_NPU_CM0_ROOT_CON[2];    /* Address Offset: 0x0E28 */
    __IO uint32_t AUTOCS_HCLK_NVM_ROOT_CON[2];        /* Address Offset: 0x0E30 */
    __IO uint32_t AUTOCS_PCLK_PHP_ROOT_CON[2];        /* Address Offset: 0x0E38 */
    __IO uint32_t AUTOCS_ACLK_PCIE_ROOT_CON[2];       /* Address Offset: 0x0E40 */
    __IO uint32_t AUTOCS_HCLK_RKVDEC0_ROOT_CON[2];    /* Address Offset: 0x0E48 */
    __IO uint32_t AUTOCS_HCLK_RKVDEC1_ROOT_CON[2];    /* Address Offset: 0x0E50 */
    __IO uint32_t AUTOCS_PCLK_TOP_ROOT_CON[2];        /* Address Offset: 0x0E58 */
    __IO uint32_t AUTOCS_ACLK_TOP_M500_ROOT_CON[2];   /* Address Offset: 0x0E60 */
    __IO uint32_t AUTOCS_ACLK_TOP_S200_ROOT_CON[2];   /* Address Offset: 0x0E68 */
    __IO uint32_t AUTOCS_HCLK_USB_ROOT_CON[2];        /* Address Offset: 0x0E70 */
    __IO uint32_t AUTOCS_HCLK_VDPU_ROOT_CON[2];       /* Address Offset: 0x0E78 */
    __IO uint32_t AUTOCS_HCLK_RKVENC0_ROOT_CON[2];    /* Address Offset: 0x0E80 */
    __IO uint32_t AUTOCS_HCLK_RKVENC1_ROOT_CON[2];    /* Address Offset: 0x0E88 */
    __IO uint32_t AUTOCS_HCLK_VI_ROOT_CON[2];         /* Address Offset: 0x0E90 */
    __IO uint32_t AUTOCS_PCLK_VI_ROOT_CON[2];         /* Address Offset: 0x0E98 */
    __IO uint32_t AUTOCS_ACLK_VOP_LOW_ROOT_CON[2];    /* Address Offset: 0x0EA0 */
    __IO uint32_t AUTOCS_HCLK_VOP_ROOT_CON[2];        /* Address Offset: 0x0EA8 */
    __IO uint32_t AUTOCS_PCLK_VOP_ROOT_CON[2];        /* Address Offset: 0x0EB0 */
    __IO uint32_t AUTOCS_HCLK_VO0_ROOT_CON[2];        /* Address Offset: 0x0EB8 */
    __IO uint32_t AUTOCS_HCLK_VO0_S_ROOT_CON[2];      /* Address Offset: 0x0EC0 */
    __IO uint32_t AUTOCS_PCLK_VO0_ROOT_CON[2];        /* Address Offset: 0x0EC8 */
    __IO uint32_t AUTOCS_PCLK_VO0_S_ROOT_CON[2];      /* Address Offset: 0x0ED0 */
    __IO uint32_t AUTOCS_HCLK_VO1_ROOT_CON[2];        /* Address Offset: 0x0ED8 */
    __IO uint32_t AUTOCS_HCLK_VO1_S_ROOT_CON[2];      /* Address Offset: 0x0EE0 */
    __IO uint32_t AUTOCS_PCLK_VO1_ROOT_CON[2];        /* Address Offset: 0x0EE8 */
    __IO uint32_t AUTOCS_PCLK_VO1_S_ROOT_CON[2];      /* Address Offset: 0x0EF0 */
    __IO uint32_t AUTOCS_PCLK_GPU_ROOT_CON[2];        /* Address Offset: 0x0EF8 */
    __IO uint32_t AUTOCS_HCLK_CENTER_ROOT_CON[2];     /* Address Offset: 0x0F00 */
    __IO uint32_t AUTOCS_PCLK_CENTER_ROOT_CON[2];     /* Address Offset: 0x0F08 */
    __IO uint32_t AUTOCS_ACLK_CENTER_S200_ROOT_CON[2]; /* Address Offset: 0x0F10 */
    __IO uint32_t AUTOCS_HCLK_SDIO_ROOT_CON[2];       /* Address Offset: 0x0F18 */
    __IO uint32_t AUTOCS_HCLK_RGA3_ROOT_CON[2];       /* Address Offset: 0x0F20 */
    __IO uint32_t AUTOCS_HCLK_VO1USB_TOP_ROOT_CON[2]; /* Address Offset: 0x0F28 */
    __IO uint32_t AUTOCS_ACLK_TOP_M300_ROOT_CON[2];   /* Address Offset: 0x0F30 */
    __IO uint32_t AUTOCS_CLK_RKNN_DSU0_SRC_T_CON[2];  /* Address Offset: 0x0F38 */
    __IO uint32_t AUTOCS_HCLK_AUDIO_ROOT_CON[2];      /* Address Offset: 0x0F40 */
    __IO uint32_t AUTOCS_PCLK_AUDIO_ROOT_CON[2];      /* Address Offset: 0x0F48 */
};
/* PHPTOPCRU Register Structure Define */
struct PHPTOPCRU_REG {
         uint32_t RESERVED0000[128];                  /* Address Offset: 0x0000 */
    __IO uint32_t PPLL_CON[7];                        /* Address Offset: 0x0200 */
         uint32_t RESERVED021C[377];                  /* Address Offset: 0x021C */
    __IO uint32_t GATE_CON[1];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0804[127];                  /* Address Offset: 0x0804 */
    __IO uint32_t SOFTRST_CON[1];                     /* Address Offset: 0x0A00 */
};
/* SECURECRU Register Structure Define */
struct SECURECRU_REG {
         uint32_t RESERVED0000[192];                  /* Address Offset: 0x0000 */
    __IO uint32_t CLKSEL_CON[4];                      /* Address Offset: 0x0300 */
         uint32_t RESERVED0310[316];                  /* Address Offset: 0x0310 */
    __IO uint32_t GATE_CON[4];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0810[124];                  /* Address Offset: 0x0810 */
    __IO uint32_t SOFTRST_CON[4];                     /* Address Offset: 0x0A00 */
         uint32_t RESERVED0A10[188];                  /* Address Offset: 0x0A10 */
    __IO uint32_t AUTOCS_ACLK_SECURE_NS_ROOT_CON[2];  /* Address Offset: 0x0D00 */
    __IO uint32_t AUTOCS_HCLK_SECURE_NS_ROOT_CON[2];  /* Address Offset: 0x0D08 */
    __IO uint32_t AUTOCS_ACLK_SECURE_S_ROOT_CON[2];   /* Address Offset: 0x0D10 */
    __IO uint32_t AUTOCS_HCLK_SECURE_S_ROOT_CON[2];   /* Address Offset: 0x0D18 */
    __IO uint32_t AUTOCS_PCLK_SECURE_S_ROOT_CON[2];   /* Address Offset: 0x0D20 */
};
/* SBUSCRU Register Structure Define */
struct SBUSCRU_REG {
         uint32_t RESERVED0000[136];                  /* Address Offset: 0x0000 */
    __IO uint32_t SPLL_CON[6];                        /* Address Offset: 0x0220 */
         uint32_t RESERVED0238[18];                   /* Address Offset: 0x0238 */
    __IO uint32_t MODE_CON[1];                        /* Address Offset: 0x0280 */
         uint32_t RESERVED0284[31];                   /* Address Offset: 0x0284 */
    __IO uint32_t CLKSEL_CON[1];                      /* Address Offset: 0x0300 */
         uint32_t RESERVED0304[319];                  /* Address Offset: 0x0304 */
    __IO uint32_t GATE_CON[1];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0804[127];                  /* Address Offset: 0x0804 */
    __IO uint32_t SOFTRST_CON[1];                     /* Address Offset: 0x0A00 */
};
/* PMU1SCRU Register Structure Define */
struct PMU1SCRU_REG {
         uint32_t RESERVED0000[192];                  /* Address Offset: 0x0000 */
    __IO uint32_t CLKSEL_CON[3];                      /* Address Offset: 0x0300 */
         uint32_t RESERVED030C[317];                  /* Address Offset: 0x030C */
    __IO uint32_t GATE_CON[2];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0808[126];                  /* Address Offset: 0x0808 */
    __IO uint32_t SOFTRST_CON[2];                     /* Address Offset: 0x0A00 */
};
/* PMU1CRU Register Structure Define */
struct PMU1CRU_REG {
         uint32_t RESERVED0000[192];                  /* Address Offset: 0x0000 */
    __IO uint32_t CLKSEL_CON[18];                     /* Address Offset: 0x0300 */
         uint32_t RESERVED0348[302];                  /* Address Offset: 0x0348 */
    __IO uint32_t GATE_CON[6];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0818[122];                  /* Address Offset: 0x0818 */
    __IO uint32_t SOFTRST_CON[6];                     /* Address Offset: 0x0A00 */
         uint32_t RESERVED0A18[186];                  /* Address Offset: 0x0A18 */
    __IO uint32_t AUTOCS_HCLK_PMU_CM0_ROOT_I_CON[2];  /* Address Offset: 0x0D00 */
};
/* DDR0CRU Register Structure Define */
struct DDR0CRU_REG {
    __IO uint32_t D0APLL_CON[7];                      /* Address Offset: 0x0000 */
         uint32_t RESERVED001C;                       /* Address Offset: 0x001C */
    __IO uint32_t D0BPLL_CON[7];                      /* Address Offset: 0x0020 */
         uint32_t RESERVED003C[177];                  /* Address Offset: 0x003C */
    __IO uint32_t CLKSEL_CON[1];                      /* Address Offset: 0x0300 */
         uint32_t RESERVED0304[319];                  /* Address Offset: 0x0304 */
    __IO uint32_t GATE_CON[1];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0804[127];                  /* Address Offset: 0x0804 */
    __IO uint32_t SOFTRST_CON[1];                     /* Address Offset: 0x0A00 */
};
/* DDR1CRU Register Structure Define */
struct DDR1CRU_REG {
    __IO uint32_t D1APLL_CON[7];                      /* Address Offset: 0x0000 */
         uint32_t RESERVED001C;                       /* Address Offset: 0x001C */
    __IO uint32_t D1BPLL_CON[7];                      /* Address Offset: 0x0020 */
         uint32_t RESERVED003C[177];                  /* Address Offset: 0x003C */
    __IO uint32_t CLKSEL_CON[1];                      /* Address Offset: 0x0300 */
         uint32_t RESERVED0304[319];                  /* Address Offset: 0x0304 */
    __IO uint32_t GATE_CON[1];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0804[127];                  /* Address Offset: 0x0804 */
    __IO uint32_t SOFTRST_CON[1];                     /* Address Offset: 0x0A00 */
};
/* DDR2CRU Register Structure Define */
struct DDR2CRU_REG {
    __IO uint32_t D2APLL_CON[7];                      /* Address Offset: 0x0000 */
         uint32_t RESERVED001C;                       /* Address Offset: 0x001C */
    __IO uint32_t D2BPLL_CON[7];                      /* Address Offset: 0x0020 */
         uint32_t RESERVED003C[177];                  /* Address Offset: 0x003C */
    __IO uint32_t CLKSEL_CON[1];                      /* Address Offset: 0x0300 */
         uint32_t RESERVED0304[319];                  /* Address Offset: 0x0304 */
    __IO uint32_t GATE_CON[1];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0804[127];                  /* Address Offset: 0x0804 */
    __IO uint32_t SOFTRST_CON[1];                     /* Address Offset: 0x0A00 */
};
/* DDR3CRU Register Structure Define */
struct DDR3CRU_REG {
    __IO uint32_t D3APLL_CON[7];                      /* Address Offset: 0x0000 */
         uint32_t RESERVED001C;                       /* Address Offset: 0x001C */
    __IO uint32_t D3BPLL_CON[7];                      /* Address Offset: 0x0020 */
         uint32_t RESERVED003C[177];                  /* Address Offset: 0x003C */
    __IO uint32_t CLKSEL_CON[1];                      /* Address Offset: 0x0300 */
         uint32_t RESERVED0304[319];                  /* Address Offset: 0x0304 */
    __IO uint32_t GATE_CON[1];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0804[127];                  /* Address Offset: 0x0804 */
    __IO uint32_t SOFTRST_CON[1];                     /* Address Offset: 0x0A00 */
};
/* BIGCORE0CRU Register Structure Define */
struct BIGCORE0CRU_REG {
    __IO uint32_t B0PLL_CON[6];                       /* Address Offset: 0x0000 */
         uint32_t RESERVED0018[154];                  /* Address Offset: 0x0018 */
    __IO uint32_t MODE_CON[1];                        /* Address Offset: 0x0280 */
         uint32_t RESERVED0284[31];                   /* Address Offset: 0x0284 */
    __IO uint32_t CLKSEL_CON[3];                      /* Address Offset: 0x0300 */
         uint32_t RESERVED030C[317];                  /* Address Offset: 0x030C */
    __IO uint32_t GATE_CON[2];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0808[126];                  /* Address Offset: 0x0808 */
    __IO uint32_t SOFTRST_CON[2];                     /* Address Offset: 0x0A00 */
         uint32_t RESERVED0A08[174];                  /* Address Offset: 0x0A08 */
    __IO uint32_t SMOTH_DIVFREE_CON[2];               /* Address Offset: 0x0CC0 */
         uint32_t RESERVED0CC8[14];                   /* Address Offset: 0x0CC8 */
    __IO uint32_t AUTOCS_CLK_CORE_B01_I_CON[2];       /* Address Offset: 0x0D00 */
};
/* BIGCORE1CRU Register Structure Define */
struct BIGCORE1CRU_REG {
         uint32_t RESERVED0000[8];                    /* Address Offset: 0x0000 */
    __IO uint32_t B1PLL_CON[6];                       /* Address Offset: 0x0020 */
         uint32_t RESERVED0038[146];                  /* Address Offset: 0x0038 */
    __IO uint32_t MODE_CON[1];                        /* Address Offset: 0x0280 */
         uint32_t RESERVED0284[31];                   /* Address Offset: 0x0284 */
    __IO uint32_t CLKSEL_CON[3];                      /* Address Offset: 0x0300 */
         uint32_t RESERVED030C[317];                  /* Address Offset: 0x030C */
    __IO uint32_t GATE_CON[2];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0808[126];                  /* Address Offset: 0x0808 */
    __IO uint32_t SOFTRST_CON[2];                     /* Address Offset: 0x0A00 */
         uint32_t RESERVED0A08[174];                  /* Address Offset: 0x0A08 */
    __IO uint32_t SMOTH_DIVFREE_CON[2];               /* Address Offset: 0x0CC0 */
         uint32_t RESERVED0CC8[14];                   /* Address Offset: 0x0CC8 */
    __IO uint32_t AUTOCS_CLK_CORE_B23_I_CON[2];       /* Address Offset: 0x0D00 */
};
/* DSUCRU Register Structure Define */
struct DSUCRU_REG {
         uint32_t RESERVED0000[16];                   /* Address Offset: 0x0000 */
    __IO uint32_t LPLL_CON[6];                        /* Address Offset: 0x0040 */
         uint32_t RESERVED0058[138];                  /* Address Offset: 0x0058 */
    __IO uint32_t MODE_CON[1];                        /* Address Offset: 0x0280 */
         uint32_t RESERVED0284[31];                   /* Address Offset: 0x0284 */
    __IO uint32_t CLKSEL_CON[8];                      /* Address Offset: 0x0300 */
         uint32_t RESERVED0320[312];                  /* Address Offset: 0x0320 */
    __IO uint32_t GATE_CON[4];                        /* Address Offset: 0x0800 */
         uint32_t RESERVED0810[124];                  /* Address Offset: 0x0810 */
    __IO uint32_t SOFTRST_CON[4];                     /* Address Offset: 0x0A00 */
         uint32_t RESERVED0A10[188];                  /* Address Offset: 0x0A10 */
    __IO uint32_t AUTOCS_ACLK_M_DSU_BIU_CON[2];       /* Address Offset: 0x0D00 */
    __IO uint32_t AUTOCS_ACLK_S_DSU_BIU_CON[2];       /* Address Offset: 0x0D08 */
    __IO uint32_t AUTOCS_ACLK_MP_DSU_BIU_CON[2];      /* Address Offset: 0x0D10 */
    __IO uint32_t AUTOCS_SCLK_DSU_SRC_CON[2];         /* Address Offset: 0x0D18 */
    __IO uint32_t AUTOCS_CLK_CORE_L_CON[2];           /* Address Offset: 0x0D20 */
         uint32_t RESERVED0D28[118];                  /* Address Offset: 0x0D28 */
    __IO uint32_t QCHANNEL_CON[1];                    /* Address Offset: 0x0F00 */
         uint32_t RESERVED0F04[3];                    /* Address Offset: 0x0F04 */
    __IO uint32_t SMOTH_DIVFREE_CON[4];               /* Address Offset: 0x0F10 */
};
/* UART Register Structure Define */
struct UART_REG {
    union {
        __I  uint32_t RBR;                                /* Address Offset: 0x0000 */
        __IO uint32_t DLL;                                /* Address Offset: 0x0000 */
        __O  uint32_t THR;                                /* Address Offset: 0x0000 */
    };
    union {
        __IO uint32_t DLH;                                /* Address Offset: 0x0004 */
        __IO uint32_t IER;                                /* Address Offset: 0x0004 */
    };
    union {
        __O  uint32_t FCR;                                /* Address Offset: 0x0008 */
        __I  uint32_t IIR;                                /* Address Offset: 0x0008 */
    };
    __IO uint32_t LCR;                                /* Address Offset: 0x000C */
    __IO uint32_t MCR;                                /* Address Offset: 0x0010 */
    __I  uint32_t LSR;                                /* Address Offset: 0x0014 */
    __I  uint32_t MSR;                                /* Address Offset: 0x0018 */
    __IO uint32_t SCR;                                /* Address Offset: 0x001C */
         uint32_t RESERVED0020[4];                    /* Address Offset: 0x0020 */
    union {
        __I  uint32_t SRBR;                               /* Address Offset: 0x0030 */
        __O  uint32_t STHR;                               /* Address Offset: 0x0030 */
    };
         uint32_t RESERVED0034[15];                   /* Address Offset: 0x0034 */
    __IO uint32_t FAR;                                /* Address Offset: 0x0070 */
    __I  uint32_t TFR;                                /* Address Offset: 0x0074 */
    __O  uint32_t RFW;                                /* Address Offset: 0x0078 */
    __I  uint32_t USR;                                /* Address Offset: 0x007C */
    __I  uint32_t TFL;                                /* Address Offset: 0x0080 */
    __I  uint32_t RFL;                                /* Address Offset: 0x0084 */
    __O  uint32_t SRR;                                /* Address Offset: 0x0088 */
    __IO uint32_t SRTS;                               /* Address Offset: 0x008C */
    __IO uint32_t SBCR;                               /* Address Offset: 0x0090 */
    __IO uint32_t SDMAM;                              /* Address Offset: 0x0094 */
    __IO uint32_t SFE;                                /* Address Offset: 0x0098 */
    __IO uint32_t SRT;                                /* Address Offset: 0x009C */
    __IO uint32_t STET;                               /* Address Offset: 0x00A0 */
    __IO uint32_t HTX;                                /* Address Offset: 0x00A4 */
    __O  uint32_t DMASA;                              /* Address Offset: 0x00A8 */
         uint32_t RESERVED00AC[18];                   /* Address Offset: 0x00AC */
    __I  uint32_t CPR;                                /* Address Offset: 0x00F4 */
    __I  uint32_t UCV;                                /* Address Offset: 0x00F8 */
    __I  uint32_t CTR;                                /* Address Offset: 0x00FC */
};
/* GPIO Register Structure Define */
struct GPIO_REG {
    __IO uint32_t SWPORT_DR_L;                        /* Address Offset: 0x0000 */
    __IO uint32_t SWPORT_DR_H;                        /* Address Offset: 0x0004 */
    __IO uint32_t SWPORT_DDR_L;                       /* Address Offset: 0x0008 */
    __IO uint32_t SWPORT_DDR_H;                       /* Address Offset: 0x000C */
    __IO uint32_t INT_EN_L;                           /* Address Offset: 0x0010 */
    __IO uint32_t INT_EN_H;                           /* Address Offset: 0x0014 */
    __IO uint32_t INT_MASK_L;                         /* Address Offset: 0x0018 */
    __IO uint32_t INT_MASK_H;                         /* Address Offset: 0x001C */
    __IO uint32_t INT_TYPE_L;                         /* Address Offset: 0x0020 */
    __IO uint32_t INT_TYPE_H;                         /* Address Offset: 0x0024 */
    __IO uint32_t INT_POLARITY_L;                     /* Address Offset: 0x0028 */
    __IO uint32_t INT_POLARITY_H;                     /* Address Offset: 0x002C */
    __IO uint32_t INT_BOTHEDGE_L;                     /* Address Offset: 0x0030 */
    __IO uint32_t INT_BOTHEDGE_H;                     /* Address Offset: 0x0034 */
    __IO uint32_t DEBOUNCE_L;                         /* Address Offset: 0x0038 */
    __IO uint32_t DEBOUNCE_H;                         /* Address Offset: 0x003C */
    __IO uint32_t DBCLK_DIV_EN_L;                     /* Address Offset: 0x0040 */
    __IO uint32_t DBCLK_DIV_EN_H;                     /* Address Offset: 0x0044 */
    __IO uint32_t DBCLK_DIV_CON;                      /* Address Offset: 0x0048 */
         uint32_t RESERVED004C;                       /* Address Offset: 0x004C */
    __I  uint32_t INT_STATUS;                         /* Address Offset: 0x0050 */
         uint32_t RESERVED0054;                       /* Address Offset: 0x0054 */
    __I  uint32_t INT_RAWSTATUS;                      /* Address Offset: 0x0058 */
         uint32_t RESERVED005C;                       /* Address Offset: 0x005C */
    __IO uint32_t PORT_EOI_L;                         /* Address Offset: 0x0060 */
    __IO uint32_t PORT_EOI_H;                         /* Address Offset: 0x0064 */
         uint32_t RESERVED0068[2];                    /* Address Offset: 0x0068 */
    __I  uint32_t EXT_PORT;                           /* Address Offset: 0x0070 */
         uint32_t RESERVED0074;                       /* Address Offset: 0x0074 */
    __I  uint32_t VER_ID;                             /* Address Offset: 0x0078 */
         uint32_t RESERVED007C[33];                   /* Address Offset: 0x007C */
    __IO uint32_t GPIO_REG_GROUP_L;                   /* Address Offset: 0x0100 */
    __IO uint32_t GPIO_REG_GROUP_H;                   /* Address Offset: 0x0104 */
    __IO uint32_t GPIO_VIRTUAL_EN;                    /* Address Offset: 0x0108 */
};
/* PMU Register Structure Define */
struct PMU_REG {
    __IO uint32_t PWR_CON0;                           /* Address Offset: 0x0000 */
         uint32_t RESERVED0004;                       /* Address Offset: 0x0004 */
    __IO uint32_t WAKEUP_INT_CON_P0;                  /* Address Offset: 0x0008 */
    __I  uint32_t WAKEUP_INT_STS_P0;                  /* Address Offset: 0x000C */
    __IO uint32_t PMIC_STABLE_CNT_P0;                 /* Address Offset: 0x0010 */
    __IO uint32_t WAKEUP_RST_CLR_CNT_P0;              /* Address Offset: 0x0014 */
    __IO uint32_t OSC_STABLE_CNT_P0;                  /* Address Offset: 0x0018 */
    __IO uint32_t PMU1_PWR_CHAIN_STABLE_CON;          /* Address Offset: 0x001C */
    __IO uint32_t DDR_RET_CON0_P0;                    /* Address Offset: 0x0020 */
    __IO uint32_t DDR_RET_CON1_P0;                    /* Address Offset: 0x0024 */
         uint32_t RESERVED0028[2];                    /* Address Offset: 0x0028 */
    __IO uint32_t INFO_TX_CON;                        /* Address Offset: 0x0030 */
         uint32_t RESERVED0034[4083];                 /* Address Offset: 0x0034 */
    __I  uint32_t VERSION;                            /* Address Offset: 0x4000 */
    __IO uint32_t PWR_CON1;                           /* Address Offset: 0x4004 */
    __I  uint32_t GLB_POWER_STS;                      /* Address Offset: 0x4008 */
    __IO uint32_t INT_MASK_CON;                       /* Address Offset: 0x400C */
    __IO uint32_t WAKEUP_INT_CON;                     /* Address Offset: 0x4010 */
    __I  uint32_t WAKEUP_INT_STS;                     /* Address Offset: 0x4014 */
         uint32_t RESERVED4018[2];                    /* Address Offset: 0x4018 */
    __IO uint32_t DDR_CH0_PWR_CON;                    /* Address Offset: 0x4020 */
    __IO uint32_t DDR_CH1_PWR_CON;                    /* Address Offset: 0x4024 */
    __IO uint32_t DDR_CH2_PWR_CON;                    /* Address Offset: 0x4028 */
    __IO uint32_t DDR_CH3_PWR_CON;                    /* Address Offset: 0x402C */
    __IO uint32_t DDR_CH0_PWR_SFTCON;                 /* Address Offset: 0x4030 */
    __IO uint32_t DDR_CH1_PWR_SFTCON;                 /* Address Offset: 0x4034 */
    __IO uint32_t DDR_CH2_PWR_SFTCON;                 /* Address Offset: 0x4038 */
    __IO uint32_t DDR_CH3_PWR_SFTCON;                 /* Address Offset: 0x403C */
    __I  uint32_t DDR_POWER_STS;                      /* Address Offset: 0x4040 */
    __I  uint32_t DDR_STS;                            /* Address Offset: 0x4044 */
         uint32_t RESERVED4048[2];                    /* Address Offset: 0x4048 */
    __IO uint32_t CRU_PWR_CON;                        /* Address Offset: 0x4050 */
    __IO uint32_t CRU_PWR_SFTCON;                     /* Address Offset: 0x4054 */
    __I  uint32_t CRU_POWER_STS;                      /* Address Offset: 0x4058 */
         uint32_t RESERVED405C;                       /* Address Offset: 0x405C */
    __IO uint32_t PLLPD_CON0;                         /* Address Offset: 0x4060 */
    __IO uint32_t PLLPD_CON1;                         /* Address Offset: 0x4064 */
    __IO uint32_t PLLPD_SFTCON0;                      /* Address Offset: 0x4068 */
    __IO uint32_t PLLPD_SFTCON1;                      /* Address Offset: 0x406C */
         uint32_t RESERVED4070[4];                    /* Address Offset: 0x4070 */
    __IO uint32_t PMIC_STABLE_CNT;                    /* Address Offset: 0x4080 */
    __IO uint32_t OSC_STABLE_CNT;                     /* Address Offset: 0x4084 */
    __IO uint32_t WAKEUP_RST_CLR_CNT;                 /* Address Offset: 0x4088 */
    __IO uint32_t PLL_LOCK_CNT;                       /* Address Offset: 0x408C */
         uint32_t RESERVED4090;                       /* Address Offset: 0x4090 */
    __IO uint32_t WAKEUP_TIMEOUT_CNT;                 /* Address Offset: 0x4094 */
    __IO uint32_t PWM_SWITCH_CNT;                     /* Address Offset: 0x4098 */
         uint32_t RESERVED409C[25];                   /* Address Offset: 0x409C */
    __IO uint32_t SYS_REG0;                           /* Address Offset: 0x4100 */
    __IO uint32_t SYS_REG1;                           /* Address Offset: 0x4104 */
    __IO uint32_t SYS_REG2;                           /* Address Offset: 0x4108 */
    __IO uint32_t SYS_REG3;                           /* Address Offset: 0x410C */
    __IO uint32_t SYS_REG4;                           /* Address Offset: 0x4110 */
    __IO uint32_t SYS_REG5;                           /* Address Offset: 0x4114 */
    __IO uint32_t SYS_REG6;                           /* Address Offset: 0x4118 */
    __IO uint32_t SYS_REG7;                           /* Address Offset: 0x411C */
         uint32_t RESERVED4120[4024];                 /* Address Offset: 0x4120 */
    __IO uint32_t PWR_CON2;                           /* Address Offset: 0x8000 */
    __IO uint32_t DSU_PWR_CON;                        /* Address Offset: 0x8004 */
    __IO uint32_t DSU_PWR_SFTCON;                     /* Address Offset: 0x8008 */
    __IO uint32_t DSU_AUTO_PWR_CON;                   /* Address Offset: 0x800C */
    __IO uint32_t CPU0_AUTO_PWR_CON;                  /* Address Offset: 0x8010 */
    __IO uint32_t CPU1_AUTO_PWR_CON;                  /* Address Offset: 0x8014 */
    __IO uint32_t CPU2_AUTO_PWR_CON;                  /* Address Offset: 0x8018 */
    __IO uint32_t CPU3_AUTO_PWR_CON;                  /* Address Offset: 0x801C */
    __IO uint32_t CPU4_AUTO_PWR_CON;                  /* Address Offset: 0x8020 */
    __IO uint32_t CPU5_AUTO_PWR_CON;                  /* Address Offset: 0x8024 */
    __IO uint32_t CPU6_AUTO_PWR_CON;                  /* Address Offset: 0x8028 */
    __IO uint32_t CPU7_AUTO_PWR_CON;                  /* Address Offset: 0x802C */
    __IO uint32_t CPU0_PWR_SFTCON;                    /* Address Offset: 0x8030 */
    __IO uint32_t CPU1_PWR_SFTCON;                    /* Address Offset: 0x8034 */
    __IO uint32_t CPU2_PWR_SFTCON;                    /* Address Offset: 0x8038 */
    __IO uint32_t CPU3_PWR_SFTCON;                    /* Address Offset: 0x803C */
    __IO uint32_t CPU4_PWR_SFTCON;                    /* Address Offset: 0x8040 */
    __IO uint32_t CPU5_PWR_SFTCON;                    /* Address Offset: 0x8044 */
    __IO uint32_t CPU6_PWR_SFTCON;                    /* Address Offset: 0x8048 */
    __IO uint32_t CPU7_PWR_SFTCON;                    /* Address Offset: 0x804C */
    __IO uint32_t CORE0_PWR_CON;                      /* Address Offset: 0x8050 */
    __IO uint32_t CORE1_PWR_CON;                      /* Address Offset: 0x8054 */
    __IO uint32_t CORE0_PWR_SFTCON;                   /* Address Offset: 0x8058 */
    __IO uint32_t CORE1_PWR_SFTCON;                   /* Address Offset: 0x805C */
    __IO uint32_t CORE0_AUTO_PWR_CON;                 /* Address Offset: 0x8060 */
    __IO uint32_t CORE1_AUTO_PWR_CON;                 /* Address Offset: 0x8064 */
    __IO uint32_t CLUSTER_BIU_AUTO_CON;               /* Address Offset: 0x8068 */
         uint32_t RESERVED806C;                       /* Address Offset: 0x806C */
    __IO uint32_t CLUSTER_BIU_IDLE_CON;               /* Address Offset: 0x8070 */
    __IO uint32_t CLUSTER_BIU_IDLE_SFTCON;            /* Address Offset: 0x8074 */
    __I  uint32_t CLUSTER_BIU_IDLE_ACK_STS;           /* Address Offset: 0x8078 */
    __I  uint32_t CLUSTER_BIU_IDLE_STS;               /* Address Offset: 0x807C */
    __I  uint32_t CLUSTER_STS;                        /* Address Offset: 0x8080 */
    __I  uint32_t CLUSTER_POWER_STS0;                 /* Address Offset: 0x8084 */
    __I  uint32_t CLUSTER_POWER_STS1;                 /* Address Offset: 0x8088 */
    __I  uint32_t CLUSTER_PCHANNEL_STS0;              /* Address Offset: 0x808C */
    __I  uint32_t CLUSTER_PCHANNEL_STS1;              /* Address Offset: 0x8090 */
    __I  uint32_t CLUSTER_PCHANNEL_STS2;              /* Address Offset: 0x8094 */
    __IO uint32_t CPU_PWR_CHAIN_STABLE_CON;           /* Address Offset: 0x8098 */
    __IO uint32_t DSU_MEM_PWR_CON;                    /* Address Offset: 0x809C */
         uint32_t RESERVED80A0[4];                    /* Address Offset: 0x80A0 */
    __IO uint32_t DSU_STABLE_CNT;                     /* Address Offset: 0x80B0 */
    __IO uint32_t DSU_PWRUP_CNT;                      /* Address Offset: 0x80B4 */
    __IO uint32_t DSU_PWRDN_CNT;                      /* Address Offset: 0x80B8 */
    __IO uint32_t CORE0_STABLE_CNT;                   /* Address Offset: 0x80BC */
    __IO uint32_t CORE0_PWRUP_CNT;                    /* Address Offset: 0x80C0 */
    __IO uint32_t CORE0_PWRDN_CNT;                    /* Address Offset: 0x80C4 */
    __IO uint32_t CORE1_STABLE_CNT;                   /* Address Offset: 0x80C8 */
    __IO uint32_t CORE1_PWRUP_CNT;                    /* Address Offset: 0x80CC */
    __IO uint32_t CORE1_PWRDN_CNT;                    /* Address Offset: 0x80D0 */
    __IO uint32_t CPU0_DBG_RST_CNT;                   /* Address Offset: 0x80D4 */
    __IO uint32_t CPU1_DBG_RST_CNT;                   /* Address Offset: 0x80D8 */
    __IO uint32_t CPU2_DBG_RST_CNT;                   /* Address Offset: 0x80DC */
    __IO uint32_t CPU3_DBG_RST_CNT;                   /* Address Offset: 0x80E0 */
    __IO uint32_t CPU4_DBG_RST_CNT;                   /* Address Offset: 0x80E4 */
    __IO uint32_t CPU5_DBG_RST_CNT;                   /* Address Offset: 0x80E8 */
    __IO uint32_t CPU6_DBG_RST_CNT;                   /* Address Offset: 0x80EC */
    __IO uint32_t CPU7_DBG_RST_CNT;                   /* Address Offset: 0x80F0 */
         uint32_t RESERVED80F4[3];                    /* Address Offset: 0x80F4 */
    __IO uint32_t BIU_IDLE_CON0;                      /* Address Offset: 0x8100 */
    __IO uint32_t BIU_IDLE_CON1;                      /* Address Offset: 0x8104 */
    __IO uint32_t BIU_IDLE_CON2;                      /* Address Offset: 0x8108 */
    __IO uint32_t BUS_IDLE_REQ[3];                    /* Address Offset: 0x810C */
    __I  uint32_t BUS_IDLE_ACK[2];                    /* Address Offset: 0x8118 */
    __I  uint32_t BUS_IDLE_ST[2];                     /* Address Offset: 0x8120 */
    __IO uint32_t BIU_AUTO_CON0;                      /* Address Offset: 0x8128 */
    __IO uint32_t BIU_AUTO_CON1;                      /* Address Offset: 0x812C */
    __IO uint32_t BIU_AUTO_CON2;                      /* Address Offset: 0x8130 */
         uint32_t RESERVED8134[3];                    /* Address Offset: 0x8134 */
    __IO uint32_t PWR_GATE_CON0;                      /* Address Offset: 0x8140 */
    __IO uint32_t PWR_GATE_CON1;                      /* Address Offset: 0x8144 */
    __IO uint32_t PWR_GATE_CON2;                      /* Address Offset: 0x8148 */
    __IO uint32_t PWRDN_CON[3];                       /* Address Offset: 0x814C */
    __IO uint32_t VOL_GATE_CON0;                      /* Address Offset: 0x8158 */
         uint32_t RESERVED815C;                       /* Address Offset: 0x815C */
    __IO uint32_t VOL_GATE_CON1;                      /* Address Offset: 0x8160 */
    __IO uint32_t PWR_CHAIN_PWRUP_CON0;               /* Address Offset: 0x8164 */
    __IO uint32_t PWR_CHAIN_PWRUP_CON1;               /* Address Offset: 0x8168 */
         uint32_t RESERVED816C;                       /* Address Offset: 0x816C */
    __IO uint32_t PWR_CHAIN_PWRDN_CON0;               /* Address Offset: 0x8170 */
    __IO uint32_t PWR_CHAIN_PWRDN_CON1;               /* Address Offset: 0x8174 */
         uint32_t RESERVED8178;                       /* Address Offset: 0x8178 */
    __IO uint32_t PWR_STABLE_CNT;                     /* Address Offset: 0x817C */
    __I  uint32_t PWRDN_ST[2];                        /* Address Offset: 0x8180 */
    __I  uint32_t PWR_GATE_POWER_STS;                 /* Address Offset: 0x8188 */
    __IO uint32_t VOL_GATE_FAST_CON;                  /* Address Offset: 0x818C */
    __IO uint32_t GPU_PWRUP_CNT;                      /* Address Offset: 0x8190 */
    __IO uint32_t GPU_PWRDN_CNT;                      /* Address Offset: 0x8194 */
    __IO uint32_t NPU_PWRUP_CNT;                      /* Address Offset: 0x8198 */
    __IO uint32_t NPU_PWRDN_CNT;                      /* Address Offset: 0x819C */
    __IO uint32_t PWR_MEM_CON[3];                     /* Address Offset: 0x81A0 */
         uint32_t RESERVED81AC;                       /* Address Offset: 0x81AC */
    __IO uint32_t SUBMEM_PWR_GATE_SFTCON0;            /* Address Offset: 0x81B0 */
    __IO uint32_t SUBMEM_PWR_GATE_SFTCON1;            /* Address Offset: 0x81B4 */
    __IO uint32_t SUBMEM_PWR_GATE_SFTCON2;            /* Address Offset: 0x81B8 */
    __I  uint32_t SUBMEM_PWR_GATE_STS;                /* Address Offset: 0x81BC */
    __IO uint32_t SUBMEM_PWR_ACK_BYPASS_CON0;         /* Address Offset: 0x81C0 */
    __IO uint32_t SUBMEM_PWR_ACK_BYPASS_CON1;         /* Address Offset: 0x81C4 */
         uint32_t RESERVED81C8[2];                    /* Address Offset: 0x81C8 */
    __IO uint32_t QCHANNEL_PWR_CON;                   /* Address Offset: 0x81D0 */
    __IO uint32_t QCHANNEL_PWR_SFTCON;                /* Address Offset: 0x81D4 */
    __I  uint32_t QCHANNEL_PWR_STS;                   /* Address Offset: 0x81D8 */
         uint32_t RESERVED81DC;                       /* Address Offset: 0x81DC */
    __IO uint32_t DEBUG_INFO_CON;                     /* Address Offset: 0x81E0 */
    __I  uint32_t VOP_SUBPD_PWR_CHAIN_STS;            /* Address Offset: 0x81E4 */
    __I  uint32_t PWR_CHAIN0_ST[2];                   /* Address Offset: 0x81E8 */
    __I  uint32_t PWR_CHAIN1_ST[2];                   /* Address Offset: 0x81F0 */
    __I  uint32_t PWR_MEM_ST[2];                      /* Address Offset: 0x81F8 */
    __IO uint32_t BISR_CON0;                          /* Address Offset: 0x8200 */
    __IO uint32_t BISR_CON1;                          /* Address Offset: 0x8204 */
    __IO uint32_t BISR_CON2;                          /* Address Offset: 0x8208 */
    __IO uint32_t BISR_CON3;                          /* Address Offset: 0x820C */
    __IO uint32_t BISR_CON4;                          /* Address Offset: 0x8210 */
    __IO uint32_t BISR_CON5;                          /* Address Offset: 0x8214 */
    __IO uint32_t BISR_CON6;                          /* Address Offset: 0x8218 */
    __IO uint32_t BISR_CON7;                          /* Address Offset: 0x821C */
    __IO uint32_t BISR_CON8;                          /* Address Offset: 0x8220 */
    __IO uint32_t BISR_CON9;                          /* Address Offset: 0x8224 */
    __IO uint32_t BISR_CON10;                         /* Address Offset: 0x8228 */
    __IO uint32_t BISR_CON11;                         /* Address Offset: 0x822C */
    __IO uint32_t BISR_CON12;                         /* Address Offset: 0x8230 */
    __IO uint32_t BISR_CON13;                         /* Address Offset: 0x8234 */
    __IO uint32_t BISR_CON14;                         /* Address Offset: 0x8238 */
         uint32_t RESERVED823C[17];                   /* Address Offset: 0x823C */
    __I  uint32_t BISR_STS0;                          /* Address Offset: 0x8280 */
    __I  uint32_t BISR_STS1;                          /* Address Offset: 0x8284 */
    __I  uint32_t BISR_STS2;                          /* Address Offset: 0x8288 */
    __I  uint32_t BISR_STS3;                          /* Address Offset: 0x828C */
    __I  uint32_t PWR_REPAIR_ST[2];                   /* Address Offset: 0x8290 */
};
/* WDT Register Structure Define */
struct WDT_REG {
    __IO uint32_t CR;                                 /* Address Offset: 0x0000 */
    __IO uint32_t TORR;                               /* Address Offset: 0x0004 */
    __I  uint32_t CCVR;                               /* Address Offset: 0x0008 */
    __O  uint32_t CRR;                                /* Address Offset: 0x000C */
    __I  uint32_t STAT;                               /* Address Offset: 0x0010 */
    __I  uint32_t EOI;                                /* Address Offset: 0x0014 */
};
/* I2STDM Register Structure Define */
struct I2STDM_REG {
    __IO uint32_t TXCR;                               /* Address Offset: 0x0000 */
    __IO uint32_t RXCR;                               /* Address Offset: 0x0004 */
    __IO uint32_t CKR;                                /* Address Offset: 0x0008 */
    __IO uint32_t TXFIFOLR;                           /* Address Offset: 0x000C */
    __IO uint32_t DMACR;                              /* Address Offset: 0x0010 */
    __IO uint32_t INTCR;                              /* Address Offset: 0x0014 */
    __IO uint32_t INTSR;                              /* Address Offset: 0x0018 */
    __IO uint32_t XFER;                               /* Address Offset: 0x001C */
    __IO uint32_t CLR;                                /* Address Offset: 0x0020 */
    __IO uint32_t TXDR;                               /* Address Offset: 0x0024 */
    __IO uint32_t RXDR;                               /* Address Offset: 0x0028 */
    __IO uint32_t RXFIFOLR;                           /* Address Offset: 0x002C */
    __IO uint32_t TDM_TXCTRL;                         /* Address Offset: 0x0030 */
    __IO uint32_t TDM_RXCTRL;                         /* Address Offset: 0x0034 */
    __IO uint32_t CLKDIV;                             /* Address Offset: 0x0038 */
    __IO uint32_t VERSION;                            /* Address Offset: 0x003C */
};
/* I2S Register Structure Define */
struct I2S_REG {
    __IO uint32_t TXCR;                               /* Address Offset: 0x0000 */
    __IO uint32_t RXCR;                               /* Address Offset: 0x0004 */
    __IO uint32_t CKR;                                /* Address Offset: 0x0008 */
    __I  uint32_t TXFIFOLR;                           /* Address Offset: 0x000C */
    __IO uint32_t DMACR;                              /* Address Offset: 0x0010 */
    __IO uint32_t INTCR;                              /* Address Offset: 0x0014 */
    __I  uint32_t INTSR;                              /* Address Offset: 0x0018 */
    __IO uint32_t XFER;                               /* Address Offset: 0x001C */
    __IO uint32_t CLR;                                /* Address Offset: 0x0020 */
    __O  uint32_t TXDR;                               /* Address Offset: 0x0024 */
    __I  uint32_t RXDR;                               /* Address Offset: 0x0028 */
    __I  uint32_t RXFIFOLR;                           /* Address Offset: 0x002C */
    __I  uint32_t VERSION;                            /* Address Offset: 0x0030 */
};
/* PDM Register Structure Define */
struct PDM_REG {
    __IO uint32_t SYSCONFIG;                          /* Address Offset: 0x0000 */
    __IO uint32_t CTRL[2];                            /* Address Offset: 0x0004 */
    __IO uint32_t CLK_CTRL;                           /* Address Offset: 0x000C */
    __IO uint32_t HPF_CTRL;                           /* Address Offset: 0x0010 */
    __IO uint32_t FIFO_CTRL;                          /* Address Offset: 0x0014 */
    __IO uint32_t DMA_CTRL;                           /* Address Offset: 0x0018 */
    __IO uint32_t INT_EN;                             /* Address Offset: 0x001C */
    __IO uint32_t INT_CLR;                            /* Address Offset: 0x0020 */
    __I  uint32_t INT_ST;                             /* Address Offset: 0x0024 */
         uint32_t RESERVED0028[2];                    /* Address Offset: 0x0028 */
    __I  uint32_t RXFIFO_DATA_REG;                    /* Address Offset: 0x0030 */
    __I  uint32_t DATA0R_REG;                         /* Address Offset: 0x0034 */
    __I  uint32_t DATA0L_REG;                         /* Address Offset: 0x0038 */
    __I  uint32_t DATA1R_REG;                         /* Address Offset: 0x003C */
    __I  uint32_t DATA1L_REG;                         /* Address Offset: 0x0040 */
    __I  uint32_t DATA2R_REG;                         /* Address Offset: 0x0044 */
    __I  uint32_t DATA2L_REG;                         /* Address Offset: 0x0048 */
    __I  uint32_t DATA3R_REG;                         /* Address Offset: 0x004C */
    __I  uint32_t DATA3L_REG;                         /* Address Offset: 0x0050 */
    __I  uint32_t DATA_VALID;                         /* Address Offset: 0x0054 */
    __I  uint32_t VERSION;                            /* Address Offset: 0x0058 */
         uint32_t RESERVED005C[233];                  /* Address Offset: 0x005C */
    __I  uint32_t INCR_RXDR;                          /* Address Offset: 0x0400 */
};
/* VAD Register Structure Define */
struct VAD_REG {
    __IO uint32_t CONTROL;                            /* Address Offset: 0x0000 */
    __IO uint32_t VS_ADDR;                            /* Address Offset: 0x0004 */
         uint32_t RESERVED0008[17];                   /* Address Offset: 0x0008 */
    __IO uint32_t TIMEOUT;                            /* Address Offset: 0x004C */
    __IO uint32_t RAM_START_ADDR;                     /* Address Offset: 0x0050 */
    __IO uint32_t RAM_END_ADDR;                       /* Address Offset: 0x0054 */
    __IO uint32_t RAM_CUR_ADDR;                       /* Address Offset: 0x0058 */
    __IO uint32_t DET_CON[6];                         /* Address Offset: 0x005C */
    __IO uint32_t INT;                                /* Address Offset: 0x0074 */
    __IO uint32_t AUX_CON0;                           /* Address Offset: 0x0078 */
    __I  uint32_t SAMPLE_CNT;                         /* Address Offset: 0x007C */
    __IO uint32_t RAM_START_ADDR_BUS;                 /* Address Offset: 0x0080 */
    __IO uint32_t RAM_END_ADDR_BUS;                   /* Address Offset: 0x0084 */
    __IO uint32_t RAM_CUR_ADDR_BUS;                   /* Address Offset: 0x0088 */
    __IO uint32_t AUX_CON1;                           /* Address Offset: 0x008C */
         uint32_t RESERVED0090[28];                   /* Address Offset: 0x0090 */
    __IO uint32_t NOISE_FIRST_DATA;                   /* Address Offset: 0x0100 */
         uint32_t RESERVED0104[126];                  /* Address Offset: 0x0104 */
    __IO uint32_t NOISE_LAST_DATA;                    /* Address Offset: 0x02FC */
};
/* DMA Register Structure Define */
struct DMA_CHANNEL_STATUS {
    __I  uint32_t CSR;
    __I  uint32_t CPC;
};
struct DMA_CHANNEL_CONFIG {
    __I  uint32_t SAR;
    __I  uint32_t DAR;
    __I  uint32_t CCR;
    __I  uint32_t LC0;
    __I  uint32_t LC1;
    __I  uint32_t PADDING[3];
};
struct DMA_REG {
    __I  uint32_t DSR;                                /* Address Offset: 0x0000 */
    __I  uint32_t DPC;                                /* Address Offset: 0x0004 */
         uint32_t RESERVED0008[6];                    /* Address Offset: 0x0008 */
    __IO uint32_t INTEN;                              /* Address Offset: 0x0020 */
    __I  uint32_t EVENT_RIS;                          /* Address Offset: 0x0024 */
    __I  uint32_t INTMIS;                             /* Address Offset: 0x0028 */
    __O  uint32_t INTCLR;                             /* Address Offset: 0x002C */
    __I  uint32_t FSRD;                               /* Address Offset: 0x0030 */
    __I  uint32_t FSRC;                               /* Address Offset: 0x0034 */
    __IO uint32_t FTRD;                               /* Address Offset: 0x0038 */
         uint32_t RESERVED003C;                       /* Address Offset: 0x003C */
    __I  uint32_t FTR[6];                             /* Address Offset: 0x0040 */
         uint32_t RESERVED0058[42];                   /* Address Offset: 0x0058 */
         struct DMA_CHANNEL_STATUS CHAN_STS[6];       /* Address Offset: 0x0100 */
         uint32_t RESERVED0130[180];                  /* Address Offset: 0x0130 */
         struct DMA_CHANNEL_CONFIG CHAN_CFG[6];       /* Address Offset: 0x0400 */
         uint32_t RESERVED04C0[528];                  /* Address Offset: 0x04C0 */
    __I  uint32_t DBGSTATUS;                          /* Address Offset: 0x0D00 */
    __O  uint32_t DBGCMD;                             /* Address Offset: 0x0D04 */
    __O  uint32_t DBGINST[2];                         /* Address Offset: 0x0D08 */
         uint32_t RESERVED0D10[60];                   /* Address Offset: 0x0D10 */
    __I  uint32_t CR[5];                              /* Address Offset: 0x0E00 */
    __I  uint32_t CRDN;                               /* Address Offset: 0x0E14 */
         uint32_t RESERVED0E18[26];                   /* Address Offset: 0x0E18 */
    __IO uint32_t WD;                                 /* Address Offset: 0x0E80 */
};
/* TIMER Register Structure Define */
struct TIMER_REG {
    __IO uint32_t LOAD_COUNT[2];                      /* Address Offset: 0x0000 */
    __I  uint32_t CURRENT_VALUE[2];                   /* Address Offset: 0x0008 */
    __IO uint32_t CONTROLREG;                         /* Address Offset: 0x0010 */
         uint32_t RESERVED0014;                       /* Address Offset: 0x0014 */
    __IO uint32_t INTSTATUS;                          /* Address Offset: 0x0018 */
};
/* MBOX Register Structure Define */
struct MBOX_CMD_DAT {
    __IO uint32_t CMD;
    __IO uint32_t DATA;
};
struct MBOX_REG {
    __IO uint32_t A2B_INTEN;                          /* Address Offset: 0x0000 */
    __IO uint32_t A2B_STATUS;                         /* Address Offset: 0x0004 */
         struct MBOX_CMD_DAT A2B[4];                  /* Address Offset: 0x0008 */
    __IO uint32_t B2A_INTEN;                          /* Address Offset: 0x0028 */
    __IO uint32_t B2A_STATUS;                         /* Address Offset: 0x002C */
         struct MBOX_CMD_DAT B2A[4];                  /* Address Offset: 0x0030 */
         uint32_t RESERVED0050[44];                   /* Address Offset: 0x0050 */
    __IO uint32_t ATOMIC_LOCK[32];                    /* Address Offset: 0x0100 */
};
#endif /*  __ASSEMBLY__  */
/****************************************************************************************/
/*                                                                                      */
/*                                Module Address Section                                */
/*                                                                                      */
/****************************************************************************************/
/* Memory Base */
#define DCACHE_BASE                    0xF6F10000U /* DCACHE base address */
#define ICACHE_BASE                    0xF6F10000U /* ICACHE base address */
#define PMU1_IOC_BASE                  0xFD5F0000U /* PMU1_IOC base address */
#define PMU2_IOC_BASE                  0xFD5F4000U /* PMU2_IOC base address */
#define BUS_IOC_BASE                   0xFD5F8000U /* BUS_IOC base address */
#define VCCIO1_4_IOC_BASE              0xFD5F9000U /* VCCIO1_4_IOC base address */
#define VCCIO3_5_IOC_BASE              0xFD5FA000U /* VCCIO3_5_IOC base address */
#define VCCIO2_IOC_BASE                0xFD5FB000U /* VCCIO2_IOC base address */
#define VCCIO6_IOC_BASE                0xFD5FC000U /* VCCIO6_IOC base address */
#define EMMC_IOC_BASE                  0xFD5FD000U /* EMMC_IOC base address */
#define CRU_BASE                       0xFD7C0000U /* CRU base address */
#define PHPTOPCRU_BASE                 0xFD7C8000U /* PHPTOPCRU base address */
#define SECURECRU_BASE                 0xFD7D0000U /* SECURECRU base address */
#define SBUSCRU_BASE                   0xFD7D8000U /* SBUSCRU base address */
#define PMU1SCRU_BASE                  0xFD7E0000U /* PMU1SCRU base address */
#define PMU1CRU_BASE                   0xFD7F0000U /* PMU1CRU base address */
#define DDR0CRU_BASE                   0xFD800000U /* DDR0CRU base address */
#define DDR1CRU_BASE                   0xFD804000U /* DDR1CRU base address */
#define DDR2CRU_BASE                   0xFD808000U /* DDR2CRU base address */
#define DDR3CRU_BASE                   0xFD80C000U /* DDR3CRU base address */
#define BIGCORE0CRU_BASE               0xFD810000U /* BIGCORE0CRU base address */
#define BIGCORE1CRU_BASE               0xFD812000U /* BIGCORE1CRU base address */
#define DSUCRU_BASE                    0xFD818000U /* DSUCRU base address */
#define UART0_BASE                     0xFD890000U /* UART0 base address */
#define GPIO0_BASE                     0xFD8A0000U /* GPIO0 base address */
#define GPIO0_EXP_BASE                 0xFD8A1000U /* GPIO0_EXP OSB base address */
#define PMU_BASE                       0xFD8D0000U /* PMU base address */
#define WDT_BASE                       0xFD8E0000U /* WDT base address */
#define I2STDM0_BASE                   0xFE470000U /* I2STDM0 base address */
#define I2STDM1_BASE                   0xFE480000U /* I2STDM1 base address */
#define I2S2_BASE                      0xFE490000U /* I2S2 base address */
#define I2S3_BASE                      0xFE4A0000U /* I2S3 base address */
#define PDM0_BASE                      0xFE4B0000U /* PDM0 base address */
#define PDM1_BASE                      0xFE4C0000U /* PDM1 base address */
#define VAD_BASE                       0xFE4D0000U /* VAD base address */
#define DMA0_BASE                      0xFEA10000U /* DMA0 base address */
#define DMA1_BASE                      0xFEA30000U /* DMA1 base address */
#define TIMER0_BASE                    0xFEAE0000U /* TIMER0 base address */
#define TIMER1_BASE                    0xFEAE0020U /* TIMER1 base address */
#define TIMER2_BASE                    0xFEAE0040U /* TIMER2 base address */
#define TIMER3_BASE                    0xFEAE0060U /* TIMER3 base address */
#define TIMER4_BASE                    0xFEAE0080U /* TIMER4 base address */
#define TIMER5_BASE                    0xFEAE00A0U /* TIMER5 base address */
#define TIMER6_BASE                    0xFEAE8000U /* TIMER6 base address */
#define TIMER7_BASE                    0xFEAE8020U /* TIMER7 base address */
#define TIMER8_BASE                    0xFEAE8040U /* TIMER8 base address */
#define TIMER9_BASE                    0xFEAE8060U /* TIMER9 base address */
#define TIMER10_BASE                   0xFEAE8080U /* TIMER10 base address */
#define TIMER11_BASE                   0xFEAE80A0U /* TIMER11 base address */
#define UART1_BASE                     0xFEB40000U /* UART1 base address */
#define UART2_BASE                     0xFEB50000U /* UART2 base address */
#define UART3_BASE                     0xFEB60000U /* UART3 base address */
#define UART4_BASE                     0xFEB70000U /* UART4 base address */
#define UART5_BASE                     0xFEB80000U /* UART5 base address */
#define UART6_BASE                     0xFEB90000U /* UART6 base address */
#define UART7_BASE                     0xFEBA0000U /* UART7 base address */
#define UART8_BASE                     0xFEBB0000U /* UART8 base address */
#define UART9_BASE                     0xFEBC0000U /* UART9 base address */
#define GPIO1_BASE                     0xFEC20000U /* GPIO1 base address */
#define GPIO1_EXP_BASE                 0xFEC21000U /* GPIO1_EXP OSB base address */
#define GPIO2_BASE                     0xFEC30000U /* GPIO2 base address */
#define GPIO2_EXP_BASE                 0xFEC31000U /* GPIO2_EXP OSB base address */
#define GPIO3_BASE                     0xFEC40000U /* GPIO3 base address */
#define GPIO3_EXP_BASE                 0xFEC41000U /* GPIO3_EXP OSB base address */
#define GPIO4_BASE                     0xFEC50000U /* GPIO4 base address */
#define GPIO4_EXP_BASE                 0xFEC51000U /* GPIO4_EXP OSB base address */
#define MBOX0_BASE                     0xFEC60000U /* MBOX0 base address */
/****************************************************************************************/
/*                                                                                      */
/*                               Module Variable Section                                */
/*                                                                                      */
/****************************************************************************************/
/* Module Variable Define */

#define DCACHE              ((struct DCACHE_REG *) DCACHE_BASE)
#define ICACHE              ((struct ICACHE_REG *) ICACHE_BASE)
#define PMU1_IOC            ((struct PMU1_IOC_REG *) PMU1_IOC_BASE)
#define PMU2_IOC            ((struct PMU2_IOC_REG *) PMU2_IOC_BASE)
#define BUS_IOC             ((struct BUS_IOC_REG *) BUS_IOC_BASE)
#define VCCIO1_4_IOC        ((struct VCCIO1_4_IOC_REG *) VCCIO1_4_IOC_BASE)
#define VCCIO3_5_IOC        ((struct VCCIO3_5_IOC_REG *) VCCIO3_5_IOC_BASE)
#define VCCIO2_IOC          ((struct VCCIO2_IOC_REG *) VCCIO2_IOC_BASE)
#define VCCIO6_IOC          ((struct VCCIO6_IOC_REG *) VCCIO6_IOC_BASE)
#define EMMC_IOC            ((struct EMMC_IOC_REG *) EMMC_IOC_BASE)
#define CRU                 ((struct CRU_REG *) CRU_BASE)
#define PHPTOPCRU           ((struct PHPTOPCRU_REG *) PHPTOPCRU_BASE)
#define SECURECRU           ((struct SECURECRU_REG *) SECURECRU_BASE)
#define SBUSCRU             ((struct SBUSCRU_REG *) SBUSCRU_BASE)
#define PMU1SCRU            ((struct PMU1SCRU_REG *) PMU1SCRU_BASE)
#define PMU1CRU             ((struct PMU1CRU_REG *) PMU1CRU_BASE)
#define DDR0CRU             ((struct DDR0CRU_REG *) DDR0CRU_BASE)
#define DDR1CRU             ((struct DDR1CRU_REG *) DDR1CRU_BASE)
#define DDR2CRU             ((struct DDR2CRU_REG *) DDR2CRU_BASE)
#define DDR3CRU             ((struct DDR3CRU_REG *) DDR3CRU_BASE)
#define BIGCORE0CRU         ((struct BIGCORE0CRU_REG *) BIGCORE0CRU_BASE)
#define BIGCORE1CRU         ((struct BIGCORE1CRU_REG *) BIGCORE1CRU_BASE)
#define DSUCRU              ((struct DSUCRU_REG *) DSUCRU_BASE)
#define UART0               ((struct UART_REG *) UART0_BASE)
#define GPIO0               ((struct GPIO_REG *) GPIO0_BASE)
#define GPIO0_EXP           ((struct GPIO_REG *) GPIO0_EXP_BASE)
#define PMU                 ((struct PMU_REG *) PMU_BASE)
#define WDT                 ((struct WDT_REG *) WDT_BASE)
#define I2STDM0             ((struct I2STDM_REG *) I2STDM0_BASE)
#define I2STDM1             ((struct I2STDM_REG *) I2STDM1_BASE)
#define I2S2                ((struct I2S_REG *) I2S2_BASE)
#define I2S3                ((struct I2S_REG *) I2S3_BASE)
#define PDM0                ((struct PDM_REG *) PDM0_BASE)
#define PDM1                ((struct PDM_REG *) PDM1_BASE)
#define VAD                 ((struct VAD_REG *) VAD_BASE)
#define DMA0                ((struct DMA_REG *) DMA0_BASE)
#define DMA1                ((struct DMA_REG *) DMA1_BASE)
#define TIMER0              ((struct TIMER_REG *) TIMER0_BASE)
#define TIMER1              ((struct TIMER_REG *) TIMER1_BASE)
#define TIMER2              ((struct TIMER_REG *) TIMER2_BASE)
#define TIMER3              ((struct TIMER_REG *) TIMER3_BASE)
#define TIMER4              ((struct TIMER_REG *) TIMER4_BASE)
#define TIMER5              ((struct TIMER_REG *) TIMER5_BASE)
#define TIMER6              ((struct TIMER_REG *) TIMER6_BASE)
#define TIMER7              ((struct TIMER_REG *) TIMER7_BASE)
#define TIMER8              ((struct TIMER_REG *) TIMER8_BASE)
#define TIMER9              ((struct TIMER_REG *) TIMER9_BASE)
#define TIMER10             ((struct TIMER_REG *) TIMER10_BASE)
#define TIMER11             ((struct TIMER_REG *) TIMER11_BASE)
#define UART1               ((struct UART_REG *) UART1_BASE)
#define UART2               ((struct UART_REG *) UART2_BASE)
#define UART3               ((struct UART_REG *) UART3_BASE)
#define UART4               ((struct UART_REG *) UART4_BASE)
#define UART5               ((struct UART_REG *) UART5_BASE)
#define UART6               ((struct UART_REG *) UART6_BASE)
#define UART7               ((struct UART_REG *) UART7_BASE)
#define UART8               ((struct UART_REG *) UART8_BASE)
#define UART9               ((struct UART_REG *) UART9_BASE)
#define GPIO1               ((struct GPIO_REG *) GPIO1_BASE)
#define GPIO1_EXP           ((struct GPIO_REG *) GPIO1_EXP_BASE)
#define GPIO2               ((struct GPIO_REG *) GPIO2_BASE)
#define GPIO2_EXP           ((struct GPIO_REG *) GPIO2_EXP_BASE)
#define GPIO3               ((struct GPIO_REG *) GPIO3_BASE)
#define GPIO3_EXP           ((struct GPIO_REG *) GPIO3_EXP_BASE)
#define GPIO4               ((struct GPIO_REG *) GPIO4_BASE)
#define GPIO4_EXP           ((struct GPIO_REG *) GPIO4_EXP_BASE)
#define MBOX0               ((struct MBOX_REG *) MBOX0_BASE)

#define IS_DCACHE_INSTANCE(instance) ((instance) == DCACHE)
#define IS_ICACHE_INSTANCE(instance) ((instance) == ICACHE)
#define IS_PMU1_IOC_INSTANCE(instance) ((instance) == PMU1_IOC)
#define IS_PMU2_IOC_INSTANCE(instance) ((instance) == PMU2_IOC)
#define IS_BUS_IOC_INSTANCE(instance) ((instance) == BUS_IOC)
#define IS_VCCIO1_4_IOC_INSTANCE(instance) ((instance) == VCCIO1_4_IOC)
#define IS_VCCIO3_5_IOC_INSTANCE(instance) ((instance) == VCCIO3_5_IOC)
#define IS_VCCIO2_IOC_INSTANCE(instance) ((instance) == VCCIO2_IOC)
#define IS_VCCIO6_IOC_INSTANCE(instance) ((instance) == VCCIO6_IOC)
#define IS_EMMC_IOC_INSTANCE(instance) ((instance) == EMMC_IOC)
#define IS_CRU_INSTANCE(instance) ((instance) == CRU)
#define IS_PHPTOPCRU_INSTANCE(instance) ((instance) == PHPTOPCRU)
#define IS_SECURECRU_INSTANCE(instance) ((instance) == SECURECRU)
#define IS_SBUSCRU_INSTANCE(instance) ((instance) == SBUSCRU)
#define IS_PMU1SCRU_INSTANCE(instance) ((instance) == PMU1SCRU)
#define IS_PMU1CRU_INSTANCE(instance) ((instance) == PMU1CRU)
#define IS_DDR0CRU_INSTANCE(instance) ((instance) == DDR0CRU)
#define IS_DDR1CRU_INSTANCE(instance) ((instance) == DDR1CRU)
#define IS_DDR2CRU_INSTANCE(instance) ((instance) == DDR2CRU)
#define IS_DDR3CRU_INSTANCE(instance) ((instance) == DDR3CRU)
#define IS_BIGCORE0CRU_INSTANCE(instance) ((instance) == BIGCORE0CRU)
#define IS_BIGCORE1CRU_INSTANCE(instance) ((instance) == BIGCORE1CRU)
#define IS_DSUCRU_INSTANCE(instance) ((instance) == DSUCRU)
#define IS_PMU_INSTANCE(instance) ((instance) == PMU)
#define IS_WDT_INSTANCE(instance) ((instance) == WDT)
#define IS_VAD_INSTANCE(instance) ((instance) == VAD)
#define IS_UART_INSTANCE(instance) (((instance) == UART0) || ((instance) == UART1) || ((instance) == UART2) || ((instance) == UART3) || ((instance) == UART4) || ((instance) == UART5) || ((instance) == UART6) || ((instance) == UART7) || ((instance) == UART8) || ((instance) == UART9))
#define IS_GPIO_INSTANCE(instance) (((instance) == GPIO0) || ((instance) == GPIO1) || ((instance) == GPIO2) || ((instance) == GPIO3) || ((instance) == GPIO4) || ((instance) == GPIO0_EXP) || ((instance) == GPIO1_EXP) || ((instance) == GPIO2_EXP) || ((instance) == GPIO3_EXP) || ((instance) == GPIO4_EXP))
#define IS_I2STDM_INSTANCE(instance) (((instance) == I2STDM0) || ((instance) == I2STDM1))
#define IS_I2S_INSTANCE(instance) (((instance) == I2S2) || ((instance) == I2S3))
#define IS_PDM_INSTANCE(instance) (((instance) == PDM0) || ((instance) == PDM1))
#define IS_DMA_INSTANCE(instance) (((instance) == DMA0) || ((instance) == DMA1))
#define IS_TIMER_INSTANCE(instance) (((instance) == TIMER0) || ((instance) == TIMER1) || ((instance) == TIMER2) || ((instance) == TIMER3) || ((instance) == TIMER4) || ((instance) == TIMER5) || ((instance) == TIMER6) || ((instance) == TIMER7) || ((instance) == TIMER8) || ((instance) == TIMER9) || ((instance) == TIMER10) || ((instance) == TIMER11))
#define IS_MBOX_INSTANCE(instance) ((instance) == MBOX0)
/****************************************************************************************/
/*                                                                                      */
/*                               Register Bitmap Section                                */
/*                                                                                      */
/****************************************************************************************/
/*****************************************DCACHE*****************************************/
/* CACHE_CTRL */
#define DCACHE_CACHE_CTRL_OFFSET                           (0x0U)
#define DCACHE_CACHE_CTRL_CACHE_EN_SHIFT                   (0U)
#define DCACHE_CACHE_CTRL_CACHE_EN_MASK                    (0x1U << DCACHE_CACHE_CTRL_CACHE_EN_SHIFT)                   /* 0x00000001 */
#define DCACHE_CACHE_CTRL_CACHE_WT_EN_SHIFT                (1U)
#define DCACHE_CACHE_CTRL_CACHE_WT_EN_MASK                 (0x1U << DCACHE_CACHE_CTRL_CACHE_WT_EN_SHIFT)                /* 0x00000002 */
#define DCACHE_CACHE_CTRL_CACHE_HB_EN_SHIFT                (2U)
#define DCACHE_CACHE_CTRL_CACHE_HB_EN_MASK                 (0x1U << DCACHE_CACHE_CTRL_CACHE_HB_EN_SHIFT)                /* 0x00000004 */
#define DCACHE_CACHE_CTRL_CACHE_STB_EN_SHIFT               (3U)
#define DCACHE_CACHE_CTRL_CACHE_STB_EN_MASK                (0x1U << DCACHE_CACHE_CTRL_CACHE_STB_EN_SHIFT)               /* 0x00000008 */
#define DCACHE_CACHE_CTRL_CACHE_FLUSH_SHIFT                (4U)
#define DCACHE_CACHE_CTRL_CACHE_FLUSH_MASK                 (0x1U << DCACHE_CACHE_CTRL_CACHE_FLUSH_SHIFT)                /* 0x00000010 */
#define DCACHE_CACHE_CTRL_CACHE_PMU_EN_SHIFT               (5U)
#define DCACHE_CACHE_CTRL_CACHE_PMU_EN_MASK                (0x1U << DCACHE_CACHE_CTRL_CACHE_PMU_EN_SHIFT)               /* 0x00000020 */
#define DCACHE_CACHE_CTRL_CACHE_BYPASS_SHIFT               (6U)
#define DCACHE_CACHE_CTRL_CACHE_BYPASS_MASK                (0x1U << DCACHE_CACHE_CTRL_CACHE_BYPASS_SHIFT)               /* 0x00000040 */
#define DCACHE_CACHE_CTRL_STB_TIMEOUT_EN_SHIFT             (7U)
#define DCACHE_CACHE_CTRL_STB_TIMEOUT_EN_MASK              (0x1U << DCACHE_CACHE_CTRL_STB_TIMEOUT_EN_SHIFT)             /* 0x00000080 */
#define DCACHE_CACHE_CTRL_CACHE_ENTRY_THRESH_SHIFT         (8U)
#define DCACHE_CACHE_CTRL_CACHE_ENTRY_THRESH_MASK          (0x7U << DCACHE_CACHE_CTRL_CACHE_ENTRY_THRESH_SHIFT)         /* 0x00000700 */
#define DCACHE_CACHE_CTRL_CACHE_MPU_MODE_SHIFT             (12U)
#define DCACHE_CACHE_CTRL_CACHE_MPU_MODE_MASK              (0x1U << DCACHE_CACHE_CTRL_CACHE_MPU_MODE_SHIFT)             /* 0x00001000 */
#define DCACHE_CACHE_CTRL_CACHE_PF_EN_SHIFT                (13U)
#define DCACHE_CACHE_CTRL_CACHE_PF_EN_MASK                 (0x1U << DCACHE_CACHE_CTRL_CACHE_PF_EN_SHIFT)                /* 0x00002000 */
/* CACHE_MAINTAIN0 */
#define DCACHE_CACHE_MAINTAIN0_OFFSET                      (0x4U)
#define DCACHE_CACHE_MAINTAIN0_CACHE_M_VALID_SHIFT         (0U)
#define DCACHE_CACHE_MAINTAIN0_CACHE_M_VALID_MASK          (0x1U << DCACHE_CACHE_MAINTAIN0_CACHE_M_VALID_SHIFT)         /* 0x00000001 */
#define DCACHE_CACHE_MAINTAIN0_CACHE_M_CMD_SHIFT           (1U)
#define DCACHE_CACHE_MAINTAIN0_CACHE_M_CMD_MASK            (0x3U << DCACHE_CACHE_MAINTAIN0_CACHE_M_CMD_SHIFT)           /* 0x00000006 */
#define DCACHE_CACHE_MAINTAIN0_CACHE_M_ADDR_SHIFT          (5U)
#define DCACHE_CACHE_MAINTAIN0_CACHE_M_ADDR_MASK           (0x7FFFFFFU << DCACHE_CACHE_MAINTAIN0_CACHE_M_ADDR_SHIFT)    /* 0xFFFFFFE0 */
/* CACHE_MAINTAIN1 */
#define DCACHE_CACHE_MAINTAIN1_OFFSET                      (0x8U)
#define DCACHE_CACHE_MAINTAIN1_CACHE_M_OFFSET_SHIFT        (0U)
#define DCACHE_CACHE_MAINTAIN1_CACHE_M_OFFSET_MASK         (0xFFFFU << DCACHE_CACHE_MAINTAIN1_CACHE_M_OFFSET_SHIFT)     /* 0x0000FFFF */
/* STB_TIMEOUT_CTRL */
#define DCACHE_STB_TIMEOUT_CTRL_OFFSET                     (0xCU)
#define DCACHE_STB_TIMEOUT_CTRL_STB_TIMEOUT_VALUE_SHIFT    (0U)
#define DCACHE_STB_TIMEOUT_CTRL_STB_TIMEOUT_VALUE_MASK     (0x7FFFFU << DCACHE_STB_TIMEOUT_CTRL_STB_TIMEOUT_VALUE_SHIFT) /* 0x0007FFFF */
/* CACHE_INT_EN */
#define DCACHE_CACHE_INT_EN_OFFSET                         (0x20U)
#define DCACHE_CACHE_INT_EN_ERR_RECORD_EN_SHIFT            (0U)
#define DCACHE_CACHE_INT_EN_ERR_RECORD_EN_MASK             (0x1U << DCACHE_CACHE_INT_EN_ERR_RECORD_EN_SHIFT)            /* 0x00000001 */
/* CACHE_INT_ST */
#define DCACHE_CACHE_INT_ST_OFFSET                         (0x24U)
#define DCACHE_CACHE_INT_ST_AHB_ERROR_STATUS_SHIFT         (0U)
#define DCACHE_CACHE_INT_ST_AHB_ERROR_STATUS_MASK          (0x1U << DCACHE_CACHE_INT_ST_AHB_ERROR_STATUS_SHIFT)         /* 0x00000001 */
/* CACHE_ERR_HADDR */
#define DCACHE_CACHE_ERR_HADDR_OFFSET                      (0x28U)
#define DCACHE_CACHE_ERR_HADDR_STATUS_HADDR_SHIFT          (0U)
#define DCACHE_CACHE_ERR_HADDR_STATUS_HADDR_MASK           (0x1U << DCACHE_CACHE_ERR_HADDR_STATUS_HADDR_SHIFT)          /* 0x00000001 */
/* CACHE_STATUS */
#define DCACHE_CACHE_STATUS_OFFSET                         (0x30U)
#define DCACHE_CACHE_STATUS                                (0x0U)
#define DCACHE_CACHE_STATUS_CACHE_INIT_FINISH_SHIFT        (0U)
#define DCACHE_CACHE_STATUS_CACHE_INIT_FINISH_MASK         (0x1U << DCACHE_CACHE_STATUS_CACHE_INIT_FINISH_SHIFT)        /* 0x00000001 */
#define DCACHE_CACHE_STATUS_CACHE_M_BUSY_SHIFT             (1U)
#define DCACHE_CACHE_STATUS_CACHE_M_BUSY_MASK              (0x1U << DCACHE_CACHE_STATUS_CACHE_M_BUSY_SHIFT)             /* 0x00000002 */
#define DCACHE_CACHE_STATUS_CACHE_FLUSH_DONE_SHIFT         (2U)
#define DCACHE_CACHE_STATUS_CACHE_FLUSH_DONE_MASK          (0x1U << DCACHE_CACHE_STATUS_CACHE_FLUSH_DONE_SHIFT)         /* 0x00000004 */
/* PMU_RD_NUM_CNT */
#define DCACHE_PMU_RD_NUM_CNT_OFFSET                       (0x40U)
#define DCACHE_PMU_RD_NUM_CNT                              (0x0U)
#define DCACHE_PMU_RD_NUM_CNT_PMU_RD_NUM_CNT_SHIFT         (0U)
#define DCACHE_PMU_RD_NUM_CNT_PMU_RD_NUM_CNT_MASK          (0xFFFFFFFFU << DCACHE_PMU_RD_NUM_CNT_PMU_RD_NUM_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_WR_NUM_CNT */
#define DCACHE_PMU_WR_NUM_CNT_OFFSET                       (0x44U)
#define DCACHE_PMU_WR_NUM_CNT                              (0x0U)
#define DCACHE_PMU_WR_NUM_CNT_PMU_WR_NUM_CNT_SHIFT         (0U)
#define DCACHE_PMU_WR_NUM_CNT_PMU_WR_NUM_CNT_MASK          (0xFFFFFFFFU << DCACHE_PMU_WR_NUM_CNT_PMU_WR_NUM_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_SRAM_RD_HIT_CNT */
#define DCACHE_PMU_SRAM_RD_HIT_CNT_OFFSET                  (0x48U)
#define DCACHE_PMU_SRAM_RD_HIT_CNT                         (0x0U)
#define DCACHE_PMU_SRAM_RD_HIT_CNT_PMU_SRAM_RD_HIT_CNT_SHIFT (0U)
#define DCACHE_PMU_SRAM_RD_HIT_CNT_PMU_SRAM_RD_HIT_CNT_MASK (0xFFFFFFFFU << DCACHE_PMU_SRAM_RD_HIT_CNT_PMU_SRAM_RD_HIT_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_HB_RD_HIT_CNT */
#define DCACHE_PMU_HB_RD_HIT_CNT_OFFSET                    (0x4CU)
#define DCACHE_PMU_HB_RD_HIT_CNT                           (0x0U)
#define DCACHE_PMU_HB_RD_HIT_CNT_PMU_HB_RD_HIT_CNT_SHIFT   (0U)
#define DCACHE_PMU_HB_RD_HIT_CNT_PMU_HB_RD_HIT_CNT_MASK    (0xFFFFFFFFU << DCACHE_PMU_HB_RD_HIT_CNT_PMU_HB_RD_HIT_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_STB_RD_HIT_CNT */
#define DCACHE_PMU_STB_RD_HIT_CNT_OFFSET                   (0x50U)
#define DCACHE_PMU_STB_RD_HIT_CNT_PMU_STB_RD_HIT_CNT_SHIFT (0U)
#define DCACHE_PMU_STB_RD_HIT_CNT_PMU_STB_RD_HIT_CNT_MASK  (0xFFFFFFFFU << DCACHE_PMU_STB_RD_HIT_CNT_PMU_STB_RD_HIT_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_RD_HIT_CNT */
#define DCACHE_PMU_RD_HIT_CNT_OFFSET                       (0x54U)
#define DCACHE_PMU_RD_HIT_CNT                              (0x0U)
#define DCACHE_PMU_RD_HIT_CNT_PMU_RD_HIT_CNT_SHIFT         (0U)
#define DCACHE_PMU_RD_HIT_CNT_PMU_RD_HIT_CNT_MASK          (0xFFFFFFFFU << DCACHE_PMU_RD_HIT_CNT_PMU_RD_HIT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_WR_HIT_CNT */
#define DCACHE_PMU_WR_HIT_CNT_OFFSET                       (0x58U)
#define DCACHE_PMU_WR_HIT_CNT                              (0x0U)
#define DCACHE_PMU_WR_HIT_CNT_PMU_WR_HIT_CNT_SHIFT         (0U)
#define DCACHE_PMU_WR_HIT_CNT_PMU_WR_HIT_CNT_MASK          (0xFFFFFFFFU << DCACHE_PMU_WR_HIT_CNT_PMU_WR_HIT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_RD_MISS_PENALTY_CNT */
#define DCACHE_PMU_RD_MISS_PENALTY_CNT_OFFSET              (0x5CU)
#define DCACHE_PMU_RD_MISS_PENALTY_CNT                     (0x0U)
#define DCACHE_PMU_RD_MISS_PENALTY_CNT_PMU_RD_MISS_PENALTY_CNT_SHIFT (0U)
#define DCACHE_PMU_RD_MISS_PENALTY_CNT_PMU_RD_MISS_PENALTY_CNT_MASK (0xFFFFFFFFU << DCACHE_PMU_RD_MISS_PENALTY_CNT_PMU_RD_MISS_PENALTY_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_WR_MISS_PENALTY_CNT */
#define DCACHE_PMU_WR_MISS_PENALTY_CNT_OFFSET              (0x60U)
#define DCACHE_PMU_WR_MISS_PENALTY_CNT                     (0x0U)
#define DCACHE_PMU_WR_MISS_PENALTY_CNT_PMU_WR_MISS_PENALTY_CNT_SHIFT (0U)
#define DCACHE_PMU_WR_MISS_PENALTY_CNT_PMU_WR_MISS_PENALTY_CNT_MASK (0xFFFFFFFFU << DCACHE_PMU_WR_MISS_PENALTY_CNT_PMU_WR_MISS_PENALTY_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_RD_LAT_CNT */
#define DCACHE_PMU_RD_LAT_CNT_OFFSET                       (0x64U)
#define DCACHE_PMU_RD_LAT_CNT                              (0x0U)
#define DCACHE_PMU_RD_LAT_CNT_PMU_RD_LAT_CNT_SHIFT         (0U)
#define DCACHE_PMU_RD_LAT_CNT_PMU_RD_LAT_CNT_MASK          (0xFFFFFFFFU << DCACHE_PMU_RD_LAT_CNT_PMU_RD_LAT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_WR_LAT_CNT */
#define DCACHE_PMU_WR_LAT_CNT_OFFSET                       (0x68U)
#define DCACHE_PMU_WR_LAT_CNT                              (0x0U)
#define DCACHE_PMU_WR_LAT_CNT_PMU_RD_LAT_CNT_SHIFT         (0U)
#define DCACHE_PMU_WR_LAT_CNT_PMU_RD_LAT_CNT_MASK          (0xFFFFFFFFU << DCACHE_PMU_WR_LAT_CNT_PMU_RD_LAT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* REVISION */
#define DCACHE_REVISION_OFFSET                             (0xF0U)
#define DCACHE_REVISION_REVISION_SHIFT                     (0U)
#define DCACHE_REVISION_REVISION_MASK                      (0xFFFFFFFFU << DCACHE_REVISION_REVISION_SHIFT)              /* 0xFFFFFFFF */
/*****************************************ICACHE*****************************************/
/* CACHE_CTRL */
#define ICACHE_CACHE_CTRL_OFFSET                           (0x0U)
#define ICACHE_CACHE_CTRL_CACHE_EN_SHIFT                   (0U)
#define ICACHE_CACHE_CTRL_CACHE_EN_MASK                    (0x1U << ICACHE_CACHE_CTRL_CACHE_EN_SHIFT)                   /* 0x00000001 */
#define ICACHE_CACHE_CTRL_CACHE_WT_EN_SHIFT                (1U)
#define ICACHE_CACHE_CTRL_CACHE_WT_EN_MASK                 (0x1U << ICACHE_CACHE_CTRL_CACHE_WT_EN_SHIFT)                /* 0x00000002 */
#define ICACHE_CACHE_CTRL_CACHE_HB_EN_SHIFT                (2U)
#define ICACHE_CACHE_CTRL_CACHE_HB_EN_MASK                 (0x1U << ICACHE_CACHE_CTRL_CACHE_HB_EN_SHIFT)                /* 0x00000004 */
#define ICACHE_CACHE_CTRL_CACHE_STB_EN_SHIFT               (3U)
#define ICACHE_CACHE_CTRL_CACHE_STB_EN_MASK                (0x1U << ICACHE_CACHE_CTRL_CACHE_STB_EN_SHIFT)               /* 0x00000008 */
#define ICACHE_CACHE_CTRL_CACHE_FLUSH_SHIFT                (4U)
#define ICACHE_CACHE_CTRL_CACHE_FLUSH_MASK                 (0x1U << ICACHE_CACHE_CTRL_CACHE_FLUSH_SHIFT)                /* 0x00000010 */
#define ICACHE_CACHE_CTRL_CACHE_PMU_EN_SHIFT               (5U)
#define ICACHE_CACHE_CTRL_CACHE_PMU_EN_MASK                (0x1U << ICACHE_CACHE_CTRL_CACHE_PMU_EN_SHIFT)               /* 0x00000020 */
#define ICACHE_CACHE_CTRL_CACHE_BYPASS_SHIFT               (6U)
#define ICACHE_CACHE_CTRL_CACHE_BYPASS_MASK                (0x1U << ICACHE_CACHE_CTRL_CACHE_BYPASS_SHIFT)               /* 0x00000040 */
#define ICACHE_CACHE_CTRL_STB_TIMEOUT_EN_SHIFT             (7U)
#define ICACHE_CACHE_CTRL_STB_TIMEOUT_EN_MASK              (0x1U << ICACHE_CACHE_CTRL_STB_TIMEOUT_EN_SHIFT)             /* 0x00000080 */
#define ICACHE_CACHE_CTRL_CACHE_ENTRY_THRESH_SHIFT         (8U)
#define ICACHE_CACHE_CTRL_CACHE_ENTRY_THRESH_MASK          (0x7U << ICACHE_CACHE_CTRL_CACHE_ENTRY_THRESH_SHIFT)         /* 0x00000700 */
#define ICACHE_CACHE_CTRL_CACHE_MPU_MODE_SHIFT             (12U)
#define ICACHE_CACHE_CTRL_CACHE_MPU_MODE_MASK              (0x1U << ICACHE_CACHE_CTRL_CACHE_MPU_MODE_SHIFT)             /* 0x00001000 */
#define ICACHE_CACHE_CTRL_CACHE_PF_EN_SHIFT                (13U)
#define ICACHE_CACHE_CTRL_CACHE_PF_EN_MASK                 (0x1U << ICACHE_CACHE_CTRL_CACHE_PF_EN_SHIFT)                /* 0x00002000 */
/* CACHE_MAINTAIN0 */
#define ICACHE_CACHE_MAINTAIN0_OFFSET                      (0x4U)
#define ICACHE_CACHE_MAINTAIN0_CACHE_M_VALID_SHIFT         (0U)
#define ICACHE_CACHE_MAINTAIN0_CACHE_M_VALID_MASK          (0x1U << ICACHE_CACHE_MAINTAIN0_CACHE_M_VALID_SHIFT)         /* 0x00000001 */
#define ICACHE_CACHE_MAINTAIN0_CACHE_M_CMD_SHIFT           (1U)
#define ICACHE_CACHE_MAINTAIN0_CACHE_M_CMD_MASK            (0x3U << ICACHE_CACHE_MAINTAIN0_CACHE_M_CMD_SHIFT)           /* 0x00000006 */
#define ICACHE_CACHE_MAINTAIN0_CACHE_M_ADDR_SHIFT          (5U)
#define ICACHE_CACHE_MAINTAIN0_CACHE_M_ADDR_MASK           (0x7FFFFFFU << ICACHE_CACHE_MAINTAIN0_CACHE_M_ADDR_SHIFT)    /* 0xFFFFFFE0 */
/* CACHE_MAINTAIN1 */
#define ICACHE_CACHE_MAINTAIN1_OFFSET                      (0x8U)
#define ICACHE_CACHE_MAINTAIN1_CACHE_M_OFFSET_SHIFT        (0U)
#define ICACHE_CACHE_MAINTAIN1_CACHE_M_OFFSET_MASK         (0xFFFFU << ICACHE_CACHE_MAINTAIN1_CACHE_M_OFFSET_SHIFT)     /* 0x0000FFFF */
/* STB_TIMEOUT_CTRL */
#define ICACHE_STB_TIMEOUT_CTRL_OFFSET                     (0xCU)
#define ICACHE_STB_TIMEOUT_CTRL_STB_TIMEOUT_VALUE_SHIFT    (0U)
#define ICACHE_STB_TIMEOUT_CTRL_STB_TIMEOUT_VALUE_MASK     (0x7FFFFU << ICACHE_STB_TIMEOUT_CTRL_STB_TIMEOUT_VALUE_SHIFT) /* 0x0007FFFF */
/* CACHE_INT_EN */
#define ICACHE_CACHE_INT_EN_OFFSET                         (0x20U)
#define ICACHE_CACHE_INT_EN_ERR_RECORD_EN_SHIFT            (0U)
#define ICACHE_CACHE_INT_EN_ERR_RECORD_EN_MASK             (0x1U << ICACHE_CACHE_INT_EN_ERR_RECORD_EN_SHIFT)            /* 0x00000001 */
/* CACHE_INT_ST */
#define ICACHE_CACHE_INT_ST_OFFSET                         (0x24U)
#define ICACHE_CACHE_INT_ST_AHB_ERROR_STATUS_SHIFT         (0U)
#define ICACHE_CACHE_INT_ST_AHB_ERROR_STATUS_MASK          (0x1U << ICACHE_CACHE_INT_ST_AHB_ERROR_STATUS_SHIFT)         /* 0x00000001 */
/* CACHE_ERR_HADDR */
#define ICACHE_CACHE_ERR_HADDR_OFFSET                      (0x28U)
#define ICACHE_CACHE_ERR_HADDR_STATUS_HADDR_SHIFT          (0U)
#define ICACHE_CACHE_ERR_HADDR_STATUS_HADDR_MASK           (0x1U << ICACHE_CACHE_ERR_HADDR_STATUS_HADDR_SHIFT)          /* 0x00000001 */
/* CACHE_STATUS */
#define ICACHE_CACHE_STATUS_OFFSET                         (0x30U)
#define ICACHE_CACHE_STATUS                                (0x0U)
#define ICACHE_CACHE_STATUS_CACHE_INIT_FINISH_SHIFT        (0U)
#define ICACHE_CACHE_STATUS_CACHE_INIT_FINISH_MASK         (0x1U << ICACHE_CACHE_STATUS_CACHE_INIT_FINISH_SHIFT)        /* 0x00000001 */
#define ICACHE_CACHE_STATUS_CACHE_M_BUSY_SHIFT             (1U)
#define ICACHE_CACHE_STATUS_CACHE_M_BUSY_MASK              (0x1U << ICACHE_CACHE_STATUS_CACHE_M_BUSY_SHIFT)             /* 0x00000002 */
#define ICACHE_CACHE_STATUS_CACHE_FLUSH_DONE_SHIFT         (2U)
#define ICACHE_CACHE_STATUS_CACHE_FLUSH_DONE_MASK          (0x1U << ICACHE_CACHE_STATUS_CACHE_FLUSH_DONE_SHIFT)         /* 0x00000004 */
/* PMU_RD_NUM_CNT */
#define ICACHE_PMU_RD_NUM_CNT_OFFSET                       (0x40U)
#define ICACHE_PMU_RD_NUM_CNT                              (0x0U)
#define ICACHE_PMU_RD_NUM_CNT_PMU_RD_NUM_CNT_SHIFT         (0U)
#define ICACHE_PMU_RD_NUM_CNT_PMU_RD_NUM_CNT_MASK          (0xFFFFFFFFU << ICACHE_PMU_RD_NUM_CNT_PMU_RD_NUM_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_WR_NUM_CNT */
#define ICACHE_PMU_WR_NUM_CNT_OFFSET                       (0x44U)
#define ICACHE_PMU_WR_NUM_CNT                              (0x0U)
#define ICACHE_PMU_WR_NUM_CNT_PMU_WR_NUM_CNT_SHIFT         (0U)
#define ICACHE_PMU_WR_NUM_CNT_PMU_WR_NUM_CNT_MASK          (0xFFFFFFFFU << ICACHE_PMU_WR_NUM_CNT_PMU_WR_NUM_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_SRAM_RD_HIT_CNT */
#define ICACHE_PMU_SRAM_RD_HIT_CNT_OFFSET                  (0x48U)
#define ICACHE_PMU_SRAM_RD_HIT_CNT                         (0x0U)
#define ICACHE_PMU_SRAM_RD_HIT_CNT_PMU_SRAM_RD_HIT_CNT_SHIFT (0U)
#define ICACHE_PMU_SRAM_RD_HIT_CNT_PMU_SRAM_RD_HIT_CNT_MASK (0xFFFFFFFFU << ICACHE_PMU_SRAM_RD_HIT_CNT_PMU_SRAM_RD_HIT_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_HB_RD_HIT_CNT */
#define ICACHE_PMU_HB_RD_HIT_CNT_OFFSET                    (0x4CU)
#define ICACHE_PMU_HB_RD_HIT_CNT                           (0x0U)
#define ICACHE_PMU_HB_RD_HIT_CNT_PMU_HB_RD_HIT_CNT_SHIFT   (0U)
#define ICACHE_PMU_HB_RD_HIT_CNT_PMU_HB_RD_HIT_CNT_MASK    (0xFFFFFFFFU << ICACHE_PMU_HB_RD_HIT_CNT_PMU_HB_RD_HIT_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_STB_RD_HIT_CNT */
#define ICACHE_PMU_STB_RD_HIT_CNT_OFFSET                   (0x50U)
#define ICACHE_PMU_STB_RD_HIT_CNT_PMU_STB_RD_HIT_CNT_SHIFT (0U)
#define ICACHE_PMU_STB_RD_HIT_CNT_PMU_STB_RD_HIT_CNT_MASK  (0xFFFFFFFFU << ICACHE_PMU_STB_RD_HIT_CNT_PMU_STB_RD_HIT_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_RD_HIT_CNT */
#define ICACHE_PMU_RD_HIT_CNT_OFFSET                       (0x54U)
#define ICACHE_PMU_RD_HIT_CNT                              (0x0U)
#define ICACHE_PMU_RD_HIT_CNT_PMU_RD_HIT_CNT_SHIFT         (0U)
#define ICACHE_PMU_RD_HIT_CNT_PMU_RD_HIT_CNT_MASK          (0xFFFFFFFFU << ICACHE_PMU_RD_HIT_CNT_PMU_RD_HIT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_WR_HIT_CNT */
#define ICACHE_PMU_WR_HIT_CNT_OFFSET                       (0x58U)
#define ICACHE_PMU_WR_HIT_CNT                              (0x0U)
#define ICACHE_PMU_WR_HIT_CNT_PMU_WR_HIT_CNT_SHIFT         (0U)
#define ICACHE_PMU_WR_HIT_CNT_PMU_WR_HIT_CNT_MASK          (0xFFFFFFFFU << ICACHE_PMU_WR_HIT_CNT_PMU_WR_HIT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_RD_MISS_PENALTY_CNT */
#define ICACHE_PMU_RD_MISS_PENALTY_CNT_OFFSET              (0x5CU)
#define ICACHE_PMU_RD_MISS_PENALTY_CNT                     (0x0U)
#define ICACHE_PMU_RD_MISS_PENALTY_CNT_PMU_RD_MISS_PENALTY_CNT_SHIFT (0U)
#define ICACHE_PMU_RD_MISS_PENALTY_CNT_PMU_RD_MISS_PENALTY_CNT_MASK (0xFFFFFFFFU << ICACHE_PMU_RD_MISS_PENALTY_CNT_PMU_RD_MISS_PENALTY_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_WR_MISS_PENALTY_CNT */
#define ICACHE_PMU_WR_MISS_PENALTY_CNT_OFFSET              (0x60U)
#define ICACHE_PMU_WR_MISS_PENALTY_CNT                     (0x0U)
#define ICACHE_PMU_WR_MISS_PENALTY_CNT_PMU_WR_MISS_PENALTY_CNT_SHIFT (0U)
#define ICACHE_PMU_WR_MISS_PENALTY_CNT_PMU_WR_MISS_PENALTY_CNT_MASK (0xFFFFFFFFU << ICACHE_PMU_WR_MISS_PENALTY_CNT_PMU_WR_MISS_PENALTY_CNT_SHIFT) /* 0xFFFFFFFF */
/* PMU_RD_LAT_CNT */
#define ICACHE_PMU_RD_LAT_CNT_OFFSET                       (0x64U)
#define ICACHE_PMU_RD_LAT_CNT                              (0x0U)
#define ICACHE_PMU_RD_LAT_CNT_PMU_RD_LAT_CNT_SHIFT         (0U)
#define ICACHE_PMU_RD_LAT_CNT_PMU_RD_LAT_CNT_MASK          (0xFFFFFFFFU << ICACHE_PMU_RD_LAT_CNT_PMU_RD_LAT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* PMU_WR_LAT_CNT */
#define ICACHE_PMU_WR_LAT_CNT_OFFSET                       (0x68U)
#define ICACHE_PMU_WR_LAT_CNT                              (0x0U)
#define ICACHE_PMU_WR_LAT_CNT_PMU_RD_LAT_CNT_SHIFT         (0U)
#define ICACHE_PMU_WR_LAT_CNT_PMU_RD_LAT_CNT_MASK          (0xFFFFFFFFU << ICACHE_PMU_WR_LAT_CNT_PMU_RD_LAT_CNT_SHIFT)  /* 0xFFFFFFFF */
/* REVISION */
#define ICACHE_REVISION_OFFSET                             (0xF0U)
#define ICACHE_REVISION_REVISION_SHIFT                     (0U)
#define ICACHE_REVISION_REVISION_MASK                      (0xFFFFFFFFU << ICACHE_REVISION_REVISION_SHIFT)              /* 0xFFFFFFFF */
/****************************************PMU1_IOC****************************************/
/* GPIO0A_IOMUX_SEL_L */
#define PMU1_IOC_GPIO0A_IOMUX_SEL_L_OFFSET                 (0x0U)
#define PMU1_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A0_SEL_SHIFT      (0U)
#define PMU1_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A0_SEL_MASK       (0xFU << PMU1_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A0_SEL_SHIFT)      /* 0x0000000F */
#define PMU1_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A1_SEL_SHIFT      (4U)
#define PMU1_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A1_SEL_MASK       (0xFU << PMU1_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A1_SEL_SHIFT)      /* 0x000000F0 */
#define PMU1_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A2_SEL_SHIFT      (8U)
#define PMU1_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A2_SEL_MASK       (0xFU << PMU1_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A2_SEL_SHIFT)      /* 0x00000F00 */
#define PMU1_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A3_SEL_SHIFT      (12U)
#define PMU1_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A3_SEL_MASK       (0xFU << PMU1_IOC_GPIO0A_IOMUX_SEL_L_GPIO0A3_SEL_SHIFT)      /* 0x0000F000 */
/* GPIO0A_IOMUX_SEL_H */
#define PMU1_IOC_GPIO0A_IOMUX_SEL_H_OFFSET                 (0x4U)
#define PMU1_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A4_SEL_SHIFT      (0U)
#define PMU1_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A4_SEL_MASK       (0xFU << PMU1_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A4_SEL_SHIFT)      /* 0x0000000F */
#define PMU1_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A5_SEL_SHIFT      (4U)
#define PMU1_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A5_SEL_MASK       (0xFU << PMU1_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A5_SEL_SHIFT)      /* 0x000000F0 */
#define PMU1_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A6_SEL_SHIFT      (8U)
#define PMU1_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A6_SEL_MASK       (0xFU << PMU1_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A6_SEL_SHIFT)      /* 0x00000F00 */
#define PMU1_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A7_SEL_SHIFT      (12U)
#define PMU1_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A7_SEL_MASK       (0xFU << PMU1_IOC_GPIO0A_IOMUX_SEL_H_GPIO0A7_SEL_SHIFT)      /* 0x0000F000 */
/* GPIO0B_IOMUX_SEL_L */
#define PMU1_IOC_GPIO0B_IOMUX_SEL_L_OFFSET                 (0x8U)
#define PMU1_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B0_SEL_SHIFT      (0U)
#define PMU1_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B0_SEL_MASK       (0xFU << PMU1_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B0_SEL_SHIFT)      /* 0x0000000F */
#define PMU1_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B1_SEL_SHIFT      (4U)
#define PMU1_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B1_SEL_MASK       (0xFU << PMU1_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B1_SEL_SHIFT)      /* 0x000000F0 */
#define PMU1_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B2_SEL_SHIFT      (8U)
#define PMU1_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B2_SEL_MASK       (0xFU << PMU1_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B2_SEL_SHIFT)      /* 0x00000F00 */
#define PMU1_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B3_SEL_SHIFT      (12U)
#define PMU1_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B3_SEL_MASK       (0xFU << PMU1_IOC_GPIO0B_IOMUX_SEL_L_GPIO0B3_SEL_SHIFT)      /* 0x0000F000 */
/* GPIO0A_DS_L */
#define PMU1_IOC_GPIO0A_DS_L_OFFSET                        (0x10U)
#define PMU1_IOC_GPIO0A_DS_L_GPIO0A0_DS_SHIFT              (0U)
#define PMU1_IOC_GPIO0A_DS_L_GPIO0A0_DS_MASK               (0x3U << PMU1_IOC_GPIO0A_DS_L_GPIO0A0_DS_SHIFT)              /* 0x00000003 */
#define PMU1_IOC_GPIO0A_DS_L_GPIO0A1_DS_SHIFT              (4U)
#define PMU1_IOC_GPIO0A_DS_L_GPIO0A1_DS_MASK               (0x3U << PMU1_IOC_GPIO0A_DS_L_GPIO0A1_DS_SHIFT)              /* 0x00000030 */
#define PMU1_IOC_GPIO0A_DS_L_GPIO0A2_DS_SHIFT              (8U)
#define PMU1_IOC_GPIO0A_DS_L_GPIO0A2_DS_MASK               (0x3U << PMU1_IOC_GPIO0A_DS_L_GPIO0A2_DS_SHIFT)              /* 0x00000300 */
#define PMU1_IOC_GPIO0A_DS_L_GPIO0A3_DS_SHIFT              (12U)
#define PMU1_IOC_GPIO0A_DS_L_GPIO0A3_DS_MASK               (0x3U << PMU1_IOC_GPIO0A_DS_L_GPIO0A3_DS_SHIFT)              /* 0x00003000 */
/* GPIO0A_DS_H */
#define PMU1_IOC_GPIO0A_DS_H_OFFSET                        (0x14U)
#define PMU1_IOC_GPIO0A_DS_H_GPIO0A4_DS_SHIFT              (0U)
#define PMU1_IOC_GPIO0A_DS_H_GPIO0A4_DS_MASK               (0x3U << PMU1_IOC_GPIO0A_DS_H_GPIO0A4_DS_SHIFT)              /* 0x00000003 */
#define PMU1_IOC_GPIO0A_DS_H_GPIO0A5_DS_SHIFT              (4U)
#define PMU1_IOC_GPIO0A_DS_H_GPIO0A5_DS_MASK               (0x3U << PMU1_IOC_GPIO0A_DS_H_GPIO0A5_DS_SHIFT)              /* 0x00000030 */
#define PMU1_IOC_GPIO0A_DS_H_GPIO0A6_DS_SHIFT              (8U)
#define PMU1_IOC_GPIO0A_DS_H_GPIO0A6_DS_MASK               (0x3U << PMU1_IOC_GPIO0A_DS_H_GPIO0A6_DS_SHIFT)              /* 0x00000300 */
#define PMU1_IOC_GPIO0A_DS_H_GPIO0A7_DS_SHIFT              (12U)
#define PMU1_IOC_GPIO0A_DS_H_GPIO0A7_DS_MASK               (0x3U << PMU1_IOC_GPIO0A_DS_H_GPIO0A7_DS_SHIFT)              /* 0x00003000 */
/* GPIO0B_DS_L */
#define PMU1_IOC_GPIO0B_DS_L_OFFSET                        (0x18U)
#define PMU1_IOC_GPIO0B_DS_L_GPIO0B0_DS_SHIFT              (0U)
#define PMU1_IOC_GPIO0B_DS_L_GPIO0B0_DS_MASK               (0x3U << PMU1_IOC_GPIO0B_DS_L_GPIO0B0_DS_SHIFT)              /* 0x00000003 */
#define PMU1_IOC_GPIO0B_DS_L_GPIO0B1_DS_SHIFT              (4U)
#define PMU1_IOC_GPIO0B_DS_L_GPIO0B1_DS_MASK               (0x3U << PMU1_IOC_GPIO0B_DS_L_GPIO0B1_DS_SHIFT)              /* 0x00000030 */
#define PMU1_IOC_GPIO0B_DS_L_GPIO0B2_DS_SHIFT              (8U)
#define PMU1_IOC_GPIO0B_DS_L_GPIO0B2_DS_MASK               (0x3U << PMU1_IOC_GPIO0B_DS_L_GPIO0B2_DS_SHIFT)              /* 0x00000300 */
#define PMU1_IOC_GPIO0B_DS_L_GPIO0B3_DS_SHIFT              (12U)
#define PMU1_IOC_GPIO0B_DS_L_GPIO0B3_DS_MASK               (0x3U << PMU1_IOC_GPIO0B_DS_L_GPIO0B3_DS_SHIFT)              /* 0x00003000 */
/* GPIO0A_P */
#define PMU1_IOC_GPIO0A_P_OFFSET                           (0x20U)
#define PMU1_IOC_GPIO0A_P_GPIO0A0_PE_SHIFT                 (0U)
#define PMU1_IOC_GPIO0A_P_GPIO0A0_PE_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A0_PE_SHIFT)                 /* 0x00000001 */
#define PMU1_IOC_GPIO0A_P_GPIO0A0_PS_SHIFT                 (1U)
#define PMU1_IOC_GPIO0A_P_GPIO0A0_PS_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A0_PS_SHIFT)                 /* 0x00000002 */
#define PMU1_IOC_GPIO0A_P_GPIO0A1_PE_SHIFT                 (2U)
#define PMU1_IOC_GPIO0A_P_GPIO0A1_PE_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A1_PE_SHIFT)                 /* 0x00000004 */
#define PMU1_IOC_GPIO0A_P_GPIO0A1_PS_SHIFT                 (3U)
#define PMU1_IOC_GPIO0A_P_GPIO0A1_PS_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A1_PS_SHIFT)                 /* 0x00000008 */
#define PMU1_IOC_GPIO0A_P_GPIO0A2_PE_SHIFT                 (4U)
#define PMU1_IOC_GPIO0A_P_GPIO0A2_PE_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A2_PE_SHIFT)                 /* 0x00000010 */
#define PMU1_IOC_GPIO0A_P_GPIO0A2_PS_SHIFT                 (5U)
#define PMU1_IOC_GPIO0A_P_GPIO0A2_PS_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A2_PS_SHIFT)                 /* 0x00000020 */
#define PMU1_IOC_GPIO0A_P_GPIO0A3_PE_SHIFT                 (6U)
#define PMU1_IOC_GPIO0A_P_GPIO0A3_PE_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A3_PE_SHIFT)                 /* 0x00000040 */
#define PMU1_IOC_GPIO0A_P_GPIO0A3_PS_SHIFT                 (7U)
#define PMU1_IOC_GPIO0A_P_GPIO0A3_PS_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A3_PS_SHIFT)                 /* 0x00000080 */
#define PMU1_IOC_GPIO0A_P_GPIO0A4_PE_SHIFT                 (8U)
#define PMU1_IOC_GPIO0A_P_GPIO0A4_PE_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A4_PE_SHIFT)                 /* 0x00000100 */
#define PMU1_IOC_GPIO0A_P_GPIO0A4_PS_SHIFT                 (9U)
#define PMU1_IOC_GPIO0A_P_GPIO0A4_PS_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A4_PS_SHIFT)                 /* 0x00000200 */
#define PMU1_IOC_GPIO0A_P_GPIO0A5_PE_SHIFT                 (10U)
#define PMU1_IOC_GPIO0A_P_GPIO0A5_PE_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A5_PE_SHIFT)                 /* 0x00000400 */
#define PMU1_IOC_GPIO0A_P_GPIO0A5_PS_SHIFT                 (11U)
#define PMU1_IOC_GPIO0A_P_GPIO0A5_PS_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A5_PS_SHIFT)                 /* 0x00000800 */
#define PMU1_IOC_GPIO0A_P_GPIO0A6_PE_SHIFT                 (12U)
#define PMU1_IOC_GPIO0A_P_GPIO0A6_PE_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A6_PE_SHIFT)                 /* 0x00001000 */
#define PMU1_IOC_GPIO0A_P_GPIO0A6_PS_SHIFT                 (13U)
#define PMU1_IOC_GPIO0A_P_GPIO0A6_PS_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A6_PS_SHIFT)                 /* 0x00002000 */
#define PMU1_IOC_GPIO0A_P_GPIO0A7_PE_SHIFT                 (14U)
#define PMU1_IOC_GPIO0A_P_GPIO0A7_PE_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A7_PE_SHIFT)                 /* 0x00004000 */
#define PMU1_IOC_GPIO0A_P_GPIO0A7_PS_SHIFT                 (15U)
#define PMU1_IOC_GPIO0A_P_GPIO0A7_PS_MASK                  (0x1U << PMU1_IOC_GPIO0A_P_GPIO0A7_PS_SHIFT)                 /* 0x00008000 */
/* GPIO0B_P */
#define PMU1_IOC_GPIO0B_P_OFFSET                           (0x24U)
#define PMU1_IOC_GPIO0B_P_GPIO0B0_PE_SHIFT                 (0U)
#define PMU1_IOC_GPIO0B_P_GPIO0B0_PE_MASK                  (0x1U << PMU1_IOC_GPIO0B_P_GPIO0B0_PE_SHIFT)                 /* 0x00000001 */
#define PMU1_IOC_GPIO0B_P_GPIO0B0_PS_SHIFT                 (1U)
#define PMU1_IOC_GPIO0B_P_GPIO0B0_PS_MASK                  (0x1U << PMU1_IOC_GPIO0B_P_GPIO0B0_PS_SHIFT)                 /* 0x00000002 */
#define PMU1_IOC_GPIO0B_P_GPIO0B1_PE_SHIFT                 (2U)
#define PMU1_IOC_GPIO0B_P_GPIO0B1_PE_MASK                  (0x1U << PMU1_IOC_GPIO0B_P_GPIO0B1_PE_SHIFT)                 /* 0x00000004 */
#define PMU1_IOC_GPIO0B_P_GPIO0B1_PS_SHIFT                 (3U)
#define PMU1_IOC_GPIO0B_P_GPIO0B1_PS_MASK                  (0x1U << PMU1_IOC_GPIO0B_P_GPIO0B1_PS_SHIFT)                 /* 0x00000008 */
#define PMU1_IOC_GPIO0B_P_GPIO0B2_PE_SHIFT                 (4U)
#define PMU1_IOC_GPIO0B_P_GPIO0B2_PE_MASK                  (0x1U << PMU1_IOC_GPIO0B_P_GPIO0B2_PE_SHIFT)                 /* 0x00000010 */
#define PMU1_IOC_GPIO0B_P_GPIO0B2_PS_SHIFT                 (5U)
#define PMU1_IOC_GPIO0B_P_GPIO0B2_PS_MASK                  (0x1U << PMU1_IOC_GPIO0B_P_GPIO0B2_PS_SHIFT)                 /* 0x00000020 */
#define PMU1_IOC_GPIO0B_P_GPIO0B3_PE_SHIFT                 (6U)
#define PMU1_IOC_GPIO0B_P_GPIO0B3_PE_MASK                  (0x1U << PMU1_IOC_GPIO0B_P_GPIO0B3_PE_SHIFT)                 /* 0x00000040 */
#define PMU1_IOC_GPIO0B_P_GPIO0B3_PS_SHIFT                 (7U)
#define PMU1_IOC_GPIO0B_P_GPIO0B3_PS_MASK                  (0x1U << PMU1_IOC_GPIO0B_P_GPIO0B3_PS_SHIFT)                 /* 0x00000080 */
/* GPIO0A_IE */
#define PMU1_IOC_GPIO0A_IE_OFFSET                          (0x28U)
#define PMU1_IOC_GPIO0A_IE_GPIO0A0_IE_SHIFT                (0U)
#define PMU1_IOC_GPIO0A_IE_GPIO0A0_IE_MASK                 (0x1U << PMU1_IOC_GPIO0A_IE_GPIO0A0_IE_SHIFT)                /* 0x00000001 */
#define PMU1_IOC_GPIO0A_IE_GPIO0A1_IE_SHIFT                (1U)
#define PMU1_IOC_GPIO0A_IE_GPIO0A1_IE_MASK                 (0x1U << PMU1_IOC_GPIO0A_IE_GPIO0A1_IE_SHIFT)                /* 0x00000002 */
#define PMU1_IOC_GPIO0A_IE_GPIO0A2_IE_SHIFT                (2U)
#define PMU1_IOC_GPIO0A_IE_GPIO0A2_IE_MASK                 (0x1U << PMU1_IOC_GPIO0A_IE_GPIO0A2_IE_SHIFT)                /* 0x00000004 */
#define PMU1_IOC_GPIO0A_IE_GPIO0A3_IE_SHIFT                (3U)
#define PMU1_IOC_GPIO0A_IE_GPIO0A3_IE_MASK                 (0x1U << PMU1_IOC_GPIO0A_IE_GPIO0A3_IE_SHIFT)                /* 0x00000008 */
#define PMU1_IOC_GPIO0A_IE_GPIO0A4_IE_SHIFT                (4U)
#define PMU1_IOC_GPIO0A_IE_GPIO0A4_IE_MASK                 (0x1U << PMU1_IOC_GPIO0A_IE_GPIO0A4_IE_SHIFT)                /* 0x00000010 */
#define PMU1_IOC_GPIO0A_IE_GPIO0A5_IE_SHIFT                (5U)
#define PMU1_IOC_GPIO0A_IE_GPIO0A5_IE_MASK                 (0x1U << PMU1_IOC_GPIO0A_IE_GPIO0A5_IE_SHIFT)                /* 0x00000020 */
#define PMU1_IOC_GPIO0A_IE_GPIO0A6_IE_SHIFT                (6U)
#define PMU1_IOC_GPIO0A_IE_GPIO0A6_IE_MASK                 (0x1U << PMU1_IOC_GPIO0A_IE_GPIO0A6_IE_SHIFT)                /* 0x00000040 */
#define PMU1_IOC_GPIO0A_IE_GPIO0A7_IE_SHIFT                (7U)
#define PMU1_IOC_GPIO0A_IE_GPIO0A7_IE_MASK                 (0x1U << PMU1_IOC_GPIO0A_IE_GPIO0A7_IE_SHIFT)                /* 0x00000080 */
/* GPIO0B_IE */
#define PMU1_IOC_GPIO0B_IE_OFFSET                          (0x2CU)
#define PMU1_IOC_GPIO0B_IE_GPIO0B0_IE_SHIFT                (0U)
#define PMU1_IOC_GPIO0B_IE_GPIO0B0_IE_MASK                 (0x1U << PMU1_IOC_GPIO0B_IE_GPIO0B0_IE_SHIFT)                /* 0x00000001 */
#define PMU1_IOC_GPIO0B_IE_GPIO0B1_IE_SHIFT                (1U)
#define PMU1_IOC_GPIO0B_IE_GPIO0B1_IE_MASK                 (0x1U << PMU1_IOC_GPIO0B_IE_GPIO0B1_IE_SHIFT)                /* 0x00000002 */
#define PMU1_IOC_GPIO0B_IE_GPIO0B2_IE_SHIFT                (2U)
#define PMU1_IOC_GPIO0B_IE_GPIO0B2_IE_MASK                 (0x1U << PMU1_IOC_GPIO0B_IE_GPIO0B2_IE_SHIFT)                /* 0x00000004 */
#define PMU1_IOC_GPIO0B_IE_GPIO0B3_IE_SHIFT                (3U)
#define PMU1_IOC_GPIO0B_IE_GPIO0B3_IE_MASK                 (0x1U << PMU1_IOC_GPIO0B_IE_GPIO0B3_IE_SHIFT)                /* 0x00000008 */
/* GPIO0A_SMT */
#define PMU1_IOC_GPIO0A_SMT_OFFSET                         (0x30U)
#define PMU1_IOC_GPIO0A_SMT_GPIO0A0_SMT_SHIFT              (0U)
#define PMU1_IOC_GPIO0A_SMT_GPIO0A0_SMT_MASK               (0x1U << PMU1_IOC_GPIO0A_SMT_GPIO0A0_SMT_SHIFT)              /* 0x00000001 */
#define PMU1_IOC_GPIO0A_SMT_GPIO0A1_SMT_SHIFT              (1U)
#define PMU1_IOC_GPIO0A_SMT_GPIO0A1_SMT_MASK               (0x1U << PMU1_IOC_GPIO0A_SMT_GPIO0A1_SMT_SHIFT)              /* 0x00000002 */
#define PMU1_IOC_GPIO0A_SMT_GPIO0A2_SMT_SHIFT              (2U)
#define PMU1_IOC_GPIO0A_SMT_GPIO0A2_SMT_MASK               (0x1U << PMU1_IOC_GPIO0A_SMT_GPIO0A2_SMT_SHIFT)              /* 0x00000004 */
#define PMU1_IOC_GPIO0A_SMT_GPIO0A3_SMT_SHIFT              (3U)
#define PMU1_IOC_GPIO0A_SMT_GPIO0A3_SMT_MASK               (0x1U << PMU1_IOC_GPIO0A_SMT_GPIO0A3_SMT_SHIFT)              /* 0x00000008 */
#define PMU1_IOC_GPIO0A_SMT_GPIO0A4_SMT_SHIFT              (4U)
#define PMU1_IOC_GPIO0A_SMT_GPIO0A4_SMT_MASK               (0x1U << PMU1_IOC_GPIO0A_SMT_GPIO0A4_SMT_SHIFT)              /* 0x00000010 */
#define PMU1_IOC_GPIO0A_SMT_GPIO0A5_SMT_SHIFT              (5U)
#define PMU1_IOC_GPIO0A_SMT_GPIO0A5_SMT_MASK               (0x1U << PMU1_IOC_GPIO0A_SMT_GPIO0A5_SMT_SHIFT)              /* 0x00000020 */
#define PMU1_IOC_GPIO0A_SMT_GPIO0A6_SMT_SHIFT              (6U)
#define PMU1_IOC_GPIO0A_SMT_GPIO0A6_SMT_MASK               (0x1U << PMU1_IOC_GPIO0A_SMT_GPIO0A6_SMT_SHIFT)              /* 0x00000040 */
#define PMU1_IOC_GPIO0A_SMT_GPIO0A7_SMT_SHIFT              (7U)
#define PMU1_IOC_GPIO0A_SMT_GPIO0A7_SMT_MASK               (0x1U << PMU1_IOC_GPIO0A_SMT_GPIO0A7_SMT_SHIFT)              /* 0x00000080 */
/* GPIO0B_SMT */
#define PMU1_IOC_GPIO0B_SMT_OFFSET                         (0x34U)
#define PMU1_IOC_GPIO0B_SMT_GPIO0B0_SMT_SHIFT              (0U)
#define PMU1_IOC_GPIO0B_SMT_GPIO0B0_SMT_MASK               (0x1U << PMU1_IOC_GPIO0B_SMT_GPIO0B0_SMT_SHIFT)              /* 0x00000001 */
#define PMU1_IOC_GPIO0B_SMT_GPIO0B1_SMT_SHIFT              (1U)
#define PMU1_IOC_GPIO0B_SMT_GPIO0B1_SMT_MASK               (0x1U << PMU1_IOC_GPIO0B_SMT_GPIO0B1_SMT_SHIFT)              /* 0x00000002 */
#define PMU1_IOC_GPIO0B_SMT_GPIO0B2_SMT_SHIFT              (2U)
#define PMU1_IOC_GPIO0B_SMT_GPIO0B2_SMT_MASK               (0x1U << PMU1_IOC_GPIO0B_SMT_GPIO0B2_SMT_SHIFT)              /* 0x00000004 */
#define PMU1_IOC_GPIO0B_SMT_GPIO0B3_SMT_SHIFT              (3U)
#define PMU1_IOC_GPIO0B_SMT_GPIO0B3_SMT_MASK               (0x1U << PMU1_IOC_GPIO0B_SMT_GPIO0B3_SMT_SHIFT)              /* 0x00000008 */
/* GPIO0A_PDIS */
#define PMU1_IOC_GPIO0A_PDIS_OFFSET                        (0x38U)
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A0_PULL_DIS_SHIFT        (0U)
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A0_PULL_DIS_MASK         (0x1U << PMU1_IOC_GPIO0A_PDIS_GPIO0A0_PULL_DIS_SHIFT)        /* 0x00000001 */
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A1_PULL_DIS_SHIFT        (1U)
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A1_PULL_DIS_MASK         (0x1U << PMU1_IOC_GPIO0A_PDIS_GPIO0A1_PULL_DIS_SHIFT)        /* 0x00000002 */
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A2_PULL_DIS_SHIFT        (2U)
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A2_PULL_DIS_MASK         (0x1U << PMU1_IOC_GPIO0A_PDIS_GPIO0A2_PULL_DIS_SHIFT)        /* 0x00000004 */
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A3_PULL_DIS_SHIFT        (3U)
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A3_PULL_DIS_MASK         (0x1U << PMU1_IOC_GPIO0A_PDIS_GPIO0A3_PULL_DIS_SHIFT)        /* 0x00000008 */
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A4_PULL_DIS_SHIFT        (4U)
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A4_PULL_DIS_MASK         (0x1U << PMU1_IOC_GPIO0A_PDIS_GPIO0A4_PULL_DIS_SHIFT)        /* 0x00000010 */
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A5_PULL_DIS_SHIFT        (5U)
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A5_PULL_DIS_MASK         (0x1U << PMU1_IOC_GPIO0A_PDIS_GPIO0A5_PULL_DIS_SHIFT)        /* 0x00000020 */
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A6_PULL_DIS_SHIFT        (6U)
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A6_PULL_DIS_MASK         (0x1U << PMU1_IOC_GPIO0A_PDIS_GPIO0A6_PULL_DIS_SHIFT)        /* 0x00000040 */
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A7_PULL_DIS_SHIFT        (7U)
#define PMU1_IOC_GPIO0A_PDIS_GPIO0A7_PULL_DIS_MASK         (0x1U << PMU1_IOC_GPIO0A_PDIS_GPIO0A7_PULL_DIS_SHIFT)        /* 0x00000080 */
/* GPIO0B_PDIS */
#define PMU1_IOC_GPIO0B_PDIS_OFFSET                        (0x3CU)
#define PMU1_IOC_GPIO0B_PDIS_GPIO0B0_PULL_DIS_SHIFT        (0U)
#define PMU1_IOC_GPIO0B_PDIS_GPIO0B0_PULL_DIS_MASK         (0x1U << PMU1_IOC_GPIO0B_PDIS_GPIO0B0_PULL_DIS_SHIFT)        /* 0x00000001 */
#define PMU1_IOC_GPIO0B_PDIS_GPIO0B1_PULL_DIS_SHIFT        (1U)
#define PMU1_IOC_GPIO0B_PDIS_GPIO0B1_PULL_DIS_MASK         (0x1U << PMU1_IOC_GPIO0B_PDIS_GPIO0B1_PULL_DIS_SHIFT)        /* 0x00000002 */
#define PMU1_IOC_GPIO0B_PDIS_GPIO0B2_PULL_DIS_SHIFT        (2U)
#define PMU1_IOC_GPIO0B_PDIS_GPIO0B2_PULL_DIS_MASK         (0x1U << PMU1_IOC_GPIO0B_PDIS_GPIO0B2_PULL_DIS_SHIFT)        /* 0x00000004 */
#define PMU1_IOC_GPIO0B_PDIS_GPIO0B3_PULL_DIS_SHIFT        (3U)
#define PMU1_IOC_GPIO0B_PDIS_GPIO0B3_PULL_DIS_MASK         (0x1U << PMU1_IOC_GPIO0B_PDIS_GPIO0B3_PULL_DIS_SHIFT)        /* 0x00000008 */
/* XIN_CON */
#define PMU1_IOC_XIN_CON_OFFSET                            (0x40U)
#define PMU1_IOC_XIN_CON_XIN_OSC_EN_SHIFT                  (0U)
#define PMU1_IOC_XIN_CON_XIN_OSC_EN_MASK                   (0x1U << PMU1_IOC_XIN_CON_XIN_OSC_EN_SHIFT)                  /* 0x00000001 */
#define PMU1_IOC_XIN_CON_XIN_OSC_SF_SHIFT                  (2U)
#define PMU1_IOC_XIN_CON_XIN_OSC_SF_MASK                   (0x3U << PMU1_IOC_XIN_CON_XIN_OSC_SF_SHIFT)                  /* 0x0000000C */
/****************************************PMU2_IOC****************************************/
/* GPIO0B_IOMUX_SEL_H */
#define PMU2_IOC_GPIO0B_IOMUX_SEL_H_OFFSET                 (0x0U)
#define PMU2_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT      (4U)
#define PMU2_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_MASK       (0xFU << PMU2_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT)      /* 0x000000F0 */
#define PMU2_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT      (8U)
#define PMU2_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_MASK       (0xFU << PMU2_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT)      /* 0x00000F00 */
#define PMU2_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT      (12U)
#define PMU2_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_MASK       (0xFU << PMU2_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT)      /* 0x0000F000 */
/* GPIO0C_IOMUX_SEL_L */
#define PMU2_IOC_GPIO0C_IOMUX_SEL_L_OFFSET                 (0x4U)
#define PMU2_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT      (0U)
#define PMU2_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_MASK       (0xFU << PMU2_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT)      /* 0x0000000F */
#define PMU2_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_SHIFT      (4U)
#define PMU2_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_MASK       (0xFU << PMU2_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C1_SEL_SHIFT)      /* 0x000000F0 */
#define PMU2_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_SHIFT      (8U)
#define PMU2_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_MASK       (0xFU << PMU2_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C2_SEL_SHIFT)      /* 0x00000F00 */
#define PMU2_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_SHIFT      (12U)
#define PMU2_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_MASK       (0xFU << PMU2_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C3_SEL_SHIFT)      /* 0x0000F000 */
/* GPIO0C_IOMUX_SEL_H */
#define PMU2_IOC_GPIO0C_IOMUX_SEL_H_OFFSET                 (0x8U)
#define PMU2_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT      (0U)
#define PMU2_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_MASK       (0xFU << PMU2_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT)      /* 0x0000000F */
#define PMU2_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT      (4U)
#define PMU2_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_MASK       (0xFU << PMU2_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT)      /* 0x000000F0 */
#define PMU2_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT      (8U)
#define PMU2_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_MASK       (0xFU << PMU2_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT)      /* 0x00000F00 */
#define PMU2_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT      (12U)
#define PMU2_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_MASK       (0xFU << PMU2_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT)      /* 0x0000F000 */
/* GPIO0D_IOMUX_SEL_L */
#define PMU2_IOC_GPIO0D_IOMUX_SEL_L_OFFSET                 (0xCU)
#define PMU2_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT      (0U)
#define PMU2_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_MASK       (0xFU << PMU2_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT)      /* 0x0000000F */
#define PMU2_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT      (4U)
#define PMU2_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_MASK       (0xFU << PMU2_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT)      /* 0x000000F0 */
#define PMU2_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT      (8U)
#define PMU2_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_MASK       (0xFU << PMU2_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT)      /* 0x00000F00 */
#define PMU2_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT      (12U)
#define PMU2_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_MASK       (0xFU << PMU2_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT)      /* 0x0000F000 */
/* GPIO0D_IOMUX_SEL_H */
#define PMU2_IOC_GPIO0D_IOMUX_SEL_H_OFFSET                 (0x10U)
#define PMU2_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT      (0U)
#define PMU2_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_MASK       (0xFU << PMU2_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT)      /* 0x0000000F */
#define PMU2_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT      (4U)
#define PMU2_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_MASK       (0xFU << PMU2_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT)      /* 0x000000F0 */
#define PMU2_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_SHIFT      (8U)
#define PMU2_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_MASK       (0xFU << PMU2_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D6_SEL_SHIFT)      /* 0x00000F00 */
/* GPIO0B_DS_H */
#define PMU2_IOC_GPIO0B_DS_H_OFFSET                        (0x14U)
#define PMU2_IOC_GPIO0B_DS_H_GPIO0B5_DS_SHIFT              (4U)
#define PMU2_IOC_GPIO0B_DS_H_GPIO0B5_DS_MASK               (0x7U << PMU2_IOC_GPIO0B_DS_H_GPIO0B5_DS_SHIFT)              /* 0x00000070 */
#define PMU2_IOC_GPIO0B_DS_H_GPIO0B6_DS_SHIFT              (8U)
#define PMU2_IOC_GPIO0B_DS_H_GPIO0B6_DS_MASK               (0x7U << PMU2_IOC_GPIO0B_DS_H_GPIO0B6_DS_SHIFT)              /* 0x00000700 */
#define PMU2_IOC_GPIO0B_DS_H_GPIO0B7_DS_SHIFT              (12U)
#define PMU2_IOC_GPIO0B_DS_H_GPIO0B7_DS_MASK               (0x7U << PMU2_IOC_GPIO0B_DS_H_GPIO0B7_DS_SHIFT)              /* 0x00007000 */
/* GPIO0C_DS_L */
#define PMU2_IOC_GPIO0C_DS_L_OFFSET                        (0x18U)
#define PMU2_IOC_GPIO0C_DS_L_GPIO0C0_DS_SHIFT              (0U)
#define PMU2_IOC_GPIO0C_DS_L_GPIO0C0_DS_MASK               (0x7U << PMU2_IOC_GPIO0C_DS_L_GPIO0C0_DS_SHIFT)              /* 0x00000007 */
#define PMU2_IOC_GPIO0C_DS_L_GPIO0C1_DS_SHIFT              (4U)
#define PMU2_IOC_GPIO0C_DS_L_GPIO0C1_DS_MASK               (0x7U << PMU2_IOC_GPIO0C_DS_L_GPIO0C1_DS_SHIFT)              /* 0x00000070 */
#define PMU2_IOC_GPIO0C_DS_L_GPIO0C2_DS_SHIFT              (8U)
#define PMU2_IOC_GPIO0C_DS_L_GPIO0C2_DS_MASK               (0x7U << PMU2_IOC_GPIO0C_DS_L_GPIO0C2_DS_SHIFT)              /* 0x00000700 */
#define PMU2_IOC_GPIO0C_DS_L_GPIO0C3_DS_SHIFT              (12U)
#define PMU2_IOC_GPIO0C_DS_L_GPIO0C3_DS_MASK               (0x7U << PMU2_IOC_GPIO0C_DS_L_GPIO0C3_DS_SHIFT)              /* 0x00007000 */
/* GPIO0C_DS_H */
#define PMU2_IOC_GPIO0C_DS_H_OFFSET                        (0x1CU)
#define PMU2_IOC_GPIO0C_DS_H_GPIO0C4_DS_SHIFT              (0U)
#define PMU2_IOC_GPIO0C_DS_H_GPIO0C4_DS_MASK               (0x7U << PMU2_IOC_GPIO0C_DS_H_GPIO0C4_DS_SHIFT)              /* 0x00000007 */
#define PMU2_IOC_GPIO0C_DS_H_GPIO0C5_DS_SHIFT              (4U)
#define PMU2_IOC_GPIO0C_DS_H_GPIO0C5_DS_MASK               (0x7U << PMU2_IOC_GPIO0C_DS_H_GPIO0C5_DS_SHIFT)              /* 0x00000070 */
#define PMU2_IOC_GPIO0C_DS_H_GPIO0C6_DS_SHIFT              (8U)
#define PMU2_IOC_GPIO0C_DS_H_GPIO0C6_DS_MASK               (0x7U << PMU2_IOC_GPIO0C_DS_H_GPIO0C6_DS_SHIFT)              /* 0x00000700 */
#define PMU2_IOC_GPIO0C_DS_H_GPIO0C7_DS_SHIFT              (12U)
#define PMU2_IOC_GPIO0C_DS_H_GPIO0C7_DS_MASK               (0x7U << PMU2_IOC_GPIO0C_DS_H_GPIO0C7_DS_SHIFT)              /* 0x00007000 */
/* GPIO0D_DS_L */
#define PMU2_IOC_GPIO0D_DS_L_OFFSET                        (0x20U)
#define PMU2_IOC_GPIO0D_DS_L_GPIO0D0_DS_SHIFT              (0U)
#define PMU2_IOC_GPIO0D_DS_L_GPIO0D0_DS_MASK               (0x7U << PMU2_IOC_GPIO0D_DS_L_GPIO0D0_DS_SHIFT)              /* 0x00000007 */
#define PMU2_IOC_GPIO0D_DS_L_GPIO0D1_DS_SHIFT              (4U)
#define PMU2_IOC_GPIO0D_DS_L_GPIO0D1_DS_MASK               (0x7U << PMU2_IOC_GPIO0D_DS_L_GPIO0D1_DS_SHIFT)              /* 0x00000070 */
#define PMU2_IOC_GPIO0D_DS_L_GPIO0D2_DS_SHIFT              (8U)
#define PMU2_IOC_GPIO0D_DS_L_GPIO0D2_DS_MASK               (0x7U << PMU2_IOC_GPIO0D_DS_L_GPIO0D2_DS_SHIFT)              /* 0x00000700 */
#define PMU2_IOC_GPIO0D_DS_L_GPIO0D3_DS_SHIFT              (12U)
#define PMU2_IOC_GPIO0D_DS_L_GPIO0D3_DS_MASK               (0x7U << PMU2_IOC_GPIO0D_DS_L_GPIO0D3_DS_SHIFT)              /* 0x00007000 */
/* GPIO0D_DS_H */
#define PMU2_IOC_GPIO0D_DS_H_OFFSET                        (0x24U)
#define PMU2_IOC_GPIO0D_DS_H_GPIO0D4_DS_SHIFT              (0U)
#define PMU2_IOC_GPIO0D_DS_H_GPIO0D4_DS_MASK               (0x7U << PMU2_IOC_GPIO0D_DS_H_GPIO0D4_DS_SHIFT)              /* 0x00000007 */
#define PMU2_IOC_GPIO0D_DS_H_GPIO0D5_DS_SHIFT              (4U)
#define PMU2_IOC_GPIO0D_DS_H_GPIO0D5_DS_MASK               (0x7U << PMU2_IOC_GPIO0D_DS_H_GPIO0D5_DS_SHIFT)              /* 0x00000070 */
#define PMU2_IOC_GPIO0D_DS_H_GPIO0D6_DS_SHIFT              (8U)
#define PMU2_IOC_GPIO0D_DS_H_GPIO0D6_DS_MASK               (0x7U << PMU2_IOC_GPIO0D_DS_H_GPIO0D6_DS_SHIFT)              /* 0x00000700 */
/* GPIO0B_P */
#define PMU2_IOC_GPIO0B_P_OFFSET                           (0x28U)
#define PMU2_IOC_GPIO0B_P_GPIO0B5_PE_SHIFT                 (10U)
#define PMU2_IOC_GPIO0B_P_GPIO0B5_PE_MASK                  (0x1U << PMU2_IOC_GPIO0B_P_GPIO0B5_PE_SHIFT)                 /* 0x00000400 */
#define PMU2_IOC_GPIO0B_P_GPIO0B5_PS_SHIFT                 (11U)
#define PMU2_IOC_GPIO0B_P_GPIO0B5_PS_MASK                  (0x1U << PMU2_IOC_GPIO0B_P_GPIO0B5_PS_SHIFT)                 /* 0x00000800 */
#define PMU2_IOC_GPIO0B_P_GPIO0B6_PE_SHIFT                 (12U)
#define PMU2_IOC_GPIO0B_P_GPIO0B6_PE_MASK                  (0x1U << PMU2_IOC_GPIO0B_P_GPIO0B6_PE_SHIFT)                 /* 0x00001000 */
#define PMU2_IOC_GPIO0B_P_GPIO0B6_PS_SHIFT                 (13U)
#define PMU2_IOC_GPIO0B_P_GPIO0B6_PS_MASK                  (0x1U << PMU2_IOC_GPIO0B_P_GPIO0B6_PS_SHIFT)                 /* 0x00002000 */
#define PMU2_IOC_GPIO0B_P_GPIO0B7_PE_SHIFT                 (14U)
#define PMU2_IOC_GPIO0B_P_GPIO0B7_PE_MASK                  (0x1U << PMU2_IOC_GPIO0B_P_GPIO0B7_PE_SHIFT)                 /* 0x00004000 */
#define PMU2_IOC_GPIO0B_P_GPIO0B7_PS_SHIFT                 (15U)
#define PMU2_IOC_GPIO0B_P_GPIO0B7_PS_MASK                  (0x1U << PMU2_IOC_GPIO0B_P_GPIO0B7_PS_SHIFT)                 /* 0x00008000 */
/* GPIO0C_P */
#define PMU2_IOC_GPIO0C_P_OFFSET                           (0x2CU)
#define PMU2_IOC_GPIO0C_P_GPIO0C0_PE_SHIFT                 (0U)
#define PMU2_IOC_GPIO0C_P_GPIO0C0_PE_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C0_PE_SHIFT)                 /* 0x00000001 */
#define PMU2_IOC_GPIO0C_P_GPIO0C0_PS_SHIFT                 (1U)
#define PMU2_IOC_GPIO0C_P_GPIO0C0_PS_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C0_PS_SHIFT)                 /* 0x00000002 */
#define PMU2_IOC_GPIO0C_P_GPIO0C1_PE_SHIFT                 (2U)
#define PMU2_IOC_GPIO0C_P_GPIO0C1_PE_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C1_PE_SHIFT)                 /* 0x00000004 */
#define PMU2_IOC_GPIO0C_P_GPIO0C1_PS_SHIFT                 (3U)
#define PMU2_IOC_GPIO0C_P_GPIO0C1_PS_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C1_PS_SHIFT)                 /* 0x00000008 */
#define PMU2_IOC_GPIO0C_P_GPIO0C2_PE_SHIFT                 (4U)
#define PMU2_IOC_GPIO0C_P_GPIO0C2_PE_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C2_PE_SHIFT)                 /* 0x00000010 */
#define PMU2_IOC_GPIO0C_P_GPIO0C2_PS_SHIFT                 (5U)
#define PMU2_IOC_GPIO0C_P_GPIO0C2_PS_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C2_PS_SHIFT)                 /* 0x00000020 */
#define PMU2_IOC_GPIO0C_P_GPIO0C3_PE_SHIFT                 (6U)
#define PMU2_IOC_GPIO0C_P_GPIO0C3_PE_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C3_PE_SHIFT)                 /* 0x00000040 */
#define PMU2_IOC_GPIO0C_P_GPIO0C3_PS_SHIFT                 (7U)
#define PMU2_IOC_GPIO0C_P_GPIO0C3_PS_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C3_PS_SHIFT)                 /* 0x00000080 */
#define PMU2_IOC_GPIO0C_P_GPIO0C4_PE_SHIFT                 (8U)
#define PMU2_IOC_GPIO0C_P_GPIO0C4_PE_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C4_PE_SHIFT)                 /* 0x00000100 */
#define PMU2_IOC_GPIO0C_P_GPIO0C4_PS_SHIFT                 (9U)
#define PMU2_IOC_GPIO0C_P_GPIO0C4_PS_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C4_PS_SHIFT)                 /* 0x00000200 */
#define PMU2_IOC_GPIO0C_P_GPIO0C5_PE_SHIFT                 (10U)
#define PMU2_IOC_GPIO0C_P_GPIO0C5_PE_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C5_PE_SHIFT)                 /* 0x00000400 */
#define PMU2_IOC_GPIO0C_P_GPIO0C5_PS_SHIFT                 (11U)
#define PMU2_IOC_GPIO0C_P_GPIO0C5_PS_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C5_PS_SHIFT)                 /* 0x00000800 */
#define PMU2_IOC_GPIO0C_P_GPIO0C6_PE_SHIFT                 (12U)
#define PMU2_IOC_GPIO0C_P_GPIO0C6_PE_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C6_PE_SHIFT)                 /* 0x00001000 */
#define PMU2_IOC_GPIO0C_P_GPIO0C6_PS_SHIFT                 (13U)
#define PMU2_IOC_GPIO0C_P_GPIO0C6_PS_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C6_PS_SHIFT)                 /* 0x00002000 */
#define PMU2_IOC_GPIO0C_P_GPIO0C7_PE_SHIFT                 (14U)
#define PMU2_IOC_GPIO0C_P_GPIO0C7_PE_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C7_PE_SHIFT)                 /* 0x00004000 */
#define PMU2_IOC_GPIO0C_P_GPIO0C7_PS_SHIFT                 (15U)
#define PMU2_IOC_GPIO0C_P_GPIO0C7_PS_MASK                  (0x1U << PMU2_IOC_GPIO0C_P_GPIO0C7_PS_SHIFT)                 /* 0x00008000 */
/* GPIO0D_P */
#define PMU2_IOC_GPIO0D_P_OFFSET                           (0x30U)
#define PMU2_IOC_GPIO0D_P_GPIO0D0_PE_SHIFT                 (0U)
#define PMU2_IOC_GPIO0D_P_GPIO0D0_PE_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D0_PE_SHIFT)                 /* 0x00000001 */
#define PMU2_IOC_GPIO0D_P_GPIO0D0_PS_SHIFT                 (1U)
#define PMU2_IOC_GPIO0D_P_GPIO0D0_PS_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D0_PS_SHIFT)                 /* 0x00000002 */
#define PMU2_IOC_GPIO0D_P_GPIO0D1_PE_SHIFT                 (2U)
#define PMU2_IOC_GPIO0D_P_GPIO0D1_PE_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D1_PE_SHIFT)                 /* 0x00000004 */
#define PMU2_IOC_GPIO0D_P_GPIO0D1_PS_SHIFT                 (3U)
#define PMU2_IOC_GPIO0D_P_GPIO0D1_PS_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D1_PS_SHIFT)                 /* 0x00000008 */
#define PMU2_IOC_GPIO0D_P_GPIO0D2_PE_SHIFT                 (4U)
#define PMU2_IOC_GPIO0D_P_GPIO0D2_PE_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D2_PE_SHIFT)                 /* 0x00000010 */
#define PMU2_IOC_GPIO0D_P_GPIO0D2_PS_SHIFT                 (5U)
#define PMU2_IOC_GPIO0D_P_GPIO0D2_PS_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D2_PS_SHIFT)                 /* 0x00000020 */
#define PMU2_IOC_GPIO0D_P_GPIO0D3_PE_SHIFT                 (6U)
#define PMU2_IOC_GPIO0D_P_GPIO0D3_PE_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D3_PE_SHIFT)                 /* 0x00000040 */
#define PMU2_IOC_GPIO0D_P_GPIO0D3_PS_SHIFT                 (7U)
#define PMU2_IOC_GPIO0D_P_GPIO0D3_PS_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D3_PS_SHIFT)                 /* 0x00000080 */
#define PMU2_IOC_GPIO0D_P_GPIO0D4_PE_SHIFT                 (8U)
#define PMU2_IOC_GPIO0D_P_GPIO0D4_PE_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D4_PE_SHIFT)                 /* 0x00000100 */
#define PMU2_IOC_GPIO0D_P_GPIO0D4_PS_SHIFT                 (9U)
#define PMU2_IOC_GPIO0D_P_GPIO0D4_PS_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D4_PS_SHIFT)                 /* 0x00000200 */
#define PMU2_IOC_GPIO0D_P_GPIO0D5_PE_SHIFT                 (10U)
#define PMU2_IOC_GPIO0D_P_GPIO0D5_PE_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D5_PE_SHIFT)                 /* 0x00000400 */
#define PMU2_IOC_GPIO0D_P_GPIO0D5_PS_SHIFT                 (11U)
#define PMU2_IOC_GPIO0D_P_GPIO0D5_PS_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D5_PS_SHIFT)                 /* 0x00000800 */
#define PMU2_IOC_GPIO0D_P_GPIO0D6_PE_SHIFT                 (12U)
#define PMU2_IOC_GPIO0D_P_GPIO0D6_PE_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D6_PE_SHIFT)                 /* 0x00001000 */
#define PMU2_IOC_GPIO0D_P_GPIO0D6_PS_SHIFT                 (13U)
#define PMU2_IOC_GPIO0D_P_GPIO0D6_PS_MASK                  (0x1U << PMU2_IOC_GPIO0D_P_GPIO0D6_PS_SHIFT)                 /* 0x00002000 */
/* GPIO0B_IE */
#define PMU2_IOC_GPIO0B_IE_OFFSET                          (0x34U)
#define PMU2_IOC_GPIO0B_IE_GPIO0B5_IE_SHIFT                (5U)
#define PMU2_IOC_GPIO0B_IE_GPIO0B5_IE_MASK                 (0x1U << PMU2_IOC_GPIO0B_IE_GPIO0B5_IE_SHIFT)                /* 0x00000020 */
#define PMU2_IOC_GPIO0B_IE_GPIO0B6_IE_SHIFT                (6U)
#define PMU2_IOC_GPIO0B_IE_GPIO0B6_IE_MASK                 (0x1U << PMU2_IOC_GPIO0B_IE_GPIO0B6_IE_SHIFT)                /* 0x00000040 */
#define PMU2_IOC_GPIO0B_IE_GPIO0B7_IE_SHIFT                (7U)
#define PMU2_IOC_GPIO0B_IE_GPIO0B7_IE_MASK                 (0x1U << PMU2_IOC_GPIO0B_IE_GPIO0B7_IE_SHIFT)                /* 0x00000080 */
/* GPIO0C_IE */
#define PMU2_IOC_GPIO0C_IE_OFFSET                          (0x38U)
#define PMU2_IOC_GPIO0C_IE_GPIO0C0_IE_SHIFT                (0U)
#define PMU2_IOC_GPIO0C_IE_GPIO0C0_IE_MASK                 (0x1U << PMU2_IOC_GPIO0C_IE_GPIO0C0_IE_SHIFT)                /* 0x00000001 */
#define PMU2_IOC_GPIO0C_IE_GPIO0C1_IE_SHIFT                (1U)
#define PMU2_IOC_GPIO0C_IE_GPIO0C1_IE_MASK                 (0x1U << PMU2_IOC_GPIO0C_IE_GPIO0C1_IE_SHIFT)                /* 0x00000002 */
#define PMU2_IOC_GPIO0C_IE_GPIO0C2_IE_SHIFT                (2U)
#define PMU2_IOC_GPIO0C_IE_GPIO0C2_IE_MASK                 (0x1U << PMU2_IOC_GPIO0C_IE_GPIO0C2_IE_SHIFT)                /* 0x00000004 */
#define PMU2_IOC_GPIO0C_IE_GPIO0C3_IE_SHIFT                (3U)
#define PMU2_IOC_GPIO0C_IE_GPIO0C3_IE_MASK                 (0x1U << PMU2_IOC_GPIO0C_IE_GPIO0C3_IE_SHIFT)                /* 0x00000008 */
#define PMU2_IOC_GPIO0C_IE_GPIO0C4_IE_SHIFT                (4U)
#define PMU2_IOC_GPIO0C_IE_GPIO0C4_IE_MASK                 (0x1U << PMU2_IOC_GPIO0C_IE_GPIO0C4_IE_SHIFT)                /* 0x00000010 */
#define PMU2_IOC_GPIO0C_IE_GPIO0C5_IE_SHIFT                (5U)
#define PMU2_IOC_GPIO0C_IE_GPIO0C5_IE_MASK                 (0x1U << PMU2_IOC_GPIO0C_IE_GPIO0C5_IE_SHIFT)                /* 0x00000020 */
#define PMU2_IOC_GPIO0C_IE_GPIO0C6_IE_SHIFT                (6U)
#define PMU2_IOC_GPIO0C_IE_GPIO0C6_IE_MASK                 (0x1U << PMU2_IOC_GPIO0C_IE_GPIO0C6_IE_SHIFT)                /* 0x00000040 */
#define PMU2_IOC_GPIO0C_IE_GPIO0C7_IE_SHIFT                (7U)
#define PMU2_IOC_GPIO0C_IE_GPIO0C7_IE_MASK                 (0x1U << PMU2_IOC_GPIO0C_IE_GPIO0C7_IE_SHIFT)                /* 0x00000080 */
/* GPIO0D_IE */
#define PMU2_IOC_GPIO0D_IE_OFFSET                          (0x3CU)
#define PMU2_IOC_GPIO0D_IE_GPIO0D0_IE_SHIFT                (0U)
#define PMU2_IOC_GPIO0D_IE_GPIO0D0_IE_MASK                 (0x1U << PMU2_IOC_GPIO0D_IE_GPIO0D0_IE_SHIFT)                /* 0x00000001 */
#define PMU2_IOC_GPIO0D_IE_GPIO0D1_IE_SHIFT                (1U)
#define PMU2_IOC_GPIO0D_IE_GPIO0D1_IE_MASK                 (0x1U << PMU2_IOC_GPIO0D_IE_GPIO0D1_IE_SHIFT)                /* 0x00000002 */
#define PMU2_IOC_GPIO0D_IE_GPIO0D2_IE_SHIFT                (2U)
#define PMU2_IOC_GPIO0D_IE_GPIO0D2_IE_MASK                 (0x1U << PMU2_IOC_GPIO0D_IE_GPIO0D2_IE_SHIFT)                /* 0x00000004 */
#define PMU2_IOC_GPIO0D_IE_GPIO0D3_IE_SHIFT                (3U)
#define PMU2_IOC_GPIO0D_IE_GPIO0D3_IE_MASK                 (0x1U << PMU2_IOC_GPIO0D_IE_GPIO0D3_IE_SHIFT)                /* 0x00000008 */
#define PMU2_IOC_GPIO0D_IE_GPIO0D4_IE_SHIFT                (4U)
#define PMU2_IOC_GPIO0D_IE_GPIO0D4_IE_MASK                 (0x1U << PMU2_IOC_GPIO0D_IE_GPIO0D4_IE_SHIFT)                /* 0x00000010 */
#define PMU2_IOC_GPIO0D_IE_GPIO0D5_IE_SHIFT                (5U)
#define PMU2_IOC_GPIO0D_IE_GPIO0D5_IE_MASK                 (0x1U << PMU2_IOC_GPIO0D_IE_GPIO0D5_IE_SHIFT)                /* 0x00000020 */
#define PMU2_IOC_GPIO0D_IE_GPIO0D6_IE_SHIFT                (6U)
#define PMU2_IOC_GPIO0D_IE_GPIO0D6_IE_MASK                 (0x1U << PMU2_IOC_GPIO0D_IE_GPIO0D6_IE_SHIFT)                /* 0x00000040 */
/* GPIO0B_SMT */
#define PMU2_IOC_GPIO0B_SMT_OFFSET                         (0x40U)
#define PMU2_IOC_GPIO0B_SMT_GPIO0B5_SMT_SHIFT              (5U)
#define PMU2_IOC_GPIO0B_SMT_GPIO0B5_SMT_MASK               (0x1U << PMU2_IOC_GPIO0B_SMT_GPIO0B5_SMT_SHIFT)              /* 0x00000020 */
#define PMU2_IOC_GPIO0B_SMT_GPIO0B6_SMT_SHIFT              (6U)
#define PMU2_IOC_GPIO0B_SMT_GPIO0B6_SMT_MASK               (0x1U << PMU2_IOC_GPIO0B_SMT_GPIO0B6_SMT_SHIFT)              /* 0x00000040 */
#define PMU2_IOC_GPIO0B_SMT_GPIO0B7_SMT_SHIFT              (7U)
#define PMU2_IOC_GPIO0B_SMT_GPIO0B7_SMT_MASK               (0x1U << PMU2_IOC_GPIO0B_SMT_GPIO0B7_SMT_SHIFT)              /* 0x00000080 */
/* GPIO0C_SMT */
#define PMU2_IOC_GPIO0C_SMT_OFFSET                         (0x44U)
#define PMU2_IOC_GPIO0C_SMT_GPIO0C0_SMT_SHIFT              (0U)
#define PMU2_IOC_GPIO0C_SMT_GPIO0C0_SMT_MASK               (0x1U << PMU2_IOC_GPIO0C_SMT_GPIO0C0_SMT_SHIFT)              /* 0x00000001 */
#define PMU2_IOC_GPIO0C_SMT_GPIO0C1_SMT_SHIFT              (1U)
#define PMU2_IOC_GPIO0C_SMT_GPIO0C1_SMT_MASK               (0x1U << PMU2_IOC_GPIO0C_SMT_GPIO0C1_SMT_SHIFT)              /* 0x00000002 */
#define PMU2_IOC_GPIO0C_SMT_GPIO0C2_SMT_SHIFT              (2U)
#define PMU2_IOC_GPIO0C_SMT_GPIO0C2_SMT_MASK               (0x1U << PMU2_IOC_GPIO0C_SMT_GPIO0C2_SMT_SHIFT)              /* 0x00000004 */
#define PMU2_IOC_GPIO0C_SMT_GPIO0C3_SMT_SHIFT              (3U)
#define PMU2_IOC_GPIO0C_SMT_GPIO0C3_SMT_MASK               (0x1U << PMU2_IOC_GPIO0C_SMT_GPIO0C3_SMT_SHIFT)              /* 0x00000008 */
#define PMU2_IOC_GPIO0C_SMT_GPIO0C4_SMT_SHIFT              (4U)
#define PMU2_IOC_GPIO0C_SMT_GPIO0C4_SMT_MASK               (0x1U << PMU2_IOC_GPIO0C_SMT_GPIO0C4_SMT_SHIFT)              /* 0x00000010 */
#define PMU2_IOC_GPIO0C_SMT_GPIO0C5_SMT_SHIFT              (5U)
#define PMU2_IOC_GPIO0C_SMT_GPIO0C5_SMT_MASK               (0x1U << PMU2_IOC_GPIO0C_SMT_GPIO0C5_SMT_SHIFT)              /* 0x00000020 */
#define PMU2_IOC_GPIO0C_SMT_GPIO0C6_SMT_SHIFT              (6U)
#define PMU2_IOC_GPIO0C_SMT_GPIO0C6_SMT_MASK               (0x1U << PMU2_IOC_GPIO0C_SMT_GPIO0C6_SMT_SHIFT)              /* 0x00000040 */
#define PMU2_IOC_GPIO0C_SMT_GPIO0C7_SMT_SHIFT              (7U)
#define PMU2_IOC_GPIO0C_SMT_GPIO0C7_SMT_MASK               (0x1U << PMU2_IOC_GPIO0C_SMT_GPIO0C7_SMT_SHIFT)              /* 0x00000080 */
/* GPIO0D_SMT */
#define PMU2_IOC_GPIO0D_SMT_OFFSET                         (0x48U)
#define PMU2_IOC_GPIO0D_SMT_GPIO0D0_SMT_SHIFT              (0U)
#define PMU2_IOC_GPIO0D_SMT_GPIO0D0_SMT_MASK               (0x1U << PMU2_IOC_GPIO0D_SMT_GPIO0D0_SMT_SHIFT)              /* 0x00000001 */
#define PMU2_IOC_GPIO0D_SMT_GPIO0D1_SMT_SHIFT              (1U)
#define PMU2_IOC_GPIO0D_SMT_GPIO0D1_SMT_MASK               (0x1U << PMU2_IOC_GPIO0D_SMT_GPIO0D1_SMT_SHIFT)              /* 0x00000002 */
#define PMU2_IOC_GPIO0D_SMT_GPIO0D2_SMT_SHIFT              (2U)
#define PMU2_IOC_GPIO0D_SMT_GPIO0D2_SMT_MASK               (0x1U << PMU2_IOC_GPIO0D_SMT_GPIO0D2_SMT_SHIFT)              /* 0x00000004 */
#define PMU2_IOC_GPIO0D_SMT_GPIO0D3_SMT_SHIFT              (3U)
#define PMU2_IOC_GPIO0D_SMT_GPIO0D3_SMT_MASK               (0x1U << PMU2_IOC_GPIO0D_SMT_GPIO0D3_SMT_SHIFT)              /* 0x00000008 */
#define PMU2_IOC_GPIO0D_SMT_GPIO0D4_SMT_SHIFT              (4U)
#define PMU2_IOC_GPIO0D_SMT_GPIO0D4_SMT_MASK               (0x1U << PMU2_IOC_GPIO0D_SMT_GPIO0D4_SMT_SHIFT)              /* 0x00000010 */
#define PMU2_IOC_GPIO0D_SMT_GPIO0D5_SMT_SHIFT              (5U)
#define PMU2_IOC_GPIO0D_SMT_GPIO0D5_SMT_MASK               (0x1U << PMU2_IOC_GPIO0D_SMT_GPIO0D5_SMT_SHIFT)              /* 0x00000020 */
#define PMU2_IOC_GPIO0D_SMT_GPIO0D6_SMT_SHIFT              (6U)
#define PMU2_IOC_GPIO0D_SMT_GPIO0D6_SMT_MASK               (0x1U << PMU2_IOC_GPIO0D_SMT_GPIO0D6_SMT_SHIFT)              /* 0x00000040 */
/* GPIO0B_PDIS */
#define PMU2_IOC_GPIO0B_PDIS_OFFSET                        (0x4CU)
#define PMU2_IOC_GPIO0B_PDIS_GPIO0B5_PULL_DIS_SHIFT        (5U)
#define PMU2_IOC_GPIO0B_PDIS_GPIO0B5_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0B_PDIS_GPIO0B5_PULL_DIS_SHIFT)        /* 0x00000020 */
#define PMU2_IOC_GPIO0B_PDIS_GPIO0B6_PULL_DIS_SHIFT        (6U)
#define PMU2_IOC_GPIO0B_PDIS_GPIO0B6_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0B_PDIS_GPIO0B6_PULL_DIS_SHIFT)        /* 0x00000040 */
#define PMU2_IOC_GPIO0B_PDIS_GPIO0B7_PULL_DIS_SHIFT        (7U)
#define PMU2_IOC_GPIO0B_PDIS_GPIO0B7_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0B_PDIS_GPIO0B7_PULL_DIS_SHIFT)        /* 0x00000080 */
/* GPIO0C_PDIS */
#define PMU2_IOC_GPIO0C_PDIS_OFFSET                        (0x50U)
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C0_PULL_DIS_SHIFT        (0U)
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C0_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0C_PDIS_GPIO0C0_PULL_DIS_SHIFT)        /* 0x00000001 */
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C1_PULL_DIS_SHIFT        (1U)
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C1_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0C_PDIS_GPIO0C1_PULL_DIS_SHIFT)        /* 0x00000002 */
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C2_PULL_DIS_SHIFT        (2U)
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C2_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0C_PDIS_GPIO0C2_PULL_DIS_SHIFT)        /* 0x00000004 */
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C3_PULL_DIS_SHIFT        (3U)
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C3_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0C_PDIS_GPIO0C3_PULL_DIS_SHIFT)        /* 0x00000008 */
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C4_PULL_DIS_SHIFT        (4U)
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C4_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0C_PDIS_GPIO0C4_PULL_DIS_SHIFT)        /* 0x00000010 */
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C5_PULL_DIS_SHIFT        (5U)
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C5_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0C_PDIS_GPIO0C5_PULL_DIS_SHIFT)        /* 0x00000020 */
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C6_PULL_DIS_SHIFT        (6U)
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C6_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0C_PDIS_GPIO0C6_PULL_DIS_SHIFT)        /* 0x00000040 */
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C7_PULL_DIS_SHIFT        (7U)
#define PMU2_IOC_GPIO0C_PDIS_GPIO0C7_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0C_PDIS_GPIO0C7_PULL_DIS_SHIFT)        /* 0x00000080 */
/* GPIO0D_PDIS */
#define PMU2_IOC_GPIO0D_PDIS_OFFSET                        (0x54U)
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D0_PULL_DIS_SHIFT        (0U)
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D0_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0D_PDIS_GPIO0D0_PULL_DIS_SHIFT)        /* 0x00000001 */
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D1_PULL_DIS_SHIFT        (1U)
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D1_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0D_PDIS_GPIO0D1_PULL_DIS_SHIFT)        /* 0x00000002 */
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D2_PULL_DIS_SHIFT        (2U)
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D2_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0D_PDIS_GPIO0D2_PULL_DIS_SHIFT)        /* 0x00000004 */
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D3_PULL_DIS_SHIFT        (3U)
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D3_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0D_PDIS_GPIO0D3_PULL_DIS_SHIFT)        /* 0x00000008 */
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D4_PULL_DIS_SHIFT        (4U)
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D4_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0D_PDIS_GPIO0D4_PULL_DIS_SHIFT)        /* 0x00000010 */
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D5_PULL_DIS_SHIFT        (5U)
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D5_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0D_PDIS_GPIO0D5_PULL_DIS_SHIFT)        /* 0x00000020 */
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D6_PULL_DIS_SHIFT        (6U)
#define PMU2_IOC_GPIO0D_PDIS_GPIO0D6_PULL_DIS_MASK         (0x1U << PMU2_IOC_GPIO0D_PDIS_GPIO0D6_PULL_DIS_SHIFT)        /* 0x00000040 */
/****************************************BUS_IOC*****************************************/
/* GPIO0B_IOMUX_SEL_H */
#define BUS_IOC_GPIO0B_IOMUX_SEL_H_OFFSET                  (0xCU)
#define BUS_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_MASK        (0xFU << BUS_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_MASK        (0xFU << BUS_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_MASK        (0xFU << BUS_IOC_GPIO0B_IOMUX_SEL_H_GPIO0B7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO0C_IOMUX_SEL_L */
#define BUS_IOC_GPIO0C_IOMUX_SEL_L_OFFSET                  (0x10U)
#define BUS_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_MASK        (0xFU << BUS_IOC_GPIO0C_IOMUX_SEL_L_GPIO0C0_SEL_SHIFT)       /* 0x0000000F */
/* GPIO0C_IOMUX_SEL_H */
#define BUS_IOC_GPIO0C_IOMUX_SEL_H_OFFSET                  (0x14U)
#define BUS_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_MASK        (0xFU << BUS_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_MASK        (0xFU << BUS_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_MASK        (0xFU << BUS_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_MASK        (0xFU << BUS_IOC_GPIO0C_IOMUX_SEL_H_GPIO0C7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO0D_IOMUX_SEL_L */
#define BUS_IOC_GPIO0D_IOMUX_SEL_L_OFFSET                  (0x18U)
#define BUS_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_MASK        (0xFU << BUS_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_MASK        (0xFU << BUS_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_MASK        (0xFU << BUS_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_MASK        (0xFU << BUS_IOC_GPIO0D_IOMUX_SEL_L_GPIO0D3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO0D_IOMUX_SEL_H */
#define BUS_IOC_GPIO0D_IOMUX_SEL_H_OFFSET                  (0x1CU)
#define BUS_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_MASK        (0xFU << BUS_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_MASK        (0xFU << BUS_IOC_GPIO0D_IOMUX_SEL_H_GPIO0D5_SEL_SHIFT)       /* 0x000000F0 */
/* GPIO1A_IOMUX_SEL_L */
#define BUS_IOC_GPIO1A_IOMUX_SEL_L_OFFSET                  (0x20U)
#define BUS_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_MASK        (0xFU << BUS_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_MASK        (0xFU << BUS_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_MASK        (0xFU << BUS_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_MASK        (0xFU << BUS_IOC_GPIO1A_IOMUX_SEL_L_GPIO1A3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO1A_IOMUX_SEL_H */
#define BUS_IOC_GPIO1A_IOMUX_SEL_H_OFFSET                  (0x24U)
#define BUS_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_MASK        (0xFU << BUS_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_MASK        (0xFU << BUS_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_MASK        (0xFU << BUS_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_MASK        (0xFU << BUS_IOC_GPIO1A_IOMUX_SEL_H_GPIO1A7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO1B_IOMUX_SEL_L */
#define BUS_IOC_GPIO1B_IOMUX_SEL_L_OFFSET                  (0x28U)
#define BUS_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_MASK        (0xFU << BUS_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_MASK        (0xFU << BUS_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_MASK        (0xFU << BUS_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_MASK        (0xFU << BUS_IOC_GPIO1B_IOMUX_SEL_L_GPIO1B3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO1B_IOMUX_SEL_H */
#define BUS_IOC_GPIO1B_IOMUX_SEL_H_OFFSET                  (0x2CU)
#define BUS_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_MASK        (0xFU << BUS_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_MASK        (0xFU << BUS_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_MASK        (0xFU << BUS_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_MASK        (0xFU << BUS_IOC_GPIO1B_IOMUX_SEL_H_GPIO1B7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO1C_IOMUX_SEL_L */
#define BUS_IOC_GPIO1C_IOMUX_SEL_L_OFFSET                  (0x30U)
#define BUS_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_MASK        (0xFU << BUS_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_MASK        (0xFU << BUS_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_MASK        (0xFU << BUS_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_MASK        (0xFU << BUS_IOC_GPIO1C_IOMUX_SEL_L_GPIO1C3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO1C_IOMUX_SEL_H */
#define BUS_IOC_GPIO1C_IOMUX_SEL_H_OFFSET                  (0x34U)
#define BUS_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_MASK        (0xFU << BUS_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_MASK        (0xFU << BUS_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_MASK        (0xFU << BUS_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_MASK        (0xFU << BUS_IOC_GPIO1C_IOMUX_SEL_H_GPIO1C7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO1D_IOMUX_SEL_L */
#define BUS_IOC_GPIO1D_IOMUX_SEL_L_OFFSET                  (0x38U)
#define BUS_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_MASK        (0xFU << BUS_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_MASK        (0xFU << BUS_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_MASK        (0xFU << BUS_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_MASK        (0xFU << BUS_IOC_GPIO1D_IOMUX_SEL_L_GPIO1D3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO1D_IOMUX_SEL_H */
#define BUS_IOC_GPIO1D_IOMUX_SEL_H_OFFSET                  (0x3CU)
#define BUS_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_MASK        (0xFU << BUS_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_MASK        (0xFU << BUS_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_MASK        (0xFU << BUS_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_MASK        (0xFU << BUS_IOC_GPIO1D_IOMUX_SEL_H_GPIO1D7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO2A_IOMUX_SEL_L */
#define BUS_IOC_GPIO2A_IOMUX_SEL_L_OFFSET                  (0x40U)
#define BUS_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_MASK        (0xFU << BUS_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_MASK        (0xFU << BUS_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_MASK        (0xFU << BUS_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_MASK        (0xFU << BUS_IOC_GPIO2A_IOMUX_SEL_L_GPIO2A3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO2A_IOMUX_SEL_H */
#define BUS_IOC_GPIO2A_IOMUX_SEL_H_OFFSET                  (0x44U)
#define BUS_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_MASK        (0xFU << BUS_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_MASK        (0xFU << BUS_IOC_GPIO2A_IOMUX_SEL_H_GPIO2A7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO2B_IOMUX_SEL_L */
#define BUS_IOC_GPIO2B_IOMUX_SEL_L_OFFSET                  (0x48U)
#define BUS_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_MASK        (0xFU << BUS_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_MASK        (0xFU << BUS_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_MASK        (0xFU << BUS_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_MASK        (0xFU << BUS_IOC_GPIO2B_IOMUX_SEL_L_GPIO2B3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO2B_IOMUX_SEL_H */
#define BUS_IOC_GPIO2B_IOMUX_SEL_H_OFFSET                  (0x4CU)
#define BUS_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_MASK        (0xFU << BUS_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_MASK        (0xFU << BUS_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_MASK        (0xFU << BUS_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_MASK        (0xFU << BUS_IOC_GPIO2B_IOMUX_SEL_H_GPIO2B7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO2C_IOMUX_SEL_L */
#define BUS_IOC_GPIO2C_IOMUX_SEL_L_OFFSET                  (0x50U)
#define BUS_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_MASK        (0xFU << BUS_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_MASK        (0xFU << BUS_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_MASK        (0xFU << BUS_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_MASK        (0xFU << BUS_IOC_GPIO2C_IOMUX_SEL_L_GPIO2C3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO2C_IOMUX_SEL_H */
#define BUS_IOC_GPIO2C_IOMUX_SEL_H_OFFSET                  (0x54U)
#define BUS_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_MASK        (0xFU << BUS_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_MASK        (0xFU << BUS_IOC_GPIO2C_IOMUX_SEL_H_GPIO2C5_SEL_SHIFT)       /* 0x000000F0 */
/* GPIO2D_IOMUX_SEL_L */
#define BUS_IOC_GPIO2D_IOMUX_SEL_L_OFFSET                  (0x58U)
#define BUS_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_MASK        (0xFU << BUS_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_MASK        (0xFU << BUS_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_MASK        (0xFU << BUS_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_MASK        (0xFU << BUS_IOC_GPIO2D_IOMUX_SEL_L_GPIO2D3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO2D_IOMUX_SEL_H */
#define BUS_IOC_GPIO2D_IOMUX_SEL_H_OFFSET                  (0x5CU)
#define BUS_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_MASK        (0xFU << BUS_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_MASK        (0xFU << BUS_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_MASK        (0xFU << BUS_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_MASK        (0xFU << BUS_IOC_GPIO2D_IOMUX_SEL_H_GPIO2D7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO3A_IOMUX_SEL_L */
#define BUS_IOC_GPIO3A_IOMUX_SEL_L_OFFSET                  (0x60U)
#define BUS_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_MASK        (0xFU << BUS_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_MASK        (0xFU << BUS_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_MASK        (0xFU << BUS_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_MASK        (0xFU << BUS_IOC_GPIO3A_IOMUX_SEL_L_GPIO3A3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO3A_IOMUX_SEL_H */
#define BUS_IOC_GPIO3A_IOMUX_SEL_H_OFFSET                  (0x64U)
#define BUS_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_MASK        (0xFU << BUS_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_MASK        (0xFU << BUS_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_MASK        (0xFU << BUS_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_MASK        (0xFU << BUS_IOC_GPIO3A_IOMUX_SEL_H_GPIO3A7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO3B_IOMUX_SEL_L */
#define BUS_IOC_GPIO3B_IOMUX_SEL_L_OFFSET                  (0x68U)
#define BUS_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_MASK        (0xFU << BUS_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_MASK        (0xFU << BUS_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_MASK        (0xFU << BUS_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_MASK        (0xFU << BUS_IOC_GPIO3B_IOMUX_SEL_L_GPIO3B3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO3B_IOMUX_SEL_H */
#define BUS_IOC_GPIO3B_IOMUX_SEL_H_OFFSET                  (0x6CU)
#define BUS_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_MASK        (0xFU << BUS_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_MASK        (0xFU << BUS_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_MASK        (0xFU << BUS_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_MASK        (0xFU << BUS_IOC_GPIO3B_IOMUX_SEL_H_GPIO3B7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO3C_IOMUX_SEL_L */
#define BUS_IOC_GPIO3C_IOMUX_SEL_L_OFFSET                  (0x70U)
#define BUS_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_MASK        (0xFU << BUS_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_MASK        (0xFU << BUS_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_MASK        (0xFU << BUS_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_MASK        (0xFU << BUS_IOC_GPIO3C_IOMUX_SEL_L_GPIO3C3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO3C_IOMUX_SEL_H */
#define BUS_IOC_GPIO3C_IOMUX_SEL_H_OFFSET                  (0x74U)
#define BUS_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_MASK        (0xFU << BUS_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_MASK        (0xFU << BUS_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_MASK        (0xFU << BUS_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_MASK        (0xFU << BUS_IOC_GPIO3C_IOMUX_SEL_H_GPIO3C7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO3D_IOMUX_SEL_L */
#define BUS_IOC_GPIO3D_IOMUX_SEL_L_OFFSET                  (0x78U)
#define BUS_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_MASK        (0xFU << BUS_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_MASK        (0xFU << BUS_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_MASK        (0xFU << BUS_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_MASK        (0xFU << BUS_IOC_GPIO3D_IOMUX_SEL_L_GPIO3D3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO3D_IOMUX_SEL_H */
#define BUS_IOC_GPIO3D_IOMUX_SEL_H_OFFSET                  (0x7CU)
#define BUS_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_MASK        (0xFU << BUS_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_MASK        (0xFU << BUS_IOC_GPIO3D_IOMUX_SEL_H_GPIO3D5_SEL_SHIFT)       /* 0x000000F0 */
/* GPIO4A_IOMUX_SEL_L */
#define BUS_IOC_GPIO4A_IOMUX_SEL_L_OFFSET                  (0x80U)
#define BUS_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_MASK        (0xFU << BUS_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_MASK        (0xFU << BUS_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_MASK        (0xFU << BUS_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_MASK        (0xFU << BUS_IOC_GPIO4A_IOMUX_SEL_L_GPIO4A3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO4A_IOMUX_SEL_H */
#define BUS_IOC_GPIO4A_IOMUX_SEL_H_OFFSET                  (0x84U)
#define BUS_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_MASK        (0xFU << BUS_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_MASK        (0xFU << BUS_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_MASK        (0xFU << BUS_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_MASK        (0xFU << BUS_IOC_GPIO4A_IOMUX_SEL_H_GPIO4A7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO4B_IOMUX_SEL_L */
#define BUS_IOC_GPIO4B_IOMUX_SEL_L_OFFSET                  (0x88U)
#define BUS_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_MASK        (0xFU << BUS_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_MASK        (0xFU << BUS_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_MASK        (0xFU << BUS_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_MASK        (0xFU << BUS_IOC_GPIO4B_IOMUX_SEL_L_GPIO4B3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO4B_IOMUX_SEL_H */
#define BUS_IOC_GPIO4B_IOMUX_SEL_H_OFFSET                  (0x8CU)
#define BUS_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_MASK        (0xFU << BUS_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_MASK        (0xFU << BUS_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_MASK        (0xFU << BUS_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B6_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_MASK        (0xFU << BUS_IOC_GPIO4B_IOMUX_SEL_H_GPIO4B7_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO4C_IOMUX_SEL_L */
#define BUS_IOC_GPIO4C_IOMUX_SEL_L_OFFSET                  (0x90U)
#define BUS_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_MASK        (0xFU << BUS_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_MASK        (0xFU << BUS_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_MASK        (0xFU << BUS_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_MASK        (0xFU << BUS_IOC_GPIO4C_IOMUX_SEL_L_GPIO4C3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO4C_IOMUX_SEL_H */
#define BUS_IOC_GPIO4C_IOMUX_SEL_H_OFFSET                  (0x94U)
#define BUS_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_MASK        (0xFU << BUS_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_MASK        (0xFU << BUS_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C5_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_MASK        (0xFU << BUS_IOC_GPIO4C_IOMUX_SEL_H_GPIO4C6_SEL_SHIFT)       /* 0x00000F00 */
/* GPIO4D_IOMUX_SEL_L */
#define BUS_IOC_GPIO4D_IOMUX_SEL_L_OFFSET                  (0x98U)
#define BUS_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_MASK        (0xFU << BUS_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D0_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_MASK        (0xFU << BUS_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D1_SEL_SHIFT)       /* 0x000000F0 */
#define BUS_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_SHIFT       (8U)
#define BUS_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_MASK        (0xFU << BUS_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D2_SEL_SHIFT)       /* 0x00000F00 */
#define BUS_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_SHIFT       (12U)
#define BUS_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_MASK        (0xFU << BUS_IOC_GPIO4D_IOMUX_SEL_L_GPIO4D3_SEL_SHIFT)       /* 0x0000F000 */
/* GPIO4D_IOMUX_SEL_H */
#define BUS_IOC_GPIO4D_IOMUX_SEL_H_OFFSET                  (0x9CU)
#define BUS_IOC_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_SHIFT       (0U)
#define BUS_IOC_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_MASK        (0xFU << BUS_IOC_GPIO4D_IOMUX_SEL_H_GPIO4D4_SEL_SHIFT)       /* 0x0000000F */
#define BUS_IOC_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_SHIFT       (4U)
#define BUS_IOC_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_MASK        (0xFU << BUS_IOC_GPIO4D_IOMUX_SEL_H_GPIO4D5_SEL_SHIFT)       /* 0x000000F0 */
/**************************************VCCIO1_4_IOC**************************************/
/* GPIO1A_DS_L */
#define VCCIO1_4_IOC_GPIO1A_DS_L_OFFSET                    (0x20U)
#define VCCIO1_4_IOC_GPIO1A_DS_L_GPIO1A0_DS_SHIFT          (0U)
#define VCCIO1_4_IOC_GPIO1A_DS_L_GPIO1A0_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1A_DS_L_GPIO1A0_DS_SHIFT)          /* 0x00000007 */
#define VCCIO1_4_IOC_GPIO1A_DS_L_GPIO1A1_DS_SHIFT          (4U)
#define VCCIO1_4_IOC_GPIO1A_DS_L_GPIO1A1_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1A_DS_L_GPIO1A1_DS_SHIFT)          /* 0x00000070 */
#define VCCIO1_4_IOC_GPIO1A_DS_L_GPIO1A2_DS_SHIFT          (8U)
#define VCCIO1_4_IOC_GPIO1A_DS_L_GPIO1A2_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1A_DS_L_GPIO1A2_DS_SHIFT)          /* 0x00000700 */
#define VCCIO1_4_IOC_GPIO1A_DS_L_GPIO1A3_DS_SHIFT          (12U)
#define VCCIO1_4_IOC_GPIO1A_DS_L_GPIO1A3_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1A_DS_L_GPIO1A3_DS_SHIFT)          /* 0x00007000 */
/* GPIO1A_DS_H */
#define VCCIO1_4_IOC_GPIO1A_DS_H_OFFSET                    (0x24U)
#define VCCIO1_4_IOC_GPIO1A_DS_H_GPIO1A4_DS_SHIFT          (0U)
#define VCCIO1_4_IOC_GPIO1A_DS_H_GPIO1A4_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1A_DS_H_GPIO1A4_DS_SHIFT)          /* 0x00000007 */
#define VCCIO1_4_IOC_GPIO1A_DS_H_GPIO1A5_DS_SHIFT          (4U)
#define VCCIO1_4_IOC_GPIO1A_DS_H_GPIO1A5_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1A_DS_H_GPIO1A5_DS_SHIFT)          /* 0x00000070 */
#define VCCIO1_4_IOC_GPIO1A_DS_H_GPIO1A6_DS_SHIFT          (8U)
#define VCCIO1_4_IOC_GPIO1A_DS_H_GPIO1A6_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1A_DS_H_GPIO1A6_DS_SHIFT)          /* 0x00000700 */
#define VCCIO1_4_IOC_GPIO1A_DS_H_GPIO1A7_DS_SHIFT          (12U)
#define VCCIO1_4_IOC_GPIO1A_DS_H_GPIO1A7_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1A_DS_H_GPIO1A7_DS_SHIFT)          /* 0x00007000 */
/* GPIO1B_DS_L */
#define VCCIO1_4_IOC_GPIO1B_DS_L_OFFSET                    (0x28U)
#define VCCIO1_4_IOC_GPIO1B_DS_L_GPIO1B0_DS_SHIFT          (0U)
#define VCCIO1_4_IOC_GPIO1B_DS_L_GPIO1B0_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1B_DS_L_GPIO1B0_DS_SHIFT)          /* 0x00000007 */
#define VCCIO1_4_IOC_GPIO1B_DS_L_GPIO1B1_DS_SHIFT          (4U)
#define VCCIO1_4_IOC_GPIO1B_DS_L_GPIO1B1_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1B_DS_L_GPIO1B1_DS_SHIFT)          /* 0x00000070 */
#define VCCIO1_4_IOC_GPIO1B_DS_L_GPIO1B2_DS_SHIFT          (8U)
#define VCCIO1_4_IOC_GPIO1B_DS_L_GPIO1B2_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1B_DS_L_GPIO1B2_DS_SHIFT)          /* 0x00000700 */
#define VCCIO1_4_IOC_GPIO1B_DS_L_GPIO1B3_DS_SHIFT          (12U)
#define VCCIO1_4_IOC_GPIO1B_DS_L_GPIO1B3_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1B_DS_L_GPIO1B3_DS_SHIFT)          /* 0x00007000 */
/* GPIO1B_DS_H */
#define VCCIO1_4_IOC_GPIO1B_DS_H_OFFSET                    (0x2CU)
#define VCCIO1_4_IOC_GPIO1B_DS_H_GPIO1B4_DS_SHIFT          (0U)
#define VCCIO1_4_IOC_GPIO1B_DS_H_GPIO1B4_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1B_DS_H_GPIO1B4_DS_SHIFT)          /* 0x00000007 */
#define VCCIO1_4_IOC_GPIO1B_DS_H_GPIO1B5_DS_SHIFT          (4U)
#define VCCIO1_4_IOC_GPIO1B_DS_H_GPIO1B5_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1B_DS_H_GPIO1B5_DS_SHIFT)          /* 0x00000070 */
#define VCCIO1_4_IOC_GPIO1B_DS_H_GPIO1B6_DS_SHIFT          (8U)
#define VCCIO1_4_IOC_GPIO1B_DS_H_GPIO1B6_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1B_DS_H_GPIO1B6_DS_SHIFT)          /* 0x00000700 */
#define VCCIO1_4_IOC_GPIO1B_DS_H_GPIO1B7_DS_SHIFT          (12U)
#define VCCIO1_4_IOC_GPIO1B_DS_H_GPIO1B7_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1B_DS_H_GPIO1B7_DS_SHIFT)          /* 0x00007000 */
/* GPIO1C_DS_L */
#define VCCIO1_4_IOC_GPIO1C_DS_L_OFFSET                    (0x30U)
#define VCCIO1_4_IOC_GPIO1C_DS_L_GPIO1C0_DS_SHIFT          (0U)
#define VCCIO1_4_IOC_GPIO1C_DS_L_GPIO1C0_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1C_DS_L_GPIO1C0_DS_SHIFT)          /* 0x00000003 */
#define VCCIO1_4_IOC_GPIO1C_DS_L_GPIO1C1_DS_SHIFT          (4U)
#define VCCIO1_4_IOC_GPIO1C_DS_L_GPIO1C1_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1C_DS_L_GPIO1C1_DS_SHIFT)          /* 0x00000030 */
#define VCCIO1_4_IOC_GPIO1C_DS_L_GPIO1C2_DS_SHIFT          (8U)
#define VCCIO1_4_IOC_GPIO1C_DS_L_GPIO1C2_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1C_DS_L_GPIO1C2_DS_SHIFT)          /* 0x00000300 */
#define VCCIO1_4_IOC_GPIO1C_DS_L_GPIO1C3_DS_SHIFT          (12U)
#define VCCIO1_4_IOC_GPIO1C_DS_L_GPIO1C3_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1C_DS_L_GPIO1C3_DS_SHIFT)          /* 0x00003000 */
/* GPIO1C_DS_H */
#define VCCIO1_4_IOC_GPIO1C_DS_H_OFFSET                    (0x34U)
#define VCCIO1_4_IOC_GPIO1C_DS_H_GPIO1C4_DS_SHIFT          (0U)
#define VCCIO1_4_IOC_GPIO1C_DS_H_GPIO1C4_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1C_DS_H_GPIO1C4_DS_SHIFT)          /* 0x00000003 */
#define VCCIO1_4_IOC_GPIO1C_DS_H_GPIO1C5_DS_SHIFT          (4U)
#define VCCIO1_4_IOC_GPIO1C_DS_H_GPIO1C5_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1C_DS_H_GPIO1C5_DS_SHIFT)          /* 0x00000030 */
#define VCCIO1_4_IOC_GPIO1C_DS_H_GPIO1C6_DS_SHIFT          (8U)
#define VCCIO1_4_IOC_GPIO1C_DS_H_GPIO1C6_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1C_DS_H_GPIO1C6_DS_SHIFT)          /* 0x00000300 */
#define VCCIO1_4_IOC_GPIO1C_DS_H_GPIO1C7_DS_SHIFT          (12U)
#define VCCIO1_4_IOC_GPIO1C_DS_H_GPIO1C7_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1C_DS_H_GPIO1C7_DS_SHIFT)          /* 0x00003000 */
/* GPIO1D_DS_L */
#define VCCIO1_4_IOC_GPIO1D_DS_L_OFFSET                    (0x38U)
#define VCCIO1_4_IOC_GPIO1D_DS_L_GPIO1D0_DS_SHIFT          (0U)
#define VCCIO1_4_IOC_GPIO1D_DS_L_GPIO1D0_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1D_DS_L_GPIO1D0_DS_SHIFT)          /* 0x00000003 */
#define VCCIO1_4_IOC_GPIO1D_DS_L_GPIO1D1_DS_SHIFT          (4U)
#define VCCIO1_4_IOC_GPIO1D_DS_L_GPIO1D1_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1D_DS_L_GPIO1D1_DS_SHIFT)          /* 0x00000030 */
#define VCCIO1_4_IOC_GPIO1D_DS_L_GPIO1D2_DS_SHIFT          (8U)
#define VCCIO1_4_IOC_GPIO1D_DS_L_GPIO1D2_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1D_DS_L_GPIO1D2_DS_SHIFT)          /* 0x00000300 */
#define VCCIO1_4_IOC_GPIO1D_DS_L_GPIO1D3_DS_SHIFT          (12U)
#define VCCIO1_4_IOC_GPIO1D_DS_L_GPIO1D3_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1D_DS_L_GPIO1D3_DS_SHIFT)          /* 0x00003000 */
/* GPIO1D_DS_H */
#define VCCIO1_4_IOC_GPIO1D_DS_H_OFFSET                    (0x3CU)
#define VCCIO1_4_IOC_GPIO1D_DS_H_GPIO1D4_DS_SHIFT          (0U)
#define VCCIO1_4_IOC_GPIO1D_DS_H_GPIO1D4_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1D_DS_H_GPIO1D4_DS_SHIFT)          /* 0x00000003 */
#define VCCIO1_4_IOC_GPIO1D_DS_H_GPIO1D5_DS_SHIFT          (4U)
#define VCCIO1_4_IOC_GPIO1D_DS_H_GPIO1D5_DS_MASK           (0x3U << VCCIO1_4_IOC_GPIO1D_DS_H_GPIO1D5_DS_SHIFT)          /* 0x00000030 */
#define VCCIO1_4_IOC_GPIO1D_DS_H_GPIO1D6_DS_SHIFT          (8U)
#define VCCIO1_4_IOC_GPIO1D_DS_H_GPIO1D6_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1D_DS_H_GPIO1D6_DS_SHIFT)          /* 0x00000700 */
#define VCCIO1_4_IOC_GPIO1D_DS_H_GPIO1D7_DS_SHIFT          (12U)
#define VCCIO1_4_IOC_GPIO1D_DS_H_GPIO1D7_DS_MASK           (0x7U << VCCIO1_4_IOC_GPIO1D_DS_H_GPIO1D7_DS_SHIFT)          /* 0x00007000 */
/* GPIO1A_P */
#define VCCIO1_4_IOC_GPIO1A_P_OFFSET                       (0x110U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A0_PE_SHIFT             (0U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A0_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A0_PE_SHIFT)             /* 0x00000001 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A0_PS_SHIFT             (1U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A0_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A0_PS_SHIFT)             /* 0x00000002 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A1_PE_SHIFT             (2U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A1_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A1_PE_SHIFT)             /* 0x00000004 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A1_PS_SHIFT             (3U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A1_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A1_PS_SHIFT)             /* 0x00000008 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A2_PE_SHIFT             (4U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A2_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A2_PE_SHIFT)             /* 0x00000010 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A2_PS_SHIFT             (5U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A2_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A2_PS_SHIFT)             /* 0x00000020 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A3_PE_SHIFT             (6U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A3_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A3_PE_SHIFT)             /* 0x00000040 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A3_PS_SHIFT             (7U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A3_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A3_PS_SHIFT)             /* 0x00000080 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A4_PE_SHIFT             (8U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A4_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A4_PE_SHIFT)             /* 0x00000100 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A4_PS_SHIFT             (9U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A4_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A4_PS_SHIFT)             /* 0x00000200 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A5_PE_SHIFT             (10U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A5_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A5_PE_SHIFT)             /* 0x00000400 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A5_PS_SHIFT             (11U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A5_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A5_PS_SHIFT)             /* 0x00000800 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A6_PE_SHIFT             (12U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A6_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A6_PE_SHIFT)             /* 0x00001000 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A6_PS_SHIFT             (13U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A6_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A6_PS_SHIFT)             /* 0x00002000 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A7_PE_SHIFT             (14U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A7_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A7_PE_SHIFT)             /* 0x00004000 */
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A7_PS_SHIFT             (15U)
#define VCCIO1_4_IOC_GPIO1A_P_GPIO1A7_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1A_P_GPIO1A7_PS_SHIFT)             /* 0x00008000 */
/* GPIO1B_P */
#define VCCIO1_4_IOC_GPIO1B_P_OFFSET                       (0x114U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B0_PE_SHIFT             (0U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B0_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B0_PE_SHIFT)             /* 0x00000001 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B0_PS_SHIFT             (1U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B0_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B0_PS_SHIFT)             /* 0x00000002 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B1_PE_SHIFT             (2U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B1_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B1_PE_SHIFT)             /* 0x00000004 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B1_PS_SHIFT             (3U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B1_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B1_PS_SHIFT)             /* 0x00000008 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B2_PE_SHIFT             (4U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B2_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B2_PE_SHIFT)             /* 0x00000010 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B2_PS_SHIFT             (5U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B2_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B2_PS_SHIFT)             /* 0x00000020 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B3_PE_SHIFT             (6U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B3_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B3_PE_SHIFT)             /* 0x00000040 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B3_PS_SHIFT             (7U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B3_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B3_PS_SHIFT)             /* 0x00000080 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B4_PE_SHIFT             (8U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B4_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B4_PE_SHIFT)             /* 0x00000100 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B4_PS_SHIFT             (9U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B4_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B4_PS_SHIFT)             /* 0x00000200 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B5_PE_SHIFT             (10U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B5_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B5_PE_SHIFT)             /* 0x00000400 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B5_PS_SHIFT             (11U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B5_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B5_PS_SHIFT)             /* 0x00000800 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B6_PE_SHIFT             (12U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B6_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B6_PE_SHIFT)             /* 0x00001000 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B6_PS_SHIFT             (13U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B6_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B6_PS_SHIFT)             /* 0x00002000 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B7_PE_SHIFT             (14U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B7_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B7_PE_SHIFT)             /* 0x00004000 */
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B7_PS_SHIFT             (15U)
#define VCCIO1_4_IOC_GPIO1B_P_GPIO1B7_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1B_P_GPIO1B7_PS_SHIFT)             /* 0x00008000 */
/* GPIO1C_P */
#define VCCIO1_4_IOC_GPIO1C_P_OFFSET                       (0x118U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C0_PE_SHIFT             (0U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C0_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C0_PE_SHIFT)             /* 0x00000001 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C0_PS_SHIFT             (1U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C0_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C0_PS_SHIFT)             /* 0x00000002 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C1_PE_SHIFT             (2U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C1_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C1_PE_SHIFT)             /* 0x00000004 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C1_PS_SHIFT             (3U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C1_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C1_PS_SHIFT)             /* 0x00000008 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C2_PE_SHIFT             (4U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C2_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C2_PE_SHIFT)             /* 0x00000010 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C2_PS_SHIFT             (5U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C2_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C2_PS_SHIFT)             /* 0x00000020 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C3_PE_SHIFT             (6U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C3_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C3_PE_SHIFT)             /* 0x00000040 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C3_PS_SHIFT             (7U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C3_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C3_PS_SHIFT)             /* 0x00000080 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C4_PE_SHIFT             (8U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C4_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C4_PE_SHIFT)             /* 0x00000100 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C4_PS_SHIFT             (9U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C4_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C4_PS_SHIFT)             /* 0x00000200 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C5_PE_SHIFT             (10U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C5_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C5_PE_SHIFT)             /* 0x00000400 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C5_PS_SHIFT             (11U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C5_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C5_PS_SHIFT)             /* 0x00000800 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C6_PE_SHIFT             (12U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C6_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C6_PE_SHIFT)             /* 0x00001000 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C6_PS_SHIFT             (13U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C6_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C6_PS_SHIFT)             /* 0x00002000 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C7_PE_SHIFT             (14U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C7_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C7_PE_SHIFT)             /* 0x00004000 */
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C7_PS_SHIFT             (15U)
#define VCCIO1_4_IOC_GPIO1C_P_GPIO1C7_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1C_P_GPIO1C7_PS_SHIFT)             /* 0x00008000 */
/* GPIO1D_P */
#define VCCIO1_4_IOC_GPIO1D_P_OFFSET                       (0x11CU)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D0_PE_SHIFT             (0U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D0_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D0_PE_SHIFT)             /* 0x00000001 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D0_PS_SHIFT             (1U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D0_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D0_PS_SHIFT)             /* 0x00000002 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D1_PE_SHIFT             (2U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D1_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D1_PE_SHIFT)             /* 0x00000004 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D1_PS_SHIFT             (3U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D1_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D1_PS_SHIFT)             /* 0x00000008 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D2_PE_SHIFT             (4U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D2_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D2_PE_SHIFT)             /* 0x00000010 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D2_PS_SHIFT             (5U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D2_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D2_PS_SHIFT)             /* 0x00000020 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D3_PE_SHIFT             (6U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D3_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D3_PE_SHIFT)             /* 0x00000040 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D3_PS_SHIFT             (7U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D3_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D3_PS_SHIFT)             /* 0x00000080 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D4_PE_SHIFT             (8U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D4_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D4_PE_SHIFT)             /* 0x00000100 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D4_PS_SHIFT             (9U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D4_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D4_PS_SHIFT)             /* 0x00000200 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D5_PE_SHIFT             (10U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D5_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D5_PE_SHIFT)             /* 0x00000400 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D5_PS_SHIFT             (11U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D5_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D5_PS_SHIFT)             /* 0x00000800 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D6_PE_SHIFT             (12U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D6_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D6_PE_SHIFT)             /* 0x00001000 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D6_PS_SHIFT             (13U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D6_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D6_PS_SHIFT)             /* 0x00002000 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D7_PE_SHIFT             (14U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D7_PE_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D7_PE_SHIFT)             /* 0x00004000 */
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D7_PS_SHIFT             (15U)
#define VCCIO1_4_IOC_GPIO1D_P_GPIO1D7_PS_MASK              (0x1U << VCCIO1_4_IOC_GPIO1D_P_GPIO1D7_PS_SHIFT)             /* 0x00008000 */
/* GPIO1A_IE */
#define VCCIO1_4_IOC_GPIO1A_IE_OFFSET                      (0x180U)
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A0_IE_SHIFT            (0U)
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A0_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1A_IE_GPIO1A0_IE_SHIFT)            /* 0x00000001 */
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A1_IE_SHIFT            (1U)
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A1_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1A_IE_GPIO1A1_IE_SHIFT)            /* 0x00000002 */
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A2_IE_SHIFT            (2U)
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A2_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1A_IE_GPIO1A2_IE_SHIFT)            /* 0x00000004 */
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A3_IE_SHIFT            (3U)
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A3_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1A_IE_GPIO1A3_IE_SHIFT)            /* 0x00000008 */
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A4_IE_SHIFT            (4U)
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A4_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1A_IE_GPIO1A4_IE_SHIFT)            /* 0x00000010 */
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A5_IE_SHIFT            (5U)
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A5_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1A_IE_GPIO1A5_IE_SHIFT)            /* 0x00000020 */
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A6_IE_SHIFT            (6U)
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A6_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1A_IE_GPIO1A6_IE_SHIFT)            /* 0x00000040 */
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A7_IE_SHIFT            (7U)
#define VCCIO1_4_IOC_GPIO1A_IE_GPIO1A7_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1A_IE_GPIO1A7_IE_SHIFT)            /* 0x00000080 */
/* GPIO1B_IE */
#define VCCIO1_4_IOC_GPIO1B_IE_OFFSET                      (0x184U)
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B0_IE_SHIFT            (0U)
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B0_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1B_IE_GPIO1B0_IE_SHIFT)            /* 0x00000001 */
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B1_IE_SHIFT            (1U)
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B1_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1B_IE_GPIO1B1_IE_SHIFT)            /* 0x00000002 */
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B2_IE_SHIFT            (2U)
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B2_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1B_IE_GPIO1B2_IE_SHIFT)            /* 0x00000004 */
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B3_IE_SHIFT            (3U)
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B3_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1B_IE_GPIO1B3_IE_SHIFT)            /* 0x00000008 */
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B4_IE_SHIFT            (4U)
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B4_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1B_IE_GPIO1B4_IE_SHIFT)            /* 0x00000010 */
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B5_IE_SHIFT            (5U)
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B5_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1B_IE_GPIO1B5_IE_SHIFT)            /* 0x00000020 */
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B6_IE_SHIFT            (6U)
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B6_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1B_IE_GPIO1B6_IE_SHIFT)            /* 0x00000040 */
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B7_IE_SHIFT            (7U)
#define VCCIO1_4_IOC_GPIO1B_IE_GPIO1B7_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1B_IE_GPIO1B7_IE_SHIFT)            /* 0x00000080 */
/* GPIO1C_IE */
#define VCCIO1_4_IOC_GPIO1C_IE_OFFSET                      (0x188U)
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C0_IE_SHIFT            (0U)
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C0_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1C_IE_GPIO1C0_IE_SHIFT)            /* 0x00000001 */
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C1_IE_SHIFT            (1U)
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C1_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1C_IE_GPIO1C1_IE_SHIFT)            /* 0x00000002 */
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C2_IE_SHIFT            (2U)
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C2_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1C_IE_GPIO1C2_IE_SHIFT)            /* 0x00000004 */
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C3_IE_SHIFT            (3U)
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C3_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1C_IE_GPIO1C3_IE_SHIFT)            /* 0x00000008 */
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C4_IE_SHIFT            (4U)
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C4_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1C_IE_GPIO1C4_IE_SHIFT)            /* 0x00000010 */
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C5_IE_SHIFT            (5U)
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C5_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1C_IE_GPIO1C5_IE_SHIFT)            /* 0x00000020 */
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C6_IE_SHIFT            (6U)
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C6_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1C_IE_GPIO1C6_IE_SHIFT)            /* 0x00000040 */
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C7_IE_SHIFT            (7U)
#define VCCIO1_4_IOC_GPIO1C_IE_GPIO1C7_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1C_IE_GPIO1C7_IE_SHIFT)            /* 0x00000080 */
/* GPIO1D_IE */
#define VCCIO1_4_IOC_GPIO1D_IE_OFFSET                      (0x18CU)
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D0_IE_SHIFT            (0U)
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D0_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1D_IE_GPIO1D0_IE_SHIFT)            /* 0x00000001 */
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D1_IE_SHIFT            (1U)
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D1_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1D_IE_GPIO1D1_IE_SHIFT)            /* 0x00000002 */
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D2_IE_SHIFT            (2U)
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D2_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1D_IE_GPIO1D2_IE_SHIFT)            /* 0x00000004 */
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D3_IE_SHIFT            (3U)
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D3_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1D_IE_GPIO1D3_IE_SHIFT)            /* 0x00000008 */
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D4_IE_SHIFT            (4U)
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D4_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1D_IE_GPIO1D4_IE_SHIFT)            /* 0x00000010 */
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D5_IE_SHIFT            (5U)
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D5_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1D_IE_GPIO1D5_IE_SHIFT)            /* 0x00000020 */
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D6_IE_SHIFT            (6U)
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D6_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1D_IE_GPIO1D6_IE_SHIFT)            /* 0x00000040 */
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D7_IE_SHIFT            (7U)
#define VCCIO1_4_IOC_GPIO1D_IE_GPIO1D7_IE_MASK             (0x1U << VCCIO1_4_IOC_GPIO1D_IE_GPIO1D7_IE_SHIFT)            /* 0x00000080 */
/* GPIO1A_SMT */
#define VCCIO1_4_IOC_GPIO1A_SMT_OFFSET                     (0x210U)
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A0_SMT_SHIFT          (0U)
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A0_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A0_SMT_SHIFT)          /* 0x00000001 */
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A1_SMT_SHIFT          (1U)
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A1_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A1_SMT_SHIFT)          /* 0x00000002 */
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A2_SMT_SHIFT          (2U)
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A2_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A2_SMT_SHIFT)          /* 0x00000004 */
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A3_SMT_SHIFT          (3U)
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A3_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A3_SMT_SHIFT)          /* 0x00000008 */
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A4_SMT_SHIFT          (4U)
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A4_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A4_SMT_SHIFT)          /* 0x00000010 */
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A5_SMT_SHIFT          (5U)
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A5_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A5_SMT_SHIFT)          /* 0x00000020 */
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A6_SMT_SHIFT          (6U)
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A6_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A6_SMT_SHIFT)          /* 0x00000040 */
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A7_SMT_SHIFT          (7U)
#define VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A7_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1A_SMT_GPIO1A7_SMT_SHIFT)          /* 0x00000080 */
/* GPIO1B_SMT */
#define VCCIO1_4_IOC_GPIO1B_SMT_OFFSET                     (0x214U)
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B0_SMT_SHIFT          (0U)
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B0_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B0_SMT_SHIFT)          /* 0x00000001 */
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B1_SMT_SHIFT          (1U)
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B1_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B1_SMT_SHIFT)          /* 0x00000002 */
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B2_SMT_SHIFT          (2U)
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B2_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B2_SMT_SHIFT)          /* 0x00000004 */
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B3_SMT_SHIFT          (3U)
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B3_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B3_SMT_SHIFT)          /* 0x00000008 */
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B4_SMT_SHIFT          (4U)
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B4_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B4_SMT_SHIFT)          /* 0x00000010 */
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B5_SMT_SHIFT          (5U)
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B5_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B5_SMT_SHIFT)          /* 0x00000020 */
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B6_SMT_SHIFT          (6U)
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B6_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B6_SMT_SHIFT)          /* 0x00000040 */
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B7_SMT_SHIFT          (7U)
#define VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B7_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1B_SMT_GPIO1B7_SMT_SHIFT)          /* 0x00000080 */
/* GPIO1C_SMT */
#define VCCIO1_4_IOC_GPIO1C_SMT_OFFSET                     (0x218U)
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C0_SMT_SHIFT          (0U)
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C0_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C0_SMT_SHIFT)          /* 0x00000001 */
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C1_SMT_SHIFT          (1U)
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C1_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C1_SMT_SHIFT)          /* 0x00000002 */
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C2_SMT_SHIFT          (2U)
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C2_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C2_SMT_SHIFT)          /* 0x00000004 */
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C3_SMT_SHIFT          (3U)
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C3_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C3_SMT_SHIFT)          /* 0x00000008 */
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C4_SMT_SHIFT          (4U)
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C4_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C4_SMT_SHIFT)          /* 0x00000010 */
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C5_SMT_SHIFT          (5U)
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C5_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C5_SMT_SHIFT)          /* 0x00000020 */
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C6_SMT_SHIFT          (6U)
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C6_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C6_SMT_SHIFT)          /* 0x00000040 */
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C7_SMT_SHIFT          (7U)
#define VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C7_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1C_SMT_GPIO1C7_SMT_SHIFT)          /* 0x00000080 */
/* GPIO1D_SMT */
#define VCCIO1_4_IOC_GPIO1D_SMT_OFFSET                     (0x21CU)
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D0_SMT_SHIFT          (0U)
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D0_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D0_SMT_SHIFT)          /* 0x00000001 */
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D1_SMT_SHIFT          (1U)
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D1_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D1_SMT_SHIFT)          /* 0x00000002 */
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D2_SMT_SHIFT          (2U)
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D2_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D2_SMT_SHIFT)          /* 0x00000004 */
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D3_SMT_SHIFT          (3U)
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D3_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D3_SMT_SHIFT)          /* 0x00000008 */
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D4_SMT_SHIFT          (4U)
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D4_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D4_SMT_SHIFT)          /* 0x00000010 */
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D5_SMT_SHIFT          (5U)
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D5_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D5_SMT_SHIFT)          /* 0x00000020 */
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D6_SMT_SHIFT          (6U)
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D6_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D6_SMT_SHIFT)          /* 0x00000040 */
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D7_SMT_SHIFT          (7U)
#define VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D7_SMT_MASK           (0x1U << VCCIO1_4_IOC_GPIO1D_SMT_GPIO1D7_SMT_SHIFT)          /* 0x00000080 */
/* GPIO_PDIS */
#define VCCIO1_4_IOC_GPIO_PDIS_OFFSET                      (0x280U)
#define VCCIO1_4_IOC_GPIO_PDIS_VCCIO1_PULL_DIS_SHIFT       (0U)
#define VCCIO1_4_IOC_GPIO_PDIS_VCCIO1_PULL_DIS_MASK        (0x1U << VCCIO1_4_IOC_GPIO_PDIS_VCCIO1_PULL_DIS_SHIFT)       /* 0x00000001 */
#define VCCIO1_4_IOC_GPIO_PDIS_VCCIO4_PULL_DIS_SHIFT       (1U)
#define VCCIO1_4_IOC_GPIO_PDIS_VCCIO4_PULL_DIS_MASK        (0x1U << VCCIO1_4_IOC_GPIO_PDIS_VCCIO4_PULL_DIS_SHIFT)       /* 0x00000002 */
/**************************************VCCIO3_5_IOC**************************************/
/* GPIO2A_DS_H */
#define VCCIO3_5_IOC_GPIO2A_DS_H_OFFSET                    (0x44U)
#define VCCIO3_5_IOC_GPIO2A_DS_H_GPIO2A6_DS_SHIFT          (8U)
#define VCCIO3_5_IOC_GPIO2A_DS_H_GPIO2A6_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2A_DS_H_GPIO2A6_DS_SHIFT)          /* 0x00000300 */
#define VCCIO3_5_IOC_GPIO2A_DS_H_GPIO2A7_DS_SHIFT          (12U)
#define VCCIO3_5_IOC_GPIO2A_DS_H_GPIO2A7_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2A_DS_H_GPIO2A7_DS_SHIFT)          /* 0x00003000 */
/* GPIO2B_DS_L */
#define VCCIO3_5_IOC_GPIO2B_DS_L_OFFSET                    (0x48U)
#define VCCIO3_5_IOC_GPIO2B_DS_L_GPIO2B0_DS_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO2B_DS_L_GPIO2B0_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2B_DS_L_GPIO2B0_DS_SHIFT)          /* 0x00000003 */
#define VCCIO3_5_IOC_GPIO2B_DS_L_GPIO2B1_DS_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO2B_DS_L_GPIO2B1_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2B_DS_L_GPIO2B1_DS_SHIFT)          /* 0x00000030 */
#define VCCIO3_5_IOC_GPIO2B_DS_L_GPIO2B2_DS_SHIFT          (8U)
#define VCCIO3_5_IOC_GPIO2B_DS_L_GPIO2B2_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2B_DS_L_GPIO2B2_DS_SHIFT)          /* 0x00000300 */
#define VCCIO3_5_IOC_GPIO2B_DS_L_GPIO2B3_DS_SHIFT          (12U)
#define VCCIO3_5_IOC_GPIO2B_DS_L_GPIO2B3_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2B_DS_L_GPIO2B3_DS_SHIFT)          /* 0x00003000 */
/* GPIO2B_DS_H */
#define VCCIO3_5_IOC_GPIO2B_DS_H_OFFSET                    (0x4CU)
#define VCCIO3_5_IOC_GPIO2B_DS_H_GPIO2B4_DS_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO2B_DS_H_GPIO2B4_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2B_DS_H_GPIO2B4_DS_SHIFT)          /* 0x00000003 */
#define VCCIO3_5_IOC_GPIO2B_DS_H_GPIO2B5_DS_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO2B_DS_H_GPIO2B5_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2B_DS_H_GPIO2B5_DS_SHIFT)          /* 0x00000030 */
#define VCCIO3_5_IOC_GPIO2B_DS_H_GPIO2B6_DS_SHIFT          (8U)
#define VCCIO3_5_IOC_GPIO2B_DS_H_GPIO2B6_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2B_DS_H_GPIO2B6_DS_SHIFT)          /* 0x00000300 */
#define VCCIO3_5_IOC_GPIO2B_DS_H_GPIO2B7_DS_SHIFT          (12U)
#define VCCIO3_5_IOC_GPIO2B_DS_H_GPIO2B7_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2B_DS_H_GPIO2B7_DS_SHIFT)          /* 0x00003000 */
/* GPIO2C_DS_L */
#define VCCIO3_5_IOC_GPIO2C_DS_L_OFFSET                    (0x50U)
#define VCCIO3_5_IOC_GPIO2C_DS_L_GPIO2C0_DS_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO2C_DS_L_GPIO2C0_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2C_DS_L_GPIO2C0_DS_SHIFT)          /* 0x00000003 */
#define VCCIO3_5_IOC_GPIO2C_DS_L_GPIO2C1_DS_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO2C_DS_L_GPIO2C1_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2C_DS_L_GPIO2C1_DS_SHIFT)          /* 0x00000030 */
#define VCCIO3_5_IOC_GPIO2C_DS_L_GPIO2C2_DS_SHIFT          (8U)
#define VCCIO3_5_IOC_GPIO2C_DS_L_GPIO2C2_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2C_DS_L_GPIO2C2_DS_SHIFT)          /* 0x00000300 */
#define VCCIO3_5_IOC_GPIO2C_DS_L_GPIO2C3_DS_SHIFT          (12U)
#define VCCIO3_5_IOC_GPIO2C_DS_L_GPIO2C3_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2C_DS_L_GPIO2C3_DS_SHIFT)          /* 0x00003000 */
/* GPIO2C_DS_H */
#define VCCIO3_5_IOC_GPIO2C_DS_H_OFFSET                    (0x54U)
#define VCCIO3_5_IOC_GPIO2C_DS_H_GPIO2C4_DS_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO2C_DS_H_GPIO2C4_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2C_DS_H_GPIO2C4_DS_SHIFT)          /* 0x00000003 */
#define VCCIO3_5_IOC_GPIO2C_DS_H_GPIO2C5_DS_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO2C_DS_H_GPIO2C5_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO2C_DS_H_GPIO2C5_DS_SHIFT)          /* 0x00000030 */
/* GPIO3A_DS_L */
#define VCCIO3_5_IOC_GPIO3A_DS_L_OFFSET                    (0x60U)
#define VCCIO3_5_IOC_GPIO3A_DS_L_GPIO3A0_DS_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO3A_DS_L_GPIO3A0_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3A_DS_L_GPIO3A0_DS_SHIFT)          /* 0x00000007 */
#define VCCIO3_5_IOC_GPIO3A_DS_L_GPIO3A1_DS_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO3A_DS_L_GPIO3A1_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3A_DS_L_GPIO3A1_DS_SHIFT)          /* 0x00000070 */
#define VCCIO3_5_IOC_GPIO3A_DS_L_GPIO3A2_DS_SHIFT          (8U)
#define VCCIO3_5_IOC_GPIO3A_DS_L_GPIO3A2_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3A_DS_L_GPIO3A2_DS_SHIFT)          /* 0x00000700 */
#define VCCIO3_5_IOC_GPIO3A_DS_L_GPIO3A3_DS_SHIFT          (12U)
#define VCCIO3_5_IOC_GPIO3A_DS_L_GPIO3A3_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3A_DS_L_GPIO3A3_DS_SHIFT)          /* 0x00007000 */
/* GPIO3A_DS_H */
#define VCCIO3_5_IOC_GPIO3A_DS_H_OFFSET                    (0x64U)
#define VCCIO3_5_IOC_GPIO3A_DS_H_GPIO3A4_DS_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO3A_DS_H_GPIO3A4_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3A_DS_H_GPIO3A4_DS_SHIFT)          /* 0x00000007 */
#define VCCIO3_5_IOC_GPIO3A_DS_H_GPIO3A5_DS_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO3A_DS_H_GPIO3A5_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3A_DS_H_GPIO3A5_DS_SHIFT)          /* 0x00000070 */
#define VCCIO3_5_IOC_GPIO3A_DS_H_GPIO3A6_DS_SHIFT          (8U)
#define VCCIO3_5_IOC_GPIO3A_DS_H_GPIO3A6_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3A_DS_H_GPIO3A6_DS_SHIFT)          /* 0x00000700 */
#define VCCIO3_5_IOC_GPIO3A_DS_H_GPIO3A7_DS_SHIFT          (12U)
#define VCCIO3_5_IOC_GPIO3A_DS_H_GPIO3A7_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3A_DS_H_GPIO3A7_DS_SHIFT)          /* 0x00007000 */
/* GPIO3B_DS_L */
#define VCCIO3_5_IOC_GPIO3B_DS_L_OFFSET                    (0x68U)
#define VCCIO3_5_IOC_GPIO3B_DS_L_GPIO3B0_DS_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO3B_DS_L_GPIO3B0_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3B_DS_L_GPIO3B0_DS_SHIFT)          /* 0x00000007 */
#define VCCIO3_5_IOC_GPIO3B_DS_L_GPIO3B1_DS_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO3B_DS_L_GPIO3B1_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3B_DS_L_GPIO3B1_DS_SHIFT)          /* 0x00000070 */
#define VCCIO3_5_IOC_GPIO3B_DS_L_GPIO3B2_DS_SHIFT          (8U)
#define VCCIO3_5_IOC_GPIO3B_DS_L_GPIO3B2_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3B_DS_L_GPIO3B2_DS_SHIFT)          /* 0x00000700 */
#define VCCIO3_5_IOC_GPIO3B_DS_L_GPIO3B3_DS_SHIFT          (12U)
#define VCCIO3_5_IOC_GPIO3B_DS_L_GPIO3B3_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3B_DS_L_GPIO3B3_DS_SHIFT)          /* 0x00007000 */
/* GPIO3B_DS_H */
#define VCCIO3_5_IOC_GPIO3B_DS_H_OFFSET                    (0x6CU)
#define VCCIO3_5_IOC_GPIO3B_DS_H_GPIO3B4_DS_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO3B_DS_H_GPIO3B4_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3B_DS_H_GPIO3B4_DS_SHIFT)          /* 0x00000007 */
#define VCCIO3_5_IOC_GPIO3B_DS_H_GPIO3B5_DS_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO3B_DS_H_GPIO3B5_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3B_DS_H_GPIO3B5_DS_SHIFT)          /* 0x00000070 */
#define VCCIO3_5_IOC_GPIO3B_DS_H_GPIO3B6_DS_SHIFT          (8U)
#define VCCIO3_5_IOC_GPIO3B_DS_H_GPIO3B6_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3B_DS_H_GPIO3B6_DS_SHIFT)          /* 0x00000700 */
#define VCCIO3_5_IOC_GPIO3B_DS_H_GPIO3B7_DS_SHIFT          (12U)
#define VCCIO3_5_IOC_GPIO3B_DS_H_GPIO3B7_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3B_DS_H_GPIO3B7_DS_SHIFT)          /* 0x00007000 */
/* GPIO3C_DS_L */
#define VCCIO3_5_IOC_GPIO3C_DS_L_OFFSET                    (0x70U)
#define VCCIO3_5_IOC_GPIO3C_DS_L_GPIO3C0_DS_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO3C_DS_L_GPIO3C0_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3C_DS_L_GPIO3C0_DS_SHIFT)          /* 0x00000007 */
#define VCCIO3_5_IOC_GPIO3C_DS_L_GPIO3C1_DS_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO3C_DS_L_GPIO3C1_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3C_DS_L_GPIO3C1_DS_SHIFT)          /* 0x00000070 */
#define VCCIO3_5_IOC_GPIO3C_DS_L_GPIO3C2_DS_SHIFT          (8U)
#define VCCIO3_5_IOC_GPIO3C_DS_L_GPIO3C2_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3C_DS_L_GPIO3C2_DS_SHIFT)          /* 0x00000700 */
#define VCCIO3_5_IOC_GPIO3C_DS_L_GPIO3C3_DS_SHIFT          (12U)
#define VCCIO3_5_IOC_GPIO3C_DS_L_GPIO3C3_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3C_DS_L_GPIO3C3_DS_SHIFT)          /* 0x00007000 */
/* GPIO3C_DS_H */
#define VCCIO3_5_IOC_GPIO3C_DS_H_OFFSET                    (0x74U)
#define VCCIO3_5_IOC_GPIO3C_DS_H_GPIO3C4_DS_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO3C_DS_H_GPIO3C4_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3C_DS_H_GPIO3C4_DS_SHIFT)          /* 0x00000007 */
#define VCCIO3_5_IOC_GPIO3C_DS_H_GPIO3C5_DS_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO3C_DS_H_GPIO3C5_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3C_DS_H_GPIO3C5_DS_SHIFT)          /* 0x00000070 */
#define VCCIO3_5_IOC_GPIO3C_DS_H_GPIO3C6_DS_SHIFT          (8U)
#define VCCIO3_5_IOC_GPIO3C_DS_H_GPIO3C6_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3C_DS_H_GPIO3C6_DS_SHIFT)          /* 0x00000700 */
#define VCCIO3_5_IOC_GPIO3C_DS_H_GPIO3C7_DS_SHIFT          (12U)
#define VCCIO3_5_IOC_GPIO3C_DS_H_GPIO3C7_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3C_DS_H_GPIO3C7_DS_SHIFT)          /* 0x00007000 */
/* GPIO3D_DS_L */
#define VCCIO3_5_IOC_GPIO3D_DS_L_OFFSET                    (0x78U)
#define VCCIO3_5_IOC_GPIO3D_DS_L_GPIO3D0_DS_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO3D_DS_L_GPIO3D0_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3D_DS_L_GPIO3D0_DS_SHIFT)          /* 0x00000007 */
#define VCCIO3_5_IOC_GPIO3D_DS_L_GPIO3D1_DS_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO3D_DS_L_GPIO3D1_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3D_DS_L_GPIO3D1_DS_SHIFT)          /* 0x00000070 */
#define VCCIO3_5_IOC_GPIO3D_DS_L_GPIO3D2_DS_SHIFT          (8U)
#define VCCIO3_5_IOC_GPIO3D_DS_L_GPIO3D2_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3D_DS_L_GPIO3D2_DS_SHIFT)          /* 0x00000700 */
#define VCCIO3_5_IOC_GPIO3D_DS_L_GPIO3D3_DS_SHIFT          (12U)
#define VCCIO3_5_IOC_GPIO3D_DS_L_GPIO3D3_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3D_DS_L_GPIO3D3_DS_SHIFT)          /* 0x00007000 */
/* GPIO3D_DS_H */
#define VCCIO3_5_IOC_GPIO3D_DS_H_OFFSET                    (0x7CU)
#define VCCIO3_5_IOC_GPIO3D_DS_H_GPIO3D4_DS_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO3D_DS_H_GPIO3D4_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3D_DS_H_GPIO3D4_DS_SHIFT)          /* 0x00000007 */
#define VCCIO3_5_IOC_GPIO3D_DS_H_GPIO3D5_DS_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO3D_DS_H_GPIO3D5_DS_MASK           (0x7U << VCCIO3_5_IOC_GPIO3D_DS_H_GPIO3D5_DS_SHIFT)          /* 0x00000070 */
/* GPIO4C_DS_L */
#define VCCIO3_5_IOC_GPIO4C_DS_L_OFFSET                    (0x90U)
#define VCCIO3_5_IOC_GPIO4C_DS_L_GPIO4C2_DS_SHIFT          (8U)
#define VCCIO3_5_IOC_GPIO4C_DS_L_GPIO4C2_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO4C_DS_L_GPIO4C2_DS_SHIFT)          /* 0x00000300 */
#define VCCIO3_5_IOC_GPIO4C_DS_L_GPIO4C3_DS_SHIFT          (12U)
#define VCCIO3_5_IOC_GPIO4C_DS_L_GPIO4C3_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO4C_DS_L_GPIO4C3_DS_SHIFT)          /* 0x00003000 */
/* GPIO4C_DS_H */
#define VCCIO3_5_IOC_GPIO4C_DS_H_OFFSET                    (0x94U)
#define VCCIO3_5_IOC_GPIO4C_DS_H_GPIO4C4_DS_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO4C_DS_H_GPIO4C4_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO4C_DS_H_GPIO4C4_DS_SHIFT)          /* 0x00000003 */
#define VCCIO3_5_IOC_GPIO4C_DS_H_GPIO4C5_DS_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO4C_DS_H_GPIO4C5_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO4C_DS_H_GPIO4C5_DS_SHIFT)          /* 0x00000030 */
#define VCCIO3_5_IOC_GPIO4C_DS_H_GPIO4C6_DS_SHIFT          (8U)
#define VCCIO3_5_IOC_GPIO4C_DS_H_GPIO4C6_DS_MASK           (0x3U << VCCIO3_5_IOC_GPIO4C_DS_H_GPIO4C6_DS_SHIFT)          /* 0x00000300 */
/* GPIO2A_P */
#define VCCIO3_5_IOC_GPIO2A_P_OFFSET                       (0x120U)
#define VCCIO3_5_IOC_GPIO2A_P_GPIO2A6_PE_SHIFT             (12U)
#define VCCIO3_5_IOC_GPIO2A_P_GPIO2A6_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2A_P_GPIO2A6_PE_SHIFT)             /* 0x00001000 */
#define VCCIO3_5_IOC_GPIO2A_P_GPIO2A6_PS_SHIFT             (13U)
#define VCCIO3_5_IOC_GPIO2A_P_GPIO2A6_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2A_P_GPIO2A6_PS_SHIFT)             /* 0x00002000 */
#define VCCIO3_5_IOC_GPIO2A_P_GPIO2A7_PE_SHIFT             (14U)
#define VCCIO3_5_IOC_GPIO2A_P_GPIO2A7_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2A_P_GPIO2A7_PE_SHIFT)             /* 0x00004000 */
#define VCCIO3_5_IOC_GPIO2A_P_GPIO2A7_PS_SHIFT             (15U)
#define VCCIO3_5_IOC_GPIO2A_P_GPIO2A7_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2A_P_GPIO2A7_PS_SHIFT)             /* 0x00008000 */
/* GPIO2B_P */
#define VCCIO3_5_IOC_GPIO2B_P_OFFSET                       (0x124U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B0_PE_SHIFT             (0U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B0_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B0_PE_SHIFT)             /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B0_PS_SHIFT             (1U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B0_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B0_PS_SHIFT)             /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B1_PE_SHIFT             (2U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B1_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B1_PE_SHIFT)             /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B1_PS_SHIFT             (3U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B1_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B1_PS_SHIFT)             /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B2_PE_SHIFT             (4U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B2_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B2_PE_SHIFT)             /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B2_PS_SHIFT             (5U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B2_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B2_PS_SHIFT)             /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B3_PE_SHIFT             (6U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B3_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B3_PE_SHIFT)             /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B3_PS_SHIFT             (7U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B3_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B3_PS_SHIFT)             /* 0x00000080 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B4_PE_SHIFT             (8U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B4_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B4_PE_SHIFT)             /* 0x00000100 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B4_PS_SHIFT             (9U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B4_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B4_PS_SHIFT)             /* 0x00000200 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B5_PE_SHIFT             (10U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B5_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B5_PE_SHIFT)             /* 0x00000400 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B5_PS_SHIFT             (11U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B5_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B5_PS_SHIFT)             /* 0x00000800 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B6_PE_SHIFT             (12U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B6_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B6_PE_SHIFT)             /* 0x00001000 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B6_PS_SHIFT             (13U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B6_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B6_PS_SHIFT)             /* 0x00002000 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B7_PE_SHIFT             (14U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B7_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B7_PE_SHIFT)             /* 0x00004000 */
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B7_PS_SHIFT             (15U)
#define VCCIO3_5_IOC_GPIO2B_P_GPIO2B7_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2B_P_GPIO2B7_PS_SHIFT)             /* 0x00008000 */
/* GPIO2C_P */
#define VCCIO3_5_IOC_GPIO2C_P_OFFSET                       (0x128U)
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C0_PE_SHIFT             (0U)
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C0_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2C_P_GPIO2C0_PE_SHIFT)             /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C0_PS_SHIFT             (1U)
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C0_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2C_P_GPIO2C0_PS_SHIFT)             /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C1_PE_SHIFT             (2U)
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C1_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2C_P_GPIO2C1_PE_SHIFT)             /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C1_PS_SHIFT             (3U)
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C1_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2C_P_GPIO2C1_PS_SHIFT)             /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C2_PE_SHIFT             (4U)
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C2_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2C_P_GPIO2C2_PE_SHIFT)             /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C2_PS_SHIFT             (5U)
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C2_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2C_P_GPIO2C2_PS_SHIFT)             /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C3_PE_SHIFT             (6U)
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C3_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2C_P_GPIO2C3_PE_SHIFT)             /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C3_PS_SHIFT             (7U)
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C3_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2C_P_GPIO2C3_PS_SHIFT)             /* 0x00000080 */
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C4_PE_SHIFT             (8U)
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C4_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2C_P_GPIO2C4_PE_SHIFT)             /* 0x00000100 */
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C4_PS_SHIFT             (9U)
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C4_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2C_P_GPIO2C4_PS_SHIFT)             /* 0x00000200 */
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C5_PE_SHIFT             (10U)
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C5_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO2C_P_GPIO2C5_PE_SHIFT)             /* 0x00000400 */
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C5_PS_SHIFT             (11U)
#define VCCIO3_5_IOC_GPIO2C_P_GPIO2C5_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO2C_P_GPIO2C5_PS_SHIFT)             /* 0x00000800 */
/* GPIO3A_P */
#define VCCIO3_5_IOC_GPIO3A_P_OFFSET                       (0x130U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A0_PE_SHIFT             (0U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A0_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A0_PE_SHIFT)             /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A0_PS_SHIFT             (1U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A0_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A0_PS_SHIFT)             /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A1_PE_SHIFT             (2U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A1_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A1_PE_SHIFT)             /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A1_PS_SHIFT             (3U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A1_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A1_PS_SHIFT)             /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A2_PE_SHIFT             (4U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A2_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A2_PE_SHIFT)             /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A2_PS_SHIFT             (5U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A2_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A2_PS_SHIFT)             /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A3_PE_SHIFT             (6U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A3_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A3_PE_SHIFT)             /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A3_PS_SHIFT             (7U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A3_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A3_PS_SHIFT)             /* 0x00000080 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A4_PE_SHIFT             (8U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A4_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A4_PE_SHIFT)             /* 0x00000100 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A4_PS_SHIFT             (9U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A4_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A4_PS_SHIFT)             /* 0x00000200 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A5_PE_SHIFT             (10U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A5_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A5_PE_SHIFT)             /* 0x00000400 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A5_PS_SHIFT             (11U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A5_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A5_PS_SHIFT)             /* 0x00000800 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A6_PE_SHIFT             (12U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A6_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A6_PE_SHIFT)             /* 0x00001000 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A6_PS_SHIFT             (13U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A6_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A6_PS_SHIFT)             /* 0x00002000 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A7_PE_SHIFT             (14U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A7_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A7_PE_SHIFT)             /* 0x00004000 */
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A7_PS_SHIFT             (15U)
#define VCCIO3_5_IOC_GPIO3A_P_GPIO3A7_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3A_P_GPIO3A7_PS_SHIFT)             /* 0x00008000 */
/* GPIO3B_P */
#define VCCIO3_5_IOC_GPIO3B_P_OFFSET                       (0x134U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B0_PE_SHIFT             (0U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B0_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B0_PE_SHIFT)             /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B0_PS_SHIFT             (1U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B0_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B0_PS_SHIFT)             /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B1_PE_SHIFT             (2U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B1_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B1_PE_SHIFT)             /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B1_PS_SHIFT             (3U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B1_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B1_PS_SHIFT)             /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B2_PE_SHIFT             (4U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B2_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B2_PE_SHIFT)             /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B2_PS_SHIFT             (5U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B2_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B2_PS_SHIFT)             /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B3_PE_SHIFT             (6U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B3_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B3_PE_SHIFT)             /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B3_PS_SHIFT             (7U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B3_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B3_PS_SHIFT)             /* 0x00000080 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B4_PE_SHIFT             (8U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B4_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B4_PE_SHIFT)             /* 0x00000100 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B4_PS_SHIFT             (9U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B4_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B4_PS_SHIFT)             /* 0x00000200 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B5_PE_SHIFT             (10U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B5_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B5_PE_SHIFT)             /* 0x00000400 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B5_PS_SHIFT             (11U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B5_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B5_PS_SHIFT)             /* 0x00000800 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B6_PE_SHIFT             (12U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B6_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B6_PE_SHIFT)             /* 0x00001000 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B6_PS_SHIFT             (13U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B6_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B6_PS_SHIFT)             /* 0x00002000 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B7_PE_SHIFT             (14U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B7_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B7_PE_SHIFT)             /* 0x00004000 */
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B7_PS_SHIFT             (15U)
#define VCCIO3_5_IOC_GPIO3B_P_GPIO3B7_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3B_P_GPIO3B7_PS_SHIFT)             /* 0x00008000 */
/* GPIO3C_P */
#define VCCIO3_5_IOC_GPIO3C_P_OFFSET                       (0x138U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C0_PE_SHIFT             (0U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C0_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C0_PE_SHIFT)             /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C0_PS_SHIFT             (1U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C0_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C0_PS_SHIFT)             /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C1_PE_SHIFT             (2U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C1_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C1_PE_SHIFT)             /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C1_PS_SHIFT             (3U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C1_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C1_PS_SHIFT)             /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C2_PE_SHIFT             (4U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C2_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C2_PE_SHIFT)             /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C2_PS_SHIFT             (5U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C2_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C2_PS_SHIFT)             /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C3_PE_SHIFT             (6U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C3_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C3_PE_SHIFT)             /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C3_PS_SHIFT             (7U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C3_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C3_PS_SHIFT)             /* 0x00000080 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C4_PE_SHIFT             (8U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C4_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C4_PE_SHIFT)             /* 0x00000100 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C4_PS_SHIFT             (9U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C4_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C4_PS_SHIFT)             /* 0x00000200 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C5_PE_SHIFT             (10U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C5_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C5_PE_SHIFT)             /* 0x00000400 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C5_PS_SHIFT             (11U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C5_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C5_PS_SHIFT)             /* 0x00000800 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C6_PE_SHIFT             (12U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C6_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C6_PE_SHIFT)             /* 0x00001000 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C6_PS_SHIFT             (13U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C6_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C6_PS_SHIFT)             /* 0x00002000 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C7_PE_SHIFT             (14U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C7_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C7_PE_SHIFT)             /* 0x00004000 */
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C7_PS_SHIFT             (15U)
#define VCCIO3_5_IOC_GPIO3C_P_GPIO3C7_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3C_P_GPIO3C7_PS_SHIFT)             /* 0x00008000 */
/* GPIO3D_P */
#define VCCIO3_5_IOC_GPIO3D_P_OFFSET                       (0x13CU)
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D0_PE_SHIFT             (0U)
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D0_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3D_P_GPIO3D0_PE_SHIFT)             /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D0_PS_SHIFT             (1U)
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D0_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3D_P_GPIO3D0_PS_SHIFT)             /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D1_PE_SHIFT             (2U)
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D1_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3D_P_GPIO3D1_PE_SHIFT)             /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D1_PS_SHIFT             (3U)
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D1_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3D_P_GPIO3D1_PS_SHIFT)             /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D2_PE_SHIFT             (4U)
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D2_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3D_P_GPIO3D2_PE_SHIFT)             /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D2_PS_SHIFT             (5U)
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D2_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3D_P_GPIO3D2_PS_SHIFT)             /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D3_PE_SHIFT             (6U)
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D3_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3D_P_GPIO3D3_PE_SHIFT)             /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D3_PS_SHIFT             (7U)
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D3_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3D_P_GPIO3D3_PS_SHIFT)             /* 0x00000080 */
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D4_PE_SHIFT             (8U)
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D4_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3D_P_GPIO3D4_PE_SHIFT)             /* 0x00000100 */
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D4_PS_SHIFT             (9U)
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D4_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3D_P_GPIO3D4_PS_SHIFT)             /* 0x00000200 */
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D5_PE_SHIFT             (10U)
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D5_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO3D_P_GPIO3D5_PE_SHIFT)             /* 0x00000400 */
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D5_PS_SHIFT             (11U)
#define VCCIO3_5_IOC_GPIO3D_P_GPIO3D5_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO3D_P_GPIO3D5_PS_SHIFT)             /* 0x00000800 */
/* GPIO4C_P */
#define VCCIO3_5_IOC_GPIO4C_P_OFFSET                       (0x148U)
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C2_PE_SHIFT             (4U)
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C2_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO4C_P_GPIO4C2_PE_SHIFT)             /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C2_PS_SHIFT             (5U)
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C2_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO4C_P_GPIO4C2_PS_SHIFT)             /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C3_PE_SHIFT             (6U)
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C3_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO4C_P_GPIO4C3_PE_SHIFT)             /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C3_PS_SHIFT             (7U)
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C3_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO4C_P_GPIO4C3_PS_SHIFT)             /* 0x00000080 */
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C4_PE_SHIFT             (8U)
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C4_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO4C_P_GPIO4C4_PE_SHIFT)             /* 0x00000100 */
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C4_PS_SHIFT             (9U)
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C4_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO4C_P_GPIO4C4_PS_SHIFT)             /* 0x00000200 */
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C5_PE_SHIFT             (10U)
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C5_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO4C_P_GPIO4C5_PE_SHIFT)             /* 0x00000400 */
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C5_PS_SHIFT             (11U)
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C5_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO4C_P_GPIO4C5_PS_SHIFT)             /* 0x00000800 */
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C6_PE_SHIFT             (12U)
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C6_PE_MASK              (0x1U << VCCIO3_5_IOC_GPIO4C_P_GPIO4C6_PE_SHIFT)             /* 0x00001000 */
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C6_PS_SHIFT             (13U)
#define VCCIO3_5_IOC_GPIO4C_P_GPIO4C6_PS_MASK              (0x1U << VCCIO3_5_IOC_GPIO4C_P_GPIO4C6_PS_SHIFT)             /* 0x00002000 */
/* GPIO2A_IE */
#define VCCIO3_5_IOC_GPIO2A_IE_OFFSET                      (0x190U)
#define VCCIO3_5_IOC_GPIO2A_IE_GPIO2A6_IE_SHIFT            (6U)
#define VCCIO3_5_IOC_GPIO2A_IE_GPIO2A6_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2A_IE_GPIO2A6_IE_SHIFT)            /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO2A_IE_GPIO2A7_IE_SHIFT            (7U)
#define VCCIO3_5_IOC_GPIO2A_IE_GPIO2A7_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2A_IE_GPIO2A7_IE_SHIFT)            /* 0x00000080 */
/* GPIO2B_IE */
#define VCCIO3_5_IOC_GPIO2B_IE_OFFSET                      (0x194U)
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B0_IE_SHIFT            (0U)
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B0_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2B_IE_GPIO2B0_IE_SHIFT)            /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B1_IE_SHIFT            (1U)
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B1_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2B_IE_GPIO2B1_IE_SHIFT)            /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B2_IE_SHIFT            (2U)
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B2_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2B_IE_GPIO2B2_IE_SHIFT)            /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B3_IE_SHIFT            (3U)
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B3_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2B_IE_GPIO2B3_IE_SHIFT)            /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B4_IE_SHIFT            (4U)
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B4_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2B_IE_GPIO2B4_IE_SHIFT)            /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B5_IE_SHIFT            (5U)
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B5_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2B_IE_GPIO2B5_IE_SHIFT)            /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B6_IE_SHIFT            (6U)
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B6_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2B_IE_GPIO2B6_IE_SHIFT)            /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B7_IE_SHIFT            (7U)
#define VCCIO3_5_IOC_GPIO2B_IE_GPIO2B7_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2B_IE_GPIO2B7_IE_SHIFT)            /* 0x00000080 */
/* GPIO2C_IE */
#define VCCIO3_5_IOC_GPIO2C_IE_OFFSET                      (0x198U)
#define VCCIO3_5_IOC_GPIO2C_IE_GPIO2C0_IE_SHIFT            (0U)
#define VCCIO3_5_IOC_GPIO2C_IE_GPIO2C0_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2C_IE_GPIO2C0_IE_SHIFT)            /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO2C_IE_GPIO2C1_IE_SHIFT            (1U)
#define VCCIO3_5_IOC_GPIO2C_IE_GPIO2C1_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2C_IE_GPIO2C1_IE_SHIFT)            /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO2C_IE_GPIO2C2_IE_SHIFT            (2U)
#define VCCIO3_5_IOC_GPIO2C_IE_GPIO2C2_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2C_IE_GPIO2C2_IE_SHIFT)            /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO2C_IE_GPIO2C3_IE_SHIFT            (3U)
#define VCCIO3_5_IOC_GPIO2C_IE_GPIO2C3_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2C_IE_GPIO2C3_IE_SHIFT)            /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO2C_IE_GPIO2C4_IE_SHIFT            (4U)
#define VCCIO3_5_IOC_GPIO2C_IE_GPIO2C4_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2C_IE_GPIO2C4_IE_SHIFT)            /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO2C_IE_GPIO2C5_IE_SHIFT            (5U)
#define VCCIO3_5_IOC_GPIO2C_IE_GPIO2C5_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO2C_IE_GPIO2C5_IE_SHIFT)            /* 0x00000020 */
/* GPIO3A_IE */
#define VCCIO3_5_IOC_GPIO3A_IE_OFFSET                      (0x1A0U)
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A0_IE_SHIFT            (0U)
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A0_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3A_IE_GPIO3A0_IE_SHIFT)            /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A1_IE_SHIFT            (1U)
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A1_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3A_IE_GPIO3A1_IE_SHIFT)            /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A2_IE_SHIFT            (2U)
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A2_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3A_IE_GPIO3A2_IE_SHIFT)            /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A3_IE_SHIFT            (3U)
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A3_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3A_IE_GPIO3A3_IE_SHIFT)            /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A4_IE_SHIFT            (4U)
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A4_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3A_IE_GPIO3A4_IE_SHIFT)            /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A5_IE_SHIFT            (5U)
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A5_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3A_IE_GPIO3A5_IE_SHIFT)            /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A6_IE_SHIFT            (6U)
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A6_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3A_IE_GPIO3A6_IE_SHIFT)            /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A7_IE_SHIFT            (7U)
#define VCCIO3_5_IOC_GPIO3A_IE_GPIO3A7_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3A_IE_GPIO3A7_IE_SHIFT)            /* 0x00000080 */
/* GPIO3B_IE */
#define VCCIO3_5_IOC_GPIO3B_IE_OFFSET                      (0x1A4U)
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B0_IE_SHIFT            (0U)
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B0_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3B_IE_GPIO3B0_IE_SHIFT)            /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B1_IE_SHIFT            (1U)
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B1_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3B_IE_GPIO3B1_IE_SHIFT)            /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B2_IE_SHIFT            (2U)
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B2_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3B_IE_GPIO3B2_IE_SHIFT)            /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B3_IE_SHIFT            (3U)
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B3_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3B_IE_GPIO3B3_IE_SHIFT)            /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B4_IE_SHIFT            (4U)
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B4_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3B_IE_GPIO3B4_IE_SHIFT)            /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B5_IE_SHIFT            (5U)
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B5_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3B_IE_GPIO3B5_IE_SHIFT)            /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B6_IE_SHIFT            (6U)
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B6_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3B_IE_GPIO3B6_IE_SHIFT)            /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B7_IE_SHIFT            (7U)
#define VCCIO3_5_IOC_GPIO3B_IE_GPIO3B7_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3B_IE_GPIO3B7_IE_SHIFT)            /* 0x00000080 */
/* GPIO3C_IE */
#define VCCIO3_5_IOC_GPIO3C_IE_OFFSET                      (0x1A8U)
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C0_IE_SHIFT            (0U)
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C0_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3C_IE_GPIO3C0_IE_SHIFT)            /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C1_IE_SHIFT            (1U)
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C1_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3C_IE_GPIO3C1_IE_SHIFT)            /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C2_IE_SHIFT            (2U)
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C2_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3C_IE_GPIO3C2_IE_SHIFT)            /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C3_IE_SHIFT            (3U)
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C3_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3C_IE_GPIO3C3_IE_SHIFT)            /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C4_IE_SHIFT            (4U)
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C4_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3C_IE_GPIO3C4_IE_SHIFT)            /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C5_IE_SHIFT            (5U)
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C5_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3C_IE_GPIO3C5_IE_SHIFT)            /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C6_IE_SHIFT            (6U)
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C6_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3C_IE_GPIO3C6_IE_SHIFT)            /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C7_IE_SHIFT            (7U)
#define VCCIO3_5_IOC_GPIO3C_IE_GPIO3C7_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3C_IE_GPIO3C7_IE_SHIFT)            /* 0x00000080 */
/* GPIO3D_IE */
#define VCCIO3_5_IOC_GPIO3D_IE_OFFSET                      (0x1ACU)
#define VCCIO3_5_IOC_GPIO3D_IE_GPIO3D0_IE_SHIFT            (0U)
#define VCCIO3_5_IOC_GPIO3D_IE_GPIO3D0_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3D_IE_GPIO3D0_IE_SHIFT)            /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO3D_IE_GPIO3D1_IE_SHIFT            (1U)
#define VCCIO3_5_IOC_GPIO3D_IE_GPIO3D1_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3D_IE_GPIO3D1_IE_SHIFT)            /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO3D_IE_GPIO3D2_IE_SHIFT            (2U)
#define VCCIO3_5_IOC_GPIO3D_IE_GPIO3D2_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3D_IE_GPIO3D2_IE_SHIFT)            /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO3D_IE_GPIO3D3_IE_SHIFT            (3U)
#define VCCIO3_5_IOC_GPIO3D_IE_GPIO3D3_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3D_IE_GPIO3D3_IE_SHIFT)            /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO3D_IE_GPIO3D4_IE_SHIFT            (4U)
#define VCCIO3_5_IOC_GPIO3D_IE_GPIO3D4_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3D_IE_GPIO3D4_IE_SHIFT)            /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO3D_IE_GPIO3D5_IE_SHIFT            (5U)
#define VCCIO3_5_IOC_GPIO3D_IE_GPIO3D5_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO3D_IE_GPIO3D5_IE_SHIFT)            /* 0x00000020 */
/* GPIO4C_IE */
#define VCCIO3_5_IOC_GPIO4C_IE_OFFSET                      (0x1B8U)
#define VCCIO3_5_IOC_GPIO4C_IE_GPIO4C2_IE_SHIFT            (2U)
#define VCCIO3_5_IOC_GPIO4C_IE_GPIO4C2_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO4C_IE_GPIO4C2_IE_SHIFT)            /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO4C_IE_GPIO4C3_IE_SHIFT            (3U)
#define VCCIO3_5_IOC_GPIO4C_IE_GPIO4C3_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO4C_IE_GPIO4C3_IE_SHIFT)            /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO4C_IE_GPIO4C4_IE_SHIFT            (4U)
#define VCCIO3_5_IOC_GPIO4C_IE_GPIO4C4_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO4C_IE_GPIO4C4_IE_SHIFT)            /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO4C_IE_GPIO4C5_IE_SHIFT            (5U)
#define VCCIO3_5_IOC_GPIO4C_IE_GPIO4C5_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO4C_IE_GPIO4C5_IE_SHIFT)            /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO4C_IE_GPIO4C6_IE_SHIFT            (6U)
#define VCCIO3_5_IOC_GPIO4C_IE_GPIO4C6_IE_MASK             (0x1U << VCCIO3_5_IOC_GPIO4C_IE_GPIO4C6_IE_SHIFT)            /* 0x00000040 */
/* GPIO2A_SMT */
#define VCCIO3_5_IOC_GPIO2A_SMT_OFFSET                     (0x220U)
#define VCCIO3_5_IOC_GPIO2A_SMT_GPIO2A6_SMT_SHIFT          (6U)
#define VCCIO3_5_IOC_GPIO2A_SMT_GPIO2A6_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2A_SMT_GPIO2A6_SMT_SHIFT)          /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO2A_SMT_GPIO2A7_SMT_SHIFT          (7U)
#define VCCIO3_5_IOC_GPIO2A_SMT_GPIO2A7_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2A_SMT_GPIO2A7_SMT_SHIFT)          /* 0x00000080 */
/* GPIO2B_SMT */
#define VCCIO3_5_IOC_GPIO2B_SMT_OFFSET                     (0x224U)
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B0_SMT_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B0_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B0_SMT_SHIFT)          /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B1_SMT_SHIFT          (1U)
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B1_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B1_SMT_SHIFT)          /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B2_SMT_SHIFT          (2U)
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B2_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B2_SMT_SHIFT)          /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B3_SMT_SHIFT          (3U)
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B3_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B3_SMT_SHIFT)          /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B4_SMT_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B4_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B4_SMT_SHIFT)          /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B5_SMT_SHIFT          (5U)
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B5_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B5_SMT_SHIFT)          /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B6_SMT_SHIFT          (6U)
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B6_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B6_SMT_SHIFT)          /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B7_SMT_SHIFT          (7U)
#define VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B7_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2B_SMT_GPIO2B7_SMT_SHIFT)          /* 0x00000080 */
/* GPIO2C_SMT */
#define VCCIO3_5_IOC_GPIO2C_SMT_OFFSET                     (0x228U)
#define VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C0_SMT_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C0_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C0_SMT_SHIFT)          /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C1_SMT_SHIFT          (1U)
#define VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C1_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C1_SMT_SHIFT)          /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C2_SMT_SHIFT          (2U)
#define VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C2_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C2_SMT_SHIFT)          /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C3_SMT_SHIFT          (3U)
#define VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C3_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C3_SMT_SHIFT)          /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C4_SMT_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C4_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C4_SMT_SHIFT)          /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C5_SMT_SHIFT          (5U)
#define VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C5_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO2C_SMT_GPIO2C5_SMT_SHIFT)          /* 0x00000020 */
/* GPIO3A_SMT */
#define VCCIO3_5_IOC_GPIO3A_SMT_OFFSET                     (0x230U)
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A0_SMT_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A0_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A0_SMT_SHIFT)          /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A1_SMT_SHIFT          (1U)
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A1_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A1_SMT_SHIFT)          /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A2_SMT_SHIFT          (2U)
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A2_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A2_SMT_SHIFT)          /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A3_SMT_SHIFT          (3U)
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A3_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A3_SMT_SHIFT)          /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A4_SMT_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A4_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A4_SMT_SHIFT)          /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A5_SMT_SHIFT          (5U)
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A5_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A5_SMT_SHIFT)          /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A6_SMT_SHIFT          (6U)
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A6_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A6_SMT_SHIFT)          /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A7_SMT_SHIFT          (7U)
#define VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A7_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3A_SMT_GPIO3A7_SMT_SHIFT)          /* 0x00000080 */
/* GPIO3B_SMT */
#define VCCIO3_5_IOC_GPIO3B_SMT_OFFSET                     (0x234U)
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B0_SMT_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B0_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B0_SMT_SHIFT)          /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B1_SMT_SHIFT          (1U)
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B1_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B1_SMT_SHIFT)          /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B2_SMT_SHIFT          (2U)
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B2_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B2_SMT_SHIFT)          /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B3_SMT_SHIFT          (3U)
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B3_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B3_SMT_SHIFT)          /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B4_SMT_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B4_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B4_SMT_SHIFT)          /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B5_SMT_SHIFT          (5U)
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B5_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B5_SMT_SHIFT)          /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B6_SMT_SHIFT          (6U)
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B6_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B6_SMT_SHIFT)          /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B7_SMT_SHIFT          (7U)
#define VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B7_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3B_SMT_GPIO3B7_SMT_SHIFT)          /* 0x00000080 */
/* GPIO3C_SMT */
#define VCCIO3_5_IOC_GPIO3C_SMT_OFFSET                     (0x238U)
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C0_SMT_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C0_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C0_SMT_SHIFT)          /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C1_SMT_SHIFT          (1U)
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C1_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C1_SMT_SHIFT)          /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C2_SMT_SHIFT          (2U)
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C2_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C2_SMT_SHIFT)          /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C3_SMT_SHIFT          (3U)
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C3_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C3_SMT_SHIFT)          /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C4_SMT_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C4_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C4_SMT_SHIFT)          /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C5_SMT_SHIFT          (5U)
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C5_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C5_SMT_SHIFT)          /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C6_SMT_SHIFT          (6U)
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C6_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C6_SMT_SHIFT)          /* 0x00000040 */
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C7_SMT_SHIFT          (7U)
#define VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C7_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3C_SMT_GPIO3C7_SMT_SHIFT)          /* 0x00000080 */
/* GPIO3D_SMT */
#define VCCIO3_5_IOC_GPIO3D_SMT_OFFSET                     (0x23CU)
#define VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D0_SMT_SHIFT          (0U)
#define VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D0_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D0_SMT_SHIFT)          /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D1_SMT_SHIFT          (1U)
#define VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D1_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D1_SMT_SHIFT)          /* 0x00000002 */
#define VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D2_SMT_SHIFT          (2U)
#define VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D2_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D2_SMT_SHIFT)          /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D3_SMT_SHIFT          (3U)
#define VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D3_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D3_SMT_SHIFT)          /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D4_SMT_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D4_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D4_SMT_SHIFT)          /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D5_SMT_SHIFT          (5U)
#define VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D5_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO3D_SMT_GPIO3D5_SMT_SHIFT)          /* 0x00000020 */
/* GPIO4C_SMT */
#define VCCIO3_5_IOC_GPIO4C_SMT_OFFSET                     (0x248U)
#define VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C2_SMT_SHIFT          (2U)
#define VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C2_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C2_SMT_SHIFT)          /* 0x00000004 */
#define VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C3_SMT_SHIFT          (3U)
#define VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C3_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C3_SMT_SHIFT)          /* 0x00000008 */
#define VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C4_SMT_SHIFT          (4U)
#define VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C4_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C4_SMT_SHIFT)          /* 0x00000010 */
#define VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C5_SMT_SHIFT          (5U)
#define VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C5_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C5_SMT_SHIFT)          /* 0x00000020 */
#define VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C6_SMT_SHIFT          (6U)
#define VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C6_SMT_MASK           (0x1U << VCCIO3_5_IOC_GPIO4C_SMT_GPIO4C6_SMT_SHIFT)          /* 0x00000040 */
/* GPIO_PDIS */
#define VCCIO3_5_IOC_GPIO_PDIS_OFFSET                      (0x288U)
#define VCCIO3_5_IOC_GPIO_PDIS_VCCIO3_PULL_DIS_SHIFT       (0U)
#define VCCIO3_5_IOC_GPIO_PDIS_VCCIO3_PULL_DIS_MASK        (0x1U << VCCIO3_5_IOC_GPIO_PDIS_VCCIO3_PULL_DIS_SHIFT)       /* 0x00000001 */
#define VCCIO3_5_IOC_GPIO_PDIS_VCCIO5_PULL_DIS_SHIFT       (1U)
#define VCCIO3_5_IOC_GPIO_PDIS_VCCIO5_PULL_DIS_MASK        (0x1U << VCCIO3_5_IOC_GPIO_PDIS_VCCIO5_PULL_DIS_SHIFT)       /* 0x00000002 */
/***************************************VCCIO2_IOC***************************************/
/* GPIO4D_DS_L */
#define VCCIO2_IOC_GPIO4D_DS_L_OFFSET                      (0x98U)
#define VCCIO2_IOC_GPIO4D_DS_L_GPIO4D0_DS_SHIFT            (0U)
#define VCCIO2_IOC_GPIO4D_DS_L_GPIO4D0_DS_MASK             (0x7U << VCCIO2_IOC_GPIO4D_DS_L_GPIO4D0_DS_SHIFT)            /* 0x00000007 */
#define VCCIO2_IOC_GPIO4D_DS_L_GPIO4D1_DS_SHIFT            (4U)
#define VCCIO2_IOC_GPIO4D_DS_L_GPIO4D1_DS_MASK             (0x7U << VCCIO2_IOC_GPIO4D_DS_L_GPIO4D1_DS_SHIFT)            /* 0x00000070 */
#define VCCIO2_IOC_GPIO4D_DS_L_GPIO4D2_DS_SHIFT            (8U)
#define VCCIO2_IOC_GPIO4D_DS_L_GPIO4D2_DS_MASK             (0x7U << VCCIO2_IOC_GPIO4D_DS_L_GPIO4D2_DS_SHIFT)            /* 0x00000700 */
#define VCCIO2_IOC_GPIO4D_DS_L_GPIO4D3_DS_SHIFT            (12U)
#define VCCIO2_IOC_GPIO4D_DS_L_GPIO4D3_DS_MASK             (0x7U << VCCIO2_IOC_GPIO4D_DS_L_GPIO4D3_DS_SHIFT)            /* 0x00007000 */
/* GPIO4D_DS_H */
#define VCCIO2_IOC_GPIO4D_DS_H_OFFSET                      (0x9CU)
#define VCCIO2_IOC_GPIO4D_DS_H_GPIO4D4_DS_SHIFT            (0U)
#define VCCIO2_IOC_GPIO4D_DS_H_GPIO4D4_DS_MASK             (0x7U << VCCIO2_IOC_GPIO4D_DS_H_GPIO4D4_DS_SHIFT)            /* 0x00000007 */
#define VCCIO2_IOC_GPIO4D_DS_H_GPIO4D5_DS_SHIFT            (4U)
#define VCCIO2_IOC_GPIO4D_DS_H_GPIO4D5_DS_MASK             (0x7U << VCCIO2_IOC_GPIO4D_DS_H_GPIO4D5_DS_SHIFT)            /* 0x00000070 */
/* GPIO4D_P */
#define VCCIO2_IOC_GPIO4D_P_OFFSET                         (0x14CU)
#define VCCIO2_IOC_GPIO4D_P_GPIO4D0_PE_SHIFT               (0U)
#define VCCIO2_IOC_GPIO4D_P_GPIO4D0_PE_MASK                (0x1U << VCCIO2_IOC_GPIO4D_P_GPIO4D0_PE_SHIFT)               /* 0x00000001 */
#define VCCIO2_IOC_GPIO4D_P_GPIO4D0_PS_SHIFT               (1U)
#define VCCIO2_IOC_GPIO4D_P_GPIO4D0_PS_MASK                (0x1U << VCCIO2_IOC_GPIO4D_P_GPIO4D0_PS_SHIFT)               /* 0x00000002 */
#define VCCIO2_IOC_GPIO4D_P_GPIO4D1_PE_SHIFT               (2U)
#define VCCIO2_IOC_GPIO4D_P_GPIO4D1_PE_MASK                (0x1U << VCCIO2_IOC_GPIO4D_P_GPIO4D1_PE_SHIFT)               /* 0x00000004 */
#define VCCIO2_IOC_GPIO4D_P_GPIO4D1_PS_SHIFT               (3U)
#define VCCIO2_IOC_GPIO4D_P_GPIO4D1_PS_MASK                (0x1U << VCCIO2_IOC_GPIO4D_P_GPIO4D1_PS_SHIFT)               /* 0x00000008 */
#define VCCIO2_IOC_GPIO4D_P_GPIO4D2_PE_SHIFT               (4U)
#define VCCIO2_IOC_GPIO4D_P_GPIO4D2_PE_MASK                (0x1U << VCCIO2_IOC_GPIO4D_P_GPIO4D2_PE_SHIFT)               /* 0x00000010 */
#define VCCIO2_IOC_GPIO4D_P_GPIO4D2_PS_SHIFT               (5U)
#define VCCIO2_IOC_GPIO4D_P_GPIO4D2_PS_MASK                (0x1U << VCCIO2_IOC_GPIO4D_P_GPIO4D2_PS_SHIFT)               /* 0x00000020 */
#define VCCIO2_IOC_GPIO4D_P_GPIO4D3_PE_SHIFT               (6U)
#define VCCIO2_IOC_GPIO4D_P_GPIO4D3_PE_MASK                (0x1U << VCCIO2_IOC_GPIO4D_P_GPIO4D3_PE_SHIFT)               /* 0x00000040 */
#define VCCIO2_IOC_GPIO4D_P_GPIO4D3_PS_SHIFT               (7U)
#define VCCIO2_IOC_GPIO4D_P_GPIO4D3_PS_MASK                (0x1U << VCCIO2_IOC_GPIO4D_P_GPIO4D3_PS_SHIFT)               /* 0x00000080 */
#define VCCIO2_IOC_GPIO4D_P_GPIO4D4_PE_SHIFT               (8U)
#define VCCIO2_IOC_GPIO4D_P_GPIO4D4_PE_MASK                (0x1U << VCCIO2_IOC_GPIO4D_P_GPIO4D4_PE_SHIFT)               /* 0x00000100 */
#define VCCIO2_IOC_GPIO4D_P_GPIO4D4_PS_SHIFT               (9U)
#define VCCIO2_IOC_GPIO4D_P_GPIO4D4_PS_MASK                (0x1U << VCCIO2_IOC_GPIO4D_P_GPIO4D4_PS_SHIFT)               /* 0x00000200 */
#define VCCIO2_IOC_GPIO4D_P_GPIO4D5_PE_SHIFT               (10U)
#define VCCIO2_IOC_GPIO4D_P_GPIO4D5_PE_MASK                (0x1U << VCCIO2_IOC_GPIO4D_P_GPIO4D5_PE_SHIFT)               /* 0x00000400 */
#define VCCIO2_IOC_GPIO4D_P_GPIO4D5_PS_SHIFT               (11U)
#define VCCIO2_IOC_GPIO4D_P_GPIO4D5_PS_MASK                (0x1U << VCCIO2_IOC_GPIO4D_P_GPIO4D5_PS_SHIFT)               /* 0x00000800 */
/* GPIO4D_IE */
#define VCCIO2_IOC_GPIO4D_IE_OFFSET                        (0x1BCU)
#define VCCIO2_IOC_GPIO4D_IE_GPIO4D0_IE_SHIFT              (0U)
#define VCCIO2_IOC_GPIO4D_IE_GPIO4D0_IE_MASK               (0x1U << VCCIO2_IOC_GPIO4D_IE_GPIO4D0_IE_SHIFT)              /* 0x00000001 */
#define VCCIO2_IOC_GPIO4D_IE_GPIO4D1_IE_SHIFT              (1U)
#define VCCIO2_IOC_GPIO4D_IE_GPIO4D1_IE_MASK               (0x1U << VCCIO2_IOC_GPIO4D_IE_GPIO4D1_IE_SHIFT)              /* 0x00000002 */
#define VCCIO2_IOC_GPIO4D_IE_GPIO4D2_IE_SHIFT              (2U)
#define VCCIO2_IOC_GPIO4D_IE_GPIO4D2_IE_MASK               (0x1U << VCCIO2_IOC_GPIO4D_IE_GPIO4D2_IE_SHIFT)              /* 0x00000004 */
#define VCCIO2_IOC_GPIO4D_IE_GPIO4D3_IE_SHIFT              (3U)
#define VCCIO2_IOC_GPIO4D_IE_GPIO4D3_IE_MASK               (0x1U << VCCIO2_IOC_GPIO4D_IE_GPIO4D3_IE_SHIFT)              /* 0x00000008 */
#define VCCIO2_IOC_GPIO4D_IE_GPIO4D4_IE_SHIFT              (4U)
#define VCCIO2_IOC_GPIO4D_IE_GPIO4D4_IE_MASK               (0x1U << VCCIO2_IOC_GPIO4D_IE_GPIO4D4_IE_SHIFT)              /* 0x00000010 */
#define VCCIO2_IOC_GPIO4D_IE_GPIO4D5_IE_SHIFT              (5U)
#define VCCIO2_IOC_GPIO4D_IE_GPIO4D5_IE_MASK               (0x1U << VCCIO2_IOC_GPIO4D_IE_GPIO4D5_IE_SHIFT)              /* 0x00000020 */
/* GPIO4D_SMT */
#define VCCIO2_IOC_GPIO4D_SMT_OFFSET                       (0x24CU)
#define VCCIO2_IOC_GPIO4D_SMT_GPIO4D0_SMT_SHIFT            (0U)
#define VCCIO2_IOC_GPIO4D_SMT_GPIO4D0_SMT_MASK             (0x1U << VCCIO2_IOC_GPIO4D_SMT_GPIO4D0_SMT_SHIFT)            /* 0x00000001 */
#define VCCIO2_IOC_GPIO4D_SMT_GPIO4D1_SMT_SHIFT            (1U)
#define VCCIO2_IOC_GPIO4D_SMT_GPIO4D1_SMT_MASK             (0x1U << VCCIO2_IOC_GPIO4D_SMT_GPIO4D1_SMT_SHIFT)            /* 0x00000002 */
#define VCCIO2_IOC_GPIO4D_SMT_GPIO4D2_SMT_SHIFT            (2U)
#define VCCIO2_IOC_GPIO4D_SMT_GPIO4D2_SMT_MASK             (0x1U << VCCIO2_IOC_GPIO4D_SMT_GPIO4D2_SMT_SHIFT)            /* 0x00000004 */
#define VCCIO2_IOC_GPIO4D_SMT_GPIO4D3_SMT_SHIFT            (3U)
#define VCCIO2_IOC_GPIO4D_SMT_GPIO4D3_SMT_MASK             (0x1U << VCCIO2_IOC_GPIO4D_SMT_GPIO4D3_SMT_SHIFT)            /* 0x00000008 */
#define VCCIO2_IOC_GPIO4D_SMT_GPIO4D4_SMT_SHIFT            (4U)
#define VCCIO2_IOC_GPIO4D_SMT_GPIO4D4_SMT_MASK             (0x1U << VCCIO2_IOC_GPIO4D_SMT_GPIO4D4_SMT_SHIFT)            /* 0x00000010 */
#define VCCIO2_IOC_GPIO4D_SMT_GPIO4D5_SMT_SHIFT            (5U)
#define VCCIO2_IOC_GPIO4D_SMT_GPIO4D5_SMT_MASK             (0x1U << VCCIO2_IOC_GPIO4D_SMT_GPIO4D5_SMT_SHIFT)            /* 0x00000020 */
/* GPIO_PDIS */
#define VCCIO2_IOC_GPIO_PDIS_OFFSET                        (0x284U)
#define VCCIO2_IOC_GPIO_PDIS_VCCIO2_PULL_DIS_SHIFT         (0U)
#define VCCIO2_IOC_GPIO_PDIS_VCCIO2_PULL_DIS_MASK          (0x1U << VCCIO2_IOC_GPIO_PDIS_VCCIO2_PULL_DIS_SHIFT)         /* 0x00000001 */
/***************************************VCCIO6_IOC***************************************/
/* GPIO4A_DS_L */
#define VCCIO6_IOC_GPIO4A_DS_L_OFFSET                      (0x80U)
#define VCCIO6_IOC_GPIO4A_DS_L_GPIO4A0_DS_SHIFT            (0U)
#define VCCIO6_IOC_GPIO4A_DS_L_GPIO4A0_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4A_DS_L_GPIO4A0_DS_SHIFT)            /* 0x00000007 */
#define VCCIO6_IOC_GPIO4A_DS_L_GPIO4A1_DS_SHIFT            (4U)
#define VCCIO6_IOC_GPIO4A_DS_L_GPIO4A1_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4A_DS_L_GPIO4A1_DS_SHIFT)            /* 0x00000070 */
#define VCCIO6_IOC_GPIO4A_DS_L_GPIO4A2_DS_SHIFT            (8U)
#define VCCIO6_IOC_GPIO4A_DS_L_GPIO4A2_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4A_DS_L_GPIO4A2_DS_SHIFT)            /* 0x00000700 */
#define VCCIO6_IOC_GPIO4A_DS_L_GPIO4A3_DS_SHIFT            (12U)
#define VCCIO6_IOC_GPIO4A_DS_L_GPIO4A3_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4A_DS_L_GPIO4A3_DS_SHIFT)            /* 0x00007000 */
/* GPIO4A_DS_H */
#define VCCIO6_IOC_GPIO4A_DS_H_OFFSET                      (0x84U)
#define VCCIO6_IOC_GPIO4A_DS_H_GPIO4A4_DS_SHIFT            (0U)
#define VCCIO6_IOC_GPIO4A_DS_H_GPIO4A4_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4A_DS_H_GPIO4A4_DS_SHIFT)            /* 0x00000007 */
#define VCCIO6_IOC_GPIO4A_DS_H_GPIO4A5_DS_SHIFT            (4U)
#define VCCIO6_IOC_GPIO4A_DS_H_GPIO4A5_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4A_DS_H_GPIO4A5_DS_SHIFT)            /* 0x00000070 */
#define VCCIO6_IOC_GPIO4A_DS_H_GPIO4A6_DS_SHIFT            (8U)
#define VCCIO6_IOC_GPIO4A_DS_H_GPIO4A6_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4A_DS_H_GPIO4A6_DS_SHIFT)            /* 0x00000700 */
#define VCCIO6_IOC_GPIO4A_DS_H_GPIO4A7_DS_SHIFT            (12U)
#define VCCIO6_IOC_GPIO4A_DS_H_GPIO4A7_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4A_DS_H_GPIO4A7_DS_SHIFT)            /* 0x00007000 */
/* GPIO4B_DS_L */
#define VCCIO6_IOC_GPIO4B_DS_L_OFFSET                      (0x88U)
#define VCCIO6_IOC_GPIO4B_DS_L_GPIO4B0_DS_SHIFT            (0U)
#define VCCIO6_IOC_GPIO4B_DS_L_GPIO4B0_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4B_DS_L_GPIO4B0_DS_SHIFT)            /* 0x00000007 */
#define VCCIO6_IOC_GPIO4B_DS_L_GPIO4B1_DS_SHIFT            (4U)
#define VCCIO6_IOC_GPIO4B_DS_L_GPIO4B1_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4B_DS_L_GPIO4B1_DS_SHIFT)            /* 0x00000070 */
#define VCCIO6_IOC_GPIO4B_DS_L_GPIO4B2_DS_SHIFT            (8U)
#define VCCIO6_IOC_GPIO4B_DS_L_GPIO4B2_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4B_DS_L_GPIO4B2_DS_SHIFT)            /* 0x00000700 */
#define VCCIO6_IOC_GPIO4B_DS_L_GPIO4B3_DS_SHIFT            (12U)
#define VCCIO6_IOC_GPIO4B_DS_L_GPIO4B3_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4B_DS_L_GPIO4B3_DS_SHIFT)            /* 0x00007000 */
/* GPIO4B_DS_H */
#define VCCIO6_IOC_GPIO4B_DS_H_OFFSET                      (0x8CU)
#define VCCIO6_IOC_GPIO4B_DS_H_GPIO4B4_DS_SHIFT            (0U)
#define VCCIO6_IOC_GPIO4B_DS_H_GPIO4B4_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4B_DS_H_GPIO4B4_DS_SHIFT)            /* 0x00000007 */
#define VCCIO6_IOC_GPIO4B_DS_H_GPIO4B5_DS_SHIFT            (4U)
#define VCCIO6_IOC_GPIO4B_DS_H_GPIO4B5_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4B_DS_H_GPIO4B5_DS_SHIFT)            /* 0x00000070 */
#define VCCIO6_IOC_GPIO4B_DS_H_GPIO4B6_DS_SHIFT            (8U)
#define VCCIO6_IOC_GPIO4B_DS_H_GPIO4B6_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4B_DS_H_GPIO4B6_DS_SHIFT)            /* 0x00000700 */
#define VCCIO6_IOC_GPIO4B_DS_H_GPIO4B7_DS_SHIFT            (12U)
#define VCCIO6_IOC_GPIO4B_DS_H_GPIO4B7_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4B_DS_H_GPIO4B7_DS_SHIFT)            /* 0x00007000 */
/* GPIO4C_DS_L */
#define VCCIO6_IOC_GPIO4C_DS_L_OFFSET                      (0x90U)
#define VCCIO6_IOC_GPIO4C_DS_L_GPIO4C0_DS_SHIFT            (0U)
#define VCCIO6_IOC_GPIO4C_DS_L_GPIO4C0_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4C_DS_L_GPIO4C0_DS_SHIFT)            /* 0x00000007 */
#define VCCIO6_IOC_GPIO4C_DS_L_GPIO4C1_DS_SHIFT            (4U)
#define VCCIO6_IOC_GPIO4C_DS_L_GPIO4C1_DS_MASK             (0x7U << VCCIO6_IOC_GPIO4C_DS_L_GPIO4C1_DS_SHIFT)            /* 0x00000070 */
/* GPIO4A_P */
#define VCCIO6_IOC_GPIO4A_P_OFFSET                         (0x140U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A0_PE_SHIFT               (0U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A0_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A0_PE_SHIFT)               /* 0x00000001 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A0_PS_SHIFT               (1U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A0_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A0_PS_SHIFT)               /* 0x00000002 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A1_PE_SHIFT               (2U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A1_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A1_PE_SHIFT)               /* 0x00000004 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A1_PS_SHIFT               (3U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A1_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A1_PS_SHIFT)               /* 0x00000008 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A2_PE_SHIFT               (4U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A2_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A2_PE_SHIFT)               /* 0x00000010 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A2_PS_SHIFT               (5U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A2_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A2_PS_SHIFT)               /* 0x00000020 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A3_PE_SHIFT               (6U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A3_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A3_PE_SHIFT)               /* 0x00000040 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A3_PS_SHIFT               (7U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A3_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A3_PS_SHIFT)               /* 0x00000080 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A4_PE_SHIFT               (8U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A4_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A4_PE_SHIFT)               /* 0x00000100 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A4_PS_SHIFT               (9U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A4_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A4_PS_SHIFT)               /* 0x00000200 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A5_PE_SHIFT               (10U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A5_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A5_PE_SHIFT)               /* 0x00000400 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A5_PS_SHIFT               (11U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A5_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A5_PS_SHIFT)               /* 0x00000800 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A6_PE_SHIFT               (12U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A6_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A6_PE_SHIFT)               /* 0x00001000 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A6_PS_SHIFT               (13U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A6_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A6_PS_SHIFT)               /* 0x00002000 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A7_PE_SHIFT               (14U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A7_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A7_PE_SHIFT)               /* 0x00004000 */
#define VCCIO6_IOC_GPIO4A_P_GPIO4A7_PS_SHIFT               (15U)
#define VCCIO6_IOC_GPIO4A_P_GPIO4A7_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4A_P_GPIO4A7_PS_SHIFT)               /* 0x00008000 */
/* GPIO4B_P */
#define VCCIO6_IOC_GPIO4B_P_OFFSET                         (0x144U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B0_PE_SHIFT               (0U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B0_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B0_PE_SHIFT)               /* 0x00000001 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B0_PS_SHIFT               (1U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B0_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B0_PS_SHIFT)               /* 0x00000002 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B1_PE_SHIFT               (2U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B1_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B1_PE_SHIFT)               /* 0x00000004 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B1_PS_SHIFT               (3U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B1_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B1_PS_SHIFT)               /* 0x00000008 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B2_PE_SHIFT               (4U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B2_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B2_PE_SHIFT)               /* 0x00000010 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B2_PS_SHIFT               (5U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B2_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B2_PS_SHIFT)               /* 0x00000020 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B3_PE_SHIFT               (6U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B3_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B3_PE_SHIFT)               /* 0x00000040 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B3_PS_SHIFT               (7U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B3_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B3_PS_SHIFT)               /* 0x00000080 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B4_PE_SHIFT               (8U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B4_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B4_PE_SHIFT)               /* 0x00000100 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B4_PS_SHIFT               (9U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B4_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B4_PS_SHIFT)               /* 0x00000200 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B5_PE_SHIFT               (10U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B5_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B5_PE_SHIFT)               /* 0x00000400 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B5_PS_SHIFT               (11U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B5_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B5_PS_SHIFT)               /* 0x00000800 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B6_PE_SHIFT               (12U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B6_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B6_PE_SHIFT)               /* 0x00001000 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B6_PS_SHIFT               (13U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B6_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B6_PS_SHIFT)               /* 0x00002000 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B7_PE_SHIFT               (14U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B7_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B7_PE_SHIFT)               /* 0x00004000 */
#define VCCIO6_IOC_GPIO4B_P_GPIO4B7_PS_SHIFT               (15U)
#define VCCIO6_IOC_GPIO4B_P_GPIO4B7_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4B_P_GPIO4B7_PS_SHIFT)               /* 0x00008000 */
/* GPIO4C_P */
#define VCCIO6_IOC_GPIO4C_P_OFFSET                         (0x148U)
#define VCCIO6_IOC_GPIO4C_P_GPIO4C0_PE_SHIFT               (0U)
#define VCCIO6_IOC_GPIO4C_P_GPIO4C0_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4C_P_GPIO4C0_PE_SHIFT)               /* 0x00000001 */
#define VCCIO6_IOC_GPIO4C_P_GPIO4C0_PS_SHIFT               (1U)
#define VCCIO6_IOC_GPIO4C_P_GPIO4C0_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4C_P_GPIO4C0_PS_SHIFT)               /* 0x00000002 */
#define VCCIO6_IOC_GPIO4C_P_GPIO4C1_PE_SHIFT               (2U)
#define VCCIO6_IOC_GPIO4C_P_GPIO4C1_PE_MASK                (0x1U << VCCIO6_IOC_GPIO4C_P_GPIO4C1_PE_SHIFT)               /* 0x00000004 */
#define VCCIO6_IOC_GPIO4C_P_GPIO4C1_PS_SHIFT               (3U)
#define VCCIO6_IOC_GPIO4C_P_GPIO4C1_PS_MASK                (0x1U << VCCIO6_IOC_GPIO4C_P_GPIO4C1_PS_SHIFT)               /* 0x00000008 */
/* GPIO4A_IE */
#define VCCIO6_IOC_GPIO4A_IE_OFFSET                        (0x1B0U)
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A0_IE_SHIFT              (0U)
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A0_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4A_IE_GPIO4A0_IE_SHIFT)              /* 0x00000001 */
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A1_IE_SHIFT              (1U)
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A1_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4A_IE_GPIO4A1_IE_SHIFT)              /* 0x00000002 */
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A2_IE_SHIFT              (2U)
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A2_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4A_IE_GPIO4A2_IE_SHIFT)              /* 0x00000004 */
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A3_IE_SHIFT              (3U)
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A3_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4A_IE_GPIO4A3_IE_SHIFT)              /* 0x00000008 */
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A4_IE_SHIFT              (4U)
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A4_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4A_IE_GPIO4A4_IE_SHIFT)              /* 0x00000010 */
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A5_IE_SHIFT              (5U)
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A5_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4A_IE_GPIO4A5_IE_SHIFT)              /* 0x00000020 */
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A6_IE_SHIFT              (6U)
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A6_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4A_IE_GPIO4A6_IE_SHIFT)              /* 0x00000040 */
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A7_IE_SHIFT              (7U)
#define VCCIO6_IOC_GPIO4A_IE_GPIO4A7_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4A_IE_GPIO4A7_IE_SHIFT)              /* 0x00000080 */
/* GPIO4B_IE */
#define VCCIO6_IOC_GPIO4B_IE_OFFSET                        (0x1B4U)
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B0_IE_SHIFT              (0U)
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B0_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4B_IE_GPIO4B0_IE_SHIFT)              /* 0x00000001 */
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B1_IE_SHIFT              (1U)
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B1_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4B_IE_GPIO4B1_IE_SHIFT)              /* 0x00000002 */
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B2_IE_SHIFT              (2U)
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B2_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4B_IE_GPIO4B2_IE_SHIFT)              /* 0x00000004 */
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B3_IE_SHIFT              (3U)
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B3_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4B_IE_GPIO4B3_IE_SHIFT)              /* 0x00000008 */
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B4_IE_SHIFT              (4U)
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B4_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4B_IE_GPIO4B4_IE_SHIFT)              /* 0x00000010 */
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B5_IE_SHIFT              (5U)
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B5_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4B_IE_GPIO4B5_IE_SHIFT)              /* 0x00000020 */
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B6_IE_SHIFT              (6U)
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B6_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4B_IE_GPIO4B6_IE_SHIFT)              /* 0x00000040 */
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B7_IE_SHIFT              (7U)
#define VCCIO6_IOC_GPIO4B_IE_GPIO4B7_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4B_IE_GPIO4B7_IE_SHIFT)              /* 0x00000080 */
/* GPIO4C_IE */
#define VCCIO6_IOC_GPIO4C_IE_OFFSET                        (0x1B8U)
#define VCCIO6_IOC_GPIO4C_IE_GPIO4C0_IE_SHIFT              (0U)
#define VCCIO6_IOC_GPIO4C_IE_GPIO4C0_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4C_IE_GPIO4C0_IE_SHIFT)              /* 0x00000001 */
#define VCCIO6_IOC_GPIO4C_IE_GPIO4C1_IE_SHIFT              (1U)
#define VCCIO6_IOC_GPIO4C_IE_GPIO4C1_IE_MASK               (0x1U << VCCIO6_IOC_GPIO4C_IE_GPIO4C1_IE_SHIFT)              /* 0x00000002 */
/* GPIO4A_SMT */
#define VCCIO6_IOC_GPIO4A_SMT_OFFSET                       (0x240U)
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A0_SMT_SHIFT            (0U)
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A0_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4A_SMT_GPIO4A0_SMT_SHIFT)            /* 0x00000001 */
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A1_SMT_SHIFT            (1U)
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A1_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4A_SMT_GPIO4A1_SMT_SHIFT)            /* 0x00000002 */
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A2_SMT_SHIFT            (2U)
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A2_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4A_SMT_GPIO4A2_SMT_SHIFT)            /* 0x00000004 */
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A3_SMT_SHIFT            (3U)
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A3_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4A_SMT_GPIO4A3_SMT_SHIFT)            /* 0x00000008 */
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A4_SMT_SHIFT            (4U)
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A4_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4A_SMT_GPIO4A4_SMT_SHIFT)            /* 0x00000010 */
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A5_SMT_SHIFT            (5U)
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A5_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4A_SMT_GPIO4A5_SMT_SHIFT)            /* 0x00000020 */
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A6_SMT_SHIFT            (6U)
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A6_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4A_SMT_GPIO4A6_SMT_SHIFT)            /* 0x00000040 */
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A7_SMT_SHIFT            (7U)
#define VCCIO6_IOC_GPIO4A_SMT_GPIO4A7_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4A_SMT_GPIO4A7_SMT_SHIFT)            /* 0x00000080 */
/* GPIO4B_SMT */
#define VCCIO6_IOC_GPIO4B_SMT_OFFSET                       (0x244U)
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B0_SMT_SHIFT            (0U)
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B0_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4B_SMT_GPIO4B0_SMT_SHIFT)            /* 0x00000001 */
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B1_SMT_SHIFT            (1U)
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B1_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4B_SMT_GPIO4B1_SMT_SHIFT)            /* 0x00000002 */
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B2_SMT_SHIFT            (2U)
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B2_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4B_SMT_GPIO4B2_SMT_SHIFT)            /* 0x00000004 */
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B3_SMT_SHIFT            (3U)
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B3_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4B_SMT_GPIO4B3_SMT_SHIFT)            /* 0x00000008 */
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B4_SMT_SHIFT            (4U)
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B4_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4B_SMT_GPIO4B4_SMT_SHIFT)            /* 0x00000010 */
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B5_SMT_SHIFT            (5U)
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B5_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4B_SMT_GPIO4B5_SMT_SHIFT)            /* 0x00000020 */
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B6_SMT_SHIFT            (6U)
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B6_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4B_SMT_GPIO4B6_SMT_SHIFT)            /* 0x00000040 */
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B7_SMT_SHIFT            (7U)
#define VCCIO6_IOC_GPIO4B_SMT_GPIO4B7_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4B_SMT_GPIO4B7_SMT_SHIFT)            /* 0x00000080 */
/* GPIO4C_SMT */
#define VCCIO6_IOC_GPIO4C_SMT_OFFSET                       (0x248U)
#define VCCIO6_IOC_GPIO4C_SMT_GPIO4C0_SMT_SHIFT            (0U)
#define VCCIO6_IOC_GPIO4C_SMT_GPIO4C0_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4C_SMT_GPIO4C0_SMT_SHIFT)            /* 0x00000001 */
#define VCCIO6_IOC_GPIO4C_SMT_GPIO4C1_SMT_SHIFT            (1U)
#define VCCIO6_IOC_GPIO4C_SMT_GPIO4C1_SMT_MASK             (0x1U << VCCIO6_IOC_GPIO4C_SMT_GPIO4C1_SMT_SHIFT)            /* 0x00000002 */
/* GPIO_PDIS */
#define VCCIO6_IOC_GPIO_PDIS_OFFSET                        (0x28CU)
#define VCCIO6_IOC_GPIO_PDIS_VCCIO6_PULL_DIS_SHIFT         (0U)
#define VCCIO6_IOC_GPIO_PDIS_VCCIO6_PULL_DIS_MASK          (0x1U << VCCIO6_IOC_GPIO_PDIS_VCCIO6_PULL_DIS_SHIFT)         /* 0x00000001 */
/****************************************EMMC_IOC****************************************/
/* GPIO2A_DS_L */
#define EMMC_IOC_GPIO2A_DS_L_OFFSET                        (0x40U)
#define EMMC_IOC_GPIO2A_DS_L_GPIO2A0_DS_SHIFT              (0U)
#define EMMC_IOC_GPIO2A_DS_L_GPIO2A0_DS_MASK               (0x7U << EMMC_IOC_GPIO2A_DS_L_GPIO2A0_DS_SHIFT)              /* 0x00000007 */
#define EMMC_IOC_GPIO2A_DS_L_GPIO2A1_DS_SHIFT              (4U)
#define EMMC_IOC_GPIO2A_DS_L_GPIO2A1_DS_MASK               (0x7U << EMMC_IOC_GPIO2A_DS_L_GPIO2A1_DS_SHIFT)              /* 0x00000070 */
#define EMMC_IOC_GPIO2A_DS_L_GPIO2A2_DS_SHIFT              (8U)
#define EMMC_IOC_GPIO2A_DS_L_GPIO2A2_DS_MASK               (0x7U << EMMC_IOC_GPIO2A_DS_L_GPIO2A2_DS_SHIFT)              /* 0x00000700 */
#define EMMC_IOC_GPIO2A_DS_L_GPIO2A3_DS_SHIFT              (12U)
#define EMMC_IOC_GPIO2A_DS_L_GPIO2A3_DS_MASK               (0x7U << EMMC_IOC_GPIO2A_DS_L_GPIO2A3_DS_SHIFT)              /* 0x00007000 */
/* GPIO2D_DS_L */
#define EMMC_IOC_GPIO2D_DS_L_OFFSET                        (0x58U)
#define EMMC_IOC_GPIO2D_DS_L_GPIO2D0_DS_SHIFT              (0U)
#define EMMC_IOC_GPIO2D_DS_L_GPIO2D0_DS_MASK               (0x7U << EMMC_IOC_GPIO2D_DS_L_GPIO2D0_DS_SHIFT)              /* 0x00000007 */
#define EMMC_IOC_GPIO2D_DS_L_GPIO2D1_DS_SHIFT              (4U)
#define EMMC_IOC_GPIO2D_DS_L_GPIO2D1_DS_MASK               (0x7U << EMMC_IOC_GPIO2D_DS_L_GPIO2D1_DS_SHIFT)              /* 0x00000070 */
#define EMMC_IOC_GPIO2D_DS_L_GPIO2D2_DS_SHIFT              (8U)
#define EMMC_IOC_GPIO2D_DS_L_GPIO2D2_DS_MASK               (0x7U << EMMC_IOC_GPIO2D_DS_L_GPIO2D2_DS_SHIFT)              /* 0x00000700 */
#define EMMC_IOC_GPIO2D_DS_L_GPIO2D3_DS_SHIFT              (12U)
#define EMMC_IOC_GPIO2D_DS_L_GPIO2D3_DS_MASK               (0x7U << EMMC_IOC_GPIO2D_DS_L_GPIO2D3_DS_SHIFT)              /* 0x00007000 */
/* GPIO2D_DS_H */
#define EMMC_IOC_GPIO2D_DS_H_OFFSET                        (0x5CU)
#define EMMC_IOC_GPIO2D_DS_H_GPIO2D4_DS_SHIFT              (0U)
#define EMMC_IOC_GPIO2D_DS_H_GPIO2D4_DS_MASK               (0x7U << EMMC_IOC_GPIO2D_DS_H_GPIO2D4_DS_SHIFT)              /* 0x00000007 */
#define EMMC_IOC_GPIO2D_DS_H_GPIO2D5_DS_SHIFT              (4U)
#define EMMC_IOC_GPIO2D_DS_H_GPIO2D5_DS_MASK               (0x7U << EMMC_IOC_GPIO2D_DS_H_GPIO2D5_DS_SHIFT)              /* 0x00000070 */
#define EMMC_IOC_GPIO2D_DS_H_GPIO2D6_DS_SHIFT              (8U)
#define EMMC_IOC_GPIO2D_DS_H_GPIO2D6_DS_MASK               (0x7U << EMMC_IOC_GPIO2D_DS_H_GPIO2D6_DS_SHIFT)              /* 0x00000700 */
#define EMMC_IOC_GPIO2D_DS_H_GPIO2D7_DS_SHIFT              (12U)
#define EMMC_IOC_GPIO2D_DS_H_GPIO2D7_DS_MASK               (0x7U << EMMC_IOC_GPIO2D_DS_H_GPIO2D7_DS_SHIFT)              /* 0x00007000 */
/* GPIO2A_P */
#define EMMC_IOC_GPIO2A_P_OFFSET                           (0x120U)
#define EMMC_IOC_GPIO2A_P_GPIO2A0_PE_SHIFT                 (0U)
#define EMMC_IOC_GPIO2A_P_GPIO2A0_PE_MASK                  (0x1U << EMMC_IOC_GPIO2A_P_GPIO2A0_PE_SHIFT)                 /* 0x00000001 */
#define EMMC_IOC_GPIO2A_P_GPIO2A0_PS_SHIFT                 (1U)
#define EMMC_IOC_GPIO2A_P_GPIO2A0_PS_MASK                  (0x1U << EMMC_IOC_GPIO2A_P_GPIO2A0_PS_SHIFT)                 /* 0x00000002 */
#define EMMC_IOC_GPIO2A_P_GPIO2A1_PE_SHIFT                 (2U)
#define EMMC_IOC_GPIO2A_P_GPIO2A1_PE_MASK                  (0x1U << EMMC_IOC_GPIO2A_P_GPIO2A1_PE_SHIFT)                 /* 0x00000004 */
#define EMMC_IOC_GPIO2A_P_GPIO2A1_PS_SHIFT                 (3U)
#define EMMC_IOC_GPIO2A_P_GPIO2A1_PS_MASK                  (0x1U << EMMC_IOC_GPIO2A_P_GPIO2A1_PS_SHIFT)                 /* 0x00000008 */
#define EMMC_IOC_GPIO2A_P_GPIO2A2_PE_SHIFT                 (4U)
#define EMMC_IOC_GPIO2A_P_GPIO2A2_PE_MASK                  (0x1U << EMMC_IOC_GPIO2A_P_GPIO2A2_PE_SHIFT)                 /* 0x00000010 */
#define EMMC_IOC_GPIO2A_P_GPIO2A2_PS_SHIFT                 (5U)
#define EMMC_IOC_GPIO2A_P_GPIO2A2_PS_MASK                  (0x1U << EMMC_IOC_GPIO2A_P_GPIO2A2_PS_SHIFT)                 /* 0x00000020 */
#define EMMC_IOC_GPIO2A_P_GPIO2A3_PE_SHIFT                 (6U)
#define EMMC_IOC_GPIO2A_P_GPIO2A3_PE_MASK                  (0x1U << EMMC_IOC_GPIO2A_P_GPIO2A3_PE_SHIFT)                 /* 0x00000040 */
#define EMMC_IOC_GPIO2A_P_GPIO2A3_PS_SHIFT                 (7U)
#define EMMC_IOC_GPIO2A_P_GPIO2A3_PS_MASK                  (0x1U << EMMC_IOC_GPIO2A_P_GPIO2A3_PS_SHIFT)                 /* 0x00000080 */
/* GPIO2D_P */
#define EMMC_IOC_GPIO2D_P_OFFSET                           (0x12CU)
#define EMMC_IOC_GPIO2D_P_GPIO2D0_PE_SHIFT                 (0U)
#define EMMC_IOC_GPIO2D_P_GPIO2D0_PE_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D0_PE_SHIFT)                 /* 0x00000001 */
#define EMMC_IOC_GPIO2D_P_GPIO2D0_PS_SHIFT                 (1U)
#define EMMC_IOC_GPIO2D_P_GPIO2D0_PS_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D0_PS_SHIFT)                 /* 0x00000002 */
#define EMMC_IOC_GPIO2D_P_GPIO2D1_PE_SHIFT                 (2U)
#define EMMC_IOC_GPIO2D_P_GPIO2D1_PE_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D1_PE_SHIFT)                 /* 0x00000004 */
#define EMMC_IOC_GPIO2D_P_GPIO2D1_PS_SHIFT                 (3U)
#define EMMC_IOC_GPIO2D_P_GPIO2D1_PS_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D1_PS_SHIFT)                 /* 0x00000008 */
#define EMMC_IOC_GPIO2D_P_GPIO2D2_PE_SHIFT                 (4U)
#define EMMC_IOC_GPIO2D_P_GPIO2D2_PE_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D2_PE_SHIFT)                 /* 0x00000010 */
#define EMMC_IOC_GPIO2D_P_GPIO2D2_PS_SHIFT                 (5U)
#define EMMC_IOC_GPIO2D_P_GPIO2D2_PS_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D2_PS_SHIFT)                 /* 0x00000020 */
#define EMMC_IOC_GPIO2D_P_GPIO2D3_PE_SHIFT                 (6U)
#define EMMC_IOC_GPIO2D_P_GPIO2D3_PE_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D3_PE_SHIFT)                 /* 0x00000040 */
#define EMMC_IOC_GPIO2D_P_GPIO2D3_PS_SHIFT                 (7U)
#define EMMC_IOC_GPIO2D_P_GPIO2D3_PS_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D3_PS_SHIFT)                 /* 0x00000080 */
#define EMMC_IOC_GPIO2D_P_GPIO2D4_PE_SHIFT                 (8U)
#define EMMC_IOC_GPIO2D_P_GPIO2D4_PE_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D4_PE_SHIFT)                 /* 0x00000100 */
#define EMMC_IOC_GPIO2D_P_GPIO2D4_PS_SHIFT                 (9U)
#define EMMC_IOC_GPIO2D_P_GPIO2D4_PS_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D4_PS_SHIFT)                 /* 0x00000200 */
#define EMMC_IOC_GPIO2D_P_GPIO2D5_PE_SHIFT                 (10U)
#define EMMC_IOC_GPIO2D_P_GPIO2D5_PE_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D5_PE_SHIFT)                 /* 0x00000400 */
#define EMMC_IOC_GPIO2D_P_GPIO2D5_PS_SHIFT                 (11U)
#define EMMC_IOC_GPIO2D_P_GPIO2D5_PS_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D5_PS_SHIFT)                 /* 0x00000800 */
#define EMMC_IOC_GPIO2D_P_GPIO2D6_PE_SHIFT                 (12U)
#define EMMC_IOC_GPIO2D_P_GPIO2D6_PE_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D6_PE_SHIFT)                 /* 0x00001000 */
#define EMMC_IOC_GPIO2D_P_GPIO2D6_PS_SHIFT                 (13U)
#define EMMC_IOC_GPIO2D_P_GPIO2D6_PS_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D6_PS_SHIFT)                 /* 0x00002000 */
#define EMMC_IOC_GPIO2D_P_GPIO2D7_PE_SHIFT                 (14U)
#define EMMC_IOC_GPIO2D_P_GPIO2D7_PE_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D7_PE_SHIFT)                 /* 0x00004000 */
#define EMMC_IOC_GPIO2D_P_GPIO2D7_PS_SHIFT                 (15U)
#define EMMC_IOC_GPIO2D_P_GPIO2D7_PS_MASK                  (0x1U << EMMC_IOC_GPIO2D_P_GPIO2D7_PS_SHIFT)                 /* 0x00008000 */
/* GPIO2A_IE */
#define EMMC_IOC_GPIO2A_IE_OFFSET                          (0x190U)
#define EMMC_IOC_GPIO2A_IE_GPIO2A0_IE_SHIFT                (0U)
#define EMMC_IOC_GPIO2A_IE_GPIO2A0_IE_MASK                 (0x1U << EMMC_IOC_GPIO2A_IE_GPIO2A0_IE_SHIFT)                /* 0x00000001 */
#define EMMC_IOC_GPIO2A_IE_GPIO2A1_IE_SHIFT                (1U)
#define EMMC_IOC_GPIO2A_IE_GPIO2A1_IE_MASK                 (0x1U << EMMC_IOC_GPIO2A_IE_GPIO2A1_IE_SHIFT)                /* 0x00000002 */
#define EMMC_IOC_GPIO2A_IE_GPIO2A2_IE_SHIFT                (2U)
#define EMMC_IOC_GPIO2A_IE_GPIO2A2_IE_MASK                 (0x1U << EMMC_IOC_GPIO2A_IE_GPIO2A2_IE_SHIFT)                /* 0x00000004 */
#define EMMC_IOC_GPIO2A_IE_GPIO2A3_IE_SHIFT                (3U)
#define EMMC_IOC_GPIO2A_IE_GPIO2A3_IE_MASK                 (0x1U << EMMC_IOC_GPIO2A_IE_GPIO2A3_IE_SHIFT)                /* 0x00000008 */
/* GPIO2D_IE */
#define EMMC_IOC_GPIO2D_IE_OFFSET                          (0x19CU)
#define EMMC_IOC_GPIO2D_IE_GPIO2D0_IE_SHIFT                (0U)
#define EMMC_IOC_GPIO2D_IE_GPIO2D0_IE_MASK                 (0x1U << EMMC_IOC_GPIO2D_IE_GPIO2D0_IE_SHIFT)                /* 0x00000001 */
#define EMMC_IOC_GPIO2D_IE_GPIO2D1_IE_SHIFT                (1U)
#define EMMC_IOC_GPIO2D_IE_GPIO2D1_IE_MASK                 (0x1U << EMMC_IOC_GPIO2D_IE_GPIO2D1_IE_SHIFT)                /* 0x00000002 */
#define EMMC_IOC_GPIO2D_IE_GPIO2D2_IE_SHIFT                (2U)
#define EMMC_IOC_GPIO2D_IE_GPIO2D2_IE_MASK                 (0x1U << EMMC_IOC_GPIO2D_IE_GPIO2D2_IE_SHIFT)                /* 0x00000004 */
#define EMMC_IOC_GPIO2D_IE_GPIO2D3_IE_SHIFT                (3U)
#define EMMC_IOC_GPIO2D_IE_GPIO2D3_IE_MASK                 (0x1U << EMMC_IOC_GPIO2D_IE_GPIO2D3_IE_SHIFT)                /* 0x00000008 */
#define EMMC_IOC_GPIO2D_IE_GPIO2D4_IE_SHIFT                (4U)
#define EMMC_IOC_GPIO2D_IE_GPIO2D4_IE_MASK                 (0x1U << EMMC_IOC_GPIO2D_IE_GPIO2D4_IE_SHIFT)                /* 0x00000010 */
#define EMMC_IOC_GPIO2D_IE_GPIO2D5_IE_SHIFT                (5U)
#define EMMC_IOC_GPIO2D_IE_GPIO2D5_IE_MASK                 (0x1U << EMMC_IOC_GPIO2D_IE_GPIO2D5_IE_SHIFT)                /* 0x00000020 */
#define EMMC_IOC_GPIO2D_IE_GPIO2D6_IE_SHIFT                (6U)
#define EMMC_IOC_GPIO2D_IE_GPIO2D6_IE_MASK                 (0x1U << EMMC_IOC_GPIO2D_IE_GPIO2D6_IE_SHIFT)                /* 0x00000040 */
#define EMMC_IOC_GPIO2D_IE_GPIO2D7_IE_SHIFT                (7U)
#define EMMC_IOC_GPIO2D_IE_GPIO2D7_IE_MASK                 (0x1U << EMMC_IOC_GPIO2D_IE_GPIO2D7_IE_SHIFT)                /* 0x00000080 */
/* GPIO2A_SMT */
#define EMMC_IOC_GPIO2A_SMT_OFFSET                         (0x220U)
#define EMMC_IOC_GPIO2A_SMT_GPIO2A0_SMT_SHIFT              (0U)
#define EMMC_IOC_GPIO2A_SMT_GPIO2A0_SMT_MASK               (0x1U << EMMC_IOC_GPIO2A_SMT_GPIO2A0_SMT_SHIFT)              /* 0x00000001 */
#define EMMC_IOC_GPIO2A_SMT_GPIO2A1_SMT_SHIFT              (1U)
#define EMMC_IOC_GPIO2A_SMT_GPIO2A1_SMT_MASK               (0x1U << EMMC_IOC_GPIO2A_SMT_GPIO2A1_SMT_SHIFT)              /* 0x00000002 */
#define EMMC_IOC_GPIO2A_SMT_GPIO2A2_SMT_SHIFT              (2U)
#define EMMC_IOC_GPIO2A_SMT_GPIO2A2_SMT_MASK               (0x1U << EMMC_IOC_GPIO2A_SMT_GPIO2A2_SMT_SHIFT)              /* 0x00000004 */
#define EMMC_IOC_GPIO2A_SMT_GPIO2A3_SMT_SHIFT              (3U)
#define EMMC_IOC_GPIO2A_SMT_GPIO2A3_SMT_MASK               (0x1U << EMMC_IOC_GPIO2A_SMT_GPIO2A3_SMT_SHIFT)              /* 0x00000008 */
/* GPIO2D_SMT */
#define EMMC_IOC_GPIO2D_SMT_OFFSET                         (0x22CU)
#define EMMC_IOC_GPIO2D_SMT_GPIO2D0_SMT_SHIFT              (0U)
#define EMMC_IOC_GPIO2D_SMT_GPIO2D0_SMT_MASK               (0x1U << EMMC_IOC_GPIO2D_SMT_GPIO2D0_SMT_SHIFT)              /* 0x00000001 */
#define EMMC_IOC_GPIO2D_SMT_GPIO2D1_SMT_SHIFT              (1U)
#define EMMC_IOC_GPIO2D_SMT_GPIO2D1_SMT_MASK               (0x1U << EMMC_IOC_GPIO2D_SMT_GPIO2D1_SMT_SHIFT)              /* 0x00000002 */
#define EMMC_IOC_GPIO2D_SMT_GPIO2D2_SMT_SHIFT              (2U)
#define EMMC_IOC_GPIO2D_SMT_GPIO2D2_SMT_MASK               (0x1U << EMMC_IOC_GPIO2D_SMT_GPIO2D2_SMT_SHIFT)              /* 0x00000004 */
#define EMMC_IOC_GPIO2D_SMT_GPIO2D3_SMT_SHIFT              (3U)
#define EMMC_IOC_GPIO2D_SMT_GPIO2D3_SMT_MASK               (0x1U << EMMC_IOC_GPIO2D_SMT_GPIO2D3_SMT_SHIFT)              /* 0x00000008 */
#define EMMC_IOC_GPIO2D_SMT_GPIO2D4_SMT_SHIFT              (4U)
#define EMMC_IOC_GPIO2D_SMT_GPIO2D4_SMT_MASK               (0x1U << EMMC_IOC_GPIO2D_SMT_GPIO2D4_SMT_SHIFT)              /* 0x00000010 */
#define EMMC_IOC_GPIO2D_SMT_GPIO2D5_SMT_SHIFT              (5U)
#define EMMC_IOC_GPIO2D_SMT_GPIO2D5_SMT_MASK               (0x1U << EMMC_IOC_GPIO2D_SMT_GPIO2D5_SMT_SHIFT)              /* 0x00000020 */
#define EMMC_IOC_GPIO2D_SMT_GPIO2D6_SMT_SHIFT              (6U)
#define EMMC_IOC_GPIO2D_SMT_GPIO2D6_SMT_MASK               (0x1U << EMMC_IOC_GPIO2D_SMT_GPIO2D6_SMT_SHIFT)              /* 0x00000040 */
#define EMMC_IOC_GPIO2D_SMT_GPIO2D7_SMT_SHIFT              (7U)
#define EMMC_IOC_GPIO2D_SMT_GPIO2D7_SMT_MASK               (0x1U << EMMC_IOC_GPIO2D_SMT_GPIO2D7_SMT_SHIFT)              /* 0x00000080 */
/* GPIO_PDIS */
#define EMMC_IOC_GPIO_PDIS_OFFSET                          (0x290U)
#define EMMC_IOC_GPIO_PDIS_EMMCIO_PULL_DIS_SHIFT           (0U)
#define EMMC_IOC_GPIO_PDIS_EMMCIO_PULL_DIS_MASK            (0x1U << EMMC_IOC_GPIO_PDIS_EMMCIO_PULL_DIS_SHIFT)           /* 0x00000001 */
/******************************************CRU*******************************************/
/* V0PLL_CON0 */
#define CRU_V0PLL_CON0_OFFSET                              (0x160U)
#define CRU_V0PLL_CON0_V0PLL_M_SHIFT                       (0U)
#define CRU_V0PLL_CON0_V0PLL_M_MASK                        (0x3FFU << CRU_V0PLL_CON0_V0PLL_M_SHIFT)                     /* 0x000003FF */
#define CRU_V0PLL_CON0_V0PLL_BP_SHIFT                      (15U)
#define CRU_V0PLL_CON0_V0PLL_BP_MASK                       (0x1U << CRU_V0PLL_CON0_V0PLL_BP_SHIFT)                      /* 0x00008000 */
/* V0PLL_CON1 */
#define CRU_V0PLL_CON1_OFFSET                              (0x164U)
#define CRU_V0PLL_CON1_V0PLL_P_SHIFT                       (0U)
#define CRU_V0PLL_CON1_V0PLL_P_MASK                        (0x3FU << CRU_V0PLL_CON1_V0PLL_P_SHIFT)                      /* 0x0000003F */
#define CRU_V0PLL_CON1_V0PLL_S_SHIFT                       (6U)
#define CRU_V0PLL_CON1_V0PLL_S_MASK                        (0x7U << CRU_V0PLL_CON1_V0PLL_S_SHIFT)                       /* 0x000001C0 */
#define CRU_V0PLL_CON1_V0PLL_RESETB_SHIFT                  (13U)
#define CRU_V0PLL_CON1_V0PLL_RESETB_MASK                   (0x1U << CRU_V0PLL_CON1_V0PLL_RESETB_SHIFT)                  /* 0x00002000 */
/* V0PLL_CON2 */
#define CRU_V0PLL_CON2_OFFSET                              (0x168U)
#define CRU_V0PLL_CON2_V0PLL_K_SHIFT                       (0U)
#define CRU_V0PLL_CON2_V0PLL_K_MASK                        (0xFFFFU << CRU_V0PLL_CON2_V0PLL_K_SHIFT)                    /* 0x0000FFFF */
/* V0PLL_CON3 */
#define CRU_V0PLL_CON3_OFFSET                              (0x16CU)
#define CRU_V0PLL_CON3_V0PLL_MFR_SHIFT                     (0U)
#define CRU_V0PLL_CON3_V0PLL_MFR_MASK                      (0xFFU << CRU_V0PLL_CON3_V0PLL_MFR_SHIFT)                    /* 0x000000FF */
#define CRU_V0PLL_CON3_V0PLL_MRR_SHIFT                     (8U)
#define CRU_V0PLL_CON3_V0PLL_MRR_MASK                      (0x3FU << CRU_V0PLL_CON3_V0PLL_MRR_SHIFT)                    /* 0x00003F00 */
#define CRU_V0PLL_CON3_V0PLL_SEL_PF_SHIFT                  (14U)
#define CRU_V0PLL_CON3_V0PLL_SEL_PF_MASK                   (0x3U << CRU_V0PLL_CON3_V0PLL_SEL_PF_SHIFT)                  /* 0x0000C000 */
/* V0PLL_CON4 */
#define CRU_V0PLL_CON4_OFFSET                              (0x170U)
#define CRU_V0PLL_CON4_V0PLL_SSCG_EN_SHIFT                 (0U)
#define CRU_V0PLL_CON4_V0PLL_SSCG_EN_MASK                  (0x1U << CRU_V0PLL_CON4_V0PLL_SSCG_EN_SHIFT)                 /* 0x00000001 */
#define CRU_V0PLL_CON4_V0PLL_AFC_ENB_SHIFT                 (3U)
#define CRU_V0PLL_CON4_V0PLL_AFC_ENB_MASK                  (0x1U << CRU_V0PLL_CON4_V0PLL_AFC_ENB_SHIFT)                 /* 0x00000008 */
#define CRU_V0PLL_CON4_V0PLL_EXTAFC_SHIFT                  (4U)
#define CRU_V0PLL_CON4_V0PLL_EXTAFC_MASK                   (0x1FU << CRU_V0PLL_CON4_V0PLL_EXTAFC_SHIFT)                 /* 0x000001F0 */
#define CRU_V0PLL_CON4_V0PLL_FEED_EN_SHIFT                 (14U)
#define CRU_V0PLL_CON4_V0PLL_FEED_EN_MASK                  (0x1U << CRU_V0PLL_CON4_V0PLL_FEED_EN_SHIFT)                 /* 0x00004000 */
#define CRU_V0PLL_CON4_V0PLL_FSEL_SHIFT                    (15U)
#define CRU_V0PLL_CON4_V0PLL_FSEL_MASK                     (0x1U << CRU_V0PLL_CON4_V0PLL_FSEL_SHIFT)                    /* 0x00008000 */
/* V0PLL_CON5 */
#define CRU_V0PLL_CON5_OFFSET                              (0x174U)
#define CRU_V0PLL_CON5_V0PLL_FOUT_MASK_SHIFT               (0U)
#define CRU_V0PLL_CON5_V0PLL_FOUT_MASK_MASK                (0x1U << CRU_V0PLL_CON5_V0PLL_FOUT_MASK_SHIFT)               /* 0x00000001 */
/* V0PLL_CON6 */
#define CRU_V0PLL_CON6_OFFSET                              (0x178U)
#define CRU_V0PLL_CON6_V0PLL_AFC_CODE_SHIFT                (10U)
#define CRU_V0PLL_CON6_V0PLL_AFC_CODE_MASK                 (0x1FU << CRU_V0PLL_CON6_V0PLL_AFC_CODE_SHIFT)               /* 0x00007C00 */
#define CRU_V0PLL_CON6_V0PLL_LOCK_SHIFT                    (15U)
#define CRU_V0PLL_CON6_V0PLL_LOCK_MASK                     (0x1U << CRU_V0PLL_CON6_V0PLL_LOCK_SHIFT)                    /* 0x00008000 */
/* AUPLL_CON0 */
#define CRU_AUPLL_CON0_OFFSET                              (0x180U)
#define CRU_AUPLL_CON0_AUPLL_M_SHIFT                       (0U)
#define CRU_AUPLL_CON0_AUPLL_M_MASK                        (0x3FFU << CRU_AUPLL_CON0_AUPLL_M_SHIFT)                     /* 0x000003FF */
#define CRU_AUPLL_CON0_AUPLL_BP_SHIFT                      (15U)
#define CRU_AUPLL_CON0_AUPLL_BP_MASK                       (0x1U << CRU_AUPLL_CON0_AUPLL_BP_SHIFT)                      /* 0x00008000 */
/* AUPLL_CON1 */
#define CRU_AUPLL_CON1_OFFSET                              (0x184U)
#define CRU_AUPLL_CON1_AUPLL_P_SHIFT                       (0U)
#define CRU_AUPLL_CON1_AUPLL_P_MASK                        (0x3FU << CRU_AUPLL_CON1_AUPLL_P_SHIFT)                      /* 0x0000003F */
#define CRU_AUPLL_CON1_AUPLL_S_SHIFT                       (6U)
#define CRU_AUPLL_CON1_AUPLL_S_MASK                        (0x7U << CRU_AUPLL_CON1_AUPLL_S_SHIFT)                       /* 0x000001C0 */
#define CRU_AUPLL_CON1_AUPLL_RESETB_SHIFT                  (13U)
#define CRU_AUPLL_CON1_AUPLL_RESETB_MASK                   (0x1U << CRU_AUPLL_CON1_AUPLL_RESETB_SHIFT)                  /* 0x00002000 */
/* AUPLL_CON2 */
#define CRU_AUPLL_CON2_OFFSET                              (0x188U)
#define CRU_AUPLL_CON2_AUPLL_K_SHIFT                       (0U)
#define CRU_AUPLL_CON2_AUPLL_K_MASK                        (0xFFFFU << CRU_AUPLL_CON2_AUPLL_K_SHIFT)                    /* 0x0000FFFF */
/* AUPLL_CON3 */
#define CRU_AUPLL_CON3_OFFSET                              (0x18CU)
#define CRU_AUPLL_CON3_AUPLL_MFR_SHIFT                     (0U)
#define CRU_AUPLL_CON3_AUPLL_MFR_MASK                      (0xFFU << CRU_AUPLL_CON3_AUPLL_MFR_SHIFT)                    /* 0x000000FF */
#define CRU_AUPLL_CON3_AUPLL_MRR_SHIFT                     (8U)
#define CRU_AUPLL_CON3_AUPLL_MRR_MASK                      (0x3FU << CRU_AUPLL_CON3_AUPLL_MRR_SHIFT)                    /* 0x00003F00 */
#define CRU_AUPLL_CON3_AUPLL_SEL_PF_SHIFT                  (14U)
#define CRU_AUPLL_CON3_AUPLL_SEL_PF_MASK                   (0x3U << CRU_AUPLL_CON3_AUPLL_SEL_PF_SHIFT)                  /* 0x0000C000 */
/* AUPLL_CON4 */
#define CRU_AUPLL_CON4_OFFSET                              (0x190U)
#define CRU_AUPLL_CON4_AUPLL_SSCG_EN_SHIFT                 (0U)
#define CRU_AUPLL_CON4_AUPLL_SSCG_EN_MASK                  (0x1U << CRU_AUPLL_CON4_AUPLL_SSCG_EN_SHIFT)                 /* 0x00000001 */
#define CRU_AUPLL_CON4_AUPLL_AFC_ENB_SHIFT                 (3U)
#define CRU_AUPLL_CON4_AUPLL_AFC_ENB_MASK                  (0x1U << CRU_AUPLL_CON4_AUPLL_AFC_ENB_SHIFT)                 /* 0x00000008 */
#define CRU_AUPLL_CON4_AUPLL_EXTAFC_SHIFT                  (4U)
#define CRU_AUPLL_CON4_AUPLL_EXTAFC_MASK                   (0x1FU << CRU_AUPLL_CON4_AUPLL_EXTAFC_SHIFT)                 /* 0x000001F0 */
#define CRU_AUPLL_CON4_AUPLL_FEED_EN_SHIFT                 (14U)
#define CRU_AUPLL_CON4_AUPLL_FEED_EN_MASK                  (0x1U << CRU_AUPLL_CON4_AUPLL_FEED_EN_SHIFT)                 /* 0x00004000 */
#define CRU_AUPLL_CON4_AUPLL_FSEL_SHIFT                    (15U)
#define CRU_AUPLL_CON4_AUPLL_FSEL_MASK                     (0x1U << CRU_AUPLL_CON4_AUPLL_FSEL_SHIFT)                    /* 0x00008000 */
/* AUPLL_CON5 */
#define CRU_AUPLL_CON5_OFFSET                              (0x194U)
#define CRU_AUPLL_CON5_AUPLL_FOUT_MASK_SHIFT               (0U)
#define CRU_AUPLL_CON5_AUPLL_FOUT_MASK_MASK                (0x1U << CRU_AUPLL_CON5_AUPLL_FOUT_MASK_SHIFT)               /* 0x00000001 */
/* AUPLL_CON6 */
#define CRU_AUPLL_CON6_OFFSET                              (0x198U)
#define CRU_AUPLL_CON6_AUPLL_AFC_CODE_SHIFT                (10U)
#define CRU_AUPLL_CON6_AUPLL_AFC_CODE_MASK                 (0x1FU << CRU_AUPLL_CON6_AUPLL_AFC_CODE_SHIFT)               /* 0x00007C00 */
#define CRU_AUPLL_CON6_AUPLL_LOCK_SHIFT                    (15U)
#define CRU_AUPLL_CON6_AUPLL_LOCK_MASK                     (0x1U << CRU_AUPLL_CON6_AUPLL_LOCK_SHIFT)                    /* 0x00008000 */
/* CPLL_CON0 */
#define CRU_CPLL_CON0_OFFSET                               (0x1A0U)
#define CRU_CPLL_CON0_CPLL_M_SHIFT                         (0U)
#define CRU_CPLL_CON0_CPLL_M_MASK                          (0x3FFU << CRU_CPLL_CON0_CPLL_M_SHIFT)                       /* 0x000003FF */
#define CRU_CPLL_CON0_CPLL_BP_SHIFT                        (15U)
#define CRU_CPLL_CON0_CPLL_BP_MASK                         (0x1U << CRU_CPLL_CON0_CPLL_BP_SHIFT)                        /* 0x00008000 */
/* CPLL_CON1 */
#define CRU_CPLL_CON1_OFFSET                               (0x1A4U)
#define CRU_CPLL_CON1_CPLL_P_SHIFT                         (0U)
#define CRU_CPLL_CON1_CPLL_P_MASK                          (0x3FU << CRU_CPLL_CON1_CPLL_P_SHIFT)                        /* 0x0000003F */
#define CRU_CPLL_CON1_CPLL_S_SHIFT                         (6U)
#define CRU_CPLL_CON1_CPLL_S_MASK                          (0x7U << CRU_CPLL_CON1_CPLL_S_SHIFT)                         /* 0x000001C0 */
#define CRU_CPLL_CON1_CPLL_RESETB_SHIFT                    (13U)
#define CRU_CPLL_CON1_CPLL_RESETB_MASK                     (0x1U << CRU_CPLL_CON1_CPLL_RESETB_SHIFT)                    /* 0x00002000 */
/* CPLL_CON2 */
#define CRU_CPLL_CON2_OFFSET                               (0x1A8U)
#define CRU_CPLL_CON2_CPLL_K_SHIFT                         (0U)
#define CRU_CPLL_CON2_CPLL_K_MASK                          (0xFFFFU << CRU_CPLL_CON2_CPLL_K_SHIFT)                      /* 0x0000FFFF */
/* CPLL_CON3 */
#define CRU_CPLL_CON3_OFFSET                               (0x1ACU)
#define CRU_CPLL_CON3_CPLL_MFR_SHIFT                       (0U)
#define CRU_CPLL_CON3_CPLL_MFR_MASK                        (0xFFU << CRU_CPLL_CON3_CPLL_MFR_SHIFT)                      /* 0x000000FF */
#define CRU_CPLL_CON3_CPLL_MRR_SHIFT                       (8U)
#define CRU_CPLL_CON3_CPLL_MRR_MASK                        (0x3FU << CRU_CPLL_CON3_CPLL_MRR_SHIFT)                      /* 0x00003F00 */
#define CRU_CPLL_CON3_CPLL_SEL_PF_SHIFT                    (14U)
#define CRU_CPLL_CON3_CPLL_SEL_PF_MASK                     (0x3U << CRU_CPLL_CON3_CPLL_SEL_PF_SHIFT)                    /* 0x0000C000 */
/* CPLL_CON4 */
#define CRU_CPLL_CON4_OFFSET                               (0x1B0U)
#define CRU_CPLL_CON4_CPLL_SSCG_EN_SHIFT                   (0U)
#define CRU_CPLL_CON4_CPLL_SSCG_EN_MASK                    (0x1U << CRU_CPLL_CON4_CPLL_SSCG_EN_SHIFT)                   /* 0x00000001 */
#define CRU_CPLL_CON4_CPLL_AFC_ENB_SHIFT                   (3U)
#define CRU_CPLL_CON4_CPLL_AFC_ENB_MASK                    (0x1U << CRU_CPLL_CON4_CPLL_AFC_ENB_SHIFT)                   /* 0x00000008 */
#define CRU_CPLL_CON4_CPLL_EXTAFC_SHIFT                    (4U)
#define CRU_CPLL_CON4_CPLL_EXTAFC_MASK                     (0x1FU << CRU_CPLL_CON4_CPLL_EXTAFC_SHIFT)                   /* 0x000001F0 */
#define CRU_CPLL_CON4_CPLL_FEED_EN_SHIFT                   (14U)
#define CRU_CPLL_CON4_CPLL_FEED_EN_MASK                    (0x1U << CRU_CPLL_CON4_CPLL_FEED_EN_SHIFT)                   /* 0x00004000 */
#define CRU_CPLL_CON4_CPLL_FSEL_SHIFT                      (15U)
#define CRU_CPLL_CON4_CPLL_FSEL_MASK                       (0x1U << CRU_CPLL_CON4_CPLL_FSEL_SHIFT)                      /* 0x00008000 */
/* CPLL_CON5 */
#define CRU_CPLL_CON5_OFFSET                               (0x1B4U)
#define CRU_CPLL_CON5_CPLL_FOUT_MASK_SHIFT                 (0U)
#define CRU_CPLL_CON5_CPLL_FOUT_MASK_MASK                  (0x1U << CRU_CPLL_CON5_CPLL_FOUT_MASK_SHIFT)                 /* 0x00000001 */
/* CPLL_CON6 */
#define CRU_CPLL_CON6_OFFSET                               (0x1B8U)
#define CRU_CPLL_CON6_CPLL_AFC_CODE_SHIFT                  (10U)
#define CRU_CPLL_CON6_CPLL_AFC_CODE_MASK                   (0x1FU << CRU_CPLL_CON6_CPLL_AFC_CODE_SHIFT)                 /* 0x00007C00 */
#define CRU_CPLL_CON6_CPLL_LOCK_SHIFT                      (15U)
#define CRU_CPLL_CON6_CPLL_LOCK_MASK                       (0x1U << CRU_CPLL_CON6_CPLL_LOCK_SHIFT)                      /* 0x00008000 */
/* GPLL_CON0 */
#define CRU_GPLL_CON0_OFFSET                               (0x1C0U)
#define CRU_GPLL_CON0_GPLL_M_SHIFT                         (0U)
#define CRU_GPLL_CON0_GPLL_M_MASK                          (0x3FFU << CRU_GPLL_CON0_GPLL_M_SHIFT)                       /* 0x000003FF */
#define CRU_GPLL_CON0_GPLL_BP_SHIFT                        (15U)
#define CRU_GPLL_CON0_GPLL_BP_MASK                         (0x1U << CRU_GPLL_CON0_GPLL_BP_SHIFT)                        /* 0x00008000 */
/* GPLL_CON1 */
#define CRU_GPLL_CON1_OFFSET                               (0x1C4U)
#define CRU_GPLL_CON1_GPLL_P_SHIFT                         (0U)
#define CRU_GPLL_CON1_GPLL_P_MASK                          (0x3FU << CRU_GPLL_CON1_GPLL_P_SHIFT)                        /* 0x0000003F */
#define CRU_GPLL_CON1_GPLL_S_SHIFT                         (6U)
#define CRU_GPLL_CON1_GPLL_S_MASK                          (0x7U << CRU_GPLL_CON1_GPLL_S_SHIFT)                         /* 0x000001C0 */
#define CRU_GPLL_CON1_GPLL_RESETB_SHIFT                    (13U)
#define CRU_GPLL_CON1_GPLL_RESETB_MASK                     (0x1U << CRU_GPLL_CON1_GPLL_RESETB_SHIFT)                    /* 0x00002000 */
/* GPLL_CON2 */
#define CRU_GPLL_CON2_OFFSET                               (0x1C8U)
#define CRU_GPLL_CON2_GPLL_K_SHIFT                         (0U)
#define CRU_GPLL_CON2_GPLL_K_MASK                          (0xFFFFU << CRU_GPLL_CON2_GPLL_K_SHIFT)                      /* 0x0000FFFF */
/* GPLL_CON3 */
#define CRU_GPLL_CON3_OFFSET                               (0x1CCU)
#define CRU_GPLL_CON3_GPLL_MFR_SHIFT                       (0U)
#define CRU_GPLL_CON3_GPLL_MFR_MASK                        (0xFFU << CRU_GPLL_CON3_GPLL_MFR_SHIFT)                      /* 0x000000FF */
#define CRU_GPLL_CON3_GPLL_MRR_SHIFT                       (8U)
#define CRU_GPLL_CON3_GPLL_MRR_MASK                        (0x3FU << CRU_GPLL_CON3_GPLL_MRR_SHIFT)                      /* 0x00003F00 */
#define CRU_GPLL_CON3_GPLL_SEL_PF_SHIFT                    (14U)
#define CRU_GPLL_CON3_GPLL_SEL_PF_MASK                     (0x3U << CRU_GPLL_CON3_GPLL_SEL_PF_SHIFT)                    /* 0x0000C000 */
/* GPLL_CON4 */
#define CRU_GPLL_CON4_OFFSET                               (0x1D0U)
#define CRU_GPLL_CON4_GPLL_SSCG_EN_SHIFT                   (0U)
#define CRU_GPLL_CON4_GPLL_SSCG_EN_MASK                    (0x1U << CRU_GPLL_CON4_GPLL_SSCG_EN_SHIFT)                   /* 0x00000001 */
#define CRU_GPLL_CON4_GPLL_AFC_ENB_SHIFT                   (3U)
#define CRU_GPLL_CON4_GPLL_AFC_ENB_MASK                    (0x1U << CRU_GPLL_CON4_GPLL_AFC_ENB_SHIFT)                   /* 0x00000008 */
#define CRU_GPLL_CON4_GPLL_EXTAFC_SHIFT                    (4U)
#define CRU_GPLL_CON4_GPLL_EXTAFC_MASK                     (0x1FU << CRU_GPLL_CON4_GPLL_EXTAFC_SHIFT)                   /* 0x000001F0 */
#define CRU_GPLL_CON4_GPLL_FEED_EN_SHIFT                   (14U)
#define CRU_GPLL_CON4_GPLL_FEED_EN_MASK                    (0x1U << CRU_GPLL_CON4_GPLL_FEED_EN_SHIFT)                   /* 0x00004000 */
#define CRU_GPLL_CON4_GPLL_FSEL_SHIFT                      (15U)
#define CRU_GPLL_CON4_GPLL_FSEL_MASK                       (0x1U << CRU_GPLL_CON4_GPLL_FSEL_SHIFT)                      /* 0x00008000 */
/* GPLL_CON5 */
#define CRU_GPLL_CON5_OFFSET                               (0x1D4U)
#define CRU_GPLL_CON5_GPLL_FOUT_MASK_SHIFT                 (0U)
#define CRU_GPLL_CON5_GPLL_FOUT_MASK_MASK                  (0x1U << CRU_GPLL_CON5_GPLL_FOUT_MASK_SHIFT)                 /* 0x00000001 */
/* GPLL_CON6 */
#define CRU_GPLL_CON6_OFFSET                               (0x1D8U)
#define CRU_GPLL_CON6_GPLL_AFC_CODE_SHIFT                  (10U)
#define CRU_GPLL_CON6_GPLL_AFC_CODE_MASK                   (0x1FU << CRU_GPLL_CON6_GPLL_AFC_CODE_SHIFT)                 /* 0x00007C00 */
#define CRU_GPLL_CON6_GPLL_LOCK_SHIFT                      (15U)
#define CRU_GPLL_CON6_GPLL_LOCK_MASK                       (0x1U << CRU_GPLL_CON6_GPLL_LOCK_SHIFT)                      /* 0x00008000 */
/* NPLL_CON0 */
#define CRU_NPLL_CON0_OFFSET                               (0x1E0U)
#define CRU_NPLL_CON0_NPLL_M_SHIFT                         (0U)
#define CRU_NPLL_CON0_NPLL_M_MASK                          (0x3FFU << CRU_NPLL_CON0_NPLL_M_SHIFT)                       /* 0x000003FF */
#define CRU_NPLL_CON0_NPLL_BP_SHIFT                        (15U)
#define CRU_NPLL_CON0_NPLL_BP_MASK                         (0x1U << CRU_NPLL_CON0_NPLL_BP_SHIFT)                        /* 0x00008000 */
/* NPLL_CON1 */
#define CRU_NPLL_CON1_OFFSET                               (0x1E4U)
#define CRU_NPLL_CON1_NPLL_P_SHIFT                         (0U)
#define CRU_NPLL_CON1_NPLL_P_MASK                          (0x3FU << CRU_NPLL_CON1_NPLL_P_SHIFT)                        /* 0x0000003F */
#define CRU_NPLL_CON1_NPLL_S_SHIFT                         (6U)
#define CRU_NPLL_CON1_NPLL_S_MASK                          (0x7U << CRU_NPLL_CON1_NPLL_S_SHIFT)                         /* 0x000001C0 */
#define CRU_NPLL_CON1_NPLL_RESETB_SHIFT                    (13U)
#define CRU_NPLL_CON1_NPLL_RESETB_MASK                     (0x1U << CRU_NPLL_CON1_NPLL_RESETB_SHIFT)                    /* 0x00002000 */
/* NPLL_CON4 */
#define CRU_NPLL_CON4_OFFSET                               (0x1E8U)
#define CRU_NPLL_CON4_NPLL_ICP_SHIFT                       (1U)
#define CRU_NPLL_CON4_NPLL_ICP_MASK                        (0x3U << CRU_NPLL_CON4_NPLL_ICP_SHIFT)                       /* 0x00000006 */
#define CRU_NPLL_CON4_NPLL_AFC_ENB_SHIFT                   (3U)
#define CRU_NPLL_CON4_NPLL_AFC_ENB_MASK                    (0x1U << CRU_NPLL_CON4_NPLL_AFC_ENB_SHIFT)                   /* 0x00000008 */
#define CRU_NPLL_CON4_NPLL_EXTAFC_SHIFT                    (4U)
#define CRU_NPLL_CON4_NPLL_EXTAFC_MASK                     (0x1FU << CRU_NPLL_CON4_NPLL_EXTAFC_SHIFT)                   /* 0x000001F0 */
#define CRU_NPLL_CON4_NPLL_FEED_EN_SHIFT                   (14U)
#define CRU_NPLL_CON4_NPLL_FEED_EN_MASK                    (0x1U << CRU_NPLL_CON4_NPLL_FEED_EN_SHIFT)                   /* 0x00004000 */
#define CRU_NPLL_CON4_NPLL_FSEL_SHIFT                      (15U)
#define CRU_NPLL_CON4_NPLL_FSEL_MASK                       (0x1U << CRU_NPLL_CON4_NPLL_FSEL_SHIFT)                      /* 0x00008000 */
/* NPLL_CON5 */
#define CRU_NPLL_CON5_OFFSET                               (0x1F0U)
#define CRU_NPLL_CON5_NPLL_FOUT_MASK_SHIFT                 (0U)
#define CRU_NPLL_CON5_NPLL_FOUT_MASK_MASK                  (0x1U << CRU_NPLL_CON5_NPLL_FOUT_MASK_SHIFT)                 /* 0x00000001 */
#define CRU_NPLL_CON5_NPLL_LOCK_CON_IN_SHIFT               (5U)
#define CRU_NPLL_CON5_NPLL_LOCK_CON_IN_MASK                (0x3U << CRU_NPLL_CON5_NPLL_LOCK_CON_IN_SHIFT)               /* 0x00000060 */
#define CRU_NPLL_CON5_NPLL_LOCK_CON_OUT_SHIFT              (7U)
#define CRU_NPLL_CON5_NPLL_LOCK_CON_OUT_MASK               (0x3U << CRU_NPLL_CON5_NPLL_LOCK_CON_OUT_SHIFT)              /* 0x00000180 */
#define CRU_NPLL_CON5_NPLL_LOCK_CON_DLY_SHIFT              (9U)
#define CRU_NPLL_CON5_NPLL_LOCK_CON_DLY_MASK               (0x3U << CRU_NPLL_CON5_NPLL_LOCK_CON_DLY_SHIFT)              /* 0x00000600 */
/* NPLL_CON6 */
#define CRU_NPLL_CON6_OFFSET                               (0x1F4U)
#define CRU_NPLL_CON6_NPLL_AFC_CODE_SHIFT                  (10U)
#define CRU_NPLL_CON6_NPLL_AFC_CODE_MASK                   (0x1FU << CRU_NPLL_CON6_NPLL_AFC_CODE_SHIFT)                 /* 0x00007C00 */
#define CRU_NPLL_CON6_NPLL_LOCK_SHIFT                      (15U)
#define CRU_NPLL_CON6_NPLL_LOCK_MASK                       (0x1U << CRU_NPLL_CON6_NPLL_LOCK_SHIFT)                      /* 0x00008000 */
/* MODE_CON00 */
#define CRU_MODE_CON00_OFFSET                              (0x280U)
#define CRU_MODE_CON00_CLK_NPLL_MODE_SHIFT                 (0U)
#define CRU_MODE_CON00_CLK_NPLL_MODE_MASK                  (0x3U << CRU_MODE_CON00_CLK_NPLL_MODE_SHIFT)                 /* 0x00000003 */
#define CRU_MODE_CON00_CLK_GPLL_MODE_SHIFT                 (2U)
#define CRU_MODE_CON00_CLK_GPLL_MODE_MASK                  (0x3U << CRU_MODE_CON00_CLK_GPLL_MODE_SHIFT)                 /* 0x0000000C */
#define CRU_MODE_CON00_CLK_V0PLL_MODE_SHIFT                (4U)
#define CRU_MODE_CON00_CLK_V0PLL_MODE_MASK                 (0x3U << CRU_MODE_CON00_CLK_V0PLL_MODE_SHIFT)                /* 0x00000030 */
#define CRU_MODE_CON00_CLK_AUPLL_MODE_SHIFT                (6U)
#define CRU_MODE_CON00_CLK_AUPLL_MODE_MASK                 (0x3U << CRU_MODE_CON00_CLK_AUPLL_MODE_SHIFT)                /* 0x000000C0 */
#define CRU_MODE_CON00_CLK_CPLL_MODE_SHIFT                 (8U)
#define CRU_MODE_CON00_CLK_CPLL_MODE_MASK                  (0x3U << CRU_MODE_CON00_CLK_CPLL_MODE_SHIFT)                 /* 0x00000300 */
/* CLKSEL_CON00 */
#define CRU_CLKSEL_CON00_OFFSET                            (0x300U)
#define CRU_CLKSEL_CON00_CLK_MATRIX_50M_SRC_DIV_SHIFT      (0U)
#define CRU_CLKSEL_CON00_CLK_MATRIX_50M_SRC_DIV_MASK       (0x1FU << CRU_CLKSEL_CON00_CLK_MATRIX_50M_SRC_DIV_SHIFT)     /* 0x0000001F */
#define CRU_CLKSEL_CON00_CLK_MATRIX_50M_SRC_SEL_SHIFT      (5U)
#define CRU_CLKSEL_CON00_CLK_MATRIX_50M_SRC_SEL_MASK       (0x1U << CRU_CLKSEL_CON00_CLK_MATRIX_50M_SRC_SEL_SHIFT)      /* 0x00000020 */
#define CRU_CLKSEL_CON00_CLK_MATRIX_100M_SRC_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON00_CLK_MATRIX_100M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON00_CLK_MATRIX_100M_SRC_DIV_SHIFT)    /* 0x000007C0 */
#define CRU_CLKSEL_CON00_CLK_MATRIX_100M_SRC_SEL_SHIFT     (11U)
#define CRU_CLKSEL_CON00_CLK_MATRIX_100M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON00_CLK_MATRIX_100M_SRC_SEL_SHIFT)     /* 0x00000800 */
/* CLKSEL_CON01 */
#define CRU_CLKSEL_CON01_OFFSET                            (0x304U)
#define CRU_CLKSEL_CON01_CLK_MATRIX_150M_SRC_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON01_CLK_MATRIX_150M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON01_CLK_MATRIX_150M_SRC_DIV_SHIFT)    /* 0x0000001F */
#define CRU_CLKSEL_CON01_CLK_MATRIX_150M_SRC_SEL_SHIFT     (5U)
#define CRU_CLKSEL_CON01_CLK_MATRIX_150M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON01_CLK_MATRIX_150M_SRC_SEL_SHIFT)     /* 0x00000020 */
#define CRU_CLKSEL_CON01_CLK_MATRIX_200M_SRC_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON01_CLK_MATRIX_200M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON01_CLK_MATRIX_200M_SRC_DIV_SHIFT)    /* 0x000007C0 */
#define CRU_CLKSEL_CON01_CLK_MATRIX_200M_SRC_SEL_SHIFT     (11U)
#define CRU_CLKSEL_CON01_CLK_MATRIX_200M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON01_CLK_MATRIX_200M_SRC_SEL_SHIFT)     /* 0x00000800 */
/* CLKSEL_CON02 */
#define CRU_CLKSEL_CON02_OFFSET                            (0x308U)
#define CRU_CLKSEL_CON02_CLK_MATRIX_250M_SRC_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON02_CLK_MATRIX_250M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON02_CLK_MATRIX_250M_SRC_DIV_SHIFT)    /* 0x0000001F */
#define CRU_CLKSEL_CON02_CLK_MATRIX_250M_SRC_SEL_SHIFT     (5U)
#define CRU_CLKSEL_CON02_CLK_MATRIX_250M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON02_CLK_MATRIX_250M_SRC_SEL_SHIFT)     /* 0x00000020 */
#define CRU_CLKSEL_CON02_CLK_MATRIX_300M_SRC_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON02_CLK_MATRIX_300M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON02_CLK_MATRIX_300M_SRC_DIV_SHIFT)    /* 0x000007C0 */
#define CRU_CLKSEL_CON02_CLK_MATRIX_300M_SRC_SEL_SHIFT     (11U)
#define CRU_CLKSEL_CON02_CLK_MATRIX_300M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON02_CLK_MATRIX_300M_SRC_SEL_SHIFT)     /* 0x00000800 */
/* CLKSEL_CON03 */
#define CRU_CLKSEL_CON03_OFFSET                            (0x30CU)
#define CRU_CLKSEL_CON03_CLK_MATRIX_350M_SRC_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON03_CLK_MATRIX_350M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON03_CLK_MATRIX_350M_SRC_DIV_SHIFT)    /* 0x0000001F */
#define CRU_CLKSEL_CON03_CLK_MATRIX_350M_SRC_SEL_SHIFT     (5U)
#define CRU_CLKSEL_CON03_CLK_MATRIX_350M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON03_CLK_MATRIX_350M_SRC_SEL_SHIFT)     /* 0x00000020 */
#define CRU_CLKSEL_CON03_CLK_MATRIX_400M_SRC_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON03_CLK_MATRIX_400M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON03_CLK_MATRIX_400M_SRC_DIV_SHIFT)    /* 0x000007C0 */
#define CRU_CLKSEL_CON03_CLK_MATRIX_400M_SRC_SEL_SHIFT     (11U)
#define CRU_CLKSEL_CON03_CLK_MATRIX_400M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON03_CLK_MATRIX_400M_SRC_SEL_SHIFT)     /* 0x00000800 */
/* CLKSEL_CON04 */
#define CRU_CLKSEL_CON04_OFFSET                            (0x310U)
#define CRU_CLKSEL_CON04_CLK_MATRIX_450M_SRC_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON04_CLK_MATRIX_450M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON04_CLK_MATRIX_450M_SRC_DIV_SHIFT)    /* 0x0000001F */
#define CRU_CLKSEL_CON04_CLK_MATRIX_450M_SRC_SEL_SHIFT     (5U)
#define CRU_CLKSEL_CON04_CLK_MATRIX_450M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON04_CLK_MATRIX_450M_SRC_SEL_SHIFT)     /* 0x00000020 */
#define CRU_CLKSEL_CON04_CLK_MATRIX_500M_SRC_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON04_CLK_MATRIX_500M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON04_CLK_MATRIX_500M_SRC_DIV_SHIFT)    /* 0x000007C0 */
#define CRU_CLKSEL_CON04_CLK_MATRIX_500M_SRC_SEL_SHIFT     (11U)
#define CRU_CLKSEL_CON04_CLK_MATRIX_500M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON04_CLK_MATRIX_500M_SRC_SEL_SHIFT)     /* 0x00000800 */
/* CLKSEL_CON05 */
#define CRU_CLKSEL_CON05_OFFSET                            (0x314U)
#define CRU_CLKSEL_CON05_CLK_MATRIX_600M_SRC_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON05_CLK_MATRIX_600M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON05_CLK_MATRIX_600M_SRC_DIV_SHIFT)    /* 0x0000001F */
#define CRU_CLKSEL_CON05_CLK_MATRIX_600M_SRC_SEL_SHIFT     (5U)
#define CRU_CLKSEL_CON05_CLK_MATRIX_600M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON05_CLK_MATRIX_600M_SRC_SEL_SHIFT)     /* 0x00000020 */
#define CRU_CLKSEL_CON05_CLK_MATRIX_650M_SRC_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON05_CLK_MATRIX_650M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON05_CLK_MATRIX_650M_SRC_DIV_SHIFT)    /* 0x000007C0 */
#define CRU_CLKSEL_CON05_CLK_MATRIX_650M_SRC_SEL_SHIFT     (11U)
#define CRU_CLKSEL_CON05_CLK_MATRIX_650M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON05_CLK_MATRIX_650M_SRC_SEL_SHIFT)     /* 0x00000800 */
/* CLKSEL_CON06 */
#define CRU_CLKSEL_CON06_OFFSET                            (0x318U)
#define CRU_CLKSEL_CON06_CLK_MATRIX_700M_SRC_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON06_CLK_MATRIX_700M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON06_CLK_MATRIX_700M_SRC_DIV_SHIFT)    /* 0x0000001F */
#define CRU_CLKSEL_CON06_CLK_MATRIX_700M_SRC_SEL_SHIFT     (5U)
#define CRU_CLKSEL_CON06_CLK_MATRIX_700M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON06_CLK_MATRIX_700M_SRC_SEL_SHIFT)     /* 0x00000020 */
#define CRU_CLKSEL_CON06_CLK_MATRIX_800M_SRC_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON06_CLK_MATRIX_800M_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON06_CLK_MATRIX_800M_SRC_DIV_SHIFT)    /* 0x000007C0 */
#define CRU_CLKSEL_CON06_CLK_MATRIX_800M_SRC_SEL_SHIFT     (11U)
#define CRU_CLKSEL_CON06_CLK_MATRIX_800M_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON06_CLK_MATRIX_800M_SRC_SEL_SHIFT)     /* 0x00000800 */
/* CLKSEL_CON07 */
#define CRU_CLKSEL_CON07_OFFSET                            (0x31CU)
#define CRU_CLKSEL_CON07_CLK_MATRIX_1000M_SRC_DIV_SHIFT    (0U)
#define CRU_CLKSEL_CON07_CLK_MATRIX_1000M_SRC_DIV_MASK     (0x1FU << CRU_CLKSEL_CON07_CLK_MATRIX_1000M_SRC_DIV_SHIFT)   /* 0x0000001F */
#define CRU_CLKSEL_CON07_CLK_MATRIX_1000M_SRC_SEL_SHIFT    (5U)
#define CRU_CLKSEL_CON07_CLK_MATRIX_1000M_SRC_SEL_MASK     (0x3U << CRU_CLKSEL_CON07_CLK_MATRIX_1000M_SRC_SEL_SHIFT)    /* 0x00000060 */
#define CRU_CLKSEL_CON07_CLK_MATRIX_1200M_SRC_DIV_SHIFT    (7U)
#define CRU_CLKSEL_CON07_CLK_MATRIX_1200M_SRC_DIV_MASK     (0x1FU << CRU_CLKSEL_CON07_CLK_MATRIX_1200M_SRC_DIV_SHIFT)   /* 0x00000F80 */
#define CRU_CLKSEL_CON07_CLK_MATRIX_1200M_SRC_SEL_SHIFT    (12U)
#define CRU_CLKSEL_CON07_CLK_MATRIX_1200M_SRC_SEL_MASK     (0x1U << CRU_CLKSEL_CON07_CLK_MATRIX_1200M_SRC_SEL_SHIFT)    /* 0x00001000 */
/* CLKSEL_CON08 */
#define CRU_CLKSEL_CON08_OFFSET                            (0x320U)
#define CRU_CLKSEL_CON08_ACLK_TOP_ROOT_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON08_ACLK_TOP_ROOT_DIV_MASK            (0x1FU << CRU_CLKSEL_CON08_ACLK_TOP_ROOT_DIV_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON08_ACLK_TOP_ROOT_SEL_SHIFT           (5U)
#define CRU_CLKSEL_CON08_ACLK_TOP_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON08_ACLK_TOP_ROOT_SEL_SHIFT)           /* 0x00000060 */
#define CRU_CLKSEL_CON08_PCLK_TOP_ROOT_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON08_PCLK_TOP_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON08_PCLK_TOP_ROOT_SEL_SHIFT)           /* 0x00000180 */
#define CRU_CLKSEL_CON08_ACLK_LOW_TOP_ROOT_DIV_SHIFT       (9U)
#define CRU_CLKSEL_CON08_ACLK_LOW_TOP_ROOT_DIV_MASK        (0x1FU << CRU_CLKSEL_CON08_ACLK_LOW_TOP_ROOT_DIV_SHIFT)      /* 0x00003E00 */
#define CRU_CLKSEL_CON08_ACLK_LOW_TOP_ROOT_SEL_SHIFT       (14U)
#define CRU_CLKSEL_CON08_ACLK_LOW_TOP_ROOT_SEL_MASK        (0x1U << CRU_CLKSEL_CON08_ACLK_LOW_TOP_ROOT_SEL_SHIFT)       /* 0x00004000 */
/* CLKSEL_CON09 */
#define CRU_CLKSEL_CON09_OFFSET                            (0x324U)
#define CRU_CLKSEL_CON09_ACLK_TOP_M300_ROOT_SEL_SHIFT      (0U)
#define CRU_CLKSEL_CON09_ACLK_TOP_M300_ROOT_SEL_MASK       (0x3U << CRU_CLKSEL_CON09_ACLK_TOP_M300_ROOT_SEL_SHIFT)      /* 0x00000003 */
#define CRU_CLKSEL_CON09_ACLK_TOP_M500_ROOT_SEL_SHIFT      (2U)
#define CRU_CLKSEL_CON09_ACLK_TOP_M500_ROOT_SEL_MASK       (0x3U << CRU_CLKSEL_CON09_ACLK_TOP_M500_ROOT_SEL_SHIFT)      /* 0x0000000C */
#define CRU_CLKSEL_CON09_ACLK_TOP_M400_ROOT_SEL_SHIFT      (4U)
#define CRU_CLKSEL_CON09_ACLK_TOP_M400_ROOT_SEL_MASK       (0x3U << CRU_CLKSEL_CON09_ACLK_TOP_M400_ROOT_SEL_SHIFT)      /* 0x00000030 */
#define CRU_CLKSEL_CON09_ACLK_TOP_S200_ROOT_SEL_SHIFT      (6U)
#define CRU_CLKSEL_CON09_ACLK_TOP_S200_ROOT_SEL_MASK       (0x3U << CRU_CLKSEL_CON09_ACLK_TOP_S200_ROOT_SEL_SHIFT)      /* 0x000000C0 */
#define CRU_CLKSEL_CON09_ACLK_TOP_S400_ROOT_SEL_SHIFT      (8U)
#define CRU_CLKSEL_CON09_ACLK_TOP_S400_ROOT_SEL_MASK       (0x3U << CRU_CLKSEL_CON09_ACLK_TOP_S400_ROOT_SEL_SHIFT)      /* 0x00000300 */
/* CLKSEL_CON10 */
#define CRU_CLKSEL_CON10_OFFSET                            (0x328U)
#define CRU_CLKSEL_CON10_CLK_TESTOUT_TOP_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON10_CLK_TESTOUT_TOP_DIV_MASK          (0x3FU << CRU_CLKSEL_CON10_CLK_TESTOUT_TOP_DIV_SHIFT)        /* 0x0000003F */
#define CRU_CLKSEL_CON10_CLK_TESTOUT_TOP_SEL_SHIFT         (6U)
#define CRU_CLKSEL_CON10_CLK_TESTOUT_TOP_SEL_MASK          (0x7U << CRU_CLKSEL_CON10_CLK_TESTOUT_TOP_SEL_SHIFT)         /* 0x000001C0 */
#define CRU_CLKSEL_CON10_CLK_TESTOUT_SEL_SHIFT             (9U)
#define CRU_CLKSEL_CON10_CLK_TESTOUT_SEL_MASK              (0x7U << CRU_CLKSEL_CON10_CLK_TESTOUT_SEL_SHIFT)             /* 0x00000E00 */
#define CRU_CLKSEL_CON10_CLK_TESTOUT_GRP0_SEL_SHIFT        (12U)
#define CRU_CLKSEL_CON10_CLK_TESTOUT_GRP0_SEL_MASK         (0x7U << CRU_CLKSEL_CON10_CLK_TESTOUT_GRP0_SEL_SHIFT)        /* 0x00007000 */
/* CLKSEL_CON15 */
#define CRU_CLKSEL_CON15_OFFSET                            (0x33CU)
#define CRU_CLKSEL_CON15_MCLK_GMAC0_OUT_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON15_MCLK_GMAC0_OUT_DIV_MASK           (0x7FU << CRU_CLKSEL_CON15_MCLK_GMAC0_OUT_DIV_SHIFT)         /* 0x0000007F */
#define CRU_CLKSEL_CON15_MCLK_GMAC0_OUT_SEL_SHIFT          (7U)
#define CRU_CLKSEL_CON15_MCLK_GMAC0_OUT_SEL_MASK           (0x1U << CRU_CLKSEL_CON15_MCLK_GMAC0_OUT_SEL_SHIFT)          /* 0x00000080 */
#define CRU_CLKSEL_CON15_REFCLKO25M_ETH0_OUT_DIV_SHIFT     (8U)
#define CRU_CLKSEL_CON15_REFCLKO25M_ETH0_OUT_DIV_MASK      (0x7FU << CRU_CLKSEL_CON15_REFCLKO25M_ETH0_OUT_DIV_SHIFT)    /* 0x00007F00 */
#define CRU_CLKSEL_CON15_REFCLKO25M_ETH0_OUT_SEL_SHIFT     (15U)
#define CRU_CLKSEL_CON15_REFCLKO25M_ETH0_OUT_SEL_MASK      (0x1U << CRU_CLKSEL_CON15_REFCLKO25M_ETH0_OUT_SEL_SHIFT)     /* 0x00008000 */
/* CLKSEL_CON16 */
#define CRU_CLKSEL_CON16_OFFSET                            (0x340U)
#define CRU_CLKSEL_CON16_REFCLKO25M_ETH1_OUT_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON16_REFCLKO25M_ETH1_OUT_DIV_MASK      (0x7FU << CRU_CLKSEL_CON16_REFCLKO25M_ETH1_OUT_DIV_SHIFT)    /* 0x0000007F */
#define CRU_CLKSEL_CON16_REFCLKO25M_ETH1_OUT_SEL_SHIFT     (7U)
#define CRU_CLKSEL_CON16_REFCLKO25M_ETH1_OUT_SEL_MASK      (0x1U << CRU_CLKSEL_CON16_REFCLKO25M_ETH1_OUT_SEL_SHIFT)     /* 0x00000080 */
/* CLKSEL_CON17 */
#define CRU_CLKSEL_CON17_OFFSET                            (0x344U)
#define CRU_CLKSEL_CON17_CLK_CIFOUT_OUT_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON17_CLK_CIFOUT_OUT_DIV_MASK           (0xFFU << CRU_CLKSEL_CON17_CLK_CIFOUT_OUT_DIV_SHIFT)         /* 0x000000FF */
#define CRU_CLKSEL_CON17_CLK_CIFOUT_OUT_SEL_SHIFT          (8U)
#define CRU_CLKSEL_CON17_CLK_CIFOUT_OUT_SEL_MASK           (0x3U << CRU_CLKSEL_CON17_CLK_CIFOUT_OUT_SEL_SHIFT)          /* 0x00000300 */
/* CLKSEL_CON18 */
#define CRU_CLKSEL_CON18_OFFSET                            (0x348U)
#define CRU_CLKSEL_CON18_CLK_MIPI_CAMARAOUT_M0_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON18_CLK_MIPI_CAMARAOUT_M0_DIV_MASK    (0xFFU << CRU_CLKSEL_CON18_CLK_MIPI_CAMARAOUT_M0_DIV_SHIFT)  /* 0x000000FF */
#define CRU_CLKSEL_CON18_CLK_MIPI_CAMARAOUT_M0_SEL_SHIFT   (8U)
#define CRU_CLKSEL_CON18_CLK_MIPI_CAMARAOUT_M0_SEL_MASK    (0x3U << CRU_CLKSEL_CON18_CLK_MIPI_CAMARAOUT_M0_SEL_SHIFT)   /* 0x00000300 */
/* CLKSEL_CON19 */
#define CRU_CLKSEL_CON19_OFFSET                            (0x34CU)
#define CRU_CLKSEL_CON19_CLK_MIPI_CAMARAOUT_M1_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON19_CLK_MIPI_CAMARAOUT_M1_DIV_MASK    (0xFFU << CRU_CLKSEL_CON19_CLK_MIPI_CAMARAOUT_M1_DIV_SHIFT)  /* 0x000000FF */
#define CRU_CLKSEL_CON19_CLK_MIPI_CAMARAOUT_M1_SEL_SHIFT   (8U)
#define CRU_CLKSEL_CON19_CLK_MIPI_CAMARAOUT_M1_SEL_MASK    (0x3U << CRU_CLKSEL_CON19_CLK_MIPI_CAMARAOUT_M1_SEL_SHIFT)   /* 0x00000300 */
/* CLKSEL_CON20 */
#define CRU_CLKSEL_CON20_OFFSET                            (0x350U)
#define CRU_CLKSEL_CON20_CLK_MIPI_CAMARAOUT_M2_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON20_CLK_MIPI_CAMARAOUT_M2_DIV_MASK    (0xFFU << CRU_CLKSEL_CON20_CLK_MIPI_CAMARAOUT_M2_DIV_SHIFT)  /* 0x000000FF */
#define CRU_CLKSEL_CON20_CLK_MIPI_CAMARAOUT_M2_SEL_SHIFT   (8U)
#define CRU_CLKSEL_CON20_CLK_MIPI_CAMARAOUT_M2_SEL_MASK    (0x3U << CRU_CLKSEL_CON20_CLK_MIPI_CAMARAOUT_M2_SEL_SHIFT)   /* 0x00000300 */
/* CLKSEL_CON21 */
#define CRU_CLKSEL_CON21_OFFSET                            (0x354U)
#define CRU_CLKSEL_CON21_CLK_MIPI_CAMARAOUT_M3_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON21_CLK_MIPI_CAMARAOUT_M3_DIV_MASK    (0xFFU << CRU_CLKSEL_CON21_CLK_MIPI_CAMARAOUT_M3_DIV_SHIFT)  /* 0x000000FF */
#define CRU_CLKSEL_CON21_CLK_MIPI_CAMARAOUT_M3_SEL_SHIFT   (8U)
#define CRU_CLKSEL_CON21_CLK_MIPI_CAMARAOUT_M3_SEL_MASK    (0x3U << CRU_CLKSEL_CON21_CLK_MIPI_CAMARAOUT_M3_SEL_SHIFT)   /* 0x00000300 */
/* CLKSEL_CON22 */
#define CRU_CLKSEL_CON22_OFFSET                            (0x358U)
#define CRU_CLKSEL_CON22_CLK_MIPI_CAMARAOUT_M4_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON22_CLK_MIPI_CAMARAOUT_M4_DIV_MASK    (0xFFU << CRU_CLKSEL_CON22_CLK_MIPI_CAMARAOUT_M4_DIV_SHIFT)  /* 0x000000FF */
#define CRU_CLKSEL_CON22_CLK_MIPI_CAMARAOUT_M4_SEL_SHIFT   (8U)
#define CRU_CLKSEL_CON22_CLK_MIPI_CAMARAOUT_M4_SEL_MASK    (0x3U << CRU_CLKSEL_CON22_CLK_MIPI_CAMARAOUT_M4_SEL_SHIFT)   /* 0x00000300 */
/* CLKSEL_CON24 */
#define CRU_CLKSEL_CON24_OFFSET                            (0x360U)
#define CRU_CLKSEL_CON24_HCLK_AUDIO_ROOT_SEL_SHIFT         (0U)
#define CRU_CLKSEL_CON24_HCLK_AUDIO_ROOT_SEL_MASK          (0x3U << CRU_CLKSEL_CON24_HCLK_AUDIO_ROOT_SEL_SHIFT)         /* 0x00000003 */
#define CRU_CLKSEL_CON24_PCLK_AUDIO_ROOT_SEL_SHIFT         (2U)
#define CRU_CLKSEL_CON24_PCLK_AUDIO_ROOT_SEL_MASK          (0x3U << CRU_CLKSEL_CON24_PCLK_AUDIO_ROOT_SEL_SHIFT)         /* 0x0000000C */
#define CRU_CLKSEL_CON24_CLK_I2S0_8CH_TX_SRC_DIV_SHIFT     (4U)
#define CRU_CLKSEL_CON24_CLK_I2S0_8CH_TX_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON24_CLK_I2S0_8CH_TX_SRC_DIV_SHIFT)    /* 0x000001F0 */
#define CRU_CLKSEL_CON24_CLK_I2S0_8CH_TX_SRC_SEL_SHIFT     (9U)
#define CRU_CLKSEL_CON24_CLK_I2S0_8CH_TX_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON24_CLK_I2S0_8CH_TX_SRC_SEL_SHIFT)     /* 0x00000200 */
/* CLKSEL_CON25 */
#define CRU_CLKSEL_CON25_OFFSET                            (0x364U)
#define CRU_CLKSEL_CON25_CLK_I2S0_8CH_TX_FRAC_DIV_SHIFT    (0U)
#define CRU_CLKSEL_CON25_CLK_I2S0_8CH_TX_FRAC_DIV_MASK     (0xFFFFFFFFU << CRU_CLKSEL_CON25_CLK_I2S0_8CH_TX_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON26 */
#define CRU_CLKSEL_CON26_OFFSET                            (0x368U)
#define CRU_CLKSEL_CON26_MCLK_I2S0_8CH_TX_SEL_SHIFT        (0U)
#define CRU_CLKSEL_CON26_MCLK_I2S0_8CH_TX_SEL_MASK         (0x3U << CRU_CLKSEL_CON26_MCLK_I2S0_8CH_TX_SEL_SHIFT)        /* 0x00000003 */
#define CRU_CLKSEL_CON26_CLK_I2S0_8CH_RX_SRC_DIV_SHIFT     (2U)
#define CRU_CLKSEL_CON26_CLK_I2S0_8CH_RX_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON26_CLK_I2S0_8CH_RX_SRC_DIV_SHIFT)    /* 0x0000007C */
#define CRU_CLKSEL_CON26_CLK_I2S0_8CH_RX_SRC_SEL_SHIFT     (7U)
#define CRU_CLKSEL_CON26_CLK_I2S0_8CH_RX_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON26_CLK_I2S0_8CH_RX_SRC_SEL_SHIFT)     /* 0x00000080 */
/* CLKSEL_CON27 */
#define CRU_CLKSEL_CON27_OFFSET                            (0x36CU)
#define CRU_CLKSEL_CON27_CLK_I2S0_8CH_RX_FRAC_DIV_SHIFT    (0U)
#define CRU_CLKSEL_CON27_CLK_I2S0_8CH_RX_FRAC_DIV_MASK     (0xFFFFFFFFU << CRU_CLKSEL_CON27_CLK_I2S0_8CH_RX_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON28 */
#define CRU_CLKSEL_CON28_OFFSET                            (0x370U)
#define CRU_CLKSEL_CON28_MCLK_I2S0_8CH_RX_SEL_SHIFT        (0U)
#define CRU_CLKSEL_CON28_MCLK_I2S0_8CH_RX_SEL_MASK         (0x3U << CRU_CLKSEL_CON28_MCLK_I2S0_8CH_RX_SEL_SHIFT)        /* 0x00000003 */
#define CRU_CLKSEL_CON28_I2S0_8CH_MCLKOUT_SEL_SHIFT        (2U)
#define CRU_CLKSEL_CON28_I2S0_8CH_MCLKOUT_SEL_MASK         (0x3U << CRU_CLKSEL_CON28_I2S0_8CH_MCLKOUT_SEL_SHIFT)        /* 0x0000000C */
#define CRU_CLKSEL_CON28_CLK_I2S2_2CH_SRC_DIV_SHIFT        (4U)
#define CRU_CLKSEL_CON28_CLK_I2S2_2CH_SRC_DIV_MASK         (0x1FU << CRU_CLKSEL_CON28_CLK_I2S2_2CH_SRC_DIV_SHIFT)       /* 0x000001F0 */
#define CRU_CLKSEL_CON28_CLK_I2S2_2CH_SRC_SEL_SHIFT        (9U)
#define CRU_CLKSEL_CON28_CLK_I2S2_2CH_SRC_SEL_MASK         (0x1U << CRU_CLKSEL_CON28_CLK_I2S2_2CH_SRC_SEL_SHIFT)        /* 0x00000200 */
/* CLKSEL_CON29 */
#define CRU_CLKSEL_CON29_OFFSET                            (0x374U)
#define CRU_CLKSEL_CON29_CLK_I2S2_2CH_FRAC_DIV_SHIFT       (0U)
#define CRU_CLKSEL_CON29_CLK_I2S2_2CH_FRAC_DIV_MASK        (0xFFFFFFFFU << CRU_CLKSEL_CON29_CLK_I2S2_2CH_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON30 */
#define CRU_CLKSEL_CON30_OFFSET                            (0x378U)
#define CRU_CLKSEL_CON30_MCLK_I2S2_2CH_SEL_SHIFT           (0U)
#define CRU_CLKSEL_CON30_MCLK_I2S2_2CH_SEL_MASK            (0x3U << CRU_CLKSEL_CON30_MCLK_I2S2_2CH_SEL_SHIFT)           /* 0x00000003 */
#define CRU_CLKSEL_CON30_I2S2_2CH_MCLKOUT_SEL_SHIFT        (2U)
#define CRU_CLKSEL_CON30_I2S2_2CH_MCLKOUT_SEL_MASK         (0x1U << CRU_CLKSEL_CON30_I2S2_2CH_MCLKOUT_SEL_SHIFT)        /* 0x00000004 */
#define CRU_CLKSEL_CON30_CLK_I2S3_2CH_SRC_DIV_SHIFT        (3U)
#define CRU_CLKSEL_CON30_CLK_I2S3_2CH_SRC_DIV_MASK         (0x1FU << CRU_CLKSEL_CON30_CLK_I2S3_2CH_SRC_DIV_SHIFT)       /* 0x000000F8 */
#define CRU_CLKSEL_CON30_CLK_I2S3_2CH_SRC_SEL_SHIFT        (8U)
#define CRU_CLKSEL_CON30_CLK_I2S3_2CH_SRC_SEL_MASK         (0x1U << CRU_CLKSEL_CON30_CLK_I2S3_2CH_SRC_SEL_SHIFT)        /* 0x00000100 */
/* CLKSEL_CON31 */
#define CRU_CLKSEL_CON31_OFFSET                            (0x37CU)
#define CRU_CLKSEL_CON31_CLK_I2S3_2CH_FRAC_DIV_SHIFT       (0U)
#define CRU_CLKSEL_CON31_CLK_I2S3_2CH_FRAC_DIV_MASK        (0xFFFFFFFFU << CRU_CLKSEL_CON31_CLK_I2S3_2CH_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON32 */
#define CRU_CLKSEL_CON32_OFFSET                            (0x380U)
#define CRU_CLKSEL_CON32_MCLK_I2S3_2CH_SEL_SHIFT           (0U)
#define CRU_CLKSEL_CON32_MCLK_I2S3_2CH_SEL_MASK            (0x3U << CRU_CLKSEL_CON32_MCLK_I2S3_2CH_SEL_SHIFT)           /* 0x00000003 */
#define CRU_CLKSEL_CON32_I2S3_2CH_MCLKOUT_SEL_SHIFT        (2U)
#define CRU_CLKSEL_CON32_I2S3_2CH_MCLKOUT_SEL_MASK         (0x1U << CRU_CLKSEL_CON32_I2S3_2CH_MCLKOUT_SEL_SHIFT)        /* 0x00000004 */
#define CRU_CLKSEL_CON32_CLK_SPDIF0_SRC_DIV_SHIFT          (3U)
#define CRU_CLKSEL_CON32_CLK_SPDIF0_SRC_DIV_MASK           (0x1FU << CRU_CLKSEL_CON32_CLK_SPDIF0_SRC_DIV_SHIFT)         /* 0x000000F8 */
#define CRU_CLKSEL_CON32_CLK_SPDIF0_SRC_SEL_SHIFT          (8U)
#define CRU_CLKSEL_CON32_CLK_SPDIF0_SRC_SEL_MASK           (0x1U << CRU_CLKSEL_CON32_CLK_SPDIF0_SRC_SEL_SHIFT)          /* 0x00000100 */
/* CLKSEL_CON33 */
#define CRU_CLKSEL_CON33_OFFSET                            (0x384U)
#define CRU_CLKSEL_CON33_CLK_SPDIF0_FRAC_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON33_CLK_SPDIF0_FRAC_DIV_MASK          (0xFFFFFFFFU << CRU_CLKSEL_CON33_CLK_SPDIF0_FRAC_DIV_SHIFT)  /* 0xFFFFFFFF */
/* CLKSEL_CON34 */
#define CRU_CLKSEL_CON34_OFFSET                            (0x388U)
#define CRU_CLKSEL_CON34_MCLK_SPDIF0_SEL_SHIFT             (0U)
#define CRU_CLKSEL_CON34_MCLK_SPDIF0_SEL_MASK              (0x3U << CRU_CLKSEL_CON34_MCLK_SPDIF0_SEL_SHIFT)             /* 0x00000003 */
#define CRU_CLKSEL_CON34_CLK_SPDIF1_SRC_DIV_SHIFT          (2U)
#define CRU_CLKSEL_CON34_CLK_SPDIF1_SRC_DIV_MASK           (0x1FU << CRU_CLKSEL_CON34_CLK_SPDIF1_SRC_DIV_SHIFT)         /* 0x0000007C */
#define CRU_CLKSEL_CON34_CLK_SPDIF1_SRC_SEL_SHIFT          (7U)
#define CRU_CLKSEL_CON34_CLK_SPDIF1_SRC_SEL_MASK           (0x1U << CRU_CLKSEL_CON34_CLK_SPDIF1_SRC_SEL_SHIFT)          /* 0x00000080 */
/* CLKSEL_CON35 */
#define CRU_CLKSEL_CON35_OFFSET                            (0x38CU)
#define CRU_CLKSEL_CON35_CLK_SPDIF1_FRAC_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON35_CLK_SPDIF1_FRAC_DIV_MASK          (0xFFFFFFFFU << CRU_CLKSEL_CON35_CLK_SPDIF1_FRAC_DIV_SHIFT)  /* 0xFFFFFFFF */
/* CLKSEL_CON36 */
#define CRU_CLKSEL_CON36_OFFSET                            (0x390U)
#define CRU_CLKSEL_CON36_MCLK_SPDIF1_SEL_SHIFT             (0U)
#define CRU_CLKSEL_CON36_MCLK_SPDIF1_SEL_MASK              (0x3U << CRU_CLKSEL_CON36_MCLK_SPDIF1_SEL_SHIFT)             /* 0x00000003 */
#define CRU_CLKSEL_CON36_MCLK_PDM1_DIV_SHIFT               (2U)
#define CRU_CLKSEL_CON36_MCLK_PDM1_DIV_MASK                (0x1FU << CRU_CLKSEL_CON36_MCLK_PDM1_DIV_SHIFT)              /* 0x0000007C */
#define CRU_CLKSEL_CON36_MCLK_PDM1_SEL_SHIFT               (7U)
#define CRU_CLKSEL_CON36_MCLK_PDM1_SEL_MASK                (0x3U << CRU_CLKSEL_CON36_MCLK_PDM1_SEL_SHIFT)               /* 0x00000180 */
/* CLKSEL_CON38 */
#define CRU_CLKSEL_CON38_OFFSET                            (0x398U)
#define CRU_CLKSEL_CON38_ACLK_BUS_ROOT_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON38_ACLK_BUS_ROOT_DIV_MASK            (0x1FU << CRU_CLKSEL_CON38_ACLK_BUS_ROOT_DIV_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON38_ACLK_BUS_ROOT_SEL_SHIFT           (5U)
#define CRU_CLKSEL_CON38_ACLK_BUS_ROOT_SEL_MASK            (0x1U << CRU_CLKSEL_CON38_ACLK_BUS_ROOT_SEL_SHIFT)           /* 0x00000020 */
#define CRU_CLKSEL_CON38_CLK_I2C1_SEL_SHIFT                (6U)
#define CRU_CLKSEL_CON38_CLK_I2C1_SEL_MASK                 (0x1U << CRU_CLKSEL_CON38_CLK_I2C1_SEL_SHIFT)                /* 0x00000040 */
#define CRU_CLKSEL_CON38_CLK_I2C2_SEL_SHIFT                (7U)
#define CRU_CLKSEL_CON38_CLK_I2C2_SEL_MASK                 (0x1U << CRU_CLKSEL_CON38_CLK_I2C2_SEL_SHIFT)                /* 0x00000080 */
#define CRU_CLKSEL_CON38_CLK_I2C3_SEL_SHIFT                (8U)
#define CRU_CLKSEL_CON38_CLK_I2C3_SEL_MASK                 (0x1U << CRU_CLKSEL_CON38_CLK_I2C3_SEL_SHIFT)                /* 0x00000100 */
#define CRU_CLKSEL_CON38_CLK_I2C4_SEL_SHIFT                (9U)
#define CRU_CLKSEL_CON38_CLK_I2C4_SEL_MASK                 (0x1U << CRU_CLKSEL_CON38_CLK_I2C4_SEL_SHIFT)                /* 0x00000200 */
#define CRU_CLKSEL_CON38_CLK_I2C5_SEL_SHIFT                (10U)
#define CRU_CLKSEL_CON38_CLK_I2C5_SEL_MASK                 (0x1U << CRU_CLKSEL_CON38_CLK_I2C5_SEL_SHIFT)                /* 0x00000400 */
#define CRU_CLKSEL_CON38_CLK_I2C6_SEL_SHIFT                (11U)
#define CRU_CLKSEL_CON38_CLK_I2C6_SEL_MASK                 (0x1U << CRU_CLKSEL_CON38_CLK_I2C6_SEL_SHIFT)                /* 0x00000800 */
#define CRU_CLKSEL_CON38_CLK_I2C7_SEL_SHIFT                (12U)
#define CRU_CLKSEL_CON38_CLK_I2C7_SEL_MASK                 (0x1U << CRU_CLKSEL_CON38_CLK_I2C7_SEL_SHIFT)                /* 0x00001000 */
#define CRU_CLKSEL_CON38_CLK_I2C8_SEL_SHIFT                (13U)
#define CRU_CLKSEL_CON38_CLK_I2C8_SEL_MASK                 (0x1U << CRU_CLKSEL_CON38_CLK_I2C8_SEL_SHIFT)                /* 0x00002000 */
/* CLKSEL_CON39 */
#define CRU_CLKSEL_CON39_OFFSET                            (0x39CU)
#define CRU_CLKSEL_CON39_CLK_CAN0_DIV_SHIFT                (0U)
#define CRU_CLKSEL_CON39_CLK_CAN0_DIV_MASK                 (0x1FU << CRU_CLKSEL_CON39_CLK_CAN0_DIV_SHIFT)               /* 0x0000001F */
#define CRU_CLKSEL_CON39_CLK_CAN0_SEL_SHIFT                (5U)
#define CRU_CLKSEL_CON39_CLK_CAN0_SEL_MASK                 (0x1U << CRU_CLKSEL_CON39_CLK_CAN0_SEL_SHIFT)                /* 0x00000020 */
#define CRU_CLKSEL_CON39_CLK_CAN1_DIV_SHIFT                (6U)
#define CRU_CLKSEL_CON39_CLK_CAN1_DIV_MASK                 (0x1FU << CRU_CLKSEL_CON39_CLK_CAN1_DIV_SHIFT)               /* 0x000007C0 */
#define CRU_CLKSEL_CON39_CLK_CAN1_SEL_SHIFT                (11U)
#define CRU_CLKSEL_CON39_CLK_CAN1_SEL_MASK                 (0x1U << CRU_CLKSEL_CON39_CLK_CAN1_SEL_SHIFT)                /* 0x00000800 */
/* CLKSEL_CON40 */
#define CRU_CLKSEL_CON40_OFFSET                            (0x3A0U)
#define CRU_CLKSEL_CON40_CLK_CAN2_DIV_SHIFT                (0U)
#define CRU_CLKSEL_CON40_CLK_CAN2_DIV_MASK                 (0x1FU << CRU_CLKSEL_CON40_CLK_CAN2_DIV_SHIFT)               /* 0x0000001F */
#define CRU_CLKSEL_CON40_CLK_CAN2_SEL_SHIFT                (5U)
#define CRU_CLKSEL_CON40_CLK_CAN2_SEL_MASK                 (0x1U << CRU_CLKSEL_CON40_CLK_CAN2_SEL_SHIFT)                /* 0x00000020 */
#define CRU_CLKSEL_CON40_CLK_SARADC_DIV_SHIFT              (6U)
#define CRU_CLKSEL_CON40_CLK_SARADC_DIV_MASK               (0xFFU << CRU_CLKSEL_CON40_CLK_SARADC_DIV_SHIFT)             /* 0x00003FC0 */
#define CRU_CLKSEL_CON40_CLK_SARADC_SEL_SHIFT              (14U)
#define CRU_CLKSEL_CON40_CLK_SARADC_SEL_MASK               (0x1U << CRU_CLKSEL_CON40_CLK_SARADC_SEL_SHIFT)              /* 0x00004000 */
/* CLKSEL_CON41 */
#define CRU_CLKSEL_CON41_OFFSET                            (0x3A4U)
#define CRU_CLKSEL_CON41_CLK_TSADC_DIV_SHIFT               (0U)
#define CRU_CLKSEL_CON41_CLK_TSADC_DIV_MASK                (0xFFU << CRU_CLKSEL_CON41_CLK_TSADC_DIV_SHIFT)              /* 0x000000FF */
#define CRU_CLKSEL_CON41_CLK_TSADC_SEL_SHIFT               (8U)
#define CRU_CLKSEL_CON41_CLK_TSADC_SEL_MASK                (0x1U << CRU_CLKSEL_CON41_CLK_TSADC_SEL_SHIFT)               /* 0x00000100 */
#define CRU_CLKSEL_CON41_CLK_UART1_SRC_DIV_SHIFT           (9U)
#define CRU_CLKSEL_CON41_CLK_UART1_SRC_DIV_MASK            (0x1FU << CRU_CLKSEL_CON41_CLK_UART1_SRC_DIV_SHIFT)          /* 0x00003E00 */
#define CRU_CLKSEL_CON41_CLK_UART1_SRC_SEL_SHIFT           (14U)
#define CRU_CLKSEL_CON41_CLK_UART1_SRC_SEL_MASK            (0x1U << CRU_CLKSEL_CON41_CLK_UART1_SRC_SEL_SHIFT)           /* 0x00004000 */
/* CLKSEL_CON42 */
#define CRU_CLKSEL_CON42_OFFSET                            (0x3A8U)
#define CRU_CLKSEL_CON42_CLK_UART1_FRAC_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON42_CLK_UART1_FRAC_DIV_MASK           (0xFFFFFFFFU << CRU_CLKSEL_CON42_CLK_UART1_FRAC_DIV_SHIFT)   /* 0xFFFFFFFF */
/* CLKSEL_CON43 */
#define CRU_CLKSEL_CON43_OFFSET                            (0x3ACU)
#define CRU_CLKSEL_CON43_SCLK_UART1_SEL_SHIFT              (0U)
#define CRU_CLKSEL_CON43_SCLK_UART1_SEL_MASK               (0x3U << CRU_CLKSEL_CON43_SCLK_UART1_SEL_SHIFT)              /* 0x00000003 */
#define CRU_CLKSEL_CON43_CLK_UART2_SRC_DIV_SHIFT           (2U)
#define CRU_CLKSEL_CON43_CLK_UART2_SRC_DIV_MASK            (0x1FU << CRU_CLKSEL_CON43_CLK_UART2_SRC_DIV_SHIFT)          /* 0x0000007C */
#define CRU_CLKSEL_CON43_CLK_UART2_SRC_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON43_CLK_UART2_SRC_SEL_MASK            (0x1U << CRU_CLKSEL_CON43_CLK_UART2_SRC_SEL_SHIFT)           /* 0x00000080 */
/* CLKSEL_CON44 */
#define CRU_CLKSEL_CON44_OFFSET                            (0x3B0U)
#define CRU_CLKSEL_CON44_CLK_UART2_FRAC_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON44_CLK_UART2_FRAC_DIV_MASK           (0xFFFFFFFFU << CRU_CLKSEL_CON44_CLK_UART2_FRAC_DIV_SHIFT)   /* 0xFFFFFFFF */
/* CLKSEL_CON45 */
#define CRU_CLKSEL_CON45_OFFSET                            (0x3B4U)
#define CRU_CLKSEL_CON45_SCLK_UART2_SEL_SHIFT              (0U)
#define CRU_CLKSEL_CON45_SCLK_UART2_SEL_MASK               (0x3U << CRU_CLKSEL_CON45_SCLK_UART2_SEL_SHIFT)              /* 0x00000003 */
#define CRU_CLKSEL_CON45_CLK_UART3_SRC_DIV_SHIFT           (2U)
#define CRU_CLKSEL_CON45_CLK_UART3_SRC_DIV_MASK            (0x1FU << CRU_CLKSEL_CON45_CLK_UART3_SRC_DIV_SHIFT)          /* 0x0000007C */
#define CRU_CLKSEL_CON45_CLK_UART3_SRC_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON45_CLK_UART3_SRC_SEL_MASK            (0x1U << CRU_CLKSEL_CON45_CLK_UART3_SRC_SEL_SHIFT)           /* 0x00000080 */
/* CLKSEL_CON46 */
#define CRU_CLKSEL_CON46_OFFSET                            (0x3B8U)
#define CRU_CLKSEL_CON46_CLK_UART3_FRAC_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON46_CLK_UART3_FRAC_DIV_MASK           (0xFFFFFFFFU << CRU_CLKSEL_CON46_CLK_UART3_FRAC_DIV_SHIFT)   /* 0xFFFFFFFF */
/* CLKSEL_CON47 */
#define CRU_CLKSEL_CON47_OFFSET                            (0x3BCU)
#define CRU_CLKSEL_CON47_SCLK_UART3_SEL_SHIFT              (0U)
#define CRU_CLKSEL_CON47_SCLK_UART3_SEL_MASK               (0x3U << CRU_CLKSEL_CON47_SCLK_UART3_SEL_SHIFT)              /* 0x00000003 */
#define CRU_CLKSEL_CON47_CLK_UART4_SRC_DIV_SHIFT           (2U)
#define CRU_CLKSEL_CON47_CLK_UART4_SRC_DIV_MASK            (0x1FU << CRU_CLKSEL_CON47_CLK_UART4_SRC_DIV_SHIFT)          /* 0x0000007C */
#define CRU_CLKSEL_CON47_CLK_UART4_SRC_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON47_CLK_UART4_SRC_SEL_MASK            (0x1U << CRU_CLKSEL_CON47_CLK_UART4_SRC_SEL_SHIFT)           /* 0x00000080 */
/* CLKSEL_CON48 */
#define CRU_CLKSEL_CON48_OFFSET                            (0x3C0U)
#define CRU_CLKSEL_CON48_CLK_UART4_FRAC_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON48_CLK_UART4_FRAC_DIV_MASK           (0xFFFFFFFFU << CRU_CLKSEL_CON48_CLK_UART4_FRAC_DIV_SHIFT)   /* 0xFFFFFFFF */
/* CLKSEL_CON49 */
#define CRU_CLKSEL_CON49_OFFSET                            (0x3C4U)
#define CRU_CLKSEL_CON49_SCLK_UART4_SEL_SHIFT              (0U)
#define CRU_CLKSEL_CON49_SCLK_UART4_SEL_MASK               (0x3U << CRU_CLKSEL_CON49_SCLK_UART4_SEL_SHIFT)              /* 0x00000003 */
#define CRU_CLKSEL_CON49_CLK_UART5_SRC_DIV_SHIFT           (2U)
#define CRU_CLKSEL_CON49_CLK_UART5_SRC_DIV_MASK            (0x1FU << CRU_CLKSEL_CON49_CLK_UART5_SRC_DIV_SHIFT)          /* 0x0000007C */
#define CRU_CLKSEL_CON49_CLK_UART5_SRC_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON49_CLK_UART5_SRC_SEL_MASK            (0x1U << CRU_CLKSEL_CON49_CLK_UART5_SRC_SEL_SHIFT)           /* 0x00000080 */
/* CLKSEL_CON50 */
#define CRU_CLKSEL_CON50_OFFSET                            (0x3C8U)
#define CRU_CLKSEL_CON50_CLK_UART5_FRAC_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON50_CLK_UART5_FRAC_DIV_MASK           (0xFFFFFFFFU << CRU_CLKSEL_CON50_CLK_UART5_FRAC_DIV_SHIFT)   /* 0xFFFFFFFF */
/* CLKSEL_CON51 */
#define CRU_CLKSEL_CON51_OFFSET                            (0x3CCU)
#define CRU_CLKSEL_CON51_SCLK_UART5_SEL_SHIFT              (0U)
#define CRU_CLKSEL_CON51_SCLK_UART5_SEL_MASK               (0x3U << CRU_CLKSEL_CON51_SCLK_UART5_SEL_SHIFT)              /* 0x00000003 */
#define CRU_CLKSEL_CON51_CLK_UART6_SRC_DIV_SHIFT           (2U)
#define CRU_CLKSEL_CON51_CLK_UART6_SRC_DIV_MASK            (0x1FU << CRU_CLKSEL_CON51_CLK_UART6_SRC_DIV_SHIFT)          /* 0x0000007C */
#define CRU_CLKSEL_CON51_CLK_UART6_SRC_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON51_CLK_UART6_SRC_SEL_MASK            (0x1U << CRU_CLKSEL_CON51_CLK_UART6_SRC_SEL_SHIFT)           /* 0x00000080 */
/* CLKSEL_CON52 */
#define CRU_CLKSEL_CON52_OFFSET                            (0x3D0U)
#define CRU_CLKSEL_CON52_CLK_UART6_FRAC_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON52_CLK_UART6_FRAC_DIV_MASK           (0xFFFFFFFFU << CRU_CLKSEL_CON52_CLK_UART6_FRAC_DIV_SHIFT)   /* 0xFFFFFFFF */
/* CLKSEL_CON53 */
#define CRU_CLKSEL_CON53_OFFSET                            (0x3D4U)
#define CRU_CLKSEL_CON53_SCLK_UART6_SEL_SHIFT              (0U)
#define CRU_CLKSEL_CON53_SCLK_UART6_SEL_MASK               (0x3U << CRU_CLKSEL_CON53_SCLK_UART6_SEL_SHIFT)              /* 0x00000003 */
#define CRU_CLKSEL_CON53_CLK_UART7_SRC_DIV_SHIFT           (2U)
#define CRU_CLKSEL_CON53_CLK_UART7_SRC_DIV_MASK            (0x1FU << CRU_CLKSEL_CON53_CLK_UART7_SRC_DIV_SHIFT)          /* 0x0000007C */
#define CRU_CLKSEL_CON53_CLK_UART7_SRC_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON53_CLK_UART7_SRC_SEL_MASK            (0x1U << CRU_CLKSEL_CON53_CLK_UART7_SRC_SEL_SHIFT)           /* 0x00000080 */
/* CLKSEL_CON54 */
#define CRU_CLKSEL_CON54_OFFSET                            (0x3D8U)
#define CRU_CLKSEL_CON54_CLK_UART7_FRAC_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON54_CLK_UART7_FRAC_DIV_MASK           (0xFFFFFFFFU << CRU_CLKSEL_CON54_CLK_UART7_FRAC_DIV_SHIFT)   /* 0xFFFFFFFF */
/* CLKSEL_CON55 */
#define CRU_CLKSEL_CON55_OFFSET                            (0x3DCU)
#define CRU_CLKSEL_CON55_SCLK_UART7_SEL_SHIFT              (0U)
#define CRU_CLKSEL_CON55_SCLK_UART7_SEL_MASK               (0x3U << CRU_CLKSEL_CON55_SCLK_UART7_SEL_SHIFT)              /* 0x00000003 */
#define CRU_CLKSEL_CON55_CLK_UART8_SRC_DIV_SHIFT           (2U)
#define CRU_CLKSEL_CON55_CLK_UART8_SRC_DIV_MASK            (0x1FU << CRU_CLKSEL_CON55_CLK_UART8_SRC_DIV_SHIFT)          /* 0x0000007C */
#define CRU_CLKSEL_CON55_CLK_UART8_SRC_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON55_CLK_UART8_SRC_SEL_MASK            (0x1U << CRU_CLKSEL_CON55_CLK_UART8_SRC_SEL_SHIFT)           /* 0x00000080 */
/* CLKSEL_CON56 */
#define CRU_CLKSEL_CON56_OFFSET                            (0x3E0U)
#define CRU_CLKSEL_CON56_CLK_UART8_FRAC_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON56_CLK_UART8_FRAC_DIV_MASK           (0xFFFFFFFFU << CRU_CLKSEL_CON56_CLK_UART8_FRAC_DIV_SHIFT)   /* 0xFFFFFFFF */
/* CLKSEL_CON57 */
#define CRU_CLKSEL_CON57_OFFSET                            (0x3E4U)
#define CRU_CLKSEL_CON57_SCLK_UART8_SEL_SHIFT              (0U)
#define CRU_CLKSEL_CON57_SCLK_UART8_SEL_MASK               (0x3U << CRU_CLKSEL_CON57_SCLK_UART8_SEL_SHIFT)              /* 0x00000003 */
#define CRU_CLKSEL_CON57_CLK_UART9_SRC_DIV_SHIFT           (2U)
#define CRU_CLKSEL_CON57_CLK_UART9_SRC_DIV_MASK            (0x1FU << CRU_CLKSEL_CON57_CLK_UART9_SRC_DIV_SHIFT)          /* 0x0000007C */
#define CRU_CLKSEL_CON57_CLK_UART9_SRC_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON57_CLK_UART9_SRC_SEL_MASK            (0x1U << CRU_CLKSEL_CON57_CLK_UART9_SRC_SEL_SHIFT)           /* 0x00000080 */
/* CLKSEL_CON58 */
#define CRU_CLKSEL_CON58_OFFSET                            (0x3E8U)
#define CRU_CLKSEL_CON58_CLK_UART9_FRAC_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON58_CLK_UART9_FRAC_DIV_MASK           (0xFFFFFFFFU << CRU_CLKSEL_CON58_CLK_UART9_FRAC_DIV_SHIFT)   /* 0xFFFFFFFF */
/* CLKSEL_CON59 */
#define CRU_CLKSEL_CON59_OFFSET                            (0x3ECU)
#define CRU_CLKSEL_CON59_SCLK_UART9_SEL_SHIFT              (0U)
#define CRU_CLKSEL_CON59_SCLK_UART9_SEL_MASK               (0x3U << CRU_CLKSEL_CON59_SCLK_UART9_SEL_SHIFT)              /* 0x00000003 */
#define CRU_CLKSEL_CON59_CLK_SPI0_SEL_SHIFT                (2U)
#define CRU_CLKSEL_CON59_CLK_SPI0_SEL_MASK                 (0x3U << CRU_CLKSEL_CON59_CLK_SPI0_SEL_SHIFT)                /* 0x0000000C */
#define CRU_CLKSEL_CON59_CLK_SPI1_SEL_SHIFT                (4U)
#define CRU_CLKSEL_CON59_CLK_SPI1_SEL_MASK                 (0x3U << CRU_CLKSEL_CON59_CLK_SPI1_SEL_SHIFT)                /* 0x00000030 */
#define CRU_CLKSEL_CON59_CLK_SPI2_SEL_SHIFT                (6U)
#define CRU_CLKSEL_CON59_CLK_SPI2_SEL_MASK                 (0x3U << CRU_CLKSEL_CON59_CLK_SPI2_SEL_SHIFT)                /* 0x000000C0 */
#define CRU_CLKSEL_CON59_CLK_SPI3_SEL_SHIFT                (8U)
#define CRU_CLKSEL_CON59_CLK_SPI3_SEL_MASK                 (0x3U << CRU_CLKSEL_CON59_CLK_SPI3_SEL_SHIFT)                /* 0x00000300 */
#define CRU_CLKSEL_CON59_CLK_SPI4_SEL_SHIFT                (10U)
#define CRU_CLKSEL_CON59_CLK_SPI4_SEL_MASK                 (0x3U << CRU_CLKSEL_CON59_CLK_SPI4_SEL_SHIFT)                /* 0x00000C00 */
#define CRU_CLKSEL_CON59_CLK_PWM1_SEL_SHIFT                (12U)
#define CRU_CLKSEL_CON59_CLK_PWM1_SEL_MASK                 (0x3U << CRU_CLKSEL_CON59_CLK_PWM1_SEL_SHIFT)                /* 0x00003000 */
#define CRU_CLKSEL_CON59_CLK_PWM2_SEL_SHIFT                (14U)
#define CRU_CLKSEL_CON59_CLK_PWM2_SEL_MASK                 (0x3U << CRU_CLKSEL_CON59_CLK_PWM2_SEL_SHIFT)                /* 0x0000C000 */
/* CLKSEL_CON60 */
#define CRU_CLKSEL_CON60_OFFSET                            (0x3F0U)
#define CRU_CLKSEL_CON60_CLK_PWM3_SEL_SHIFT                (0U)
#define CRU_CLKSEL_CON60_CLK_PWM3_SEL_MASK                 (0x3U << CRU_CLKSEL_CON60_CLK_PWM3_SEL_SHIFT)                /* 0x00000003 */
#define CRU_CLKSEL_CON60_CLK_BUS_TIMER_ROOT_SEL_SHIFT      (2U)
#define CRU_CLKSEL_CON60_CLK_BUS_TIMER_ROOT_SEL_MASK       (0x1U << CRU_CLKSEL_CON60_CLK_BUS_TIMER_ROOT_SEL_SHIFT)      /* 0x00000004 */
#define CRU_CLKSEL_CON60_DBCLK_GPIO1_DIV_SHIFT             (3U)
#define CRU_CLKSEL_CON60_DBCLK_GPIO1_DIV_MASK              (0x1FU << CRU_CLKSEL_CON60_DBCLK_GPIO1_DIV_SHIFT)            /* 0x000000F8 */
#define CRU_CLKSEL_CON60_DBCLK_GPIO1_SEL_SHIFT             (8U)
#define CRU_CLKSEL_CON60_DBCLK_GPIO1_SEL_MASK              (0x1U << CRU_CLKSEL_CON60_DBCLK_GPIO1_SEL_SHIFT)             /* 0x00000100 */
#define CRU_CLKSEL_CON60_DBCLK_GPIO2_DIV_SHIFT             (9U)
#define CRU_CLKSEL_CON60_DBCLK_GPIO2_DIV_MASK              (0x1FU << CRU_CLKSEL_CON60_DBCLK_GPIO2_DIV_SHIFT)            /* 0x00003E00 */
#define CRU_CLKSEL_CON60_DBCLK_GPIO2_SEL_SHIFT             (14U)
#define CRU_CLKSEL_CON60_DBCLK_GPIO2_SEL_MASK              (0x1U << CRU_CLKSEL_CON60_DBCLK_GPIO2_SEL_SHIFT)             /* 0x00004000 */
/* CLKSEL_CON61 */
#define CRU_CLKSEL_CON61_OFFSET                            (0x3F4U)
#define CRU_CLKSEL_CON61_DBCLK_GPIO3_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON61_DBCLK_GPIO3_DIV_MASK              (0x1FU << CRU_CLKSEL_CON61_DBCLK_GPIO3_DIV_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON61_DBCLK_GPIO3_SEL_SHIFT             (5U)
#define CRU_CLKSEL_CON61_DBCLK_GPIO3_SEL_MASK              (0x1U << CRU_CLKSEL_CON61_DBCLK_GPIO3_SEL_SHIFT)             /* 0x00000020 */
#define CRU_CLKSEL_CON61_DBCLK_GPIO4_DIV_SHIFT             (6U)
#define CRU_CLKSEL_CON61_DBCLK_GPIO4_DIV_MASK              (0x1FU << CRU_CLKSEL_CON61_DBCLK_GPIO4_DIV_SHIFT)            /* 0x000007C0 */
#define CRU_CLKSEL_CON61_DBCLK_GPIO4_SEL_SHIFT             (11U)
#define CRU_CLKSEL_CON61_DBCLK_GPIO4_SEL_MASK              (0x1U << CRU_CLKSEL_CON61_DBCLK_GPIO4_SEL_SHIFT)             /* 0x00000800 */
/* CLKSEL_CON62 */
#define CRU_CLKSEL_CON62_OFFSET                            (0x3F8U)
#define CRU_CLKSEL_CON62_DCLK_DECOM_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON62_DCLK_DECOM_DIV_MASK               (0x1FU << CRU_CLKSEL_CON62_DCLK_DECOM_DIV_SHIFT)             /* 0x0000001F */
#define CRU_CLKSEL_CON62_DCLK_DECOM_SEL_SHIFT              (5U)
#define CRU_CLKSEL_CON62_DCLK_DECOM_SEL_MASK               (0x1U << CRU_CLKSEL_CON62_DCLK_DECOM_SEL_SHIFT)              /* 0x00000020 */
#define CRU_CLKSEL_CON62_CLK_BISRINTF_PLLSRC_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON62_CLK_BISRINTF_PLLSRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON62_CLK_BISRINTF_PLLSRC_DIV_SHIFT)    /* 0x000007C0 */
/* CLKSEL_CON63 */
#define CRU_CLKSEL_CON63_OFFSET                            (0x3FCU)
#define CRU_CLKSEL_CON63_CLK_TESTOUT_DDR01_DIV_SHIFT       (0U)
#define CRU_CLKSEL_CON63_CLK_TESTOUT_DDR01_DIV_MASK        (0x3FU << CRU_CLKSEL_CON63_CLK_TESTOUT_DDR01_DIV_SHIFT)      /* 0x0000003F */
#define CRU_CLKSEL_CON63_CLK_TESTOUT_DDR01_SEL_SHIFT       (6U)
#define CRU_CLKSEL_CON63_CLK_TESTOUT_DDR01_SEL_MASK        (0x1U << CRU_CLKSEL_CON63_CLK_TESTOUT_DDR01_SEL_SHIFT)       /* 0x00000040 */
/* CLKSEL_CON65 */
#define CRU_CLKSEL_CON65_OFFSET                            (0x404U)
#define CRU_CLKSEL_CON65_CLK_TESTOUT_DDR23_DIV_SHIFT       (0U)
#define CRU_CLKSEL_CON65_CLK_TESTOUT_DDR23_DIV_MASK        (0x3FU << CRU_CLKSEL_CON65_CLK_TESTOUT_DDR23_DIV_SHIFT)      /* 0x0000003F */
#define CRU_CLKSEL_CON65_CLK_TESTOUT_DDR23_SEL_SHIFT       (6U)
#define CRU_CLKSEL_CON65_CLK_TESTOUT_DDR23_SEL_MASK        (0x1U << CRU_CLKSEL_CON65_CLK_TESTOUT_DDR23_SEL_SHIFT)       /* 0x00000040 */
/* CLKSEL_CON67 */
#define CRU_CLKSEL_CON67_OFFSET                            (0x40CU)
#define CRU_CLKSEL_CON67_ACLK_ISP1_ROOT_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON67_ACLK_ISP1_ROOT_DIV_MASK           (0x1FU << CRU_CLKSEL_CON67_ACLK_ISP1_ROOT_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON67_ACLK_ISP1_ROOT_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON67_ACLK_ISP1_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON67_ACLK_ISP1_ROOT_SEL_SHIFT)          /* 0x00000060 */
#define CRU_CLKSEL_CON67_HCLK_ISP1_ROOT_SEL_SHIFT          (7U)
#define CRU_CLKSEL_CON67_HCLK_ISP1_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON67_HCLK_ISP1_ROOT_SEL_SHIFT)          /* 0x00000180 */
#define CRU_CLKSEL_CON67_CLK_ISP1_CORE_DIV_SHIFT           (9U)
#define CRU_CLKSEL_CON67_CLK_ISP1_CORE_DIV_MASK            (0x1FU << CRU_CLKSEL_CON67_CLK_ISP1_CORE_DIV_SHIFT)          /* 0x00003E00 */
#define CRU_CLKSEL_CON67_CLK_ISP1_CORE_SEL_SHIFT           (14U)
#define CRU_CLKSEL_CON67_CLK_ISP1_CORE_SEL_MASK            (0x3U << CRU_CLKSEL_CON67_CLK_ISP1_CORE_SEL_SHIFT)           /* 0x0000C000 */
/* CLKSEL_CON73 */
#define CRU_CLKSEL_CON73_OFFSET                            (0x424U)
#define CRU_CLKSEL_CON73_HCLK_RKNN_ROOT_SEL_SHIFT          (0U)
#define CRU_CLKSEL_CON73_HCLK_RKNN_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON73_HCLK_RKNN_ROOT_SEL_SHIFT)          /* 0x00000003 */
#define CRU_CLKSEL_CON73_CLK_RKNN_DSU0_SRC_T_DIV_SHIFT     (2U)
#define CRU_CLKSEL_CON73_CLK_RKNN_DSU0_SRC_T_DIV_MASK      (0x1FU << CRU_CLKSEL_CON73_CLK_RKNN_DSU0_SRC_T_DIV_SHIFT)    /* 0x0000007C */
#define CRU_CLKSEL_CON73_CLK_RKNN_DSU0_SRC_T_SEL_SHIFT     (7U)
#define CRU_CLKSEL_CON73_CLK_RKNN_DSU0_SRC_T_SEL_MASK      (0x7U << CRU_CLKSEL_CON73_CLK_RKNN_DSU0_SRC_T_SEL_SHIFT)     /* 0x00000380 */
#define CRU_CLKSEL_CON73_CLK_TESTOUT_NPU_DIV_SHIFT         (10U)
#define CRU_CLKSEL_CON73_CLK_TESTOUT_NPU_DIV_MASK          (0x1FU << CRU_CLKSEL_CON73_CLK_TESTOUT_NPU_DIV_SHIFT)        /* 0x00007C00 */
#define CRU_CLKSEL_CON73_CLK_TESTOUT_NPU_SEL_SHIFT         (15U)
#define CRU_CLKSEL_CON73_CLK_TESTOUT_NPU_SEL_MASK          (0x1U << CRU_CLKSEL_CON73_CLK_TESTOUT_NPU_SEL_SHIFT)         /* 0x00008000 */
/* CLKSEL_CON74 */
#define CRU_CLKSEL_CON74_OFFSET                            (0x428U)
#define CRU_CLKSEL_CON74_CLK_RKNN_DSU0_SEL_SHIFT           (0U)
#define CRU_CLKSEL_CON74_CLK_RKNN_DSU0_SEL_MASK            (0x1U << CRU_CLKSEL_CON74_CLK_RKNN_DSU0_SEL_SHIFT)           /* 0x00000001 */
#define CRU_CLKSEL_CON74_PCLK_NPUTOP_ROOT_SEL_SHIFT        (1U)
#define CRU_CLKSEL_CON74_PCLK_NPUTOP_ROOT_SEL_MASK         (0x3U << CRU_CLKSEL_CON74_PCLK_NPUTOP_ROOT_SEL_SHIFT)        /* 0x00000006 */
#define CRU_CLKSEL_CON74_CLK_NPUTIMER_ROOT_SEL_SHIFT       (3U)
#define CRU_CLKSEL_CON74_CLK_NPUTIMER_ROOT_SEL_MASK        (0x1U << CRU_CLKSEL_CON74_CLK_NPUTIMER_ROOT_SEL_SHIFT)       /* 0x00000008 */
#define CRU_CLKSEL_CON74_CLK_NPU_PVTPLL_SEL_SHIFT          (4U)
#define CRU_CLKSEL_CON74_CLK_NPU_PVTPLL_SEL_MASK           (0x1U << CRU_CLKSEL_CON74_CLK_NPU_PVTPLL_SEL_SHIFT)          /* 0x00000010 */
#define CRU_CLKSEL_CON74_HCLK_NPU_CM0_ROOT_SEL_SHIFT       (5U)
#define CRU_CLKSEL_CON74_HCLK_NPU_CM0_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON74_HCLK_NPU_CM0_ROOT_SEL_SHIFT)       /* 0x00000060 */
#define CRU_CLKSEL_CON74_CLK_NPU_CM0_RTC_DIV_SHIFT         (7U)
#define CRU_CLKSEL_CON74_CLK_NPU_CM0_RTC_DIV_MASK          (0x1FU << CRU_CLKSEL_CON74_CLK_NPU_CM0_RTC_DIV_SHIFT)        /* 0x00000F80 */
#define CRU_CLKSEL_CON74_CLK_NPU_CM0_RTC_SEL_SHIFT         (12U)
#define CRU_CLKSEL_CON74_CLK_NPU_CM0_RTC_SEL_MASK          (0x1U << CRU_CLKSEL_CON74_CLK_NPU_CM0_RTC_SEL_SHIFT)         /* 0x00001000 */
/* CLKSEL_CON77 */
#define CRU_CLKSEL_CON77_OFFSET                            (0x434U)
#define CRU_CLKSEL_CON77_HCLK_NVM_ROOT_SEL_SHIFT           (0U)
#define CRU_CLKSEL_CON77_HCLK_NVM_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON77_HCLK_NVM_ROOT_SEL_SHIFT)           /* 0x00000003 */
#define CRU_CLKSEL_CON77_ACLK_NVM_ROOT_DIV_SHIFT           (2U)
#define CRU_CLKSEL_CON77_ACLK_NVM_ROOT_DIV_MASK            (0x1FU << CRU_CLKSEL_CON77_ACLK_NVM_ROOT_DIV_SHIFT)          /* 0x0000007C */
#define CRU_CLKSEL_CON77_ACLK_NVM_ROOT_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON77_ACLK_NVM_ROOT_SEL_MASK            (0x1U << CRU_CLKSEL_CON77_ACLK_NVM_ROOT_SEL_SHIFT)           /* 0x00000080 */
#define CRU_CLKSEL_CON77_CCLK_EMMC_DIV_SHIFT               (8U)
#define CRU_CLKSEL_CON77_CCLK_EMMC_DIV_MASK                (0x3FU << CRU_CLKSEL_CON77_CCLK_EMMC_DIV_SHIFT)              /* 0x00003F00 */
#define CRU_CLKSEL_CON77_CCLK_EMMC_SEL_SHIFT               (14U)
#define CRU_CLKSEL_CON77_CCLK_EMMC_SEL_MASK                (0x3U << CRU_CLKSEL_CON77_CCLK_EMMC_SEL_SHIFT)               /* 0x0000C000 */
/* CLKSEL_CON78 */
#define CRU_CLKSEL_CON78_OFFSET                            (0x438U)
#define CRU_CLKSEL_CON78_BCLK_EMMC_DIV_SHIFT               (0U)
#define CRU_CLKSEL_CON78_BCLK_EMMC_DIV_MASK                (0x1FU << CRU_CLKSEL_CON78_BCLK_EMMC_DIV_SHIFT)              /* 0x0000001F */
#define CRU_CLKSEL_CON78_BCLK_EMMC_SEL_SHIFT               (5U)
#define CRU_CLKSEL_CON78_BCLK_EMMC_SEL_MASK                (0x1U << CRU_CLKSEL_CON78_BCLK_EMMC_SEL_SHIFT)               /* 0x00000020 */
#define CRU_CLKSEL_CON78_SCLK_SFC_DIV_SHIFT                (6U)
#define CRU_CLKSEL_CON78_SCLK_SFC_DIV_MASK                 (0x3FU << CRU_CLKSEL_CON78_SCLK_SFC_DIV_SHIFT)               /* 0x00000FC0 */
#define CRU_CLKSEL_CON78_SCLK_SFC_SEL_SHIFT                (12U)
#define CRU_CLKSEL_CON78_SCLK_SFC_SEL_MASK                 (0x3U << CRU_CLKSEL_CON78_SCLK_SFC_SEL_SHIFT)                /* 0x00003000 */
/* CLKSEL_CON80 */
#define CRU_CLKSEL_CON80_OFFSET                            (0x440U)
#define CRU_CLKSEL_CON80_PCLK_PHP_ROOT_SEL_SHIFT           (0U)
#define CRU_CLKSEL_CON80_PCLK_PHP_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON80_PCLK_PHP_ROOT_SEL_SHIFT)           /* 0x00000003 */
#define CRU_CLKSEL_CON80_ACLK_PCIE_ROOT_DIV_SHIFT          (2U)
#define CRU_CLKSEL_CON80_ACLK_PCIE_ROOT_DIV_MASK           (0x1FU << CRU_CLKSEL_CON80_ACLK_PCIE_ROOT_DIV_SHIFT)         /* 0x0000007C */
#define CRU_CLKSEL_CON80_ACLK_PCIE_ROOT_SEL_SHIFT          (7U)
#define CRU_CLKSEL_CON80_ACLK_PCIE_ROOT_SEL_MASK           (0x1U << CRU_CLKSEL_CON80_ACLK_PCIE_ROOT_SEL_SHIFT)          /* 0x00000080 */
#define CRU_CLKSEL_CON80_ACLK_PHP_ROOT_DIV_SHIFT           (8U)
#define CRU_CLKSEL_CON80_ACLK_PHP_ROOT_DIV_MASK            (0x1FU << CRU_CLKSEL_CON80_ACLK_PHP_ROOT_DIV_SHIFT)          /* 0x00001F00 */
#define CRU_CLKSEL_CON80_ACLK_PHP_ROOT_SEL_SHIFT           (13U)
#define CRU_CLKSEL_CON80_ACLK_PHP_ROOT_SEL_MASK            (0x1U << CRU_CLKSEL_CON80_ACLK_PHP_ROOT_SEL_SHIFT)           /* 0x00002000 */
/* CLKSEL_CON81 */
#define CRU_CLKSEL_CON81_OFFSET                            (0x444U)
#define CRU_CLKSEL_CON81_CLK_GMAC0_PTP_REF_DIV_SHIFT       (0U)
#define CRU_CLKSEL_CON81_CLK_GMAC0_PTP_REF_DIV_MASK        (0x3FU << CRU_CLKSEL_CON81_CLK_GMAC0_PTP_REF_DIV_SHIFT)      /* 0x0000003F */
#define CRU_CLKSEL_CON81_CLK_GMAC0_PTP_REF_SEL_SHIFT       (6U)
#define CRU_CLKSEL_CON81_CLK_GMAC0_PTP_REF_SEL_MASK        (0x1U << CRU_CLKSEL_CON81_CLK_GMAC0_PTP_REF_SEL_SHIFT)       /* 0x00000040 */
#define CRU_CLKSEL_CON81_CLK_GMAC1_PTP_REF_DIV_SHIFT       (7U)
#define CRU_CLKSEL_CON81_CLK_GMAC1_PTP_REF_DIV_MASK        (0x3FU << CRU_CLKSEL_CON81_CLK_GMAC1_PTP_REF_DIV_SHIFT)      /* 0x00001F80 */
#define CRU_CLKSEL_CON81_CLK_GMAC1_PTP_REF_SEL_SHIFT       (13U)
#define CRU_CLKSEL_CON81_CLK_GMAC1_PTP_REF_SEL_MASK        (0x1U << CRU_CLKSEL_CON81_CLK_GMAC1_PTP_REF_SEL_SHIFT)       /* 0x00002000 */
/* CLKSEL_CON82 */
#define CRU_CLKSEL_CON82_OFFSET                            (0x448U)
#define CRU_CLKSEL_CON82_CLK_RXOOB0_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON82_CLK_RXOOB0_DIV_MASK               (0x7FU << CRU_CLKSEL_CON82_CLK_RXOOB0_DIV_SHIFT)             /* 0x0000007F */
#define CRU_CLKSEL_CON82_CLK_RXOOB0_SEL_SHIFT              (7U)
#define CRU_CLKSEL_CON82_CLK_RXOOB0_SEL_MASK               (0x1U << CRU_CLKSEL_CON82_CLK_RXOOB0_SEL_SHIFT)              /* 0x00000080 */
#define CRU_CLKSEL_CON82_CLK_RXOOB1_DIV_SHIFT              (8U)
#define CRU_CLKSEL_CON82_CLK_RXOOB1_DIV_MASK               (0x7FU << CRU_CLKSEL_CON82_CLK_RXOOB1_DIV_SHIFT)             /* 0x00007F00 */
#define CRU_CLKSEL_CON82_CLK_RXOOB1_SEL_SHIFT              (15U)
#define CRU_CLKSEL_CON82_CLK_RXOOB1_SEL_MASK               (0x1U << CRU_CLKSEL_CON82_CLK_RXOOB1_SEL_SHIFT)              /* 0x00008000 */
/* CLKSEL_CON83 */
#define CRU_CLKSEL_CON83_OFFSET                            (0x44CU)
#define CRU_CLKSEL_CON83_CLK_RXOOB2_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON83_CLK_RXOOB2_DIV_MASK               (0x7FU << CRU_CLKSEL_CON83_CLK_RXOOB2_DIV_SHIFT)             /* 0x0000007F */
#define CRU_CLKSEL_CON83_CLK_RXOOB2_SEL_SHIFT              (7U)
#define CRU_CLKSEL_CON83_CLK_RXOOB2_SEL_MASK               (0x1U << CRU_CLKSEL_CON83_CLK_RXOOB2_SEL_SHIFT)              /* 0x00000080 */
#define CRU_CLKSEL_CON83_CLK_GMAC_125M_CRU_I_DIV_SHIFT     (8U)
#define CRU_CLKSEL_CON83_CLK_GMAC_125M_CRU_I_DIV_MASK      (0x7FU << CRU_CLKSEL_CON83_CLK_GMAC_125M_CRU_I_DIV_SHIFT)    /* 0x00007F00 */
#define CRU_CLKSEL_CON83_CLK_GMAC_125M_CRU_I_SEL_SHIFT     (15U)
#define CRU_CLKSEL_CON83_CLK_GMAC_125M_CRU_I_SEL_MASK      (0x1U << CRU_CLKSEL_CON83_CLK_GMAC_125M_CRU_I_SEL_SHIFT)     /* 0x00008000 */
/* CLKSEL_CON84 */
#define CRU_CLKSEL_CON84_OFFSET                            (0x450U)
#define CRU_CLKSEL_CON84_CLK_GMAC_50M_CRU_I_DIV_SHIFT      (0U)
#define CRU_CLKSEL_CON84_CLK_GMAC_50M_CRU_I_DIV_MASK       (0x7FU << CRU_CLKSEL_CON84_CLK_GMAC_50M_CRU_I_DIV_SHIFT)     /* 0x0000007F */
#define CRU_CLKSEL_CON84_CLK_GMAC_50M_CRU_I_SEL_SHIFT      (7U)
#define CRU_CLKSEL_CON84_CLK_GMAC_50M_CRU_I_SEL_MASK       (0x1U << CRU_CLKSEL_CON84_CLK_GMAC_50M_CRU_I_SEL_SHIFT)      /* 0x00000080 */
#define CRU_CLKSEL_CON84_CLK_UTMI_OTG2_DIV_SHIFT           (8U)
#define CRU_CLKSEL_CON84_CLK_UTMI_OTG2_DIV_MASK            (0xFU << CRU_CLKSEL_CON84_CLK_UTMI_OTG2_DIV_SHIFT)           /* 0x00000F00 */
#define CRU_CLKSEL_CON84_CLK_UTMI_OTG2_SEL_SHIFT           (12U)
#define CRU_CLKSEL_CON84_CLK_UTMI_OTG2_SEL_MASK            (0x3U << CRU_CLKSEL_CON84_CLK_UTMI_OTG2_SEL_SHIFT)           /* 0x00003000 */
/* CLKSEL_CON85 */
#define CRU_CLKSEL_CON85_OFFSET                            (0x454U)
#define CRU_CLKSEL_CON85_CLK_GMAC0_TX_125M_O_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON85_CLK_GMAC0_TX_125M_O_DIV_MASK      (0x3FU << CRU_CLKSEL_CON85_CLK_GMAC0_TX_125M_O_DIV_SHIFT)    /* 0x0000003F */
#define CRU_CLKSEL_CON85_CLK_GMAC1_TX_125M_O_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON85_CLK_GMAC1_TX_125M_O_DIV_MASK      (0x3FU << CRU_CLKSEL_CON85_CLK_GMAC1_TX_125M_O_DIV_SHIFT)    /* 0x00000FC0 */
/* CLKSEL_CON89 */
#define CRU_CLKSEL_CON89_OFFSET                            (0x464U)
#define CRU_CLKSEL_CON89_HCLK_RKVDEC0_ROOT_SEL_SHIFT       (0U)
#define CRU_CLKSEL_CON89_HCLK_RKVDEC0_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON89_HCLK_RKVDEC0_ROOT_SEL_SHIFT)       /* 0x00000003 */
#define CRU_CLKSEL_CON89_ACLK_RKVDEC0_ROOT_DIV_SHIFT       (2U)
#define CRU_CLKSEL_CON89_ACLK_RKVDEC0_ROOT_DIV_MASK        (0x1FU << CRU_CLKSEL_CON89_ACLK_RKVDEC0_ROOT_DIV_SHIFT)      /* 0x0000007C */
#define CRU_CLKSEL_CON89_ACLK_RKVDEC0_ROOT_SEL_SHIFT       (7U)
#define CRU_CLKSEL_CON89_ACLK_RKVDEC0_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON89_ACLK_RKVDEC0_ROOT_SEL_SHIFT)       /* 0x00000180 */
#define CRU_CLKSEL_CON89_ACLK_RKVDEC_CCU_DIV_SHIFT         (9U)
#define CRU_CLKSEL_CON89_ACLK_RKVDEC_CCU_DIV_MASK          (0x1FU << CRU_CLKSEL_CON89_ACLK_RKVDEC_CCU_DIV_SHIFT)        /* 0x00003E00 */
#define CRU_CLKSEL_CON89_ACLK_RKVDEC_CCU_SEL_SHIFT         (14U)
#define CRU_CLKSEL_CON89_ACLK_RKVDEC_CCU_SEL_MASK          (0x3U << CRU_CLKSEL_CON89_ACLK_RKVDEC_CCU_SEL_SHIFT)         /* 0x0000C000 */
/* CLKSEL_CON90 */
#define CRU_CLKSEL_CON90_OFFSET                            (0x468U)
#define CRU_CLKSEL_CON90_CLK_RKVDEC0_CA_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON90_CLK_RKVDEC0_CA_DIV_MASK           (0x1FU << CRU_CLKSEL_CON90_CLK_RKVDEC0_CA_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON90_CLK_RKVDEC0_CA_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON90_CLK_RKVDEC0_CA_SEL_MASK           (0x1U << CRU_CLKSEL_CON90_CLK_RKVDEC0_CA_SEL_SHIFT)          /* 0x00000020 */
#define CRU_CLKSEL_CON90_CLK_RKVDEC0_HEVC_CA_DIV_SHIFT     (6U)
#define CRU_CLKSEL_CON90_CLK_RKVDEC0_HEVC_CA_DIV_MASK      (0x1FU << CRU_CLKSEL_CON90_CLK_RKVDEC0_HEVC_CA_DIV_SHIFT)    /* 0x000007C0 */
#define CRU_CLKSEL_CON90_CLK_RKVDEC0_HEVC_CA_SEL_SHIFT     (11U)
#define CRU_CLKSEL_CON90_CLK_RKVDEC0_HEVC_CA_SEL_MASK      (0x3U << CRU_CLKSEL_CON90_CLK_RKVDEC0_HEVC_CA_SEL_SHIFT)     /* 0x00001800 */
/* CLKSEL_CON91 */
#define CRU_CLKSEL_CON91_OFFSET                            (0x46CU)
#define CRU_CLKSEL_CON91_CLK_RKVDEC0_CORE_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON91_CLK_RKVDEC0_CORE_DIV_MASK         (0x1FU << CRU_CLKSEL_CON91_CLK_RKVDEC0_CORE_DIV_SHIFT)       /* 0x0000001F */
#define CRU_CLKSEL_CON91_CLK_RKVDEC0_CORE_SEL_SHIFT        (5U)
#define CRU_CLKSEL_CON91_CLK_RKVDEC0_CORE_SEL_MASK         (0x1U << CRU_CLKSEL_CON91_CLK_RKVDEC0_CORE_SEL_SHIFT)        /* 0x00000020 */
/* CLKSEL_CON93 */
#define CRU_CLKSEL_CON93_OFFSET                            (0x474U)
#define CRU_CLKSEL_CON93_HCLK_RKVDEC1_ROOT_SEL_SHIFT       (0U)
#define CRU_CLKSEL_CON93_HCLK_RKVDEC1_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON93_HCLK_RKVDEC1_ROOT_SEL_SHIFT)       /* 0x00000003 */
#define CRU_CLKSEL_CON93_ACLK_RKVDEC1_ROOT_DIV_SHIFT       (2U)
#define CRU_CLKSEL_CON93_ACLK_RKVDEC1_ROOT_DIV_MASK        (0x1FU << CRU_CLKSEL_CON93_ACLK_RKVDEC1_ROOT_DIV_SHIFT)      /* 0x0000007C */
#define CRU_CLKSEL_CON93_ACLK_RKVDEC1_ROOT_SEL_SHIFT       (7U)
#define CRU_CLKSEL_CON93_ACLK_RKVDEC1_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON93_ACLK_RKVDEC1_ROOT_SEL_SHIFT)       /* 0x00000180 */
#define CRU_CLKSEL_CON93_CLK_RKVDEC1_CA_DIV_SHIFT          (9U)
#define CRU_CLKSEL_CON93_CLK_RKVDEC1_CA_DIV_MASK           (0x1FU << CRU_CLKSEL_CON93_CLK_RKVDEC1_CA_DIV_SHIFT)         /* 0x00003E00 */
#define CRU_CLKSEL_CON93_CLK_RKVDEC1_CA_SEL_SHIFT          (14U)
#define CRU_CLKSEL_CON93_CLK_RKVDEC1_CA_SEL_MASK           (0x1U << CRU_CLKSEL_CON93_CLK_RKVDEC1_CA_SEL_SHIFT)          /* 0x00004000 */
/* CLKSEL_CON94 */
#define CRU_CLKSEL_CON94_OFFSET                            (0x478U)
#define CRU_CLKSEL_CON94_CLK_RKVDEC1_HEVC_CA_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON94_CLK_RKVDEC1_HEVC_CA_DIV_MASK      (0x1FU << CRU_CLKSEL_CON94_CLK_RKVDEC1_HEVC_CA_DIV_SHIFT)    /* 0x0000001F */
#define CRU_CLKSEL_CON94_CLK_RKVDEC1_HEVC_CA_SEL_SHIFT     (5U)
#define CRU_CLKSEL_CON94_CLK_RKVDEC1_HEVC_CA_SEL_MASK      (0x3U << CRU_CLKSEL_CON94_CLK_RKVDEC1_HEVC_CA_SEL_SHIFT)     /* 0x00000060 */
#define CRU_CLKSEL_CON94_CLK_RKVDEC1_CORE_DIV_SHIFT        (7U)
#define CRU_CLKSEL_CON94_CLK_RKVDEC1_CORE_DIV_MASK         (0x1FU << CRU_CLKSEL_CON94_CLK_RKVDEC1_CORE_DIV_SHIFT)       /* 0x00000F80 */
#define CRU_CLKSEL_CON94_CLK_RKVDEC1_CORE_SEL_SHIFT        (12U)
#define CRU_CLKSEL_CON94_CLK_RKVDEC1_CORE_SEL_MASK         (0x1U << CRU_CLKSEL_CON94_CLK_RKVDEC1_CORE_SEL_SHIFT)        /* 0x00001000 */
/* CLKSEL_CON96 */
#define CRU_CLKSEL_CON96_OFFSET                            (0x480U)
#define CRU_CLKSEL_CON96_ACLK_USB_ROOT_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON96_ACLK_USB_ROOT_DIV_MASK            (0x1FU << CRU_CLKSEL_CON96_ACLK_USB_ROOT_DIV_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON96_ACLK_USB_ROOT_SEL_SHIFT           (5U)
#define CRU_CLKSEL_CON96_ACLK_USB_ROOT_SEL_MASK            (0x1U << CRU_CLKSEL_CON96_ACLK_USB_ROOT_SEL_SHIFT)           /* 0x00000020 */
#define CRU_CLKSEL_CON96_HCLK_USB_ROOT_SEL_SHIFT           (6U)
#define CRU_CLKSEL_CON96_HCLK_USB_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON96_HCLK_USB_ROOT_SEL_SHIFT)           /* 0x000000C0 */
/* CLKSEL_CON98 */
#define CRU_CLKSEL_CON98_OFFSET                            (0x488U)
#define CRU_CLKSEL_CON98_ACLK_VDPU_ROOT_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON98_ACLK_VDPU_ROOT_DIV_MASK           (0x1FU << CRU_CLKSEL_CON98_ACLK_VDPU_ROOT_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON98_ACLK_VDPU_ROOT_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON98_ACLK_VDPU_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON98_ACLK_VDPU_ROOT_SEL_SHIFT)          /* 0x00000060 */
#define CRU_CLKSEL_CON98_ACLK_VDPU_LOW_ROOT_SEL_SHIFT      (7U)
#define CRU_CLKSEL_CON98_ACLK_VDPU_LOW_ROOT_SEL_MASK       (0x3U << CRU_CLKSEL_CON98_ACLK_VDPU_LOW_ROOT_SEL_SHIFT)      /* 0x00000180 */
#define CRU_CLKSEL_CON98_HCLK_VDPU_ROOT_SEL_SHIFT          (9U)
#define CRU_CLKSEL_CON98_HCLK_VDPU_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON98_HCLK_VDPU_ROOT_SEL_SHIFT)          /* 0x00000600 */
/* CLKSEL_CON99 */
#define CRU_CLKSEL_CON99_OFFSET                            (0x48CU)
#define CRU_CLKSEL_CON99_ACLK_JPEG_DECODER_ROOT_DIV_SHIFT  (0U)
#define CRU_CLKSEL_CON99_ACLK_JPEG_DECODER_ROOT_DIV_MASK   (0x1FU << CRU_CLKSEL_CON99_ACLK_JPEG_DECODER_ROOT_DIV_SHIFT) /* 0x0000001F */
#define CRU_CLKSEL_CON99_ACLK_JPEG_DECODER_ROOT_SEL_SHIFT  (5U)
#define CRU_CLKSEL_CON99_ACLK_JPEG_DECODER_ROOT_SEL_MASK   (0x3U << CRU_CLKSEL_CON99_ACLK_JPEG_DECODER_ROOT_SEL_SHIFT)  /* 0x00000060 */
#define CRU_CLKSEL_CON99_CLK_IEP2P0_CORE_DIV_SHIFT         (7U)
#define CRU_CLKSEL_CON99_CLK_IEP2P0_CORE_DIV_MASK          (0x1FU << CRU_CLKSEL_CON99_CLK_IEP2P0_CORE_DIV_SHIFT)        /* 0x00000F80 */
#define CRU_CLKSEL_CON99_CLK_IEP2P0_CORE_SEL_SHIFT         (12U)
#define CRU_CLKSEL_CON99_CLK_IEP2P0_CORE_SEL_MASK          (0x1U << CRU_CLKSEL_CON99_CLK_IEP2P0_CORE_SEL_SHIFT)         /* 0x00001000 */
/* CLKSEL_CON100 */
#define CRU_CLKSEL_CON100_OFFSET                           (0x490U)
#define CRU_CLKSEL_CON100_CLK_RGA2_CORE_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON100_CLK_RGA2_CORE_DIV_MASK           (0x1FU << CRU_CLKSEL_CON100_CLK_RGA2_CORE_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON100_CLK_RGA2_CORE_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON100_CLK_RGA2_CORE_SEL_MASK           (0x7U << CRU_CLKSEL_CON100_CLK_RGA2_CORE_SEL_SHIFT)          /* 0x000000E0 */
#define CRU_CLKSEL_CON100_CLK_RGA3_0_CORE_DIV_SHIFT        (8U)
#define CRU_CLKSEL_CON100_CLK_RGA3_0_CORE_DIV_MASK         (0x1FU << CRU_CLKSEL_CON100_CLK_RGA3_0_CORE_DIV_SHIFT)       /* 0x00001F00 */
#define CRU_CLKSEL_CON100_CLK_RGA3_0_CORE_SEL_SHIFT        (13U)
#define CRU_CLKSEL_CON100_CLK_RGA3_0_CORE_SEL_MASK         (0x7U << CRU_CLKSEL_CON100_CLK_RGA3_0_CORE_SEL_SHIFT)        /* 0x0000E000 */
/* CLKSEL_CON102 */
#define CRU_CLKSEL_CON102_OFFSET                           (0x498U)
#define CRU_CLKSEL_CON102_HCLK_RKVENC0_ROOT_SEL_SHIFT      (0U)
#define CRU_CLKSEL_CON102_HCLK_RKVENC0_ROOT_SEL_MASK       (0x3U << CRU_CLKSEL_CON102_HCLK_RKVENC0_ROOT_SEL_SHIFT)      /* 0x00000003 */
#define CRU_CLKSEL_CON102_ACLK_RKVENC0_ROOT_DIV_SHIFT      (2U)
#define CRU_CLKSEL_CON102_ACLK_RKVENC0_ROOT_DIV_MASK       (0x1FU << CRU_CLKSEL_CON102_ACLK_RKVENC0_ROOT_DIV_SHIFT)     /* 0x0000007C */
#define CRU_CLKSEL_CON102_ACLK_RKVENC0_ROOT_SEL_SHIFT      (7U)
#define CRU_CLKSEL_CON102_ACLK_RKVENC0_ROOT_SEL_MASK       (0x3U << CRU_CLKSEL_CON102_ACLK_RKVENC0_ROOT_SEL_SHIFT)      /* 0x00000180 */
#define CRU_CLKSEL_CON102_CLK_RKVENC0_CORE_DIV_SHIFT       (9U)
#define CRU_CLKSEL_CON102_CLK_RKVENC0_CORE_DIV_MASK        (0x1FU << CRU_CLKSEL_CON102_CLK_RKVENC0_CORE_DIV_SHIFT)      /* 0x00003E00 */
#define CRU_CLKSEL_CON102_CLK_RKVENC0_CORE_SEL_SHIFT       (14U)
#define CRU_CLKSEL_CON102_CLK_RKVENC0_CORE_SEL_MASK        (0x3U << CRU_CLKSEL_CON102_CLK_RKVENC0_CORE_SEL_SHIFT)       /* 0x0000C000 */
/* CLKSEL_CON104 */
#define CRU_CLKSEL_CON104_OFFSET                           (0x4A0U)
#define CRU_CLKSEL_CON104_HCLK_RKVENC1_ROOT_SEL_SHIFT      (0U)
#define CRU_CLKSEL_CON104_HCLK_RKVENC1_ROOT_SEL_MASK       (0x3U << CRU_CLKSEL_CON104_HCLK_RKVENC1_ROOT_SEL_SHIFT)      /* 0x00000003 */
#define CRU_CLKSEL_CON104_ACLK_RKVENC1_ROOT_DIV_SHIFT      (2U)
#define CRU_CLKSEL_CON104_ACLK_RKVENC1_ROOT_DIV_MASK       (0x1FU << CRU_CLKSEL_CON104_ACLK_RKVENC1_ROOT_DIV_SHIFT)     /* 0x0000007C */
#define CRU_CLKSEL_CON104_ACLK_RKVENC1_ROOT_SEL_SHIFT      (7U)
#define CRU_CLKSEL_CON104_ACLK_RKVENC1_ROOT_SEL_MASK       (0x3U << CRU_CLKSEL_CON104_ACLK_RKVENC1_ROOT_SEL_SHIFT)      /* 0x00000180 */
#define CRU_CLKSEL_CON104_CLK_RKVENC1_CORE_DIV_SHIFT       (9U)
#define CRU_CLKSEL_CON104_CLK_RKVENC1_CORE_DIV_MASK        (0x1FU << CRU_CLKSEL_CON104_CLK_RKVENC1_CORE_DIV_SHIFT)      /* 0x00003E00 */
#define CRU_CLKSEL_CON104_CLK_RKVENC1_CORE_SEL_SHIFT       (14U)
#define CRU_CLKSEL_CON104_CLK_RKVENC1_CORE_SEL_MASK        (0x3U << CRU_CLKSEL_CON104_CLK_RKVENC1_CORE_SEL_SHIFT)       /* 0x0000C000 */
/* CLKSEL_CON106 */
#define CRU_CLKSEL_CON106_OFFSET                           (0x4A8U)
#define CRU_CLKSEL_CON106_ACLK_VI_ROOT_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON106_ACLK_VI_ROOT_DIV_MASK            (0x1FU << CRU_CLKSEL_CON106_ACLK_VI_ROOT_DIV_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON106_ACLK_VI_ROOT_SEL_SHIFT           (5U)
#define CRU_CLKSEL_CON106_ACLK_VI_ROOT_SEL_MASK            (0x7U << CRU_CLKSEL_CON106_ACLK_VI_ROOT_SEL_SHIFT)           /* 0x000000E0 */
#define CRU_CLKSEL_CON106_HCLK_VI_ROOT_SEL_SHIFT           (8U)
#define CRU_CLKSEL_CON106_HCLK_VI_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON106_HCLK_VI_ROOT_SEL_SHIFT)           /* 0x00000300 */
#define CRU_CLKSEL_CON106_PCLK_VI_ROOT_SEL_SHIFT           (10U)
#define CRU_CLKSEL_CON106_PCLK_VI_ROOT_SEL_MASK            (0x3U << CRU_CLKSEL_CON106_PCLK_VI_ROOT_SEL_SHIFT)           /* 0x00000C00 */
/* CLKSEL_CON107 */
#define CRU_CLKSEL_CON107_OFFSET                           (0x4ACU)
#define CRU_CLKSEL_CON107_DCLK_VICAP_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON107_DCLK_VICAP_DIV_MASK              (0x1FU << CRU_CLKSEL_CON107_DCLK_VICAP_DIV_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON107_DCLK_VICAP_SEL_SHIFT             (5U)
#define CRU_CLKSEL_CON107_DCLK_VICAP_SEL_MASK              (0x1U << CRU_CLKSEL_CON107_DCLK_VICAP_SEL_SHIFT)             /* 0x00000020 */
#define CRU_CLKSEL_CON107_CLK_ISP0_CORE_DIV_SHIFT          (6U)
#define CRU_CLKSEL_CON107_CLK_ISP0_CORE_DIV_MASK           (0x1FU << CRU_CLKSEL_CON107_CLK_ISP0_CORE_DIV_SHIFT)         /* 0x000007C0 */
#define CRU_CLKSEL_CON107_CLK_ISP0_CORE_SEL_SHIFT          (11U)
#define CRU_CLKSEL_CON107_CLK_ISP0_CORE_SEL_MASK           (0x3U << CRU_CLKSEL_CON107_CLK_ISP0_CORE_SEL_SHIFT)          /* 0x00001800 */
/* CLKSEL_CON108 */
#define CRU_CLKSEL_CON108_OFFSET                           (0x4B0U)
#define CRU_CLKSEL_CON108_CLK_FISHEYE0_CORE_DIV_SHIFT      (0U)
#define CRU_CLKSEL_CON108_CLK_FISHEYE0_CORE_DIV_MASK       (0x1FU << CRU_CLKSEL_CON108_CLK_FISHEYE0_CORE_DIV_SHIFT)     /* 0x0000001F */
#define CRU_CLKSEL_CON108_CLK_FISHEYE0_CORE_SEL_SHIFT      (5U)
#define CRU_CLKSEL_CON108_CLK_FISHEYE0_CORE_SEL_MASK       (0x3U << CRU_CLKSEL_CON108_CLK_FISHEYE0_CORE_SEL_SHIFT)      /* 0x00000060 */
#define CRU_CLKSEL_CON108_CLK_FISHEYE1_CORE_DIV_SHIFT      (7U)
#define CRU_CLKSEL_CON108_CLK_FISHEYE1_CORE_DIV_MASK       (0x1FU << CRU_CLKSEL_CON108_CLK_FISHEYE1_CORE_DIV_SHIFT)     /* 0x00000F80 */
#define CRU_CLKSEL_CON108_CLK_FISHEYE1_CORE_SEL_SHIFT      (12U)
#define CRU_CLKSEL_CON108_CLK_FISHEYE1_CORE_SEL_MASK       (0x3U << CRU_CLKSEL_CON108_CLK_FISHEYE1_CORE_SEL_SHIFT)      /* 0x00003000 */
#define CRU_CLKSEL_CON108_ICLK_CSIHOST01_SEL_SHIFT         (14U)
#define CRU_CLKSEL_CON108_ICLK_CSIHOST01_SEL_MASK          (0x3U << CRU_CLKSEL_CON108_ICLK_CSIHOST01_SEL_SHIFT)         /* 0x0000C000 */
/* CLKSEL_CON110 */
#define CRU_CLKSEL_CON110_OFFSET                           (0x4B8U)
#define CRU_CLKSEL_CON110_ACLK_VOP_ROOT_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON110_ACLK_VOP_ROOT_DIV_MASK           (0x1FU << CRU_CLKSEL_CON110_ACLK_VOP_ROOT_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON110_ACLK_VOP_ROOT_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON110_ACLK_VOP_ROOT_SEL_MASK           (0x7U << CRU_CLKSEL_CON110_ACLK_VOP_ROOT_SEL_SHIFT)          /* 0x000000E0 */
#define CRU_CLKSEL_CON110_ACLK_VOP_LOW_ROOT_SEL_SHIFT      (8U)
#define CRU_CLKSEL_CON110_ACLK_VOP_LOW_ROOT_SEL_MASK       (0x3U << CRU_CLKSEL_CON110_ACLK_VOP_LOW_ROOT_SEL_SHIFT)      /* 0x00000300 */
#define CRU_CLKSEL_CON110_HCLK_VOP_ROOT_SEL_SHIFT          (10U)
#define CRU_CLKSEL_CON110_HCLK_VOP_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON110_HCLK_VOP_ROOT_SEL_SHIFT)          /* 0x00000C00 */
#define CRU_CLKSEL_CON110_PCLK_VOP_ROOT_SEL_SHIFT          (12U)
#define CRU_CLKSEL_CON110_PCLK_VOP_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON110_PCLK_VOP_ROOT_SEL_SHIFT)          /* 0x00003000 */
/* CLKSEL_CON111 */
#define CRU_CLKSEL_CON111_OFFSET                           (0x4BCU)
#define CRU_CLKSEL_CON111_DCLK_VOP0_SRC_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON111_DCLK_VOP0_SRC_DIV_MASK           (0x7FU << CRU_CLKSEL_CON111_DCLK_VOP0_SRC_DIV_SHIFT)         /* 0x0000007F */
#define CRU_CLKSEL_CON111_DCLK_VOP0_SRC_SEL_SHIFT          (7U)
#define CRU_CLKSEL_CON111_DCLK_VOP0_SRC_SEL_MASK           (0x3U << CRU_CLKSEL_CON111_DCLK_VOP0_SRC_SEL_SHIFT)          /* 0x00000180 */
#define CRU_CLKSEL_CON111_DCLK_VOP1_SRC_DIV_SHIFT          (9U)
#define CRU_CLKSEL_CON111_DCLK_VOP1_SRC_DIV_MASK           (0x1FU << CRU_CLKSEL_CON111_DCLK_VOP1_SRC_DIV_SHIFT)         /* 0x00003E00 */
#define CRU_CLKSEL_CON111_DCLK_VOP1_SRC_SEL_SHIFT          (14U)
#define CRU_CLKSEL_CON111_DCLK_VOP1_SRC_SEL_MASK           (0x3U << CRU_CLKSEL_CON111_DCLK_VOP1_SRC_SEL_SHIFT)          /* 0x0000C000 */
/* CLKSEL_CON112 */
#define CRU_CLKSEL_CON112_OFFSET                           (0x4C0U)
#define CRU_CLKSEL_CON112_DCLK_VOP2_SRC_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON112_DCLK_VOP2_SRC_DIV_MASK           (0x1FU << CRU_CLKSEL_CON112_DCLK_VOP2_SRC_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON112_DCLK_VOP2_SRC_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON112_DCLK_VOP2_SRC_SEL_MASK           (0x3U << CRU_CLKSEL_CON112_DCLK_VOP2_SRC_SEL_SHIFT)          /* 0x00000060 */
#define CRU_CLKSEL_CON112_DCLK_VOP0_SEL_SHIFT              (7U)
#define CRU_CLKSEL_CON112_DCLK_VOP0_SEL_MASK               (0x3U << CRU_CLKSEL_CON112_DCLK_VOP0_SEL_SHIFT)              /* 0x00000180 */
#define CRU_CLKSEL_CON112_DCLK_VOP1_SEL_SHIFT              (9U)
#define CRU_CLKSEL_CON112_DCLK_VOP1_SEL_MASK               (0x3U << CRU_CLKSEL_CON112_DCLK_VOP1_SEL_SHIFT)              /* 0x00000600 */
#define CRU_CLKSEL_CON112_DCLK_VOP2_SEL_SHIFT              (11U)
#define CRU_CLKSEL_CON112_DCLK_VOP2_SEL_MASK               (0x3U << CRU_CLKSEL_CON112_DCLK_VOP2_SEL_SHIFT)              /* 0x00001800 */
/* CLKSEL_CON113 */
#define CRU_CLKSEL_CON113_OFFSET                           (0x4C4U)
#define CRU_CLKSEL_CON113_DCLK_VOP3_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON113_DCLK_VOP3_DIV_MASK               (0x7FU << CRU_CLKSEL_CON113_DCLK_VOP3_DIV_SHIFT)             /* 0x0000007F */
#define CRU_CLKSEL_CON113_DCLK_VOP3_SEL_SHIFT              (7U)
#define CRU_CLKSEL_CON113_DCLK_VOP3_SEL_MASK               (0x3U << CRU_CLKSEL_CON113_DCLK_VOP3_SEL_SHIFT)              /* 0x00000180 */
/* CLKSEL_CON114 */
#define CRU_CLKSEL_CON114_OFFSET                           (0x4C8U)
#define CRU_CLKSEL_CON114_CLK_DSIHOST0_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON114_CLK_DSIHOST0_DIV_MASK            (0x7FU << CRU_CLKSEL_CON114_CLK_DSIHOST0_DIV_SHIFT)          /* 0x0000007F */
#define CRU_CLKSEL_CON114_CLK_DSIHOST0_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON114_CLK_DSIHOST0_SEL_MASK            (0x3U << CRU_CLKSEL_CON114_CLK_DSIHOST0_SEL_SHIFT)           /* 0x00000180 */
/* CLKSEL_CON115 */
#define CRU_CLKSEL_CON115_OFFSET                           (0x4CCU)
#define CRU_CLKSEL_CON115_CLK_DSIHOST1_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON115_CLK_DSIHOST1_DIV_MASK            (0x7FU << CRU_CLKSEL_CON115_CLK_DSIHOST1_DIV_SHIFT)          /* 0x0000007F */
#define CRU_CLKSEL_CON115_CLK_DSIHOST1_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON115_CLK_DSIHOST1_SEL_MASK            (0x3U << CRU_CLKSEL_CON115_CLK_DSIHOST1_SEL_SHIFT)           /* 0x00000180 */
#define CRU_CLKSEL_CON115_ACLK_VOP_SUB_SRC_SEL_SHIFT       (9U)
#define CRU_CLKSEL_CON115_ACLK_VOP_SUB_SRC_SEL_MASK        (0x1U << CRU_CLKSEL_CON115_ACLK_VOP_SUB_SRC_SEL_SHIFT)       /* 0x00000200 */
/* CLKSEL_CON116 */
#define CRU_CLKSEL_CON116_OFFSET                           (0x4D0U)
#define CRU_CLKSEL_CON116_ACLK_VO0_ROOT_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON116_ACLK_VO0_ROOT_DIV_MASK           (0x1FU << CRU_CLKSEL_CON116_ACLK_VO0_ROOT_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON116_ACLK_VO0_ROOT_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON116_ACLK_VO0_ROOT_SEL_MASK           (0x1U << CRU_CLKSEL_CON116_ACLK_VO0_ROOT_SEL_SHIFT)          /* 0x00000020 */
#define CRU_CLKSEL_CON116_HCLK_VO0_ROOT_SEL_SHIFT          (6U)
#define CRU_CLKSEL_CON116_HCLK_VO0_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON116_HCLK_VO0_ROOT_SEL_SHIFT)          /* 0x000000C0 */
#define CRU_CLKSEL_CON116_HCLK_VO0_S_ROOT_SEL_SHIFT        (8U)
#define CRU_CLKSEL_CON116_HCLK_VO0_S_ROOT_SEL_MASK         (0x3U << CRU_CLKSEL_CON116_HCLK_VO0_S_ROOT_SEL_SHIFT)        /* 0x00000300 */
#define CRU_CLKSEL_CON116_PCLK_VO0_ROOT_SEL_SHIFT          (10U)
#define CRU_CLKSEL_CON116_PCLK_VO0_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON116_PCLK_VO0_ROOT_SEL_SHIFT)          /* 0x00000C00 */
#define CRU_CLKSEL_CON116_PCLK_VO0_S_ROOT_SEL_SHIFT        (12U)
#define CRU_CLKSEL_CON116_PCLK_VO0_S_ROOT_SEL_MASK         (0x3U << CRU_CLKSEL_CON116_PCLK_VO0_S_ROOT_SEL_SHIFT)        /* 0x00003000 */
/* CLKSEL_CON117 */
#define CRU_CLKSEL_CON117_OFFSET                           (0x4D4U)
#define CRU_CLKSEL_CON117_CLK_AUX16MHZ_0_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON117_CLK_AUX16MHZ_0_DIV_MASK          (0xFFU << CRU_CLKSEL_CON117_CLK_AUX16MHZ_0_DIV_SHIFT)        /* 0x000000FF */
#define CRU_CLKSEL_CON117_CLK_AUX16MHZ_1_DIV_SHIFT         (8U)
#define CRU_CLKSEL_CON117_CLK_AUX16MHZ_1_DIV_MASK          (0xFFU << CRU_CLKSEL_CON117_CLK_AUX16MHZ_1_DIV_SHIFT)        /* 0x0000FF00 */
/* CLKSEL_CON118 */
#define CRU_CLKSEL_CON118_OFFSET                           (0x4D8U)
#define CRU_CLKSEL_CON118_CLK_I2S4_8CH_TX_SRC_DIV_SHIFT    (0U)
#define CRU_CLKSEL_CON118_CLK_I2S4_8CH_TX_SRC_DIV_MASK     (0x1FU << CRU_CLKSEL_CON118_CLK_I2S4_8CH_TX_SRC_DIV_SHIFT)   /* 0x0000001F */
#define CRU_CLKSEL_CON118_CLK_I2S4_8CH_TX_SRC_SEL_SHIFT    (5U)
#define CRU_CLKSEL_CON118_CLK_I2S4_8CH_TX_SRC_SEL_MASK     (0x1U << CRU_CLKSEL_CON118_CLK_I2S4_8CH_TX_SRC_SEL_SHIFT)    /* 0x00000020 */
/* CLKSEL_CON119 */
#define CRU_CLKSEL_CON119_OFFSET                           (0x4DCU)
#define CRU_CLKSEL_CON119_CLK_I2S4_8CH_TX_FRAC_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON119_CLK_I2S4_8CH_TX_FRAC_DIV_MASK    (0xFFFFFFFFU << CRU_CLKSEL_CON119_CLK_I2S4_8CH_TX_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON120 */
#define CRU_CLKSEL_CON120_OFFSET                           (0x4E0U)
#define CRU_CLKSEL_CON120_MCLK_I2S4_8CH_TX_SEL_SHIFT       (0U)
#define CRU_CLKSEL_CON120_MCLK_I2S4_8CH_TX_SEL_MASK        (0x3U << CRU_CLKSEL_CON120_MCLK_I2S4_8CH_TX_SEL_SHIFT)       /* 0x00000003 */
#define CRU_CLKSEL_CON120_CLK_I2S8_8CH_TX_SRC_DIV_SHIFT    (3U)
#define CRU_CLKSEL_CON120_CLK_I2S8_8CH_TX_SRC_DIV_MASK     (0x1FU << CRU_CLKSEL_CON120_CLK_I2S8_8CH_TX_SRC_DIV_SHIFT)   /* 0x000000F8 */
#define CRU_CLKSEL_CON120_CLK_I2S8_8CH_TX_SRC_SEL_SHIFT    (8U)
#define CRU_CLKSEL_CON120_CLK_I2S8_8CH_TX_SRC_SEL_MASK     (0x1U << CRU_CLKSEL_CON120_CLK_I2S8_8CH_TX_SRC_SEL_SHIFT)    /* 0x00000100 */
/* CLKSEL_CON121 */
#define CRU_CLKSEL_CON121_OFFSET                           (0x4E4U)
#define CRU_CLKSEL_CON121_CLK_I2S8_8CH_TX_FRAC_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON121_CLK_I2S8_8CH_TX_FRAC_DIV_MASK    (0xFFFFFFFFU << CRU_CLKSEL_CON121_CLK_I2S8_8CH_TX_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON122 */
#define CRU_CLKSEL_CON122_OFFSET                           (0x4E8U)
#define CRU_CLKSEL_CON122_MCLK_I2S8_8CH_TX_SEL_SHIFT       (0U)
#define CRU_CLKSEL_CON122_MCLK_I2S8_8CH_TX_SEL_MASK        (0x3U << CRU_CLKSEL_CON122_MCLK_I2S8_8CH_TX_SEL_SHIFT)       /* 0x00000003 */
#define CRU_CLKSEL_CON122_CLK_SPDIF2_DP0_SRC_DIV_SHIFT     (3U)
#define CRU_CLKSEL_CON122_CLK_SPDIF2_DP0_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON122_CLK_SPDIF2_DP0_SRC_DIV_SHIFT)    /* 0x000000F8 */
#define CRU_CLKSEL_CON122_CLK_SPDIF2_DP0_SRC_SEL_SHIFT     (8U)
#define CRU_CLKSEL_CON122_CLK_SPDIF2_DP0_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON122_CLK_SPDIF2_DP0_SRC_SEL_SHIFT)     /* 0x00000100 */
/* CLKSEL_CON123 */
#define CRU_CLKSEL_CON123_OFFSET                           (0x4ECU)
#define CRU_CLKSEL_CON123_CLK_SPDIF2_DP0_FRAC_DIV_SHIFT    (0U)
#define CRU_CLKSEL_CON123_CLK_SPDIF2_DP0_FRAC_DIV_MASK     (0xFFFFFFFFU << CRU_CLKSEL_CON123_CLK_SPDIF2_DP0_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON124 */
#define CRU_CLKSEL_CON124_OFFSET                           (0x4F0U)
#define CRU_CLKSEL_CON124_MCLK_4X_SPDIF2_DP0_SEL_SHIFT     (0U)
#define CRU_CLKSEL_CON124_MCLK_4X_SPDIF2_DP0_SEL_MASK      (0x3U << CRU_CLKSEL_CON124_MCLK_4X_SPDIF2_DP0_SEL_SHIFT)     /* 0x00000003 */
#define CRU_CLKSEL_CON124_CLK_SPDIF5_DP1_SRC_DIV_SHIFT     (2U)
#define CRU_CLKSEL_CON124_CLK_SPDIF5_DP1_SRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON124_CLK_SPDIF5_DP1_SRC_DIV_SHIFT)    /* 0x0000007C */
#define CRU_CLKSEL_CON124_CLK_SPDIF5_DP1_SRC_SEL_SHIFT     (7U)
#define CRU_CLKSEL_CON124_CLK_SPDIF5_DP1_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON124_CLK_SPDIF5_DP1_SRC_SEL_SHIFT)     /* 0x00000080 */
/* CLKSEL_CON125 */
#define CRU_CLKSEL_CON125_OFFSET                           (0x4F4U)
#define CRU_CLKSEL_CON125_CLK_SPDIF5_DP1_FRAC_DIV_SHIFT    (0U)
#define CRU_CLKSEL_CON125_CLK_SPDIF5_DP1_FRAC_DIV_MASK     (0xFFFFFFFFU << CRU_CLKSEL_CON125_CLK_SPDIF5_DP1_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON126 */
#define CRU_CLKSEL_CON126_OFFSET                           (0x4F8U)
#define CRU_CLKSEL_CON126_MCLK_4X_SPDIF5_DP1_SEL_SHIFT     (0U)
#define CRU_CLKSEL_CON126_MCLK_4X_SPDIF5_DP1_SEL_MASK      (0x3U << CRU_CLKSEL_CON126_MCLK_4X_SPDIF5_DP1_SEL_SHIFT)     /* 0x00000003 */
/* CLKSEL_CON128 */
#define CRU_CLKSEL_CON128_OFFSET                           (0x500U)
#define CRU_CLKSEL_CON128_ACLK_HDCP1_ROOT_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON128_ACLK_HDCP1_ROOT_DIV_MASK         (0x1FU << CRU_CLKSEL_CON128_ACLK_HDCP1_ROOT_DIV_SHIFT)       /* 0x0000001F */
#define CRU_CLKSEL_CON128_ACLK_HDCP1_ROOT_SEL_SHIFT        (5U)
#define CRU_CLKSEL_CON128_ACLK_HDCP1_ROOT_SEL_MASK         (0x3U << CRU_CLKSEL_CON128_ACLK_HDCP1_ROOT_SEL_SHIFT)        /* 0x00000060 */
#define CRU_CLKSEL_CON128_ACLK_HDMIRX_ROOT_DIV_SHIFT       (7U)
#define CRU_CLKSEL_CON128_ACLK_HDMIRX_ROOT_DIV_MASK        (0x1FU << CRU_CLKSEL_CON128_ACLK_HDMIRX_ROOT_DIV_SHIFT)      /* 0x00000F80 */
#define CRU_CLKSEL_CON128_ACLK_HDMIRX_ROOT_SEL_SHIFT       (12U)
#define CRU_CLKSEL_CON128_ACLK_HDMIRX_ROOT_SEL_MASK        (0x1U << CRU_CLKSEL_CON128_ACLK_HDMIRX_ROOT_SEL_SHIFT)       /* 0x00001000 */
#define CRU_CLKSEL_CON128_HCLK_VO1_ROOT_SEL_SHIFT          (13U)
#define CRU_CLKSEL_CON128_HCLK_VO1_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON128_HCLK_VO1_ROOT_SEL_SHIFT)          /* 0x00006000 */
/* CLKSEL_CON129 */
#define CRU_CLKSEL_CON129_OFFSET                           (0x504U)
#define CRU_CLKSEL_CON129_HCLK_VO1_S_ROOT_SEL_SHIFT        (0U)
#define CRU_CLKSEL_CON129_HCLK_VO1_S_ROOT_SEL_MASK         (0x3U << CRU_CLKSEL_CON129_HCLK_VO1_S_ROOT_SEL_SHIFT)        /* 0x00000003 */
#define CRU_CLKSEL_CON129_PCLK_VO1_ROOT_SEL_SHIFT          (2U)
#define CRU_CLKSEL_CON129_PCLK_VO1_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON129_PCLK_VO1_ROOT_SEL_SHIFT)          /* 0x0000000C */
#define CRU_CLKSEL_CON129_PCLK_VO1_S_ROOT_SEL_SHIFT        (4U)
#define CRU_CLKSEL_CON129_PCLK_VO1_S_ROOT_SEL_MASK         (0x3U << CRU_CLKSEL_CON129_PCLK_VO1_S_ROOT_SEL_SHIFT)        /* 0x00000030 */
#define CRU_CLKSEL_CON129_CLK_I2S7_8CH_RX_SRC_DIV_SHIFT    (6U)
#define CRU_CLKSEL_CON129_CLK_I2S7_8CH_RX_SRC_DIV_MASK     (0x1FU << CRU_CLKSEL_CON129_CLK_I2S7_8CH_RX_SRC_DIV_SHIFT)   /* 0x000007C0 */
#define CRU_CLKSEL_CON129_CLK_I2S7_8CH_RX_SRC_SEL_SHIFT    (11U)
#define CRU_CLKSEL_CON129_CLK_I2S7_8CH_RX_SRC_SEL_MASK     (0x1U << CRU_CLKSEL_CON129_CLK_I2S7_8CH_RX_SRC_SEL_SHIFT)    /* 0x00000800 */
/* CLKSEL_CON130 */
#define CRU_CLKSEL_CON130_OFFSET                           (0x508U)
#define CRU_CLKSEL_CON130_CLK_I2S7_8CH_RX_FRAC_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON130_CLK_I2S7_8CH_RX_FRAC_DIV_MASK    (0xFFFFFFFFU << CRU_CLKSEL_CON130_CLK_I2S7_8CH_RX_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON131 */
#define CRU_CLKSEL_CON131_OFFSET                           (0x50CU)
#define CRU_CLKSEL_CON131_MCLK_I2S7_8CH_RX_SEL_SHIFT       (0U)
#define CRU_CLKSEL_CON131_MCLK_I2S7_8CH_RX_SEL_MASK        (0x3U << CRU_CLKSEL_CON131_MCLK_I2S7_8CH_RX_SEL_SHIFT)       /* 0x00000003 */
/* CLKSEL_CON133 */
#define CRU_CLKSEL_CON133_OFFSET                           (0x514U)
#define CRU_CLKSEL_CON133_CLK_HDMITX0_EARC_DIV_SHIFT       (1U)
#define CRU_CLKSEL_CON133_CLK_HDMITX0_EARC_DIV_MASK        (0x1FU << CRU_CLKSEL_CON133_CLK_HDMITX0_EARC_DIV_SHIFT)      /* 0x0000003E */
#define CRU_CLKSEL_CON133_CLK_HDMITX0_EARC_SEL_SHIFT       (6U)
#define CRU_CLKSEL_CON133_CLK_HDMITX0_EARC_SEL_MASK        (0x1U << CRU_CLKSEL_CON133_CLK_HDMITX0_EARC_SEL_SHIFT)       /* 0x00000040 */
/* CLKSEL_CON136 */
#define CRU_CLKSEL_CON136_OFFSET                           (0x520U)
#define CRU_CLKSEL_CON136_CLK_HDMITX1_EARC_DIV_SHIFT       (1U)
#define CRU_CLKSEL_CON136_CLK_HDMITX1_EARC_DIV_MASK        (0x1FU << CRU_CLKSEL_CON136_CLK_HDMITX1_EARC_DIV_SHIFT)      /* 0x0000003E */
#define CRU_CLKSEL_CON136_CLK_HDMITX1_EARC_SEL_SHIFT       (6U)
#define CRU_CLKSEL_CON136_CLK_HDMITX1_EARC_SEL_MASK        (0x1U << CRU_CLKSEL_CON136_CLK_HDMITX1_EARC_SEL_SHIFT)       /* 0x00000040 */
/* CLKSEL_CON138 */
#define CRU_CLKSEL_CON138_OFFSET                           (0x528U)
#define CRU_CLKSEL_CON138_CLK_HDMIRX_AUD_SRC_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON138_CLK_HDMIRX_AUD_SRC_DIV_MASK      (0xFFU << CRU_CLKSEL_CON138_CLK_HDMIRX_AUD_SRC_DIV_SHIFT)    /* 0x000000FF */
#define CRU_CLKSEL_CON138_CLK_HDMIRX_AUD_SRC_SEL_SHIFT     (8U)
#define CRU_CLKSEL_CON138_CLK_HDMIRX_AUD_SRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON138_CLK_HDMIRX_AUD_SRC_SEL_SHIFT)     /* 0x00000100 */
/* CLKSEL_CON139 */
#define CRU_CLKSEL_CON139_OFFSET                           (0x52CU)
#define CRU_CLKSEL_CON139_CLK_HDMIRX_AUD_FRAC_DIV_SHIFT    (0U)
#define CRU_CLKSEL_CON139_CLK_HDMIRX_AUD_FRAC_DIV_MASK     (0xFFFFFFFFU << CRU_CLKSEL_CON139_CLK_HDMIRX_AUD_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON140 */
#define CRU_CLKSEL_CON140_OFFSET                           (0x530U)
#define CRU_CLKSEL_CON140_CLK_HDMIRX_AUD_SEL_SHIFT         (0U)
#define CRU_CLKSEL_CON140_CLK_HDMIRX_AUD_SEL_MASK          (0x1U << CRU_CLKSEL_CON140_CLK_HDMIRX_AUD_SEL_SHIFT)         /* 0x00000001 */
#define CRU_CLKSEL_CON140_CLK_EDP0_200M_SEL_SHIFT          (1U)
#define CRU_CLKSEL_CON140_CLK_EDP0_200M_SEL_MASK           (0x3U << CRU_CLKSEL_CON140_CLK_EDP0_200M_SEL_SHIFT)          /* 0x00000006 */
#define CRU_CLKSEL_CON140_CLK_EDP1_200M_SEL_SHIFT          (3U)
#define CRU_CLKSEL_CON140_CLK_EDP1_200M_SEL_MASK           (0x3U << CRU_CLKSEL_CON140_CLK_EDP1_200M_SEL_SHIFT)          /* 0x00000018 */
#define CRU_CLKSEL_CON140_CLK_I2S5_8CH_TX_SRC_DIV_SHIFT    (5U)
#define CRU_CLKSEL_CON140_CLK_I2S5_8CH_TX_SRC_DIV_MASK     (0x1FU << CRU_CLKSEL_CON140_CLK_I2S5_8CH_TX_SRC_DIV_SHIFT)   /* 0x000003E0 */
#define CRU_CLKSEL_CON140_CLK_I2S5_8CH_TX_SRC_SEL_SHIFT    (10U)
#define CRU_CLKSEL_CON140_CLK_I2S5_8CH_TX_SRC_SEL_MASK     (0x1U << CRU_CLKSEL_CON140_CLK_I2S5_8CH_TX_SRC_SEL_SHIFT)    /* 0x00000400 */
/* CLKSEL_CON141 */
#define CRU_CLKSEL_CON141_OFFSET                           (0x534U)
#define CRU_CLKSEL_CON141_CLK_I2S5_8CH_TX_FRAC_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON141_CLK_I2S5_8CH_TX_FRAC_DIV_MASK    (0xFFFFFFFFU << CRU_CLKSEL_CON141_CLK_I2S5_8CH_TX_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON142 */
#define CRU_CLKSEL_CON142_OFFSET                           (0x538U)
#define CRU_CLKSEL_CON142_MCLK_I2S5_8CH_TX_SEL_SHIFT       (0U)
#define CRU_CLKSEL_CON142_MCLK_I2S5_8CH_TX_SEL_MASK        (0x3U << CRU_CLKSEL_CON142_MCLK_I2S5_8CH_TX_SEL_SHIFT)       /* 0x00000003 */
/* CLKSEL_CON144 */
#define CRU_CLKSEL_CON144_OFFSET                           (0x540U)
#define CRU_CLKSEL_CON144_CLK_I2S6_8CH_TX_SRC_DIV_SHIFT    (3U)
#define CRU_CLKSEL_CON144_CLK_I2S6_8CH_TX_SRC_DIV_MASK     (0x1FU << CRU_CLKSEL_CON144_CLK_I2S6_8CH_TX_SRC_DIV_SHIFT)   /* 0x000000F8 */
#define CRU_CLKSEL_CON144_CLK_I2S6_8CH_TX_SRC_SEL_SHIFT    (8U)
#define CRU_CLKSEL_CON144_CLK_I2S6_8CH_TX_SRC_SEL_MASK     (0x1U << CRU_CLKSEL_CON144_CLK_I2S6_8CH_TX_SRC_SEL_SHIFT)    /* 0x00000100 */
/* CLKSEL_CON145 */
#define CRU_CLKSEL_CON145_OFFSET                           (0x544U)
#define CRU_CLKSEL_CON145_CLK_I2S6_8CH_TX_FRAC_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON145_CLK_I2S6_8CH_TX_FRAC_DIV_MASK    (0xFFFFFFFFU << CRU_CLKSEL_CON145_CLK_I2S6_8CH_TX_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON146 */
#define CRU_CLKSEL_CON146_OFFSET                           (0x548U)
#define CRU_CLKSEL_CON146_MCLK_I2S6_8CH_TX_SEL_SHIFT       (0U)
#define CRU_CLKSEL_CON146_MCLK_I2S6_8CH_TX_SEL_MASK        (0x3U << CRU_CLKSEL_CON146_MCLK_I2S6_8CH_TX_SEL_SHIFT)       /* 0x00000003 */
#define CRU_CLKSEL_CON146_CLK_I2S6_8CH_RX_SRC_DIV_SHIFT    (2U)
#define CRU_CLKSEL_CON146_CLK_I2S6_8CH_RX_SRC_DIV_MASK     (0x1FU << CRU_CLKSEL_CON146_CLK_I2S6_8CH_RX_SRC_DIV_SHIFT)   /* 0x0000007C */
#define CRU_CLKSEL_CON146_CLK_I2S6_8CH_RX_SRC_SEL_SHIFT    (7U)
#define CRU_CLKSEL_CON146_CLK_I2S6_8CH_RX_SRC_SEL_MASK     (0x1U << CRU_CLKSEL_CON146_CLK_I2S6_8CH_RX_SRC_SEL_SHIFT)    /* 0x00000080 */
/* CLKSEL_CON147 */
#define CRU_CLKSEL_CON147_OFFSET                           (0x54CU)
#define CRU_CLKSEL_CON147_CLK_I2S6_8CH_RX_FRAC_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON147_CLK_I2S6_8CH_RX_FRAC_DIV_MASK    (0xFFFFFFFFU << CRU_CLKSEL_CON147_CLK_I2S6_8CH_RX_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON148 */
#define CRU_CLKSEL_CON148_OFFSET                           (0x550U)
#define CRU_CLKSEL_CON148_MCLK_I2S6_8CH_RX_SEL_SHIFT       (0U)
#define CRU_CLKSEL_CON148_MCLK_I2S6_8CH_RX_SEL_MASK        (0x3U << CRU_CLKSEL_CON148_MCLK_I2S6_8CH_RX_SEL_SHIFT)       /* 0x00000003 */
#define CRU_CLKSEL_CON148_I2S6_8CH_MCLKOUT_SEL_SHIFT       (2U)
#define CRU_CLKSEL_CON148_I2S6_8CH_MCLKOUT_SEL_MASK        (0x3U << CRU_CLKSEL_CON148_I2S6_8CH_MCLKOUT_SEL_SHIFT)       /* 0x0000000C */
#define CRU_CLKSEL_CON148_CLK_SPDIF3_SRC_DIV_SHIFT         (4U)
#define CRU_CLKSEL_CON148_CLK_SPDIF3_SRC_DIV_MASK          (0x1FU << CRU_CLKSEL_CON148_CLK_SPDIF3_SRC_DIV_SHIFT)        /* 0x000001F0 */
#define CRU_CLKSEL_CON148_CLK_SPDIF3_SRC_SEL_SHIFT         (9U)
#define CRU_CLKSEL_CON148_CLK_SPDIF3_SRC_SEL_MASK          (0x1U << CRU_CLKSEL_CON148_CLK_SPDIF3_SRC_SEL_SHIFT)         /* 0x00000200 */
/* CLKSEL_CON149 */
#define CRU_CLKSEL_CON149_OFFSET                           (0x554U)
#define CRU_CLKSEL_CON149_CLK_SPDIF3_FRAC_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON149_CLK_SPDIF3_FRAC_DIV_MASK         (0xFFFFFFFFU << CRU_CLKSEL_CON149_CLK_SPDIF3_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON150 */
#define CRU_CLKSEL_CON150_OFFSET                           (0x558U)
#define CRU_CLKSEL_CON150_MCLK_SPDIF3_SEL_SHIFT            (0U)
#define CRU_CLKSEL_CON150_MCLK_SPDIF3_SEL_MASK             (0x3U << CRU_CLKSEL_CON150_MCLK_SPDIF3_SEL_SHIFT)            /* 0x00000003 */
#define CRU_CLKSEL_CON150_CLK_SPDIF4_SRC_DIV_SHIFT         (2U)
#define CRU_CLKSEL_CON150_CLK_SPDIF4_SRC_DIV_MASK          (0x1FU << CRU_CLKSEL_CON150_CLK_SPDIF4_SRC_DIV_SHIFT)        /* 0x0000007C */
#define CRU_CLKSEL_CON150_CLK_SPDIF4_SRC_SEL_SHIFT         (7U)
#define CRU_CLKSEL_CON150_CLK_SPDIF4_SRC_SEL_MASK          (0x1U << CRU_CLKSEL_CON150_CLK_SPDIF4_SRC_SEL_SHIFT)         /* 0x00000080 */
/* CLKSEL_CON151 */
#define CRU_CLKSEL_CON151_OFFSET                           (0x55CU)
#define CRU_CLKSEL_CON151_CLK_SPDIF4_FRAC_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON151_CLK_SPDIF4_FRAC_DIV_MASK         (0xFFFFFFFFU << CRU_CLKSEL_CON151_CLK_SPDIF4_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON152 */
#define CRU_CLKSEL_CON152_OFFSET                           (0x560U)
#define CRU_CLKSEL_CON152_MCLK_SPDIF4_SEL_SHIFT            (0U)
#define CRU_CLKSEL_CON152_MCLK_SPDIF4_SEL_MASK             (0x3U << CRU_CLKSEL_CON152_MCLK_SPDIF4_SEL_SHIFT)            /* 0x00000003 */
#define CRU_CLKSEL_CON152_MCLK_SPDIFRX0_DIV_SHIFT          (2U)
#define CRU_CLKSEL_CON152_MCLK_SPDIFRX0_DIV_MASK           (0x1FU << CRU_CLKSEL_CON152_MCLK_SPDIFRX0_DIV_SHIFT)         /* 0x0000007C */
#define CRU_CLKSEL_CON152_MCLK_SPDIFRX0_SEL_SHIFT          (7U)
#define CRU_CLKSEL_CON152_MCLK_SPDIFRX0_SEL_MASK           (0x3U << CRU_CLKSEL_CON152_MCLK_SPDIFRX0_SEL_SHIFT)          /* 0x00000180 */
#define CRU_CLKSEL_CON152_MCLK_SPDIFRX1_DIV_SHIFT          (9U)
#define CRU_CLKSEL_CON152_MCLK_SPDIFRX1_DIV_MASK           (0x1FU << CRU_CLKSEL_CON152_MCLK_SPDIFRX1_DIV_SHIFT)         /* 0x00003E00 */
#define CRU_CLKSEL_CON152_MCLK_SPDIFRX1_SEL_SHIFT          (14U)
#define CRU_CLKSEL_CON152_MCLK_SPDIFRX1_SEL_MASK           (0x3U << CRU_CLKSEL_CON152_MCLK_SPDIFRX1_SEL_SHIFT)          /* 0x0000C000 */
/* CLKSEL_CON153 */
#define CRU_CLKSEL_CON153_OFFSET                           (0x564U)
#define CRU_CLKSEL_CON153_MCLK_SPDIFRX2_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON153_MCLK_SPDIFRX2_DIV_MASK           (0x1FU << CRU_CLKSEL_CON153_MCLK_SPDIFRX2_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON153_MCLK_SPDIFRX2_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON153_MCLK_SPDIFRX2_SEL_MASK           (0x3U << CRU_CLKSEL_CON153_MCLK_SPDIFRX2_SEL_SHIFT)          /* 0x00000060 */
#define CRU_CLKSEL_CON153_CLK_I2S9_8CH_RX_SRC_DIV_SHIFT    (7U)
#define CRU_CLKSEL_CON153_CLK_I2S9_8CH_RX_SRC_DIV_MASK     (0x1FU << CRU_CLKSEL_CON153_CLK_I2S9_8CH_RX_SRC_DIV_SHIFT)   /* 0x00000F80 */
#define CRU_CLKSEL_CON153_CLK_I2S9_8CH_RX_SRC_SEL_SHIFT    (12U)
#define CRU_CLKSEL_CON153_CLK_I2S9_8CH_RX_SRC_SEL_MASK     (0x1U << CRU_CLKSEL_CON153_CLK_I2S9_8CH_RX_SRC_SEL_SHIFT)    /* 0x00001000 */
/* CLKSEL_CON154 */
#define CRU_CLKSEL_CON154_OFFSET                           (0x568U)
#define CRU_CLKSEL_CON154_CLK_I2S9_8CH_RX_FRAC_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON154_CLK_I2S9_8CH_RX_FRAC_DIV_MASK    (0xFFFFFFFFU << CRU_CLKSEL_CON154_CLK_I2S9_8CH_RX_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON155 */
#define CRU_CLKSEL_CON155_OFFSET                           (0x56CU)
#define CRU_CLKSEL_CON155_MCLK_I2S9_8CH_RX_SEL_SHIFT       (0U)
#define CRU_CLKSEL_CON155_MCLK_I2S9_8CH_RX_SEL_MASK        (0x3U << CRU_CLKSEL_CON155_MCLK_I2S9_8CH_RX_SEL_SHIFT)       /* 0x00000003 */
#define CRU_CLKSEL_CON155_CLK_I2S10_8CH_RX_SRC_DIV_SHIFT   (3U)
#define CRU_CLKSEL_CON155_CLK_I2S10_8CH_RX_SRC_DIV_MASK    (0x1FU << CRU_CLKSEL_CON155_CLK_I2S10_8CH_RX_SRC_DIV_SHIFT)  /* 0x000000F8 */
#define CRU_CLKSEL_CON155_CLK_I2S10_8CH_RX_SRC_SEL_SHIFT   (8U)
#define CRU_CLKSEL_CON155_CLK_I2S10_8CH_RX_SRC_SEL_MASK    (0x1U << CRU_CLKSEL_CON155_CLK_I2S10_8CH_RX_SRC_SEL_SHIFT)   /* 0x00000100 */
/* CLKSEL_CON156 */
#define CRU_CLKSEL_CON156_OFFSET                           (0x570U)
#define CRU_CLKSEL_CON156_CLK_I2S10_8CH_RX_FRAC_DIV_SHIFT  (0U)
#define CRU_CLKSEL_CON156_CLK_I2S10_8CH_RX_FRAC_DIV_MASK   (0xFFFFFFFFU << CRU_CLKSEL_CON156_CLK_I2S10_8CH_RX_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON157 */
#define CRU_CLKSEL_CON157_OFFSET                           (0x574U)
#define CRU_CLKSEL_CON157_MCLK_I2S10_8CH_RX_SEL_SHIFT      (0U)
#define CRU_CLKSEL_CON157_MCLK_I2S10_8CH_RX_SEL_MASK       (0x3U << CRU_CLKSEL_CON157_MCLK_I2S10_8CH_RX_SEL_SHIFT)      /* 0x00000003 */
#define CRU_CLKSEL_CON157_CLK_HDMITRX_REFSRC_DIV_SHIFT     (2U)
#define CRU_CLKSEL_CON157_CLK_HDMITRX_REFSRC_DIV_MASK      (0x1FU << CRU_CLKSEL_CON157_CLK_HDMITRX_REFSRC_DIV_SHIFT)    /* 0x0000007C */
#define CRU_CLKSEL_CON157_CLK_HDMITRX_REFSRC_SEL_SHIFT     (7U)
#define CRU_CLKSEL_CON157_CLK_HDMITRX_REFSRC_SEL_MASK      (0x1U << CRU_CLKSEL_CON157_CLK_HDMITRX_REFSRC_SEL_SHIFT)     /* 0x00000080 */
/* CLKSEL_CON158 */
#define CRU_CLKSEL_CON158_OFFSET                           (0x578U)
#define CRU_CLKSEL_CON158_CLK_GPU_SRC_T_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON158_CLK_GPU_SRC_T_DIV_MASK           (0x1FU << CRU_CLKSEL_CON158_CLK_GPU_SRC_T_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON158_CLK_GPU_SRC_T_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON158_CLK_GPU_SRC_T_SEL_MASK           (0x7U << CRU_CLKSEL_CON158_CLK_GPU_SRC_T_SEL_SHIFT)          /* 0x000000E0 */
#define CRU_CLKSEL_CON158_CLK_TESTOUT_GPU_DIV_SHIFT        (8U)
#define CRU_CLKSEL_CON158_CLK_TESTOUT_GPU_DIV_MASK         (0x1FU << CRU_CLKSEL_CON158_CLK_TESTOUT_GPU_DIV_SHIFT)       /* 0x00001F00 */
#define CRU_CLKSEL_CON158_CLK_TESTOUT_GPU_SEL_SHIFT        (13U)
#define CRU_CLKSEL_CON158_CLK_TESTOUT_GPU_SEL_MASK         (0x1U << CRU_CLKSEL_CON158_CLK_TESTOUT_GPU_SEL_SHIFT)        /* 0x00002000 */
#define CRU_CLKSEL_CON158_CLK_GPU_SRC_SEL_SHIFT            (14U)
#define CRU_CLKSEL_CON158_CLK_GPU_SRC_SEL_MASK             (0x1U << CRU_CLKSEL_CON158_CLK_GPU_SRC_SEL_SHIFT)            /* 0x00004000 */
/* CLKSEL_CON159 */
#define CRU_CLKSEL_CON159_OFFSET                           (0x57CU)
#define CRU_CLKSEL_CON159_CLK_GPU_STACKS_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON159_CLK_GPU_STACKS_DIV_MASK          (0x1FU << CRU_CLKSEL_CON159_CLK_GPU_STACKS_DIV_SHIFT)        /* 0x0000001F */
#define CRU_CLKSEL_CON159_ACLK_S_GPU_BIU_DIV_SHIFT         (5U)
#define CRU_CLKSEL_CON159_ACLK_S_GPU_BIU_DIV_MASK          (0x1FU << CRU_CLKSEL_CON159_ACLK_S_GPU_BIU_DIV_SHIFT)        /* 0x000003E0 */
#define CRU_CLKSEL_CON159_ACLK_M0_GPU_BIU_DIV_SHIFT        (10U)
#define CRU_CLKSEL_CON159_ACLK_M0_GPU_BIU_DIV_MASK         (0x1FU << CRU_CLKSEL_CON159_ACLK_M0_GPU_BIU_DIV_SHIFT)       /* 0x00007C00 */
/* CLKSEL_CON160 */
#define CRU_CLKSEL_CON160_OFFSET                           (0x580U)
#define CRU_CLKSEL_CON160_ACLK_M1_GPU_BIU_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON160_ACLK_M1_GPU_BIU_DIV_MASK         (0x1FU << CRU_CLKSEL_CON160_ACLK_M1_GPU_BIU_DIV_SHIFT)       /* 0x0000001F */
#define CRU_CLKSEL_CON160_ACLK_M2_GPU_BIU_DIV_SHIFT        (5U)
#define CRU_CLKSEL_CON160_ACLK_M2_GPU_BIU_DIV_MASK         (0x1FU << CRU_CLKSEL_CON160_ACLK_M2_GPU_BIU_DIV_SHIFT)       /* 0x000003E0 */
#define CRU_CLKSEL_CON160_ACLK_M3_GPU_BIU_DIV_SHIFT        (10U)
#define CRU_CLKSEL_CON160_ACLK_M3_GPU_BIU_DIV_MASK         (0x1FU << CRU_CLKSEL_CON160_ACLK_M3_GPU_BIU_DIV_SHIFT)       /* 0x00007C00 */
/* CLKSEL_CON161 */
#define CRU_CLKSEL_CON161_OFFSET                           (0x584U)
#define CRU_CLKSEL_CON161_PCLK_GPU_ROOT_SEL_SHIFT          (0U)
#define CRU_CLKSEL_CON161_PCLK_GPU_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON161_PCLK_GPU_ROOT_SEL_SHIFT)          /* 0x00000003 */
#define CRU_CLKSEL_CON161_CLK_GPU_PVTPLL_SEL_SHIFT         (2U)
#define CRU_CLKSEL_CON161_CLK_GPU_PVTPLL_SEL_MASK          (0x1U << CRU_CLKSEL_CON161_CLK_GPU_PVTPLL_SEL_SHIFT)         /* 0x00000004 */
/* CLKSEL_CON163 */
#define CRU_CLKSEL_CON163_OFFSET                           (0x58CU)
#define CRU_CLKSEL_CON163_ACLK_AV1_ROOT_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON163_ACLK_AV1_ROOT_DIV_MASK           (0x1FU << CRU_CLKSEL_CON163_ACLK_AV1_ROOT_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON163_ACLK_AV1_ROOT_SEL_SHIFT          (5U)
#define CRU_CLKSEL_CON163_ACLK_AV1_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON163_ACLK_AV1_ROOT_SEL_SHIFT)          /* 0x00000060 */
#define CRU_CLKSEL_CON163_PCLK_AV1_ROOT_SEL_SHIFT          (7U)
#define CRU_CLKSEL_CON163_PCLK_AV1_ROOT_SEL_MASK           (0x3U << CRU_CLKSEL_CON163_PCLK_AV1_ROOT_SEL_SHIFT)          /* 0x00000180 */
/* CLKSEL_CON165 */
#define CRU_CLKSEL_CON165_OFFSET                           (0x594U)
#define CRU_CLKSEL_CON165_ACLK_CENTER_ROOT_SEL_SHIFT       (0U)
#define CRU_CLKSEL_CON165_ACLK_CENTER_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON165_ACLK_CENTER_ROOT_SEL_SHIFT)       /* 0x00000003 */
#define CRU_CLKSEL_CON165_ACLK_CENTER_LOW_ROOT_SEL_SHIFT   (2U)
#define CRU_CLKSEL_CON165_ACLK_CENTER_LOW_ROOT_SEL_MASK    (0x3U << CRU_CLKSEL_CON165_ACLK_CENTER_LOW_ROOT_SEL_SHIFT)   /* 0x0000000C */
#define CRU_CLKSEL_CON165_HCLK_CENTER_ROOT_SEL_SHIFT       (4U)
#define CRU_CLKSEL_CON165_HCLK_CENTER_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON165_HCLK_CENTER_ROOT_SEL_SHIFT)       /* 0x00000030 */
#define CRU_CLKSEL_CON165_PCLK_CENTER_ROOT_SEL_SHIFT       (6U)
#define CRU_CLKSEL_CON165_PCLK_CENTER_ROOT_SEL_MASK        (0x3U << CRU_CLKSEL_CON165_PCLK_CENTER_ROOT_SEL_SHIFT)       /* 0x000000C0 */
#define CRU_CLKSEL_CON165_ACLK_CENTER_S200_ROOT_SEL_SHIFT  (8U)
#define CRU_CLKSEL_CON165_ACLK_CENTER_S200_ROOT_SEL_MASK   (0x3U << CRU_CLKSEL_CON165_ACLK_CENTER_S200_ROOT_SEL_SHIFT)  /* 0x00000300 */
#define CRU_CLKSEL_CON165_ACLK_CENTER_S400_ROOT_SEL_SHIFT  (10U)
#define CRU_CLKSEL_CON165_ACLK_CENTER_S400_ROOT_SEL_MASK   (0x3U << CRU_CLKSEL_CON165_ACLK_CENTER_S400_ROOT_SEL_SHIFT)  /* 0x00000C00 */
#define CRU_CLKSEL_CON165_CLK_DDR_TIMER_ROOT_SEL_SHIFT     (12U)
#define CRU_CLKSEL_CON165_CLK_DDR_TIMER_ROOT_SEL_MASK      (0x1U << CRU_CLKSEL_CON165_CLK_DDR_TIMER_ROOT_SEL_SHIFT)     /* 0x00001000 */
/* CLKSEL_CON166 */
#define CRU_CLKSEL_CON166_OFFSET                           (0x598U)
#define CRU_CLKSEL_CON166_CLK_DDR_CM0_RTC_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON166_CLK_DDR_CM0_RTC_DIV_MASK         (0x1FU << CRU_CLKSEL_CON166_CLK_DDR_CM0_RTC_DIV_SHIFT)       /* 0x0000001F */
#define CRU_CLKSEL_CON166_CLK_DDR_CM0_RTC_SEL_SHIFT        (5U)
#define CRU_CLKSEL_CON166_CLK_DDR_CM0_RTC_SEL_MASK         (0x1U << CRU_CLKSEL_CON166_CLK_DDR_CM0_RTC_SEL_SHIFT)        /* 0x00000020 */
/* CLKSEL_CON170 */
#define CRU_CLKSEL_CON170_OFFSET                           (0x5A8U)
#define CRU_CLKSEL_CON170_ACLK_VO1USB_TOP_ROOT_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON170_ACLK_VO1USB_TOP_ROOT_DIV_MASK    (0x1FU << CRU_CLKSEL_CON170_ACLK_VO1USB_TOP_ROOT_DIV_SHIFT)  /* 0x0000001F */
#define CRU_CLKSEL_CON170_ACLK_VO1USB_TOP_ROOT_SEL_SHIFT   (5U)
#define CRU_CLKSEL_CON170_ACLK_VO1USB_TOP_ROOT_SEL_MASK    (0x1U << CRU_CLKSEL_CON170_ACLK_VO1USB_TOP_ROOT_SEL_SHIFT)   /* 0x00000020 */
#define CRU_CLKSEL_CON170_HCLK_VO1USB_TOP_ROOT_SEL_SHIFT   (6U)
#define CRU_CLKSEL_CON170_HCLK_VO1USB_TOP_ROOT_SEL_MASK    (0x3U << CRU_CLKSEL_CON170_HCLK_VO1USB_TOP_ROOT_SEL_SHIFT)   /* 0x000000C0 */
/* CLKSEL_CON172 */
#define CRU_CLKSEL_CON172_OFFSET                           (0x5B0U)
#define CRU_CLKSEL_CON172_HCLK_SDIO_ROOT_SEL_SHIFT         (0U)
#define CRU_CLKSEL_CON172_HCLK_SDIO_ROOT_SEL_MASK          (0x3U << CRU_CLKSEL_CON172_HCLK_SDIO_ROOT_SEL_SHIFT)         /* 0x00000003 */
#define CRU_CLKSEL_CON172_CCLK_SRC_SDIO_DIV_SHIFT          (2U)
#define CRU_CLKSEL_CON172_CCLK_SRC_SDIO_DIV_MASK           (0x3FU << CRU_CLKSEL_CON172_CCLK_SRC_SDIO_DIV_SHIFT)         /* 0x000000FC */
#define CRU_CLKSEL_CON172_CCLK_SRC_SDIO_SEL_SHIFT          (8U)
#define CRU_CLKSEL_CON172_CCLK_SRC_SDIO_SEL_MASK           (0x3U << CRU_CLKSEL_CON172_CCLK_SRC_SDIO_SEL_SHIFT)          /* 0x00000300 */
/* CLKSEL_CON174 */
#define CRU_CLKSEL_CON174_OFFSET                           (0x5B8U)
#define CRU_CLKSEL_CON174_ACLK_RGA3_ROOT_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON174_ACLK_RGA3_ROOT_DIV_MASK          (0x1FU << CRU_CLKSEL_CON174_ACLK_RGA3_ROOT_DIV_SHIFT)        /* 0x0000001F */
#define CRU_CLKSEL_CON174_ACLK_RGA3_ROOT_SEL_SHIFT         (5U)
#define CRU_CLKSEL_CON174_ACLK_RGA3_ROOT_SEL_MASK          (0x3U << CRU_CLKSEL_CON174_ACLK_RGA3_ROOT_SEL_SHIFT)         /* 0x00000060 */
#define CRU_CLKSEL_CON174_HCLK_RGA3_ROOT_SEL_SHIFT         (7U)
#define CRU_CLKSEL_CON174_HCLK_RGA3_ROOT_SEL_MASK          (0x3U << CRU_CLKSEL_CON174_HCLK_RGA3_ROOT_SEL_SHIFT)         /* 0x00000180 */
#define CRU_CLKSEL_CON174_CLK_RGA3_1_CORE_DIV_SHIFT        (9U)
#define CRU_CLKSEL_CON174_CLK_RGA3_1_CORE_DIV_MASK         (0x1FU << CRU_CLKSEL_CON174_CLK_RGA3_1_CORE_DIV_SHIFT)       /* 0x00003E00 */
#define CRU_CLKSEL_CON174_CLK_RGA3_1_CORE_SEL_SHIFT        (14U)
#define CRU_CLKSEL_CON174_CLK_RGA3_1_CORE_SEL_MASK         (0x3U << CRU_CLKSEL_CON174_CLK_RGA3_1_CORE_SEL_SHIFT)        /* 0x0000C000 */
/* CLKSEL_CON176 */
#define CRU_CLKSEL_CON176_OFFSET                           (0x5C0U)
#define CRU_CLKSEL_CON176_CLK_REF_PIPE_PHY0_PLL_SRC_DIV_SHIFT (0U)
#define CRU_CLKSEL_CON176_CLK_REF_PIPE_PHY0_PLL_SRC_DIV_MASK (0x3FU << CRU_CLKSEL_CON176_CLK_REF_PIPE_PHY0_PLL_SRC_DIV_SHIFT) /* 0x0000003F */
#define CRU_CLKSEL_CON176_CLK_REF_PIPE_PHY1_PLL_SRC_DIV_SHIFT (6U)
#define CRU_CLKSEL_CON176_CLK_REF_PIPE_PHY1_PLL_SRC_DIV_MASK (0x3FU << CRU_CLKSEL_CON176_CLK_REF_PIPE_PHY1_PLL_SRC_DIV_SHIFT) /* 0x00000FC0 */
/* CLKSEL_CON177 */
#define CRU_CLKSEL_CON177_OFFSET                           (0x5C4U)
#define CRU_CLKSEL_CON177_CLK_REF_PIPE_PHY2_PLL_SRC_DIV_SHIFT (0U)
#define CRU_CLKSEL_CON177_CLK_REF_PIPE_PHY2_PLL_SRC_DIV_MASK (0x3FU << CRU_CLKSEL_CON177_CLK_REF_PIPE_PHY2_PLL_SRC_DIV_SHIFT) /* 0x0000003F */
#define CRU_CLKSEL_CON177_CLK_REF_PIPE_PHY0_SEL_SHIFT      (6U)
#define CRU_CLKSEL_CON177_CLK_REF_PIPE_PHY0_SEL_MASK       (0x1U << CRU_CLKSEL_CON177_CLK_REF_PIPE_PHY0_SEL_SHIFT)      /* 0x00000040 */
#define CRU_CLKSEL_CON177_CLK_REF_PIPE_PHY1_SEL_SHIFT      (7U)
#define CRU_CLKSEL_CON177_CLK_REF_PIPE_PHY1_SEL_MASK       (0x1U << CRU_CLKSEL_CON177_CLK_REF_PIPE_PHY1_SEL_SHIFT)      /* 0x00000080 */
#define CRU_CLKSEL_CON177_CLK_REF_PIPE_PHY2_SEL_SHIFT      (8U)
#define CRU_CLKSEL_CON177_CLK_REF_PIPE_PHY2_SEL_MASK       (0x1U << CRU_CLKSEL_CON177_CLK_REF_PIPE_PHY2_SEL_SHIFT)      /* 0x00000100 */
/* GATE_CON00 */
#define CRU_GATE_CON00_OFFSET                              (0x800U)
#define CRU_GATE_CON00_CLK_MATRIX_50M_SRC_EN_SHIFT         (0U)
#define CRU_GATE_CON00_CLK_MATRIX_50M_SRC_EN_MASK          (0x1U << CRU_GATE_CON00_CLK_MATRIX_50M_SRC_EN_SHIFT)         /* 0x00000001 */
#define CRU_GATE_CON00_CLK_MATRIX_100M_SRC_EN_SHIFT        (1U)
#define CRU_GATE_CON00_CLK_MATRIX_100M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_100M_SRC_EN_SHIFT)        /* 0x00000002 */
#define CRU_GATE_CON00_CLK_MATRIX_150M_SRC_EN_SHIFT        (2U)
#define CRU_GATE_CON00_CLK_MATRIX_150M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_150M_SRC_EN_SHIFT)        /* 0x00000004 */
#define CRU_GATE_CON00_CLK_MATRIX_200M_SRC_EN_SHIFT        (3U)
#define CRU_GATE_CON00_CLK_MATRIX_200M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_200M_SRC_EN_SHIFT)        /* 0x00000008 */
#define CRU_GATE_CON00_CLK_MATRIX_250M_SRC_EN_SHIFT        (4U)
#define CRU_GATE_CON00_CLK_MATRIX_250M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_250M_SRC_EN_SHIFT)        /* 0x00000010 */
#define CRU_GATE_CON00_CLK_MATRIX_300M_SRC_EN_SHIFT        (5U)
#define CRU_GATE_CON00_CLK_MATRIX_300M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_300M_SRC_EN_SHIFT)        /* 0x00000020 */
#define CRU_GATE_CON00_CLK_MATRIX_350M_SRC_EN_SHIFT        (6U)
#define CRU_GATE_CON00_CLK_MATRIX_350M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_350M_SRC_EN_SHIFT)        /* 0x00000040 */
#define CRU_GATE_CON00_CLK_MATRIX_400M_SRC_EN_SHIFT        (7U)
#define CRU_GATE_CON00_CLK_MATRIX_400M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_400M_SRC_EN_SHIFT)        /* 0x00000080 */
#define CRU_GATE_CON00_CLK_MATRIX_450M_SRC_EN_SHIFT        (8U)
#define CRU_GATE_CON00_CLK_MATRIX_450M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_450M_SRC_EN_SHIFT)        /* 0x00000100 */
#define CRU_GATE_CON00_CLK_MATRIX_500M_SRC_EN_SHIFT        (9U)
#define CRU_GATE_CON00_CLK_MATRIX_500M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_500M_SRC_EN_SHIFT)        /* 0x00000200 */
#define CRU_GATE_CON00_CLK_MATRIX_600M_SRC_EN_SHIFT        (10U)
#define CRU_GATE_CON00_CLK_MATRIX_600M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_600M_SRC_EN_SHIFT)        /* 0x00000400 */
#define CRU_GATE_CON00_CLK_MATRIX_650M_SRC_EN_SHIFT        (11U)
#define CRU_GATE_CON00_CLK_MATRIX_650M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_650M_SRC_EN_SHIFT)        /* 0x00000800 */
#define CRU_GATE_CON00_CLK_MATRIX_700M_SRC_EN_SHIFT        (12U)
#define CRU_GATE_CON00_CLK_MATRIX_700M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_700M_SRC_EN_SHIFT)        /* 0x00001000 */
#define CRU_GATE_CON00_CLK_MATRIX_800M_SRC_EN_SHIFT        (13U)
#define CRU_GATE_CON00_CLK_MATRIX_800M_SRC_EN_MASK         (0x1U << CRU_GATE_CON00_CLK_MATRIX_800M_SRC_EN_SHIFT)        /* 0x00002000 */
#define CRU_GATE_CON00_CLK_MATRIX_1000M_SRC_EN_SHIFT       (14U)
#define CRU_GATE_CON00_CLK_MATRIX_1000M_SRC_EN_MASK        (0x1U << CRU_GATE_CON00_CLK_MATRIX_1000M_SRC_EN_SHIFT)       /* 0x00004000 */
#define CRU_GATE_CON00_CLK_MATRIX_1200M_SRC_EN_SHIFT       (15U)
#define CRU_GATE_CON00_CLK_MATRIX_1200M_SRC_EN_MASK        (0x1U << CRU_GATE_CON00_CLK_MATRIX_1200M_SRC_EN_SHIFT)       /* 0x00008000 */
/* GATE_CON01 */
#define CRU_GATE_CON01_OFFSET                              (0x804U)
#define CRU_GATE_CON01_ACLK_TOP_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON01_ACLK_TOP_ROOT_EN_MASK               (0x1U << CRU_GATE_CON01_ACLK_TOP_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON01_PCLK_TOP_ROOT_EN_SHIFT              (1U)
#define CRU_GATE_CON01_PCLK_TOP_ROOT_EN_MASK               (0x1U << CRU_GATE_CON01_PCLK_TOP_ROOT_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON01_ACLK_LOW_TOP_ROOT_EN_SHIFT          (2U)
#define CRU_GATE_CON01_ACLK_LOW_TOP_ROOT_EN_MASK           (0x1U << CRU_GATE_CON01_ACLK_LOW_TOP_ROOT_EN_SHIFT)          /* 0x00000004 */
#define CRU_GATE_CON01_ACLK_TOP_BIU_EN_SHIFT               (3U)
#define CRU_GATE_CON01_ACLK_TOP_BIU_EN_MASK                (0x1U << CRU_GATE_CON01_ACLK_TOP_BIU_EN_SHIFT)               /* 0x00000008 */
#define CRU_GATE_CON01_PCLK_TOP_BIU_EN_SHIFT               (4U)
#define CRU_GATE_CON01_PCLK_TOP_BIU_EN_MASK                (0x1U << CRU_GATE_CON01_PCLK_TOP_BIU_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON01_PCLK_CSIPHY0_EN_SHIFT               (6U)
#define CRU_GATE_CON01_PCLK_CSIPHY0_EN_MASK                (0x1U << CRU_GATE_CON01_PCLK_CSIPHY0_EN_SHIFT)               /* 0x00000040 */
#define CRU_GATE_CON01_PCLK_CSIPHY1_EN_SHIFT               (8U)
#define CRU_GATE_CON01_PCLK_CSIPHY1_EN_MASK                (0x1U << CRU_GATE_CON01_PCLK_CSIPHY1_EN_SHIFT)               /* 0x00000100 */
#define CRU_GATE_CON01_ACLK_TOP_M300_ROOT_EN_SHIFT         (10U)
#define CRU_GATE_CON01_ACLK_TOP_M300_ROOT_EN_MASK          (0x1U << CRU_GATE_CON01_ACLK_TOP_M300_ROOT_EN_SHIFT)         /* 0x00000400 */
#define CRU_GATE_CON01_ACLK_TOP_M500_ROOT_EN_SHIFT         (11U)
#define CRU_GATE_CON01_ACLK_TOP_M500_ROOT_EN_MASK          (0x1U << CRU_GATE_CON01_ACLK_TOP_M500_ROOT_EN_SHIFT)         /* 0x00000800 */
#define CRU_GATE_CON01_ACLK_TOP_M400_ROOT_EN_SHIFT         (12U)
#define CRU_GATE_CON01_ACLK_TOP_M400_ROOT_EN_MASK          (0x1U << CRU_GATE_CON01_ACLK_TOP_M400_ROOT_EN_SHIFT)         /* 0x00001000 */
#define CRU_GATE_CON01_ACLK_TOP_S200_ROOT_EN_SHIFT         (13U)
#define CRU_GATE_CON01_ACLK_TOP_S200_ROOT_EN_MASK          (0x1U << CRU_GATE_CON01_ACLK_TOP_S200_ROOT_EN_SHIFT)         /* 0x00002000 */
#define CRU_GATE_CON01_ACLK_TOP_S400_ROOT_EN_SHIFT         (14U)
#define CRU_GATE_CON01_ACLK_TOP_S400_ROOT_EN_MASK          (0x1U << CRU_GATE_CON01_ACLK_TOP_S400_ROOT_EN_SHIFT)         /* 0x00004000 */
#define CRU_GATE_CON01_ACLK_TOP_M500_BIU_EN_SHIFT          (15U)
#define CRU_GATE_CON01_ACLK_TOP_M500_BIU_EN_MASK           (0x1U << CRU_GATE_CON01_ACLK_TOP_M500_BIU_EN_SHIFT)          /* 0x00008000 */
/* GATE_CON02 */
#define CRU_GATE_CON02_OFFSET                              (0x808U)
#define CRU_GATE_CON02_ACLK_TOP_M400_BIU_EN_SHIFT          (0U)
#define CRU_GATE_CON02_ACLK_TOP_M400_BIU_EN_MASK           (0x1U << CRU_GATE_CON02_ACLK_TOP_M400_BIU_EN_SHIFT)          /* 0x00000001 */
#define CRU_GATE_CON02_ACLK_TOP_S200_BIU_EN_SHIFT          (1U)
#define CRU_GATE_CON02_ACLK_TOP_S200_BIU_EN_MASK           (0x1U << CRU_GATE_CON02_ACLK_TOP_S200_BIU_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON02_ACLK_TOP_S400_BIU_EN_SHIFT          (2U)
#define CRU_GATE_CON02_ACLK_TOP_S400_BIU_EN_MASK           (0x1U << CRU_GATE_CON02_ACLK_TOP_S400_BIU_EN_SHIFT)          /* 0x00000004 */
#define CRU_GATE_CON02_ACLK_TOP_M300_BIU_EN_SHIFT          (3U)
#define CRU_GATE_CON02_ACLK_TOP_M300_BIU_EN_MASK           (0x1U << CRU_GATE_CON02_ACLK_TOP_M300_BIU_EN_SHIFT)          /* 0x00000008 */
#define CRU_GATE_CON02_CLK_TESTOUT_TOP_EN_SHIFT            (4U)
#define CRU_GATE_CON02_CLK_TESTOUT_TOP_EN_MASK             (0x1U << CRU_GATE_CON02_CLK_TESTOUT_TOP_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON02_CLK_TESTOUT_GRP0_EN_SHIFT           (6U)
#define CRU_GATE_CON02_CLK_TESTOUT_GRP0_EN_MASK            (0x1U << CRU_GATE_CON02_CLK_TESTOUT_GRP0_EN_SHIFT)           /* 0x00000040 */
#define CRU_GATE_CON02_CLK_USBDP_COMBO_PHY0_IMMORTAL_EN_SHIFT (8U)
#define CRU_GATE_CON02_CLK_USBDP_COMBO_PHY0_IMMORTAL_EN_MASK (0x1U << CRU_GATE_CON02_CLK_USBDP_COMBO_PHY0_IMMORTAL_EN_SHIFT) /* 0x00000100 */
#define CRU_GATE_CON02_CLK_USBDP_COMBO_PHY1_IMMORTAL_EN_SHIFT (15U)
#define CRU_GATE_CON02_CLK_USBDP_COMBO_PHY1_IMMORTAL_EN_MASK (0x1U << CRU_GATE_CON02_CLK_USBDP_COMBO_PHY1_IMMORTAL_EN_SHIFT) /* 0x00008000 */
/* GATE_CON03 */
#define CRU_GATE_CON03_OFFSET                              (0x80CU)
#define CRU_GATE_CON03_PCLK_MIPI_DCPHY0_EN_SHIFT           (14U)
#define CRU_GATE_CON03_PCLK_MIPI_DCPHY0_EN_MASK            (0x1U << CRU_GATE_CON03_PCLK_MIPI_DCPHY0_EN_SHIFT)           /* 0x00004000 */
#define CRU_GATE_CON03_PCLK_MIPI_DCPHY0_GRF_EN_SHIFT       (15U)
#define CRU_GATE_CON03_PCLK_MIPI_DCPHY0_GRF_EN_MASK        (0x1U << CRU_GATE_CON03_PCLK_MIPI_DCPHY0_GRF_EN_SHIFT)       /* 0x00008000 */
/* GATE_CON04 */
#define CRU_GATE_CON04_OFFSET                              (0x810U)
#define CRU_GATE_CON04_PCLK_MIPI_DCPHY1_EN_SHIFT           (3U)
#define CRU_GATE_CON04_PCLK_MIPI_DCPHY1_EN_MASK            (0x1U << CRU_GATE_CON04_PCLK_MIPI_DCPHY1_EN_SHIFT)           /* 0x00000008 */
#define CRU_GATE_CON04_PCLK_MIPI_DCPHY1_GRF_EN_SHIFT       (4U)
#define CRU_GATE_CON04_PCLK_MIPI_DCPHY1_GRF_EN_MASK        (0x1U << CRU_GATE_CON04_PCLK_MIPI_DCPHY1_GRF_EN_SHIFT)       /* 0x00000010 */
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_CDPHY_EN_SHIFT     (5U)
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_CDPHY_EN_MASK      (0x1U << CRU_GATE_CON04_PCLK_APB2ASB_SLV_CDPHY_EN_SHIFT)     /* 0x00000020 */
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_CSIPHY_EN_SHIFT    (6U)
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_CSIPHY_EN_MASK     (0x1U << CRU_GATE_CON04_PCLK_APB2ASB_SLV_CSIPHY_EN_SHIFT)    /* 0x00000040 */
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_VCCIO3_5_EN_SHIFT  (7U)
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_VCCIO3_5_EN_MASK   (0x1U << CRU_GATE_CON04_PCLK_APB2ASB_SLV_VCCIO3_5_EN_SHIFT)  /* 0x00000080 */
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_VCCIO6_EN_SHIFT    (8U)
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_VCCIO6_EN_MASK     (0x1U << CRU_GATE_CON04_PCLK_APB2ASB_SLV_VCCIO6_EN_SHIFT)    /* 0x00000100 */
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_EMMCIO_EN_SHIFT    (9U)
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_EMMCIO_EN_MASK     (0x1U << CRU_GATE_CON04_PCLK_APB2ASB_SLV_EMMCIO_EN_SHIFT)    /* 0x00000200 */
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_IOC_TOP_EN_SHIFT   (10U)
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_IOC_TOP_EN_MASK    (0x1U << CRU_GATE_CON04_PCLK_APB2ASB_SLV_IOC_TOP_EN_SHIFT)   /* 0x00000400 */
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_IOC_RIGHT_EN_SHIFT (11U)
#define CRU_GATE_CON04_PCLK_APB2ASB_SLV_IOC_RIGHT_EN_MASK  (0x1U << CRU_GATE_CON04_PCLK_APB2ASB_SLV_IOC_RIGHT_EN_SHIFT) /* 0x00000800 */
/* GATE_CON05 */
#define CRU_GATE_CON05_OFFSET                              (0x814U)
#define CRU_GATE_CON05_PCLK_CRU_EN_SHIFT                   (0U)
#define CRU_GATE_CON05_PCLK_CRU_EN_MASK                    (0x1U << CRU_GATE_CON05_PCLK_CRU_EN_SHIFT)                   /* 0x00000001 */
#define CRU_GATE_CON05_MCLK_GMAC0_OUT_EN_SHIFT             (3U)
#define CRU_GATE_CON05_MCLK_GMAC0_OUT_EN_MASK              (0x1U << CRU_GATE_CON05_MCLK_GMAC0_OUT_EN_SHIFT)             /* 0x00000008 */
#define CRU_GATE_CON05_REFCLKO25M_ETH0_OUT_EN_SHIFT        (4U)
#define CRU_GATE_CON05_REFCLKO25M_ETH0_OUT_EN_MASK         (0x1U << CRU_GATE_CON05_REFCLKO25M_ETH0_OUT_EN_SHIFT)        /* 0x00000010 */
#define CRU_GATE_CON05_REFCLKO25M_ETH1_OUT_EN_SHIFT        (5U)
#define CRU_GATE_CON05_REFCLKO25M_ETH1_OUT_EN_MASK         (0x1U << CRU_GATE_CON05_REFCLKO25M_ETH1_OUT_EN_SHIFT)        /* 0x00000020 */
#define CRU_GATE_CON05_CLK_CIFOUT_OUT_EN_SHIFT             (6U)
#define CRU_GATE_CON05_CLK_CIFOUT_OUT_EN_MASK              (0x1U << CRU_GATE_CON05_CLK_CIFOUT_OUT_EN_SHIFT)             /* 0x00000040 */
#define CRU_GATE_CON05_ACLK_CHANNEL_SECURE2VO1USB_EN_SHIFT (7U)
#define CRU_GATE_CON05_ACLK_CHANNEL_SECURE2VO1USB_EN_MASK  (0x1U << CRU_GATE_CON05_ACLK_CHANNEL_SECURE2VO1USB_EN_SHIFT) /* 0x00000080 */
#define CRU_GATE_CON05_ACLK_CHANNEL_SECURE2CENTER_EN_SHIFT (8U)
#define CRU_GATE_CON05_ACLK_CHANNEL_SECURE2CENTER_EN_MASK  (0x1U << CRU_GATE_CON05_ACLK_CHANNEL_SECURE2CENTER_EN_SHIFT) /* 0x00000100 */
#define CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M0_EN_SHIFT      (9U)
#define CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M0_EN_MASK       (0x1U << CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M0_EN_SHIFT)      /* 0x00000200 */
#define CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M1_EN_SHIFT      (10U)
#define CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M1_EN_MASK       (0x1U << CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M1_EN_SHIFT)      /* 0x00000400 */
#define CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M2_EN_SHIFT      (11U)
#define CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M2_EN_MASK       (0x1U << CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M2_EN_SHIFT)      /* 0x00000800 */
#define CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M3_EN_SHIFT      (12U)
#define CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M3_EN_MASK       (0x1U << CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M3_EN_SHIFT)      /* 0x00001000 */
#define CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M4_EN_SHIFT      (13U)
#define CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M4_EN_MASK       (0x1U << CRU_GATE_CON05_CLK_MIPI_CAMERAOUT_M4_EN_SHIFT)      /* 0x00002000 */
#define CRU_GATE_CON05_HCLK_CHANNEL_SECURE2VO1USB_EN_SHIFT (14U)
#define CRU_GATE_CON05_HCLK_CHANNEL_SECURE2VO1USB_EN_MASK  (0x1U << CRU_GATE_CON05_HCLK_CHANNEL_SECURE2VO1USB_EN_SHIFT) /* 0x00004000 */
#define CRU_GATE_CON05_HCLK_CHANNEL_SECURE2CENTER_EN_SHIFT (15U)
#define CRU_GATE_CON05_HCLK_CHANNEL_SECURE2CENTER_EN_MASK  (0x1U << CRU_GATE_CON05_HCLK_CHANNEL_SECURE2CENTER_EN_SHIFT) /* 0x00008000 */
/* GATE_CON06 */
#define CRU_GATE_CON06_OFFSET                              (0x818U)
#define CRU_GATE_CON06_PCLK_CHANNEL_SECURE2VO1USB_EN_SHIFT (0U)
#define CRU_GATE_CON06_PCLK_CHANNEL_SECURE2VO1USB_EN_MASK  (0x1U << CRU_GATE_CON06_PCLK_CHANNEL_SECURE2VO1USB_EN_SHIFT) /* 0x00000001 */
#define CRU_GATE_CON06_PCLK_CHANNEL_SECURE2CENTER_EN_SHIFT (1U)
#define CRU_GATE_CON06_PCLK_CHANNEL_SECURE2CENTER_EN_MASK  (0x1U << CRU_GATE_CON06_PCLK_CHANNEL_SECURE2CENTER_EN_SHIFT) /* 0x00000002 */
/* GATE_CON07 */
#define CRU_GATE_CON07_OFFSET                              (0x81CU)
#define CRU_GATE_CON07_HCLK_AUDIO_ROOT_EN_SHIFT            (0U)
#define CRU_GATE_CON07_HCLK_AUDIO_ROOT_EN_MASK             (0x1U << CRU_GATE_CON07_HCLK_AUDIO_ROOT_EN_SHIFT)            /* 0x00000001 */
#define CRU_GATE_CON07_PCLK_AUDIO_ROOT_EN_SHIFT            (1U)
#define CRU_GATE_CON07_PCLK_AUDIO_ROOT_EN_MASK             (0x1U << CRU_GATE_CON07_PCLK_AUDIO_ROOT_EN_SHIFT)            /* 0x00000002 */
#define CRU_GATE_CON07_HCLK_AUDIO_BIU_EN_SHIFT             (2U)
#define CRU_GATE_CON07_HCLK_AUDIO_BIU_EN_MASK              (0x1U << CRU_GATE_CON07_HCLK_AUDIO_BIU_EN_SHIFT)             /* 0x00000004 */
#define CRU_GATE_CON07_PCLK_AUDIO_BIU_EN_SHIFT             (3U)
#define CRU_GATE_CON07_PCLK_AUDIO_BIU_EN_MASK              (0x1U << CRU_GATE_CON07_PCLK_AUDIO_BIU_EN_SHIFT)             /* 0x00000008 */
#define CRU_GATE_CON07_HCLK_I2S0_8CH_EN_SHIFT              (4U)
#define CRU_GATE_CON07_HCLK_I2S0_8CH_EN_MASK               (0x1U << CRU_GATE_CON07_HCLK_I2S0_8CH_EN_SHIFT)              /* 0x00000010 */
#define CRU_GATE_CON07_CLK_I2S0_8CH_TX_EN_SHIFT            (5U)
#define CRU_GATE_CON07_CLK_I2S0_8CH_TX_EN_MASK             (0x1U << CRU_GATE_CON07_CLK_I2S0_8CH_TX_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON07_CLK_I2S0_8CH_FRAC_TX_EN_SHIFT       (6U)
#define CRU_GATE_CON07_CLK_I2S0_8CH_FRAC_TX_EN_MASK        (0x1U << CRU_GATE_CON07_CLK_I2S0_8CH_FRAC_TX_EN_SHIFT)       /* 0x00000040 */
#define CRU_GATE_CON07_MCLK_I2S0_8CH_TX_EN_SHIFT           (7U)
#define CRU_GATE_CON07_MCLK_I2S0_8CH_TX_EN_MASK            (0x1U << CRU_GATE_CON07_MCLK_I2S0_8CH_TX_EN_SHIFT)           /* 0x00000080 */
#define CRU_GATE_CON07_CLK_I2S0_8CH_RX_EN_SHIFT            (8U)
#define CRU_GATE_CON07_CLK_I2S0_8CH_RX_EN_MASK             (0x1U << CRU_GATE_CON07_CLK_I2S0_8CH_RX_EN_SHIFT)            /* 0x00000100 */
#define CRU_GATE_CON07_CLK_I2S0_8CH_FRAC_RX_EN_SHIFT       (9U)
#define CRU_GATE_CON07_CLK_I2S0_8CH_FRAC_RX_EN_MASK        (0x1U << CRU_GATE_CON07_CLK_I2S0_8CH_FRAC_RX_EN_SHIFT)       /* 0x00000200 */
#define CRU_GATE_CON07_MCLK_I2S0_8CH_RX_EN_SHIFT           (10U)
#define CRU_GATE_CON07_MCLK_I2S0_8CH_RX_EN_MASK            (0x1U << CRU_GATE_CON07_MCLK_I2S0_8CH_RX_EN_SHIFT)           /* 0x00000400 */
#define CRU_GATE_CON07_PCLK_ACDCDIG_EN_SHIFT               (11U)
#define CRU_GATE_CON07_PCLK_ACDCDIG_EN_MASK                (0x1U << CRU_GATE_CON07_PCLK_ACDCDIG_EN_SHIFT)               /* 0x00000800 */
#define CRU_GATE_CON07_HCLK_I2S2_2CH_EN_SHIFT              (12U)
#define CRU_GATE_CON07_HCLK_I2S2_2CH_EN_MASK               (0x1U << CRU_GATE_CON07_HCLK_I2S2_2CH_EN_SHIFT)              /* 0x00001000 */
#define CRU_GATE_CON07_HCLK_I2S3_2CH_EN_SHIFT              (13U)
#define CRU_GATE_CON07_HCLK_I2S3_2CH_EN_MASK               (0x1U << CRU_GATE_CON07_HCLK_I2S3_2CH_EN_SHIFT)              /* 0x00002000 */
#define CRU_GATE_CON07_CLK_I2S2_2CH_EN_SHIFT               (14U)
#define CRU_GATE_CON07_CLK_I2S2_2CH_EN_MASK                (0x1U << CRU_GATE_CON07_CLK_I2S2_2CH_EN_SHIFT)               /* 0x00004000 */
#define CRU_GATE_CON07_CLK_I2S2_2CH_FRAC_EN_SHIFT          (15U)
#define CRU_GATE_CON07_CLK_I2S2_2CH_FRAC_EN_MASK           (0x1U << CRU_GATE_CON07_CLK_I2S2_2CH_FRAC_EN_SHIFT)          /* 0x00008000 */
/* GATE_CON08 */
#define CRU_GATE_CON08_OFFSET                              (0x820U)
#define CRU_GATE_CON08_MCLK_I2S2_2CH_EN_SHIFT              (0U)
#define CRU_GATE_CON08_MCLK_I2S2_2CH_EN_MASK               (0x1U << CRU_GATE_CON08_MCLK_I2S2_2CH_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON08_CLK_I2S3_2CH_EN_SHIFT               (1U)
#define CRU_GATE_CON08_CLK_I2S3_2CH_EN_MASK                (0x1U << CRU_GATE_CON08_CLK_I2S3_2CH_EN_SHIFT)               /* 0x00000002 */
#define CRU_GATE_CON08_CLK_I2S3_2CH_FRAC_EN_SHIFT          (2U)
#define CRU_GATE_CON08_CLK_I2S3_2CH_FRAC_EN_MASK           (0x1U << CRU_GATE_CON08_CLK_I2S3_2CH_FRAC_EN_SHIFT)          /* 0x00000004 */
#define CRU_GATE_CON08_MCLK_I2S3_2CH_EN_SHIFT              (3U)
#define CRU_GATE_CON08_MCLK_I2S3_2CH_EN_MASK               (0x1U << CRU_GATE_CON08_MCLK_I2S3_2CH_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON08_CLK_DAC_ACDCDIG_EN_SHIFT            (4U)
#define CRU_GATE_CON08_CLK_DAC_ACDCDIG_EN_MASK             (0x1U << CRU_GATE_CON08_CLK_DAC_ACDCDIG_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON08_HCLK_SPDIF0_EN_SHIFT                (14U)
#define CRU_GATE_CON08_HCLK_SPDIF0_EN_MASK                 (0x1U << CRU_GATE_CON08_HCLK_SPDIF0_EN_SHIFT)                /* 0x00004000 */
#define CRU_GATE_CON08_CLK_SPDIF0_EN_SHIFT                 (15U)
#define CRU_GATE_CON08_CLK_SPDIF0_EN_MASK                  (0x1U << CRU_GATE_CON08_CLK_SPDIF0_EN_SHIFT)                 /* 0x00008000 */
/* GATE_CON09 */
#define CRU_GATE_CON09_OFFSET                              (0x824U)
#define CRU_GATE_CON09_CLK_SPDIF0_FRAC_EN_SHIFT            (0U)
#define CRU_GATE_CON09_CLK_SPDIF0_FRAC_EN_MASK             (0x1U << CRU_GATE_CON09_CLK_SPDIF0_FRAC_EN_SHIFT)            /* 0x00000001 */
#define CRU_GATE_CON09_MCLK_SPDIF0_EN_SHIFT                (1U)
#define CRU_GATE_CON09_MCLK_SPDIF0_EN_MASK                 (0x1U << CRU_GATE_CON09_MCLK_SPDIF0_EN_SHIFT)                /* 0x00000002 */
#define CRU_GATE_CON09_HCLK_SPDIF1_EN_SHIFT                (2U)
#define CRU_GATE_CON09_HCLK_SPDIF1_EN_MASK                 (0x1U << CRU_GATE_CON09_HCLK_SPDIF1_EN_SHIFT)                /* 0x00000004 */
#define CRU_GATE_CON09_CLK_SPDIF1_EN_SHIFT                 (3U)
#define CRU_GATE_CON09_CLK_SPDIF1_EN_MASK                  (0x1U << CRU_GATE_CON09_CLK_SPDIF1_EN_SHIFT)                 /* 0x00000008 */
#define CRU_GATE_CON09_CLK_SPDIF1_FRAC_EN_SHIFT            (4U)
#define CRU_GATE_CON09_CLK_SPDIF1_FRAC_EN_MASK             (0x1U << CRU_GATE_CON09_CLK_SPDIF1_FRAC_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON09_MCLK_SPDIF1_EN_SHIFT                (5U)
#define CRU_GATE_CON09_MCLK_SPDIF1_EN_MASK                 (0x1U << CRU_GATE_CON09_MCLK_SPDIF1_EN_SHIFT)                /* 0x00000020 */
#define CRU_GATE_CON09_HCLK_PDM1_EN_SHIFT                  (6U)
#define CRU_GATE_CON09_HCLK_PDM1_EN_MASK                   (0x1U << CRU_GATE_CON09_HCLK_PDM1_EN_SHIFT)                  /* 0x00000040 */
#define CRU_GATE_CON09_MCLK_PDM1_EN_SHIFT                  (7U)
#define CRU_GATE_CON09_MCLK_PDM1_EN_MASK                   (0x1U << CRU_GATE_CON09_MCLK_PDM1_EN_SHIFT)                  /* 0x00000080 */
/* GATE_CON10 */
#define CRU_GATE_CON10_OFFSET                              (0x828U)
#define CRU_GATE_CON10_ACLK_BUS_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON10_ACLK_BUS_ROOT_EN_MASK               (0x1U << CRU_GATE_CON10_ACLK_BUS_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON10_ACLK_BUS_BIU_EN_SHIFT               (1U)
#define CRU_GATE_CON10_ACLK_BUS_BIU_EN_MASK                (0x1U << CRU_GATE_CON10_ACLK_BUS_BIU_EN_SHIFT)               /* 0x00000002 */
#define CRU_GATE_CON10_PCLK_BUS_BIU_EN_SHIFT               (2U)
#define CRU_GATE_CON10_PCLK_BUS_BIU_EN_MASK                (0x1U << CRU_GATE_CON10_PCLK_BUS_BIU_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON10_ACLK_GIC_EN_SHIFT                   (3U)
#define CRU_GATE_CON10_ACLK_GIC_EN_MASK                    (0x1U << CRU_GATE_CON10_ACLK_GIC_EN_SHIFT)                   /* 0x00000008 */
#define CRU_GATE_CON10_ACLK_DMAC0_EN_SHIFT                 (5U)
#define CRU_GATE_CON10_ACLK_DMAC0_EN_MASK                  (0x1U << CRU_GATE_CON10_ACLK_DMAC0_EN_SHIFT)                 /* 0x00000020 */
#define CRU_GATE_CON10_ACLK_DMAC1_EN_SHIFT                 (6U)
#define CRU_GATE_CON10_ACLK_DMAC1_EN_MASK                  (0x1U << CRU_GATE_CON10_ACLK_DMAC1_EN_SHIFT)                 /* 0x00000040 */
#define CRU_GATE_CON10_ACLK_DMAC2_EN_SHIFT                 (7U)
#define CRU_GATE_CON10_ACLK_DMAC2_EN_MASK                  (0x1U << CRU_GATE_CON10_ACLK_DMAC2_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON10_PCLK_I2C1_EN_SHIFT                  (8U)
#define CRU_GATE_CON10_PCLK_I2C1_EN_MASK                   (0x1U << CRU_GATE_CON10_PCLK_I2C1_EN_SHIFT)                  /* 0x00000100 */
#define CRU_GATE_CON10_PCLK_I2C2_EN_SHIFT                  (9U)
#define CRU_GATE_CON10_PCLK_I2C2_EN_MASK                   (0x1U << CRU_GATE_CON10_PCLK_I2C2_EN_SHIFT)                  /* 0x00000200 */
#define CRU_GATE_CON10_PCLK_I2C3_EN_SHIFT                  (10U)
#define CRU_GATE_CON10_PCLK_I2C3_EN_MASK                   (0x1U << CRU_GATE_CON10_PCLK_I2C3_EN_SHIFT)                  /* 0x00000400 */
#define CRU_GATE_CON10_PCLK_I2C4_EN_SHIFT                  (11U)
#define CRU_GATE_CON10_PCLK_I2C4_EN_MASK                   (0x1U << CRU_GATE_CON10_PCLK_I2C4_EN_SHIFT)                  /* 0x00000800 */
#define CRU_GATE_CON10_PCLK_I2C5_EN_SHIFT                  (12U)
#define CRU_GATE_CON10_PCLK_I2C5_EN_MASK                   (0x1U << CRU_GATE_CON10_PCLK_I2C5_EN_SHIFT)                  /* 0x00001000 */
#define CRU_GATE_CON10_PCLK_I2C6_EN_SHIFT                  (13U)
#define CRU_GATE_CON10_PCLK_I2C6_EN_MASK                   (0x1U << CRU_GATE_CON10_PCLK_I2C6_EN_SHIFT)                  /* 0x00002000 */
#define CRU_GATE_CON10_PCLK_I2C7_EN_SHIFT                  (14U)
#define CRU_GATE_CON10_PCLK_I2C7_EN_MASK                   (0x1U << CRU_GATE_CON10_PCLK_I2C7_EN_SHIFT)                  /* 0x00004000 */
#define CRU_GATE_CON10_PCLK_I2C8_EN_SHIFT                  (15U)
#define CRU_GATE_CON10_PCLK_I2C8_EN_MASK                   (0x1U << CRU_GATE_CON10_PCLK_I2C8_EN_SHIFT)                  /* 0x00008000 */
/* GATE_CON11 */
#define CRU_GATE_CON11_OFFSET                              (0x82CU)
#define CRU_GATE_CON11_CLK_I2C1_EN_SHIFT                   (0U)
#define CRU_GATE_CON11_CLK_I2C1_EN_MASK                    (0x1U << CRU_GATE_CON11_CLK_I2C1_EN_SHIFT)                   /* 0x00000001 */
#define CRU_GATE_CON11_CLK_I2C2_EN_SHIFT                   (1U)
#define CRU_GATE_CON11_CLK_I2C2_EN_MASK                    (0x1U << CRU_GATE_CON11_CLK_I2C2_EN_SHIFT)                   /* 0x00000002 */
#define CRU_GATE_CON11_CLK_I2C3_EN_SHIFT                   (2U)
#define CRU_GATE_CON11_CLK_I2C3_EN_MASK                    (0x1U << CRU_GATE_CON11_CLK_I2C3_EN_SHIFT)                   /* 0x00000004 */
#define CRU_GATE_CON11_CLK_I2C4_EN_SHIFT                   (3U)
#define CRU_GATE_CON11_CLK_I2C4_EN_MASK                    (0x1U << CRU_GATE_CON11_CLK_I2C4_EN_SHIFT)                   /* 0x00000008 */
#define CRU_GATE_CON11_CLK_I2C5_EN_SHIFT                   (4U)
#define CRU_GATE_CON11_CLK_I2C5_EN_MASK                    (0x1U << CRU_GATE_CON11_CLK_I2C5_EN_SHIFT)                   /* 0x00000010 */
#define CRU_GATE_CON11_CLK_I2C6_EN_SHIFT                   (5U)
#define CRU_GATE_CON11_CLK_I2C6_EN_MASK                    (0x1U << CRU_GATE_CON11_CLK_I2C6_EN_SHIFT)                   /* 0x00000020 */
#define CRU_GATE_CON11_CLK_I2C7_EN_SHIFT                   (6U)
#define CRU_GATE_CON11_CLK_I2C7_EN_MASK                    (0x1U << CRU_GATE_CON11_CLK_I2C7_EN_SHIFT)                   /* 0x00000040 */
#define CRU_GATE_CON11_CLK_I2C8_EN_SHIFT                   (7U)
#define CRU_GATE_CON11_CLK_I2C8_EN_MASK                    (0x1U << CRU_GATE_CON11_CLK_I2C8_EN_SHIFT)                   /* 0x00000080 */
#define CRU_GATE_CON11_PCLK_CAN0_EN_SHIFT                  (8U)
#define CRU_GATE_CON11_PCLK_CAN0_EN_MASK                   (0x1U << CRU_GATE_CON11_PCLK_CAN0_EN_SHIFT)                  /* 0x00000100 */
#define CRU_GATE_CON11_CLK_CAN0_EN_SHIFT                   (9U)
#define CRU_GATE_CON11_CLK_CAN0_EN_MASK                    (0x1U << CRU_GATE_CON11_CLK_CAN0_EN_SHIFT)                   /* 0x00000200 */
#define CRU_GATE_CON11_PCLK_CAN1_EN_SHIFT                  (10U)
#define CRU_GATE_CON11_PCLK_CAN1_EN_MASK                   (0x1U << CRU_GATE_CON11_PCLK_CAN1_EN_SHIFT)                  /* 0x00000400 */
#define CRU_GATE_CON11_CLK_CAN1_EN_SHIFT                   (11U)
#define CRU_GATE_CON11_CLK_CAN1_EN_MASK                    (0x1U << CRU_GATE_CON11_CLK_CAN1_EN_SHIFT)                   /* 0x00000800 */
#define CRU_GATE_CON11_PCLK_CAN2_EN_SHIFT                  (12U)
#define CRU_GATE_CON11_PCLK_CAN2_EN_MASK                   (0x1U << CRU_GATE_CON11_PCLK_CAN2_EN_SHIFT)                  /* 0x00001000 */
#define CRU_GATE_CON11_CLK_CAN2_EN_SHIFT                   (13U)
#define CRU_GATE_CON11_CLK_CAN2_EN_MASK                    (0x1U << CRU_GATE_CON11_CLK_CAN2_EN_SHIFT)                   /* 0x00002000 */
#define CRU_GATE_CON11_PCLK_SARADC_EN_SHIFT                (14U)
#define CRU_GATE_CON11_PCLK_SARADC_EN_MASK                 (0x1U << CRU_GATE_CON11_PCLK_SARADC_EN_SHIFT)                /* 0x00004000 */
#define CRU_GATE_CON11_CLK_SARADC_EN_SHIFT                 (15U)
#define CRU_GATE_CON11_CLK_SARADC_EN_MASK                  (0x1U << CRU_GATE_CON11_CLK_SARADC_EN_SHIFT)                 /* 0x00008000 */
/* GATE_CON12 */
#define CRU_GATE_CON12_OFFSET                              (0x830U)
#define CRU_GATE_CON12_PCLK_TSADC_EN_SHIFT                 (0U)
#define CRU_GATE_CON12_PCLK_TSADC_EN_MASK                  (0x1U << CRU_GATE_CON12_PCLK_TSADC_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON12_CLK_TSADC_EN_SHIFT                  (1U)
#define CRU_GATE_CON12_CLK_TSADC_EN_MASK                   (0x1U << CRU_GATE_CON12_CLK_TSADC_EN_SHIFT)                  /* 0x00000002 */
#define CRU_GATE_CON12_PCLK_UART1_EN_SHIFT                 (2U)
#define CRU_GATE_CON12_PCLK_UART1_EN_MASK                  (0x1U << CRU_GATE_CON12_PCLK_UART1_EN_SHIFT)                 /* 0x00000004 */
#define CRU_GATE_CON12_PCLK_UART2_EN_SHIFT                 (3U)
#define CRU_GATE_CON12_PCLK_UART2_EN_MASK                  (0x1U << CRU_GATE_CON12_PCLK_UART2_EN_SHIFT)                 /* 0x00000008 */
#define CRU_GATE_CON12_PCLK_UART3_EN_SHIFT                 (4U)
#define CRU_GATE_CON12_PCLK_UART3_EN_MASK                  (0x1U << CRU_GATE_CON12_PCLK_UART3_EN_SHIFT)                 /* 0x00000010 */
#define CRU_GATE_CON12_PCLK_UART4_EN_SHIFT                 (5U)
#define CRU_GATE_CON12_PCLK_UART4_EN_MASK                  (0x1U << CRU_GATE_CON12_PCLK_UART4_EN_SHIFT)                 /* 0x00000020 */
#define CRU_GATE_CON12_PCLK_UART5_EN_SHIFT                 (6U)
#define CRU_GATE_CON12_PCLK_UART5_EN_MASK                  (0x1U << CRU_GATE_CON12_PCLK_UART5_EN_SHIFT)                 /* 0x00000040 */
#define CRU_GATE_CON12_PCLK_UART6_EN_SHIFT                 (7U)
#define CRU_GATE_CON12_PCLK_UART6_EN_MASK                  (0x1U << CRU_GATE_CON12_PCLK_UART6_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON12_PCLK_UART7_EN_SHIFT                 (8U)
#define CRU_GATE_CON12_PCLK_UART7_EN_MASK                  (0x1U << CRU_GATE_CON12_PCLK_UART7_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON12_PCLK_UART8_EN_SHIFT                 (9U)
#define CRU_GATE_CON12_PCLK_UART8_EN_MASK                  (0x1U << CRU_GATE_CON12_PCLK_UART8_EN_SHIFT)                 /* 0x00000200 */
#define CRU_GATE_CON12_PCLK_UART9_EN_SHIFT                 (10U)
#define CRU_GATE_CON12_PCLK_UART9_EN_MASK                  (0x1U << CRU_GATE_CON12_PCLK_UART9_EN_SHIFT)                 /* 0x00000400 */
#define CRU_GATE_CON12_CLK_UART1_EN_SHIFT                  (11U)
#define CRU_GATE_CON12_CLK_UART1_EN_MASK                   (0x1U << CRU_GATE_CON12_CLK_UART1_EN_SHIFT)                  /* 0x00000800 */
#define CRU_GATE_CON12_CLK_UART1_FRAC_EN_SHIFT             (12U)
#define CRU_GATE_CON12_CLK_UART1_FRAC_EN_MASK              (0x1U << CRU_GATE_CON12_CLK_UART1_FRAC_EN_SHIFT)             /* 0x00001000 */
#define CRU_GATE_CON12_SCLK_UART1_EN_SHIFT                 (13U)
#define CRU_GATE_CON12_SCLK_UART1_EN_MASK                  (0x1U << CRU_GATE_CON12_SCLK_UART1_EN_SHIFT)                 /* 0x00002000 */
#define CRU_GATE_CON12_CLK_UART2_EN_SHIFT                  (14U)
#define CRU_GATE_CON12_CLK_UART2_EN_MASK                   (0x1U << CRU_GATE_CON12_CLK_UART2_EN_SHIFT)                  /* 0x00004000 */
#define CRU_GATE_CON12_CLK_UART2_FRAC_EN_SHIFT             (15U)
#define CRU_GATE_CON12_CLK_UART2_FRAC_EN_MASK              (0x1U << CRU_GATE_CON12_CLK_UART2_FRAC_EN_SHIFT)             /* 0x00008000 */
/* GATE_CON13 */
#define CRU_GATE_CON13_OFFSET                              (0x834U)
#define CRU_GATE_CON13_SCLK_UART2_EN_SHIFT                 (0U)
#define CRU_GATE_CON13_SCLK_UART2_EN_MASK                  (0x1U << CRU_GATE_CON13_SCLK_UART2_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON13_CLK_UART3_EN_SHIFT                  (1U)
#define CRU_GATE_CON13_CLK_UART3_EN_MASK                   (0x1U << CRU_GATE_CON13_CLK_UART3_EN_SHIFT)                  /* 0x00000002 */
#define CRU_GATE_CON13_CLK_UART3_FRAC_EN_SHIFT             (2U)
#define CRU_GATE_CON13_CLK_UART3_FRAC_EN_MASK              (0x1U << CRU_GATE_CON13_CLK_UART3_FRAC_EN_SHIFT)             /* 0x00000004 */
#define CRU_GATE_CON13_SCLK_UART3_EN_SHIFT                 (3U)
#define CRU_GATE_CON13_SCLK_UART3_EN_MASK                  (0x1U << CRU_GATE_CON13_SCLK_UART3_EN_SHIFT)                 /* 0x00000008 */
#define CRU_GATE_CON13_CLK_UART4_EN_SHIFT                  (4U)
#define CRU_GATE_CON13_CLK_UART4_EN_MASK                   (0x1U << CRU_GATE_CON13_CLK_UART4_EN_SHIFT)                  /* 0x00000010 */
#define CRU_GATE_CON13_CLK_UART4_FRAC_EN_SHIFT             (5U)
#define CRU_GATE_CON13_CLK_UART4_FRAC_EN_MASK              (0x1U << CRU_GATE_CON13_CLK_UART4_FRAC_EN_SHIFT)             /* 0x00000020 */
#define CRU_GATE_CON13_SCLK_UART4_EN_SHIFT                 (6U)
#define CRU_GATE_CON13_SCLK_UART4_EN_MASK                  (0x1U << CRU_GATE_CON13_SCLK_UART4_EN_SHIFT)                 /* 0x00000040 */
#define CRU_GATE_CON13_CLK_UART5_EN_SHIFT                  (7U)
#define CRU_GATE_CON13_CLK_UART5_EN_MASK                   (0x1U << CRU_GATE_CON13_CLK_UART5_EN_SHIFT)                  /* 0x00000080 */
#define CRU_GATE_CON13_CLK_UART5_FRAC_EN_SHIFT             (8U)
#define CRU_GATE_CON13_CLK_UART5_FRAC_EN_MASK              (0x1U << CRU_GATE_CON13_CLK_UART5_FRAC_EN_SHIFT)             /* 0x00000100 */
#define CRU_GATE_CON13_SCLK_UART5_EN_SHIFT                 (9U)
#define CRU_GATE_CON13_SCLK_UART5_EN_MASK                  (0x1U << CRU_GATE_CON13_SCLK_UART5_EN_SHIFT)                 /* 0x00000200 */
#define CRU_GATE_CON13_CLK_UART6_EN_SHIFT                  (10U)
#define CRU_GATE_CON13_CLK_UART6_EN_MASK                   (0x1U << CRU_GATE_CON13_CLK_UART6_EN_SHIFT)                  /* 0x00000400 */
#define CRU_GATE_CON13_CLK_UART6_FRAC_EN_SHIFT             (11U)
#define CRU_GATE_CON13_CLK_UART6_FRAC_EN_MASK              (0x1U << CRU_GATE_CON13_CLK_UART6_FRAC_EN_SHIFT)             /* 0x00000800 */
#define CRU_GATE_CON13_SCLK_UART6_EN_SHIFT                 (12U)
#define CRU_GATE_CON13_SCLK_UART6_EN_MASK                  (0x1U << CRU_GATE_CON13_SCLK_UART6_EN_SHIFT)                 /* 0x00001000 */
#define CRU_GATE_CON13_CLK_UART7_EN_SHIFT                  (13U)
#define CRU_GATE_CON13_CLK_UART7_EN_MASK                   (0x1U << CRU_GATE_CON13_CLK_UART7_EN_SHIFT)                  /* 0x00002000 */
#define CRU_GATE_CON13_CLK_UART7_FRAC_EN_SHIFT             (14U)
#define CRU_GATE_CON13_CLK_UART7_FRAC_EN_MASK              (0x1U << CRU_GATE_CON13_CLK_UART7_FRAC_EN_SHIFT)             /* 0x00004000 */
#define CRU_GATE_CON13_SCLK_UART7_EN_SHIFT                 (15U)
#define CRU_GATE_CON13_SCLK_UART7_EN_MASK                  (0x1U << CRU_GATE_CON13_SCLK_UART7_EN_SHIFT)                 /* 0x00008000 */
/* GATE_CON14 */
#define CRU_GATE_CON14_OFFSET                              (0x838U)
#define CRU_GATE_CON14_CLK_UART8_EN_SHIFT                  (0U)
#define CRU_GATE_CON14_CLK_UART8_EN_MASK                   (0x1U << CRU_GATE_CON14_CLK_UART8_EN_SHIFT)                  /* 0x00000001 */
#define CRU_GATE_CON14_CLK_UART8_FRAC_EN_SHIFT             (1U)
#define CRU_GATE_CON14_CLK_UART8_FRAC_EN_MASK              (0x1U << CRU_GATE_CON14_CLK_UART8_FRAC_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON14_SCLK_UART8_EN_SHIFT                 (2U)
#define CRU_GATE_CON14_SCLK_UART8_EN_MASK                  (0x1U << CRU_GATE_CON14_SCLK_UART8_EN_SHIFT)                 /* 0x00000004 */
#define CRU_GATE_CON14_CLK_UART9_EN_SHIFT                  (3U)
#define CRU_GATE_CON14_CLK_UART9_EN_MASK                   (0x1U << CRU_GATE_CON14_CLK_UART9_EN_SHIFT)                  /* 0x00000008 */
#define CRU_GATE_CON14_CLK_UART9_FRAC_EN_SHIFT             (4U)
#define CRU_GATE_CON14_CLK_UART9_FRAC_EN_MASK              (0x1U << CRU_GATE_CON14_CLK_UART9_FRAC_EN_SHIFT)             /* 0x00000010 */
#define CRU_GATE_CON14_SCLK_UART9_EN_SHIFT                 (5U)
#define CRU_GATE_CON14_SCLK_UART9_EN_MASK                  (0x1U << CRU_GATE_CON14_SCLK_UART9_EN_SHIFT)                 /* 0x00000020 */
#define CRU_GATE_CON14_PCLK_SPI0_EN_SHIFT                  (6U)
#define CRU_GATE_CON14_PCLK_SPI0_EN_MASK                   (0x1U << CRU_GATE_CON14_PCLK_SPI0_EN_SHIFT)                  /* 0x00000040 */
#define CRU_GATE_CON14_PCLK_SPI1_EN_SHIFT                  (7U)
#define CRU_GATE_CON14_PCLK_SPI1_EN_MASK                   (0x1U << CRU_GATE_CON14_PCLK_SPI1_EN_SHIFT)                  /* 0x00000080 */
#define CRU_GATE_CON14_PCLK_SPI2_EN_SHIFT                  (8U)
#define CRU_GATE_CON14_PCLK_SPI2_EN_MASK                   (0x1U << CRU_GATE_CON14_PCLK_SPI2_EN_SHIFT)                  /* 0x00000100 */
#define CRU_GATE_CON14_PCLK_SPI3_EN_SHIFT                  (9U)
#define CRU_GATE_CON14_PCLK_SPI3_EN_MASK                   (0x1U << CRU_GATE_CON14_PCLK_SPI3_EN_SHIFT)                  /* 0x00000200 */
#define CRU_GATE_CON14_PCLK_SPI4_EN_SHIFT                  (10U)
#define CRU_GATE_CON14_PCLK_SPI4_EN_MASK                   (0x1U << CRU_GATE_CON14_PCLK_SPI4_EN_SHIFT)                  /* 0x00000400 */
#define CRU_GATE_CON14_CLK_SPI0_EN_SHIFT                   (11U)
#define CRU_GATE_CON14_CLK_SPI0_EN_MASK                    (0x1U << CRU_GATE_CON14_CLK_SPI0_EN_SHIFT)                   /* 0x00000800 */
#define CRU_GATE_CON14_CLK_SPI1_EN_SHIFT                   (12U)
#define CRU_GATE_CON14_CLK_SPI1_EN_MASK                    (0x1U << CRU_GATE_CON14_CLK_SPI1_EN_SHIFT)                   /* 0x00001000 */
#define CRU_GATE_CON14_CLK_SPI2_EN_SHIFT                   (13U)
#define CRU_GATE_CON14_CLK_SPI2_EN_MASK                    (0x1U << CRU_GATE_CON14_CLK_SPI2_EN_SHIFT)                   /* 0x00002000 */
#define CRU_GATE_CON14_CLK_SPI3_EN_SHIFT                   (14U)
#define CRU_GATE_CON14_CLK_SPI3_EN_MASK                    (0x1U << CRU_GATE_CON14_CLK_SPI3_EN_SHIFT)                   /* 0x00004000 */
#define CRU_GATE_CON14_CLK_SPI4_EN_SHIFT                   (15U)
#define CRU_GATE_CON14_CLK_SPI4_EN_MASK                    (0x1U << CRU_GATE_CON14_CLK_SPI4_EN_SHIFT)                   /* 0x00008000 */
/* GATE_CON15 */
#define CRU_GATE_CON15_OFFSET                              (0x83CU)
#define CRU_GATE_CON15_PCLK_WDT0_EN_SHIFT                  (0U)
#define CRU_GATE_CON15_PCLK_WDT0_EN_MASK                   (0x1U << CRU_GATE_CON15_PCLK_WDT0_EN_SHIFT)                  /* 0x00000001 */
#define CRU_GATE_CON15_TCLK_WDT0_EN_SHIFT                  (1U)
#define CRU_GATE_CON15_TCLK_WDT0_EN_MASK                   (0x1U << CRU_GATE_CON15_TCLK_WDT0_EN_SHIFT)                  /* 0x00000002 */
#define CRU_GATE_CON15_PCLK_SYS_GRF_EN_SHIFT               (2U)
#define CRU_GATE_CON15_PCLK_SYS_GRF_EN_MASK                (0x1U << CRU_GATE_CON15_PCLK_SYS_GRF_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON15_PCLK_PWM1_EN_SHIFT                  (3U)
#define CRU_GATE_CON15_PCLK_PWM1_EN_MASK                   (0x1U << CRU_GATE_CON15_PCLK_PWM1_EN_SHIFT)                  /* 0x00000008 */
#define CRU_GATE_CON15_CLK_PWM1_EN_SHIFT                   (4U)
#define CRU_GATE_CON15_CLK_PWM1_EN_MASK                    (0x1U << CRU_GATE_CON15_CLK_PWM1_EN_SHIFT)                   /* 0x00000010 */
#define CRU_GATE_CON15_CLK_PWM1_CAPTURE_EN_SHIFT           (5U)
#define CRU_GATE_CON15_CLK_PWM1_CAPTURE_EN_MASK            (0x1U << CRU_GATE_CON15_CLK_PWM1_CAPTURE_EN_SHIFT)           /* 0x00000020 */
#define CRU_GATE_CON15_PCLK_PWM2_EN_SHIFT                  (6U)
#define CRU_GATE_CON15_PCLK_PWM2_EN_MASK                   (0x1U << CRU_GATE_CON15_PCLK_PWM2_EN_SHIFT)                  /* 0x00000040 */
#define CRU_GATE_CON15_CLK_PWM2_EN_SHIFT                   (7U)
#define CRU_GATE_CON15_CLK_PWM2_EN_MASK                    (0x1U << CRU_GATE_CON15_CLK_PWM2_EN_SHIFT)                   /* 0x00000080 */
#define CRU_GATE_CON15_CLK_PWM2_CAPTURE_EN_SHIFT           (8U)
#define CRU_GATE_CON15_CLK_PWM2_CAPTURE_EN_MASK            (0x1U << CRU_GATE_CON15_CLK_PWM2_CAPTURE_EN_SHIFT)           /* 0x00000100 */
#define CRU_GATE_CON15_PCLK_PWM3_EN_SHIFT                  (9U)
#define CRU_GATE_CON15_PCLK_PWM3_EN_MASK                   (0x1U << CRU_GATE_CON15_PCLK_PWM3_EN_SHIFT)                  /* 0x00000200 */
#define CRU_GATE_CON15_CLK_PWM3_EN_SHIFT                   (10U)
#define CRU_GATE_CON15_CLK_PWM3_EN_MASK                    (0x1U << CRU_GATE_CON15_CLK_PWM3_EN_SHIFT)                   /* 0x00000400 */
#define CRU_GATE_CON15_CLK_PWM3_CAPTURE_EN_SHIFT           (11U)
#define CRU_GATE_CON15_CLK_PWM3_CAPTURE_EN_MASK            (0x1U << CRU_GATE_CON15_CLK_PWM3_CAPTURE_EN_SHIFT)           /* 0x00000800 */
#define CRU_GATE_CON15_PCLK_BUSTIMER0_EN_SHIFT             (12U)
#define CRU_GATE_CON15_PCLK_BUSTIMER0_EN_MASK              (0x1U << CRU_GATE_CON15_PCLK_BUSTIMER0_EN_SHIFT)             /* 0x00001000 */
#define CRU_GATE_CON15_PCLK_BUSTIMER1_EN_SHIFT             (13U)
#define CRU_GATE_CON15_PCLK_BUSTIMER1_EN_MASK              (0x1U << CRU_GATE_CON15_PCLK_BUSTIMER1_EN_SHIFT)             /* 0x00002000 */
#define CRU_GATE_CON15_CLK_BUSTIMER_ROOT_EN_SHIFT          (14U)
#define CRU_GATE_CON15_CLK_BUSTIMER_ROOT_EN_MASK           (0x1U << CRU_GATE_CON15_CLK_BUSTIMER_ROOT_EN_SHIFT)          /* 0x00004000 */
#define CRU_GATE_CON15_CLK_BUSTIMER0_EN_SHIFT              (15U)
#define CRU_GATE_CON15_CLK_BUSTIMER0_EN_MASK               (0x1U << CRU_GATE_CON15_CLK_BUSTIMER0_EN_SHIFT)              /* 0x00008000 */
/* GATE_CON16 */
#define CRU_GATE_CON16_OFFSET                              (0x840U)
#define CRU_GATE_CON16_CLK_BUSTIMER1_EN_SHIFT              (0U)
#define CRU_GATE_CON16_CLK_BUSTIMER1_EN_MASK               (0x1U << CRU_GATE_CON16_CLK_BUSTIMER1_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON16_CLK_BUSTIMER2_EN_SHIFT              (1U)
#define CRU_GATE_CON16_CLK_BUSTIMER2_EN_MASK               (0x1U << CRU_GATE_CON16_CLK_BUSTIMER2_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON16_CLK_BUSTIMER3_EN_SHIFT              (2U)
#define CRU_GATE_CON16_CLK_BUSTIMER3_EN_MASK               (0x1U << CRU_GATE_CON16_CLK_BUSTIMER3_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON16_CLK_BUSTIMER4_EN_SHIFT              (3U)
#define CRU_GATE_CON16_CLK_BUSTIMER4_EN_MASK               (0x1U << CRU_GATE_CON16_CLK_BUSTIMER4_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON16_CLK_BUSTIMER5_EN_SHIFT              (4U)
#define CRU_GATE_CON16_CLK_BUSTIMER5_EN_MASK               (0x1U << CRU_GATE_CON16_CLK_BUSTIMER5_EN_SHIFT)              /* 0x00000010 */
#define CRU_GATE_CON16_CLK_BUSTIMER6_EN_SHIFT              (5U)
#define CRU_GATE_CON16_CLK_BUSTIMER6_EN_MASK               (0x1U << CRU_GATE_CON16_CLK_BUSTIMER6_EN_SHIFT)              /* 0x00000020 */
#define CRU_GATE_CON16_CLK_BUSTIMER7_EN_SHIFT              (6U)
#define CRU_GATE_CON16_CLK_BUSTIMER7_EN_MASK               (0x1U << CRU_GATE_CON16_CLK_BUSTIMER7_EN_SHIFT)              /* 0x00000040 */
#define CRU_GATE_CON16_CLK_BUSTIMER8_EN_SHIFT              (7U)
#define CRU_GATE_CON16_CLK_BUSTIMER8_EN_MASK               (0x1U << CRU_GATE_CON16_CLK_BUSTIMER8_EN_SHIFT)              /* 0x00000080 */
#define CRU_GATE_CON16_CLK_BUSTIMER9_EN_SHIFT              (8U)
#define CRU_GATE_CON16_CLK_BUSTIMER9_EN_MASK               (0x1U << CRU_GATE_CON16_CLK_BUSTIMER9_EN_SHIFT)              /* 0x00000100 */
#define CRU_GATE_CON16_CLK_BUSTIMER10_EN_SHIFT             (9U)
#define CRU_GATE_CON16_CLK_BUSTIMER10_EN_MASK              (0x1U << CRU_GATE_CON16_CLK_BUSTIMER10_EN_SHIFT)             /* 0x00000200 */
#define CRU_GATE_CON16_CLK_BUSTIMER11_EN_SHIFT             (10U)
#define CRU_GATE_CON16_CLK_BUSTIMER11_EN_MASK              (0x1U << CRU_GATE_CON16_CLK_BUSTIMER11_EN_SHIFT)             /* 0x00000400 */
#define CRU_GATE_CON16_PCLK_MAILBOX0_EN_SHIFT              (11U)
#define CRU_GATE_CON16_PCLK_MAILBOX0_EN_MASK               (0x1U << CRU_GATE_CON16_PCLK_MAILBOX0_EN_SHIFT)              /* 0x00000800 */
#define CRU_GATE_CON16_PCLK_MAILBOX1_EN_SHIFT              (12U)
#define CRU_GATE_CON16_PCLK_MAILBOX1_EN_MASK               (0x1U << CRU_GATE_CON16_PCLK_MAILBOX1_EN_SHIFT)              /* 0x00001000 */
#define CRU_GATE_CON16_PCLK_MAILBOX2_EN_SHIFT              (13U)
#define CRU_GATE_CON16_PCLK_MAILBOX2_EN_MASK               (0x1U << CRU_GATE_CON16_PCLK_MAILBOX2_EN_SHIFT)              /* 0x00002000 */
#define CRU_GATE_CON16_PCLK_GPIO1_EN_SHIFT                 (14U)
#define CRU_GATE_CON16_PCLK_GPIO1_EN_MASK                  (0x1U << CRU_GATE_CON16_PCLK_GPIO1_EN_SHIFT)                 /* 0x00004000 */
#define CRU_GATE_CON16_DBCLK_GPIO1_EN_SHIFT                (15U)
#define CRU_GATE_CON16_DBCLK_GPIO1_EN_MASK                 (0x1U << CRU_GATE_CON16_DBCLK_GPIO1_EN_SHIFT)                /* 0x00008000 */
/* GATE_CON17 */
#define CRU_GATE_CON17_OFFSET                              (0x844U)
#define CRU_GATE_CON17_PCLK_GPIO2_EN_SHIFT                 (0U)
#define CRU_GATE_CON17_PCLK_GPIO2_EN_MASK                  (0x1U << CRU_GATE_CON17_PCLK_GPIO2_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON17_DBCLK_GPIO2_EN_SHIFT                (1U)
#define CRU_GATE_CON17_DBCLK_GPIO2_EN_MASK                 (0x1U << CRU_GATE_CON17_DBCLK_GPIO2_EN_SHIFT)                /* 0x00000002 */
#define CRU_GATE_CON17_PCLK_GPIO3_EN_SHIFT                 (2U)
#define CRU_GATE_CON17_PCLK_GPIO3_EN_MASK                  (0x1U << CRU_GATE_CON17_PCLK_GPIO3_EN_SHIFT)                 /* 0x00000004 */
#define CRU_GATE_CON17_DBCLK_GPIO3_EN_SHIFT                (3U)
#define CRU_GATE_CON17_DBCLK_GPIO3_EN_MASK                 (0x1U << CRU_GATE_CON17_DBCLK_GPIO3_EN_SHIFT)                /* 0x00000008 */
#define CRU_GATE_CON17_PCLK_GPIO4_EN_SHIFT                 (4U)
#define CRU_GATE_CON17_PCLK_GPIO4_EN_MASK                  (0x1U << CRU_GATE_CON17_PCLK_GPIO4_EN_SHIFT)                 /* 0x00000010 */
#define CRU_GATE_CON17_DBCLK_GPIO4_EN_SHIFT                (5U)
#define CRU_GATE_CON17_DBCLK_GPIO4_EN_MASK                 (0x1U << CRU_GATE_CON17_DBCLK_GPIO4_EN_SHIFT)                /* 0x00000020 */
#define CRU_GATE_CON17_ACLK_DECOM_EN_SHIFT                 (6U)
#define CRU_GATE_CON17_ACLK_DECOM_EN_MASK                  (0x1U << CRU_GATE_CON17_ACLK_DECOM_EN_SHIFT)                 /* 0x00000040 */
#define CRU_GATE_CON17_PCLK_DECOM_EN_SHIFT                 (7U)
#define CRU_GATE_CON17_PCLK_DECOM_EN_MASK                  (0x1U << CRU_GATE_CON17_PCLK_DECOM_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON17_DCLK_DECOM_EN_SHIFT                 (8U)
#define CRU_GATE_CON17_DCLK_DECOM_EN_MASK                  (0x1U << CRU_GATE_CON17_DCLK_DECOM_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON17_PCLK_TOP_EN_SHIFT                   (9U)
#define CRU_GATE_CON17_PCLK_TOP_EN_MASK                    (0x1U << CRU_GATE_CON17_PCLK_TOP_EN_SHIFT)                   /* 0x00000200 */
#define CRU_GATE_CON17_ACLK_GICADB_GIC2CORE_BUS_EN_SHIFT   (11U)
#define CRU_GATE_CON17_ACLK_GICADB_GIC2CORE_BUS_EN_MASK    (0x1U << CRU_GATE_CON17_ACLK_GICADB_GIC2CORE_BUS_EN_SHIFT)   /* 0x00000800 */
#define CRU_GATE_CON17_PCLK_DFT2APB_EN_SHIFT               (12U)
#define CRU_GATE_CON17_PCLK_DFT2APB_EN_MASK                (0x1U << CRU_GATE_CON17_PCLK_DFT2APB_EN_SHIFT)               /* 0x00001000 */
#define CRU_GATE_CON17_PCLK_APB2ASB_MST_TOP_EN_SHIFT       (13U)
#define CRU_GATE_CON17_PCLK_APB2ASB_MST_TOP_EN_MASK        (0x1U << CRU_GATE_CON17_PCLK_APB2ASB_MST_TOP_EN_SHIFT)       /* 0x00002000 */
#define CRU_GATE_CON17_PCLK_APB2ASB_MST_CDPHY_EN_SHIFT     (14U)
#define CRU_GATE_CON17_PCLK_APB2ASB_MST_CDPHY_EN_MASK      (0x1U << CRU_GATE_CON17_PCLK_APB2ASB_MST_CDPHY_EN_SHIFT)     /* 0x00004000 */
#define CRU_GATE_CON17_PCLK_APB2ASB_MST_BOT_RIGHT_EN_SHIFT (15U)
#define CRU_GATE_CON17_PCLK_APB2ASB_MST_BOT_RIGHT_EN_MASK  (0x1U << CRU_GATE_CON17_PCLK_APB2ASB_MST_BOT_RIGHT_EN_SHIFT) /* 0x00008000 */
/* GATE_CON18 */
#define CRU_GATE_CON18_OFFSET                              (0x848U)
#define CRU_GATE_CON18_PCLK_APB2ASB_MST_IOC_TOP_EN_SHIFT   (0U)
#define CRU_GATE_CON18_PCLK_APB2ASB_MST_IOC_TOP_EN_MASK    (0x1U << CRU_GATE_CON18_PCLK_APB2ASB_MST_IOC_TOP_EN_SHIFT)   /* 0x00000001 */
#define CRU_GATE_CON18_PCLK_APB2ASB_MST_IOC_RIGHT_EN_SHIFT (1U)
#define CRU_GATE_CON18_PCLK_APB2ASB_MST_IOC_RIGHT_EN_MASK  (0x1U << CRU_GATE_CON18_PCLK_APB2ASB_MST_IOC_RIGHT_EN_SHIFT) /* 0x00000002 */
#define CRU_GATE_CON18_PCLK_APB2ASB_MST_CSIPHY_EN_SHIFT    (2U)
#define CRU_GATE_CON18_PCLK_APB2ASB_MST_CSIPHY_EN_MASK     (0x1U << CRU_GATE_CON18_PCLK_APB2ASB_MST_CSIPHY_EN_SHIFT)    /* 0x00000004 */
#define CRU_GATE_CON18_PCLK_APB2ASB_MST_VCCIO3_5_EN_SHIFT  (3U)
#define CRU_GATE_CON18_PCLK_APB2ASB_MST_VCCIO3_5_EN_MASK   (0x1U << CRU_GATE_CON18_PCLK_APB2ASB_MST_VCCIO3_5_EN_SHIFT)  /* 0x00000008 */
#define CRU_GATE_CON18_PCLK_APB2ASB_MST_VCCIO6_EN_SHIFT    (4U)
#define CRU_GATE_CON18_PCLK_APB2ASB_MST_VCCIO6_EN_MASK     (0x1U << CRU_GATE_CON18_PCLK_APB2ASB_MST_VCCIO6_EN_SHIFT)    /* 0x00000010 */
#define CRU_GATE_CON18_PCLK_APB2ASB_MST_EMMCIO_EN_SHIFT    (5U)
#define CRU_GATE_CON18_PCLK_APB2ASB_MST_EMMCIO_EN_MASK     (0x1U << CRU_GATE_CON18_PCLK_APB2ASB_MST_EMMCIO_EN_SHIFT)    /* 0x00000020 */
#define CRU_GATE_CON18_ACLK_SPINLOCK_EN_SHIFT              (6U)
#define CRU_GATE_CON18_ACLK_SPINLOCK_EN_MASK               (0x1U << CRU_GATE_CON18_ACLK_SPINLOCK_EN_SHIFT)              /* 0x00000040 */
#define CRU_GATE_CON18_PCLK_OTPC_NS_EN_SHIFT               (9U)
#define CRU_GATE_CON18_PCLK_OTPC_NS_EN_MASK                (0x1U << CRU_GATE_CON18_PCLK_OTPC_NS_EN_SHIFT)               /* 0x00000200 */
#define CRU_GATE_CON18_CLK_OTPC_NS_EN_SHIFT                (10U)
#define CRU_GATE_CON18_CLK_OTPC_NS_EN_MASK                 (0x1U << CRU_GATE_CON18_CLK_OTPC_NS_EN_SHIFT)                /* 0x00000400 */
#define CRU_GATE_CON18_CLK_OTPC_ARB_EN_SHIFT               (11U)
#define CRU_GATE_CON18_CLK_OTPC_ARB_EN_MASK                (0x1U << CRU_GATE_CON18_CLK_OTPC_ARB_EN_SHIFT)               /* 0x00000800 */
#define CRU_GATE_CON18_CLK_OTPC_AUTO_RD_EN_SHIFT           (12U)
#define CRU_GATE_CON18_CLK_OTPC_AUTO_RD_EN_MASK            (0x1U << CRU_GATE_CON18_CLK_OTPC_AUTO_RD_EN_SHIFT)           /* 0x00001000 */
#define CRU_GATE_CON18_CLK_OTP_PHY_EN_SHIFT                (13U)
#define CRU_GATE_CON18_CLK_OTP_PHY_EN_MASK                 (0x1U << CRU_GATE_CON18_CLK_OTP_PHY_EN_SHIFT)                /* 0x00002000 */
/* GATE_CON19 */
#define CRU_GATE_CON19_OFFSET                              (0x84CU)
#define CRU_GATE_CON19_PCLK_BUSIOC_EN_SHIFT                (0U)
#define CRU_GATE_CON19_PCLK_BUSIOC_EN_MASK                 (0x1U << CRU_GATE_CON19_PCLK_BUSIOC_EN_SHIFT)                /* 0x00000001 */
#define CRU_GATE_CON19_CLK_BISRINTF_PLLSRC_EN_SHIFT        (1U)
#define CRU_GATE_CON19_CLK_BISRINTF_PLLSRC_EN_MASK         (0x1U << CRU_GATE_CON19_CLK_BISRINTF_PLLSRC_EN_SHIFT)        /* 0x00000002 */
#define CRU_GATE_CON19_CLK_BISRINTF_EN_SHIFT               (2U)
#define CRU_GATE_CON19_CLK_BISRINTF_EN_MASK                (0x1U << CRU_GATE_CON19_CLK_BISRINTF_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON19_PCLK_PMU2_EN_SHIFT                  (3U)
#define CRU_GATE_CON19_PCLK_PMU2_EN_MASK                   (0x1U << CRU_GATE_CON19_PCLK_PMU2_EN_SHIFT)                  /* 0x00000008 */
#define CRU_GATE_CON19_PCLK_PMUCM0_INTMUX_EN_SHIFT         (4U)
#define CRU_GATE_CON19_PCLK_PMUCM0_INTMUX_EN_MASK          (0x1U << CRU_GATE_CON19_PCLK_PMUCM0_INTMUX_EN_SHIFT)         /* 0x00000010 */
#define CRU_GATE_CON19_PCLK_DDRCM0_INTMUX_EN_SHIFT         (5U)
#define CRU_GATE_CON19_PCLK_DDRCM0_INTMUX_EN_MASK          (0x1U << CRU_GATE_CON19_PCLK_DDRCM0_INTMUX_EN_SHIFT)         /* 0x00000020 */
/* GATE_CON20 */
#define CRU_GATE_CON20_OFFSET                              (0x850U)
#define CRU_GATE_CON20_PCLK_DDR_DFICTL_CH0_EN_SHIFT        (0U)
#define CRU_GATE_CON20_PCLK_DDR_DFICTL_CH0_EN_MASK         (0x1U << CRU_GATE_CON20_PCLK_DDR_DFICTL_CH0_EN_SHIFT)        /* 0x00000001 */
#define CRU_GATE_CON20_PCLK_DDR_MON_CH0_EN_SHIFT           (1U)
#define CRU_GATE_CON20_PCLK_DDR_MON_CH0_EN_MASK            (0x1U << CRU_GATE_CON20_PCLK_DDR_MON_CH0_EN_SHIFT)           /* 0x00000002 */
#define CRU_GATE_CON20_PCLK_DDR_STANDBY_CH0_EN_SHIFT       (2U)
#define CRU_GATE_CON20_PCLK_DDR_STANDBY_CH0_EN_MASK        (0x1U << CRU_GATE_CON20_PCLK_DDR_STANDBY_CH0_EN_SHIFT)       /* 0x00000004 */
#define CRU_GATE_CON20_PCLK_DDR_UPCTL_CH0_EN_SHIFT         (3U)
#define CRU_GATE_CON20_PCLK_DDR_UPCTL_CH0_EN_MASK          (0x1U << CRU_GATE_CON20_PCLK_DDR_UPCTL_CH0_EN_SHIFT)         /* 0x00000008 */
#define CRU_GATE_CON20_TMCLK_DDR_MON_CH0_EN_SHIFT          (4U)
#define CRU_GATE_CON20_TMCLK_DDR_MON_CH0_EN_MASK           (0x1U << CRU_GATE_CON20_TMCLK_DDR_MON_CH0_EN_SHIFT)          /* 0x00000010 */
#define CRU_GATE_CON20_PCLK_DDR_GRF_CH01_EN_SHIFT          (5U)
#define CRU_GATE_CON20_PCLK_DDR_GRF_CH01_EN_MASK           (0x1U << CRU_GATE_CON20_PCLK_DDR_GRF_CH01_EN_SHIFT)          /* 0x00000020 */
#define CRU_GATE_CON20_CLK_DFI_CH0_EN_SHIFT                (6U)
#define CRU_GATE_CON20_CLK_DFI_CH0_EN_MASK                 (0x1U << CRU_GATE_CON20_CLK_DFI_CH0_EN_SHIFT)                /* 0x00000040 */
#define CRU_GATE_CON20_CLK_SBR_CH0_EN_SHIFT                (7U)
#define CRU_GATE_CON20_CLK_SBR_CH0_EN_MASK                 (0x1U << CRU_GATE_CON20_CLK_SBR_CH0_EN_SHIFT)                /* 0x00000080 */
#define CRU_GATE_CON20_CLK_DDR_UPCTL_CH0_EN_SHIFT          (8U)
#define CRU_GATE_CON20_CLK_DDR_UPCTL_CH0_EN_MASK           (0x1U << CRU_GATE_CON20_CLK_DDR_UPCTL_CH0_EN_SHIFT)          /* 0x00000100 */
#define CRU_GATE_CON20_CLK_DDR_DFICTL_CH0_EN_SHIFT         (9U)
#define CRU_GATE_CON20_CLK_DDR_DFICTL_CH0_EN_MASK          (0x1U << CRU_GATE_CON20_CLK_DDR_DFICTL_CH0_EN_SHIFT)         /* 0x00000200 */
#define CRU_GATE_CON20_CLK_DDR_MON_CH0_EN_SHIFT            (10U)
#define CRU_GATE_CON20_CLK_DDR_MON_CH0_EN_MASK             (0x1U << CRU_GATE_CON20_CLK_DDR_MON_CH0_EN_SHIFT)            /* 0x00000400 */
#define CRU_GATE_CON20_CLK_DDR_STANDBY_CH0_EN_SHIFT        (11U)
#define CRU_GATE_CON20_CLK_DDR_STANDBY_CH0_EN_MASK         (0x1U << CRU_GATE_CON20_CLK_DDR_STANDBY_CH0_EN_SHIFT)        /* 0x00000800 */
#define CRU_GATE_CON20_ACLK_DDR_UPCTL_CH0_EN_SHIFT         (12U)
#define CRU_GATE_CON20_ACLK_DDR_UPCTL_CH0_EN_MASK          (0x1U << CRU_GATE_CON20_ACLK_DDR_UPCTL_CH0_EN_SHIFT)         /* 0x00001000 */
#define CRU_GATE_CON20_PCLK_DDR_DFICTL_CH1_EN_SHIFT        (13U)
#define CRU_GATE_CON20_PCLK_DDR_DFICTL_CH1_EN_MASK         (0x1U << CRU_GATE_CON20_PCLK_DDR_DFICTL_CH1_EN_SHIFT)        /* 0x00002000 */
#define CRU_GATE_CON20_PCLK_DDR_MON_CH1_EN_SHIFT           (14U)
#define CRU_GATE_CON20_PCLK_DDR_MON_CH1_EN_MASK            (0x1U << CRU_GATE_CON20_PCLK_DDR_MON_CH1_EN_SHIFT)           /* 0x00004000 */
#define CRU_GATE_CON20_PCLK_DDR_STANDBY_CH1_EN_SHIFT       (15U)
#define CRU_GATE_CON20_PCLK_DDR_STANDBY_CH1_EN_MASK        (0x1U << CRU_GATE_CON20_PCLK_DDR_STANDBY_CH1_EN_SHIFT)       /* 0x00008000 */
/* GATE_CON21 */
#define CRU_GATE_CON21_OFFSET                              (0x854U)
#define CRU_GATE_CON21_PCLK_DDR_UPCTL_CH1_EN_SHIFT         (0U)
#define CRU_GATE_CON21_PCLK_DDR_UPCTL_CH1_EN_MASK          (0x1U << CRU_GATE_CON21_PCLK_DDR_UPCTL_CH1_EN_SHIFT)         /* 0x00000001 */
#define CRU_GATE_CON21_TMCLK_DDR_MON_CH1_EN_SHIFT          (1U)
#define CRU_GATE_CON21_TMCLK_DDR_MON_CH1_EN_MASK           (0x1U << CRU_GATE_CON21_TMCLK_DDR_MON_CH1_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON21_CLK_DFI_CH1_EN_SHIFT                (2U)
#define CRU_GATE_CON21_CLK_DFI_CH1_EN_MASK                 (0x1U << CRU_GATE_CON21_CLK_DFI_CH1_EN_SHIFT)                /* 0x00000004 */
#define CRU_GATE_CON21_CLK_SBR_CH1_EN_SHIFT                (3U)
#define CRU_GATE_CON21_CLK_SBR_CH1_EN_MASK                 (0x1U << CRU_GATE_CON21_CLK_SBR_CH1_EN_SHIFT)                /* 0x00000008 */
#define CRU_GATE_CON21_CLK_DDR_UPCTL_CH1_EN_SHIFT          (4U)
#define CRU_GATE_CON21_CLK_DDR_UPCTL_CH1_EN_MASK           (0x1U << CRU_GATE_CON21_CLK_DDR_UPCTL_CH1_EN_SHIFT)          /* 0x00000010 */
#define CRU_GATE_CON21_CLK_DDR_DFICTL_CH1_EN_SHIFT         (5U)
#define CRU_GATE_CON21_CLK_DDR_DFICTL_CH1_EN_MASK          (0x1U << CRU_GATE_CON21_CLK_DDR_DFICTL_CH1_EN_SHIFT)         /* 0x00000020 */
#define CRU_GATE_CON21_CLK_DDR_MON_CH1_EN_SHIFT            (6U)
#define CRU_GATE_CON21_CLK_DDR_MON_CH1_EN_MASK             (0x1U << CRU_GATE_CON21_CLK_DDR_MON_CH1_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON21_CLK_DDR_STANDBY_CH1_EN_SHIFT        (7U)
#define CRU_GATE_CON21_CLK_DDR_STANDBY_CH1_EN_MASK         (0x1U << CRU_GATE_CON21_CLK_DDR_STANDBY_CH1_EN_SHIFT)        /* 0x00000080 */
#define CRU_GATE_CON21_ACLK_DDR_UPCTL_CH1_EN_SHIFT         (8U)
#define CRU_GATE_CON21_ACLK_DDR_UPCTL_CH1_EN_MASK          (0x1U << CRU_GATE_CON21_ACLK_DDR_UPCTL_CH1_EN_SHIFT)         /* 0x00000100 */
#define CRU_GATE_CON21_ACLK_DDR_DDRSCH0_EN_SHIFT           (13U)
#define CRU_GATE_CON21_ACLK_DDR_DDRSCH0_EN_MASK            (0x1U << CRU_GATE_CON21_ACLK_DDR_DDRSCH0_EN_SHIFT)           /* 0x00002000 */
#define CRU_GATE_CON21_ACLK_DDR_RS_DDRSCH0_EN_SHIFT        (14U)
#define CRU_GATE_CON21_ACLK_DDR_RS_DDRSCH0_EN_MASK         (0x1U << CRU_GATE_CON21_ACLK_DDR_RS_DDRSCH0_EN_SHIFT)        /* 0x00004000 */
#define CRU_GATE_CON21_ACLK_DDR_FRS_DDRSCH0_EN_SHIFT       (15U)
#define CRU_GATE_CON21_ACLK_DDR_FRS_DDRSCH0_EN_MASK        (0x1U << CRU_GATE_CON21_ACLK_DDR_FRS_DDRSCH0_EN_SHIFT)       /* 0x00008000 */
/* GATE_CON22 */
#define CRU_GATE_CON22_OFFSET                              (0x858U)
#define CRU_GATE_CON22_ACLK_DDR_SCRAMBLE0_EN_SHIFT         (0U)
#define CRU_GATE_CON22_ACLK_DDR_SCRAMBLE0_EN_MASK          (0x1U << CRU_GATE_CON22_ACLK_DDR_SCRAMBLE0_EN_SHIFT)         /* 0x00000001 */
#define CRU_GATE_CON22_ACLK_DDR_FRS_SCRAMBLE0_EN_SHIFT     (1U)
#define CRU_GATE_CON22_ACLK_DDR_FRS_SCRAMBLE0_EN_MASK      (0x1U << CRU_GATE_CON22_ACLK_DDR_FRS_SCRAMBLE0_EN_SHIFT)     /* 0x00000002 */
#define CRU_GATE_CON22_ACLK_DDR_DDRSCH1_EN_SHIFT           (2U)
#define CRU_GATE_CON22_ACLK_DDR_DDRSCH1_EN_MASK            (0x1U << CRU_GATE_CON22_ACLK_DDR_DDRSCH1_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON22_ACLK_DDR_RS_DDRSCH1_EN_SHIFT        (3U)
#define CRU_GATE_CON22_ACLK_DDR_RS_DDRSCH1_EN_MASK         (0x1U << CRU_GATE_CON22_ACLK_DDR_RS_DDRSCH1_EN_SHIFT)        /* 0x00000008 */
#define CRU_GATE_CON22_ACLK_DDR_FRS_DDRSCH1_EN_SHIFT       (4U)
#define CRU_GATE_CON22_ACLK_DDR_FRS_DDRSCH1_EN_MASK        (0x1U << CRU_GATE_CON22_ACLK_DDR_FRS_DDRSCH1_EN_SHIFT)       /* 0x00000010 */
#define CRU_GATE_CON22_ACLK_DDR_SCRAMBLE1_EN_SHIFT         (5U)
#define CRU_GATE_CON22_ACLK_DDR_SCRAMBLE1_EN_MASK          (0x1U << CRU_GATE_CON22_ACLK_DDR_SCRAMBLE1_EN_SHIFT)         /* 0x00000020 */
#define CRU_GATE_CON22_ACLK_DDR_FRS_SCRAMBLE1_EN_SHIFT     (6U)
#define CRU_GATE_CON22_ACLK_DDR_FRS_SCRAMBLE1_EN_MASK      (0x1U << CRU_GATE_CON22_ACLK_DDR_FRS_SCRAMBLE1_EN_SHIFT)     /* 0x00000040 */
#define CRU_GATE_CON22_PCLK_DDR_DDRSCH0_EN_SHIFT           (7U)
#define CRU_GATE_CON22_PCLK_DDR_DDRSCH0_EN_MASK            (0x1U << CRU_GATE_CON22_PCLK_DDR_DDRSCH0_EN_SHIFT)           /* 0x00000080 */
#define CRU_GATE_CON22_PCLK_DDR_DDRSCH1_EN_SHIFT           (8U)
#define CRU_GATE_CON22_PCLK_DDR_DDRSCH1_EN_MASK            (0x1U << CRU_GATE_CON22_PCLK_DDR_DDRSCH1_EN_SHIFT)           /* 0x00000100 */
#define CRU_GATE_CON22_CLK_TESTOUT_DDR01_EN_SHIFT          (9U)
#define CRU_GATE_CON22_CLK_TESTOUT_DDR01_EN_MASK           (0x1U << CRU_GATE_CON22_CLK_TESTOUT_DDR01_EN_SHIFT)          /* 0x00000200 */
/* GATE_CON23 */
#define CRU_GATE_CON23_OFFSET                              (0x85CU)
#define CRU_GATE_CON23_PCLK_DDR_DFICTL_CH2_EN_SHIFT        (0U)
#define CRU_GATE_CON23_PCLK_DDR_DFICTL_CH2_EN_MASK         (0x1U << CRU_GATE_CON23_PCLK_DDR_DFICTL_CH2_EN_SHIFT)        /* 0x00000001 */
#define CRU_GATE_CON23_PCLK_DDR_MON_CH2_EN_SHIFT           (1U)
#define CRU_GATE_CON23_PCLK_DDR_MON_CH2_EN_MASK            (0x1U << CRU_GATE_CON23_PCLK_DDR_MON_CH2_EN_SHIFT)           /* 0x00000002 */
#define CRU_GATE_CON23_PCLK_DDR_STANDBY_CH2_EN_SHIFT       (2U)
#define CRU_GATE_CON23_PCLK_DDR_STANDBY_CH2_EN_MASK        (0x1U << CRU_GATE_CON23_PCLK_DDR_STANDBY_CH2_EN_SHIFT)       /* 0x00000004 */
#define CRU_GATE_CON23_PCLK_DDR_UPCTL_CH2_EN_SHIFT         (3U)
#define CRU_GATE_CON23_PCLK_DDR_UPCTL_CH2_EN_MASK          (0x1U << CRU_GATE_CON23_PCLK_DDR_UPCTL_CH2_EN_SHIFT)         /* 0x00000008 */
#define CRU_GATE_CON23_TMCLK_DDR_MON_CH2_EN_SHIFT          (4U)
#define CRU_GATE_CON23_TMCLK_DDR_MON_CH2_EN_MASK           (0x1U << CRU_GATE_CON23_TMCLK_DDR_MON_CH2_EN_SHIFT)          /* 0x00000010 */
#define CRU_GATE_CON23_PCLK_DDR_GRF_CH23_EN_SHIFT          (5U)
#define CRU_GATE_CON23_PCLK_DDR_GRF_CH23_EN_MASK           (0x1U << CRU_GATE_CON23_PCLK_DDR_GRF_CH23_EN_SHIFT)          /* 0x00000020 */
#define CRU_GATE_CON23_CLK_DFI_CH2_EN_SHIFT                (6U)
#define CRU_GATE_CON23_CLK_DFI_CH2_EN_MASK                 (0x1U << CRU_GATE_CON23_CLK_DFI_CH2_EN_SHIFT)                /* 0x00000040 */
#define CRU_GATE_CON23_CLK_SBR_CH2_EN_SHIFT                (7U)
#define CRU_GATE_CON23_CLK_SBR_CH2_EN_MASK                 (0x1U << CRU_GATE_CON23_CLK_SBR_CH2_EN_SHIFT)                /* 0x00000080 */
#define CRU_GATE_CON23_CLK_DDR_UPCTL_CH2_EN_SHIFT          (8U)
#define CRU_GATE_CON23_CLK_DDR_UPCTL_CH2_EN_MASK           (0x1U << CRU_GATE_CON23_CLK_DDR_UPCTL_CH2_EN_SHIFT)          /* 0x00000100 */
#define CRU_GATE_CON23_CLK_DDR_DFICTL_CH2_EN_SHIFT         (9U)
#define CRU_GATE_CON23_CLK_DDR_DFICTL_CH2_EN_MASK          (0x1U << CRU_GATE_CON23_CLK_DDR_DFICTL_CH2_EN_SHIFT)         /* 0x00000200 */
#define CRU_GATE_CON23_CLK_DDR_MON_CH2_EN_SHIFT            (10U)
#define CRU_GATE_CON23_CLK_DDR_MON_CH2_EN_MASK             (0x1U << CRU_GATE_CON23_CLK_DDR_MON_CH2_EN_SHIFT)            /* 0x00000400 */
#define CRU_GATE_CON23_CLK_DDR_STANDBY_CH2_EN_SHIFT        (11U)
#define CRU_GATE_CON23_CLK_DDR_STANDBY_CH2_EN_MASK         (0x1U << CRU_GATE_CON23_CLK_DDR_STANDBY_CH2_EN_SHIFT)        /* 0x00000800 */
#define CRU_GATE_CON23_ACLK_DDR_UPCTL_CH2_EN_SHIFT         (12U)
#define CRU_GATE_CON23_ACLK_DDR_UPCTL_CH2_EN_MASK          (0x1U << CRU_GATE_CON23_ACLK_DDR_UPCTL_CH2_EN_SHIFT)         /* 0x00001000 */
#define CRU_GATE_CON23_PCLK_DDR_DFICTL_CH3_EN_SHIFT        (13U)
#define CRU_GATE_CON23_PCLK_DDR_DFICTL_CH3_EN_MASK         (0x1U << CRU_GATE_CON23_PCLK_DDR_DFICTL_CH3_EN_SHIFT)        /* 0x00002000 */
#define CRU_GATE_CON23_PCLK_DDR_MON_CH3_EN_SHIFT           (14U)
#define CRU_GATE_CON23_PCLK_DDR_MON_CH3_EN_MASK            (0x1U << CRU_GATE_CON23_PCLK_DDR_MON_CH3_EN_SHIFT)           /* 0x00004000 */
#define CRU_GATE_CON23_PCLK_DDR_STANDBY_CH3_EN_SHIFT       (15U)
#define CRU_GATE_CON23_PCLK_DDR_STANDBY_CH3_EN_MASK        (0x1U << CRU_GATE_CON23_PCLK_DDR_STANDBY_CH3_EN_SHIFT)       /* 0x00008000 */
/* GATE_CON24 */
#define CRU_GATE_CON24_OFFSET                              (0x860U)
#define CRU_GATE_CON24_PCLK_DDR_UPCTL_CH3_EN_SHIFT         (0U)
#define CRU_GATE_CON24_PCLK_DDR_UPCTL_CH3_EN_MASK          (0x1U << CRU_GATE_CON24_PCLK_DDR_UPCTL_CH3_EN_SHIFT)         /* 0x00000001 */
#define CRU_GATE_CON24_TMCLK_DDR_MON_CH3_EN_SHIFT          (1U)
#define CRU_GATE_CON24_TMCLK_DDR_MON_CH3_EN_MASK           (0x1U << CRU_GATE_CON24_TMCLK_DDR_MON_CH3_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON24_CLK_DFI_CH3_EN_SHIFT                (2U)
#define CRU_GATE_CON24_CLK_DFI_CH3_EN_MASK                 (0x1U << CRU_GATE_CON24_CLK_DFI_CH3_EN_SHIFT)                /* 0x00000004 */
#define CRU_GATE_CON24_CLK_SBR_CH3_EN_SHIFT                (3U)
#define CRU_GATE_CON24_CLK_SBR_CH3_EN_MASK                 (0x1U << CRU_GATE_CON24_CLK_SBR_CH3_EN_SHIFT)                /* 0x00000008 */
#define CRU_GATE_CON24_CLK_DDR_UPCTL_CH3_EN_SHIFT          (4U)
#define CRU_GATE_CON24_CLK_DDR_UPCTL_CH3_EN_MASK           (0x1U << CRU_GATE_CON24_CLK_DDR_UPCTL_CH3_EN_SHIFT)          /* 0x00000010 */
#define CRU_GATE_CON24_CLK_DDR_DFICTL_CH3_EN_SHIFT         (5U)
#define CRU_GATE_CON24_CLK_DDR_DFICTL_CH3_EN_MASK          (0x1U << CRU_GATE_CON24_CLK_DDR_DFICTL_CH3_EN_SHIFT)         /* 0x00000020 */
#define CRU_GATE_CON24_CLK_DDR_MON_CH3_EN_SHIFT            (6U)
#define CRU_GATE_CON24_CLK_DDR_MON_CH3_EN_MASK             (0x1U << CRU_GATE_CON24_CLK_DDR_MON_CH3_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON24_CLK_DDR_STANDBY_CH3_EN_SHIFT        (7U)
#define CRU_GATE_CON24_CLK_DDR_STANDBY_CH3_EN_MASK         (0x1U << CRU_GATE_CON24_CLK_DDR_STANDBY_CH3_EN_SHIFT)        /* 0x00000080 */
#define CRU_GATE_CON24_ACLK_DDR_UPCTL_CH3_EN_SHIFT         (8U)
#define CRU_GATE_CON24_ACLK_DDR_UPCTL_CH3_EN_MASK          (0x1U << CRU_GATE_CON24_ACLK_DDR_UPCTL_CH3_EN_SHIFT)         /* 0x00000100 */
#define CRU_GATE_CON24_ACLK_DDR_DDRSCH2_EN_SHIFT           (13U)
#define CRU_GATE_CON24_ACLK_DDR_DDRSCH2_EN_MASK            (0x1U << CRU_GATE_CON24_ACLK_DDR_DDRSCH2_EN_SHIFT)           /* 0x00002000 */
#define CRU_GATE_CON24_ACLK_DDR_RS_DDRSCH2_EN_SHIFT        (14U)
#define CRU_GATE_CON24_ACLK_DDR_RS_DDRSCH2_EN_MASK         (0x1U << CRU_GATE_CON24_ACLK_DDR_RS_DDRSCH2_EN_SHIFT)        /* 0x00004000 */
#define CRU_GATE_CON24_ACLK_DDR_FRS_DDRSCH2_EN_SHIFT       (15U)
#define CRU_GATE_CON24_ACLK_DDR_FRS_DDRSCH2_EN_MASK        (0x1U << CRU_GATE_CON24_ACLK_DDR_FRS_DDRSCH2_EN_SHIFT)       /* 0x00008000 */
/* GATE_CON25 */
#define CRU_GATE_CON25_OFFSET                              (0x864U)
#define CRU_GATE_CON25_ACLK_DDR_SCRAMBLE2_EN_SHIFT         (0U)
#define CRU_GATE_CON25_ACLK_DDR_SCRAMBLE2_EN_MASK          (0x1U << CRU_GATE_CON25_ACLK_DDR_SCRAMBLE2_EN_SHIFT)         /* 0x00000001 */
#define CRU_GATE_CON25_ACLK_DDR_FRS_SCRAMBLE2_EN_SHIFT     (1U)
#define CRU_GATE_CON25_ACLK_DDR_FRS_SCRAMBLE2_EN_MASK      (0x1U << CRU_GATE_CON25_ACLK_DDR_FRS_SCRAMBLE2_EN_SHIFT)     /* 0x00000002 */
#define CRU_GATE_CON25_ACLK_DDR_DDRSCH3_EN_SHIFT           (2U)
#define CRU_GATE_CON25_ACLK_DDR_DDRSCH3_EN_MASK            (0x1U << CRU_GATE_CON25_ACLK_DDR_DDRSCH3_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON25_ACLK_DDR_RS_DDRSCH3_EN_SHIFT        (3U)
#define CRU_GATE_CON25_ACLK_DDR_RS_DDRSCH3_EN_MASK         (0x1U << CRU_GATE_CON25_ACLK_DDR_RS_DDRSCH3_EN_SHIFT)        /* 0x00000008 */
#define CRU_GATE_CON25_ACLK_DDR_FRS_DDRSCH3_EN_SHIFT       (4U)
#define CRU_GATE_CON25_ACLK_DDR_FRS_DDRSCH3_EN_MASK        (0x1U << CRU_GATE_CON25_ACLK_DDR_FRS_DDRSCH3_EN_SHIFT)       /* 0x00000010 */
#define CRU_GATE_CON25_ACLK_DDR_SCRAMBLE3_EN_SHIFT         (5U)
#define CRU_GATE_CON25_ACLK_DDR_SCRAMBLE3_EN_MASK          (0x1U << CRU_GATE_CON25_ACLK_DDR_SCRAMBLE3_EN_SHIFT)         /* 0x00000020 */
#define CRU_GATE_CON25_ACLK_DDR_FRS_SCRAMBLE3_EN_SHIFT     (6U)
#define CRU_GATE_CON25_ACLK_DDR_FRS_SCRAMBLE3_EN_MASK      (0x1U << CRU_GATE_CON25_ACLK_DDR_FRS_SCRAMBLE3_EN_SHIFT)     /* 0x00000040 */
#define CRU_GATE_CON25_PCLK_DDR_DDRSCH2_EN_SHIFT           (7U)
#define CRU_GATE_CON25_PCLK_DDR_DDRSCH2_EN_MASK            (0x1U << CRU_GATE_CON25_PCLK_DDR_DDRSCH2_EN_SHIFT)           /* 0x00000080 */
#define CRU_GATE_CON25_PCLK_DDR_DDRSCH3_EN_SHIFT           (8U)
#define CRU_GATE_CON25_PCLK_DDR_DDRSCH3_EN_MASK            (0x1U << CRU_GATE_CON25_PCLK_DDR_DDRSCH3_EN_SHIFT)           /* 0x00000100 */
#define CRU_GATE_CON25_CLK_TESTOUT_DDR23_EN_SHIFT          (9U)
#define CRU_GATE_CON25_CLK_TESTOUT_DDR23_EN_MASK           (0x1U << CRU_GATE_CON25_CLK_TESTOUT_DDR23_EN_SHIFT)          /* 0x00000200 */
/* GATE_CON26 */
#define CRU_GATE_CON26_OFFSET                              (0x868U)
#define CRU_GATE_CON26_ACLK_ISP1_ROOT_EN_SHIFT             (0U)
#define CRU_GATE_CON26_ACLK_ISP1_ROOT_EN_MASK              (0x1U << CRU_GATE_CON26_ACLK_ISP1_ROOT_EN_SHIFT)             /* 0x00000001 */
#define CRU_GATE_CON26_HCLK_ISP1_ROOT_EN_SHIFT             (1U)
#define CRU_GATE_CON26_HCLK_ISP1_ROOT_EN_MASK              (0x1U << CRU_GATE_CON26_HCLK_ISP1_ROOT_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON26_CLK_ISP1_CORE_EN_SHIFT              (2U)
#define CRU_GATE_CON26_CLK_ISP1_CORE_EN_MASK               (0x1U << CRU_GATE_CON26_CLK_ISP1_CORE_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON26_CLK_ISP1_CORE_MARVIN_EN_SHIFT       (3U)
#define CRU_GATE_CON26_CLK_ISP1_CORE_MARVIN_EN_MASK        (0x1U << CRU_GATE_CON26_CLK_ISP1_CORE_MARVIN_EN_SHIFT)       /* 0x00000008 */
#define CRU_GATE_CON26_CLK_ISP1_CORE_VICAP_EN_SHIFT        (4U)
#define CRU_GATE_CON26_CLK_ISP1_CORE_VICAP_EN_MASK         (0x1U << CRU_GATE_CON26_CLK_ISP1_CORE_VICAP_EN_SHIFT)        /* 0x00000010 */
#define CRU_GATE_CON26_ACLK_ISP1_EN_SHIFT                  (5U)
#define CRU_GATE_CON26_ACLK_ISP1_EN_MASK                   (0x1U << CRU_GATE_CON26_ACLK_ISP1_EN_SHIFT)                  /* 0x00000020 */
#define CRU_GATE_CON26_ACLK_ISP1_BIU_EN_SHIFT              (6U)
#define CRU_GATE_CON26_ACLK_ISP1_BIU_EN_MASK               (0x1U << CRU_GATE_CON26_ACLK_ISP1_BIU_EN_SHIFT)              /* 0x00000040 */
#define CRU_GATE_CON26_HCLK_ISP1_EN_SHIFT                  (7U)
#define CRU_GATE_CON26_HCLK_ISP1_EN_MASK                   (0x1U << CRU_GATE_CON26_HCLK_ISP1_EN_SHIFT)                  /* 0x00000080 */
#define CRU_GATE_CON26_HCLK_ISP1_BIU_EN_SHIFT              (8U)
#define CRU_GATE_CON26_HCLK_ISP1_BIU_EN_MASK               (0x1U << CRU_GATE_CON26_HCLK_ISP1_BIU_EN_SHIFT)              /* 0x00000100 */
/* GATE_CON27 */
#define CRU_GATE_CON27_OFFSET                              (0x86CU)
#define CRU_GATE_CON27_ACLK_RKNN1_EN_SHIFT                 (0U)
#define CRU_GATE_CON27_ACLK_RKNN1_EN_MASK                  (0x1U << CRU_GATE_CON27_ACLK_RKNN1_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON27_ACLK_RKNN1_BIU_EN_SHIFT             (1U)
#define CRU_GATE_CON27_ACLK_RKNN1_BIU_EN_MASK              (0x1U << CRU_GATE_CON27_ACLK_RKNN1_BIU_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON27_HCLK_RKNN1_EN_SHIFT                 (2U)
#define CRU_GATE_CON27_HCLK_RKNN1_EN_MASK                  (0x1U << CRU_GATE_CON27_HCLK_RKNN1_EN_SHIFT)                 /* 0x00000004 */
#define CRU_GATE_CON27_HCLK_RKNN1_BIU_EN_SHIFT             (3U)
#define CRU_GATE_CON27_HCLK_RKNN1_BIU_EN_MASK              (0x1U << CRU_GATE_CON27_HCLK_RKNN1_BIU_EN_SHIFT)             /* 0x00000008 */
/* GATE_CON28 */
#define CRU_GATE_CON28_OFFSET                              (0x870U)
#define CRU_GATE_CON28_ACLK_RKNN2_EN_SHIFT                 (0U)
#define CRU_GATE_CON28_ACLK_RKNN2_EN_MASK                  (0x1U << CRU_GATE_CON28_ACLK_RKNN2_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON28_ACLK_RKNN2_BIU_EN_SHIFT             (1U)
#define CRU_GATE_CON28_ACLK_RKNN2_BIU_EN_MASK              (0x1U << CRU_GATE_CON28_ACLK_RKNN2_BIU_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON28_HCLK_RKNN2_EN_SHIFT                 (2U)
#define CRU_GATE_CON28_HCLK_RKNN2_EN_MASK                  (0x1U << CRU_GATE_CON28_HCLK_RKNN2_EN_SHIFT)                 /* 0x00000004 */
#define CRU_GATE_CON28_HCLK_RKNN2_BIU_EN_SHIFT             (3U)
#define CRU_GATE_CON28_HCLK_RKNN2_BIU_EN_MASK              (0x1U << CRU_GATE_CON28_HCLK_RKNN2_BIU_EN_SHIFT)             /* 0x00000008 */
/* GATE_CON29 */
#define CRU_GATE_CON29_OFFSET                              (0x874U)
#define CRU_GATE_CON29_HCLK_RKNN_ROOT_EN_SHIFT             (0U)
#define CRU_GATE_CON29_HCLK_RKNN_ROOT_EN_MASK              (0x1U << CRU_GATE_CON29_HCLK_RKNN_ROOT_EN_SHIFT)             /* 0x00000001 */
#define CRU_GATE_CON29_CLK_RKNN_DSU0_DF_EN_SHIFT           (1U)
#define CRU_GATE_CON29_CLK_RKNN_DSU0_DF_EN_MASK            (0x1U << CRU_GATE_CON29_CLK_RKNN_DSU0_DF_EN_SHIFT)           /* 0x00000002 */
#define CRU_GATE_CON29_CLK_TESTOUT_NPU_EN_SHIFT            (2U)
#define CRU_GATE_CON29_CLK_TESTOUT_NPU_EN_MASK             (0x1U << CRU_GATE_CON29_CLK_TESTOUT_NPU_EN_SHIFT)            /* 0x00000004 */
#define CRU_GATE_CON29_CLK_RKNN_DSU0_EN_SHIFT              (3U)
#define CRU_GATE_CON29_CLK_RKNN_DSU0_EN_MASK               (0x1U << CRU_GATE_CON29_CLK_RKNN_DSU0_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON29_PCLK_NPUTOP_ROOT_EN_SHIFT           (4U)
#define CRU_GATE_CON29_PCLK_NPUTOP_ROOT_EN_MASK            (0x1U << CRU_GATE_CON29_PCLK_NPUTOP_ROOT_EN_SHIFT)           /* 0x00000010 */
#define CRU_GATE_CON29_PCLK_NPUTOP_BIU_EN_SHIFT            (5U)
#define CRU_GATE_CON29_PCLK_NPUTOP_BIU_EN_MASK             (0x1U << CRU_GATE_CON29_PCLK_NPUTOP_BIU_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON29_PCLK_NPU_TIMER_EN_SHIFT             (6U)
#define CRU_GATE_CON29_PCLK_NPU_TIMER_EN_MASK              (0x1U << CRU_GATE_CON29_PCLK_NPU_TIMER_EN_SHIFT)             /* 0x00000040 */
#define CRU_GATE_CON29_CLK_NPUTIMER_ROOT_EN_SHIFT          (7U)
#define CRU_GATE_CON29_CLK_NPUTIMER_ROOT_EN_MASK           (0x1U << CRU_GATE_CON29_CLK_NPUTIMER_ROOT_EN_SHIFT)          /* 0x00000080 */
#define CRU_GATE_CON29_CLK_NPUTIMER0_EN_SHIFT              (8U)
#define CRU_GATE_CON29_CLK_NPUTIMER0_EN_MASK               (0x1U << CRU_GATE_CON29_CLK_NPUTIMER0_EN_SHIFT)              /* 0x00000100 */
#define CRU_GATE_CON29_CLK_NPUTIMER1_EN_SHIFT              (9U)
#define CRU_GATE_CON29_CLK_NPUTIMER1_EN_MASK               (0x1U << CRU_GATE_CON29_CLK_NPUTIMER1_EN_SHIFT)              /* 0x00000200 */
#define CRU_GATE_CON29_PCLK_NPU_WDT_EN_SHIFT               (10U)
#define CRU_GATE_CON29_PCLK_NPU_WDT_EN_MASK                (0x1U << CRU_GATE_CON29_PCLK_NPU_WDT_EN_SHIFT)               /* 0x00000400 */
#define CRU_GATE_CON29_TCLK_NPU_WDT_EN_SHIFT               (11U)
#define CRU_GATE_CON29_TCLK_NPU_WDT_EN_MASK                (0x1U << CRU_GATE_CON29_TCLK_NPU_WDT_EN_SHIFT)               /* 0x00000800 */
#define CRU_GATE_CON29_PCLK_PVTM1_EN_SHIFT                 (12U)
#define CRU_GATE_CON29_PCLK_PVTM1_EN_MASK                  (0x1U << CRU_GATE_CON29_PCLK_PVTM1_EN_SHIFT)                 /* 0x00001000 */
#define CRU_GATE_CON29_PCLK_NPU_GRF_EN_SHIFT               (13U)
#define CRU_GATE_CON29_PCLK_NPU_GRF_EN_MASK                (0x1U << CRU_GATE_CON29_PCLK_NPU_GRF_EN_SHIFT)               /* 0x00002000 */
#define CRU_GATE_CON29_CLK_PVTM1_EN_SHIFT                  (14U)
#define CRU_GATE_CON29_CLK_PVTM1_EN_MASK                   (0x1U << CRU_GATE_CON29_CLK_PVTM1_EN_SHIFT)                  /* 0x00004000 */
#define CRU_GATE_CON29_CLK_NPU_PVTM_EN_SHIFT               (15U)
#define CRU_GATE_CON29_CLK_NPU_PVTM_EN_MASK                (0x1U << CRU_GATE_CON29_CLK_NPU_PVTM_EN_SHIFT)               /* 0x00008000 */
/* GATE_CON30 */
#define CRU_GATE_CON30_OFFSET                              (0x878U)
#define CRU_GATE_CON30_CLK_NPU_PVTPLL_EN_SHIFT             (0U)
#define CRU_GATE_CON30_CLK_NPU_PVTPLL_EN_MASK              (0x1U << CRU_GATE_CON30_CLK_NPU_PVTPLL_EN_SHIFT)             /* 0x00000001 */
#define CRU_GATE_CON30_HCLK_NPU_CM0_ROOT_EN_SHIFT          (1U)
#define CRU_GATE_CON30_HCLK_NPU_CM0_ROOT_EN_MASK           (0x1U << CRU_GATE_CON30_HCLK_NPU_CM0_ROOT_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON30_HCLK_NPU_CM0_BIU_EN_SHIFT           (2U)
#define CRU_GATE_CON30_HCLK_NPU_CM0_BIU_EN_MASK            (0x1U << CRU_GATE_CON30_HCLK_NPU_CM0_BIU_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON30_FCLK_NPU_CM0_CORE_EN_SHIFT          (3U)
#define CRU_GATE_CON30_FCLK_NPU_CM0_CORE_EN_MASK           (0x1U << CRU_GATE_CON30_FCLK_NPU_CM0_CORE_EN_SHIFT)          /* 0x00000008 */
#define CRU_GATE_CON30_CLK_NPU_CM0_RTC_EN_SHIFT            (5U)
#define CRU_GATE_CON30_CLK_NPU_CM0_RTC_EN_MASK             (0x1U << CRU_GATE_CON30_CLK_NPU_CM0_RTC_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON30_ACLK_RKNN0_EN_SHIFT                 (6U)
#define CRU_GATE_CON30_ACLK_RKNN0_EN_MASK                  (0x1U << CRU_GATE_CON30_ACLK_RKNN0_EN_SHIFT)                 /* 0x00000040 */
#define CRU_GATE_CON30_ACLK_RKNN0_BIU_EN_SHIFT             (7U)
#define CRU_GATE_CON30_ACLK_RKNN0_BIU_EN_MASK              (0x1U << CRU_GATE_CON30_ACLK_RKNN0_BIU_EN_SHIFT)             /* 0x00000080 */
#define CRU_GATE_CON30_HCLK_RKNN0_EN_SHIFT                 (8U)
#define CRU_GATE_CON30_HCLK_RKNN0_EN_MASK                  (0x1U << CRU_GATE_CON30_HCLK_RKNN0_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON30_HCLK_RKNN0_BIU_EN_SHIFT             (9U)
#define CRU_GATE_CON30_HCLK_RKNN0_BIU_EN_MASK              (0x1U << CRU_GATE_CON30_HCLK_RKNN0_BIU_EN_SHIFT)             /* 0x00000200 */
/* GATE_CON31 */
#define CRU_GATE_CON31_OFFSET                              (0x87CU)
#define CRU_GATE_CON31_HCLK_NVM_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON31_HCLK_NVM_ROOT_EN_MASK               (0x1U << CRU_GATE_CON31_HCLK_NVM_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON31_ACLK_NVM_ROOT_EN_SHIFT              (1U)
#define CRU_GATE_CON31_ACLK_NVM_ROOT_EN_MASK               (0x1U << CRU_GATE_CON31_ACLK_NVM_ROOT_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON31_HCLK_NVM_BIU_EN_SHIFT               (2U)
#define CRU_GATE_CON31_HCLK_NVM_BIU_EN_MASK                (0x1U << CRU_GATE_CON31_HCLK_NVM_BIU_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON31_ACLK_NVM_BIU_EN_SHIFT               (3U)
#define CRU_GATE_CON31_ACLK_NVM_BIU_EN_MASK                (0x1U << CRU_GATE_CON31_ACLK_NVM_BIU_EN_SHIFT)               /* 0x00000008 */
#define CRU_GATE_CON31_HCLK_EMMC_EN_SHIFT                  (4U)
#define CRU_GATE_CON31_HCLK_EMMC_EN_MASK                   (0x1U << CRU_GATE_CON31_HCLK_EMMC_EN_SHIFT)                  /* 0x00000010 */
#define CRU_GATE_CON31_ACLK_EMMC_EN_SHIFT                  (5U)
#define CRU_GATE_CON31_ACLK_EMMC_EN_MASK                   (0x1U << CRU_GATE_CON31_ACLK_EMMC_EN_SHIFT)                  /* 0x00000020 */
#define CRU_GATE_CON31_CCLK_EMMC_EN_SHIFT                  (6U)
#define CRU_GATE_CON31_CCLK_EMMC_EN_MASK                   (0x1U << CRU_GATE_CON31_CCLK_EMMC_EN_SHIFT)                  /* 0x00000040 */
#define CRU_GATE_CON31_BCLK_EMMC_EN_SHIFT                  (7U)
#define CRU_GATE_CON31_BCLK_EMMC_EN_MASK                   (0x1U << CRU_GATE_CON31_BCLK_EMMC_EN_SHIFT)                  /* 0x00000080 */
#define CRU_GATE_CON31_TMCLK_EMMC_EN_SHIFT                 (8U)
#define CRU_GATE_CON31_TMCLK_EMMC_EN_MASK                  (0x1U << CRU_GATE_CON31_TMCLK_EMMC_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON31_SCLK_SFC_EN_SHIFT                   (9U)
#define CRU_GATE_CON31_SCLK_SFC_EN_MASK                    (0x1U << CRU_GATE_CON31_SCLK_SFC_EN_SHIFT)                   /* 0x00000200 */
#define CRU_GATE_CON31_HCLK_SFC_EN_SHIFT                   (10U)
#define CRU_GATE_CON31_HCLK_SFC_EN_MASK                    (0x1U << CRU_GATE_CON31_HCLK_SFC_EN_SHIFT)                   /* 0x00000400 */
#define CRU_GATE_CON31_HCLK_SFC_XIP_EN_SHIFT               (11U)
#define CRU_GATE_CON31_HCLK_SFC_XIP_EN_MASK                (0x1U << CRU_GATE_CON31_HCLK_SFC_XIP_EN_SHIFT)               /* 0x00000800 */
/* GATE_CON32 */
#define CRU_GATE_CON32_OFFSET                              (0x880U)
#define CRU_GATE_CON32_PCLK_PHP_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON32_PCLK_PHP_ROOT_EN_MASK               (0x1U << CRU_GATE_CON32_PCLK_PHP_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON32_PCLK_GRF_EN_SHIFT                   (1U)
#define CRU_GATE_CON32_PCLK_GRF_EN_MASK                    (0x1U << CRU_GATE_CON32_PCLK_GRF_EN_SHIFT)                   /* 0x00000002 */
#define CRU_GATE_CON32_PCLK_DEC_BIU_EN_SHIFT               (2U)
#define CRU_GATE_CON32_PCLK_DEC_BIU_EN_MASK                (0x1U << CRU_GATE_CON32_PCLK_DEC_BIU_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON32_PCLK_GMAC0_EN_SHIFT                 (3U)
#define CRU_GATE_CON32_PCLK_GMAC0_EN_MASK                  (0x1U << CRU_GATE_CON32_PCLK_GMAC0_EN_SHIFT)                 /* 0x00000008 */
#define CRU_GATE_CON32_PCLK_GMAC1_EN_SHIFT                 (4U)
#define CRU_GATE_CON32_PCLK_GMAC1_EN_MASK                  (0x1U << CRU_GATE_CON32_PCLK_GMAC1_EN_SHIFT)                 /* 0x00000010 */
#define CRU_GATE_CON32_PCLK_PHP_BIU_EN_SHIFT               (5U)
#define CRU_GATE_CON32_PCLK_PHP_BIU_EN_MASK                (0x1U << CRU_GATE_CON32_PCLK_PHP_BIU_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON32_ACLK_PCIE_ROOT_EN_SHIFT             (6U)
#define CRU_GATE_CON32_ACLK_PCIE_ROOT_EN_MASK              (0x1U << CRU_GATE_CON32_ACLK_PCIE_ROOT_EN_SHIFT)             /* 0x00000040 */
#define CRU_GATE_CON32_ACLK_PHP_ROOT_EN_SHIFT              (7U)
#define CRU_GATE_CON32_ACLK_PHP_ROOT_EN_MASK               (0x1U << CRU_GATE_CON32_ACLK_PHP_ROOT_EN_SHIFT)              /* 0x00000080 */
#define CRU_GATE_CON32_ACLK_PCIE_BRIDGE_EN_SHIFT           (8U)
#define CRU_GATE_CON32_ACLK_PCIE_BRIDGE_EN_MASK            (0x1U << CRU_GATE_CON32_ACLK_PCIE_BRIDGE_EN_SHIFT)           /* 0x00000100 */
#define CRU_GATE_CON32_ACLK_PHP_BIU_EN_SHIFT               (9U)
#define CRU_GATE_CON32_ACLK_PHP_BIU_EN_MASK                (0x1U << CRU_GATE_CON32_ACLK_PHP_BIU_EN_SHIFT)               /* 0x00000200 */
#define CRU_GATE_CON32_ACLK_GMAC0_EN_SHIFT                 (10U)
#define CRU_GATE_CON32_ACLK_GMAC0_EN_MASK                  (0x1U << CRU_GATE_CON32_ACLK_GMAC0_EN_SHIFT)                 /* 0x00000400 */
#define CRU_GATE_CON32_ACLK_GMAC1_EN_SHIFT                 (11U)
#define CRU_GATE_CON32_ACLK_GMAC1_EN_MASK                  (0x1U << CRU_GATE_CON32_ACLK_GMAC1_EN_SHIFT)                 /* 0x00000800 */
#define CRU_GATE_CON32_ACLK_PCIE_BIU_EN_SHIFT              (12U)
#define CRU_GATE_CON32_ACLK_PCIE_BIU_EN_MASK               (0x1U << CRU_GATE_CON32_ACLK_PCIE_BIU_EN_SHIFT)              /* 0x00001000 */
#define CRU_GATE_CON32_ACLK_PCIE_4L_DBI_EN_SHIFT           (13U)
#define CRU_GATE_CON32_ACLK_PCIE_4L_DBI_EN_MASK            (0x1U << CRU_GATE_CON32_ACLK_PCIE_4L_DBI_EN_SHIFT)           /* 0x00002000 */
#define CRU_GATE_CON32_ACLK_PCIE_2L_DBI_EN_SHIFT           (14U)
#define CRU_GATE_CON32_ACLK_PCIE_2L_DBI_EN_MASK            (0x1U << CRU_GATE_CON32_ACLK_PCIE_2L_DBI_EN_SHIFT)           /* 0x00004000 */
#define CRU_GATE_CON32_ACLK_PCIE_1L0_DBI_EN_SHIFT          (15U)
#define CRU_GATE_CON32_ACLK_PCIE_1L0_DBI_EN_MASK           (0x1U << CRU_GATE_CON32_ACLK_PCIE_1L0_DBI_EN_SHIFT)          /* 0x00008000 */
/* GATE_CON33 */
#define CRU_GATE_CON33_OFFSET                              (0x884U)
#define CRU_GATE_CON33_ACLK_PCIE_1L1_DBI_EN_SHIFT          (0U)
#define CRU_GATE_CON33_ACLK_PCIE_1L1_DBI_EN_MASK           (0x1U << CRU_GATE_CON33_ACLK_PCIE_1L1_DBI_EN_SHIFT)          /* 0x00000001 */
#define CRU_GATE_CON33_ACLK_PCIE_1L2_DBI_EN_SHIFT          (1U)
#define CRU_GATE_CON33_ACLK_PCIE_1L2_DBI_EN_MASK           (0x1U << CRU_GATE_CON33_ACLK_PCIE_1L2_DBI_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON33_ACLK_PCIE_4L_MSTR_EN_SHIFT          (2U)
#define CRU_GATE_CON33_ACLK_PCIE_4L_MSTR_EN_MASK           (0x1U << CRU_GATE_CON33_ACLK_PCIE_4L_MSTR_EN_SHIFT)          /* 0x00000004 */
#define CRU_GATE_CON33_ACLK_PCIE_2L_MSTR_EN_SHIFT          (3U)
#define CRU_GATE_CON33_ACLK_PCIE_2L_MSTR_EN_MASK           (0x1U << CRU_GATE_CON33_ACLK_PCIE_2L_MSTR_EN_SHIFT)          /* 0x00000008 */
#define CRU_GATE_CON33_ACLK_PCIE_1L0_MSTR_EN_SHIFT         (4U)
#define CRU_GATE_CON33_ACLK_PCIE_1L0_MSTR_EN_MASK          (0x1U << CRU_GATE_CON33_ACLK_PCIE_1L0_MSTR_EN_SHIFT)         /* 0x00000010 */
#define CRU_GATE_CON33_ACLK_PCIE_1L1_MSTR_EN_SHIFT         (5U)
#define CRU_GATE_CON33_ACLK_PCIE_1L1_MSTR_EN_MASK          (0x1U << CRU_GATE_CON33_ACLK_PCIE_1L1_MSTR_EN_SHIFT)         /* 0x00000020 */
#define CRU_GATE_CON33_ACLK_PCIE_1L2_MSTR_EN_SHIFT         (6U)
#define CRU_GATE_CON33_ACLK_PCIE_1L2_MSTR_EN_MASK          (0x1U << CRU_GATE_CON33_ACLK_PCIE_1L2_MSTR_EN_SHIFT)         /* 0x00000040 */
#define CRU_GATE_CON33_ACLK_PCIE_4L_SLV_EN_SHIFT           (7U)
#define CRU_GATE_CON33_ACLK_PCIE_4L_SLV_EN_MASK            (0x1U << CRU_GATE_CON33_ACLK_PCIE_4L_SLV_EN_SHIFT)           /* 0x00000080 */
#define CRU_GATE_CON33_ACLK_PCIE_2L_SLV_EN_SHIFT           (8U)
#define CRU_GATE_CON33_ACLK_PCIE_2L_SLV_EN_MASK            (0x1U << CRU_GATE_CON33_ACLK_PCIE_2L_SLV_EN_SHIFT)           /* 0x00000100 */
#define CRU_GATE_CON33_ACLK_PCIE_1L0_SLV_EN_SHIFT          (9U)
#define CRU_GATE_CON33_ACLK_PCIE_1L0_SLV_EN_MASK           (0x1U << CRU_GATE_CON33_ACLK_PCIE_1L0_SLV_EN_SHIFT)          /* 0x00000200 */
#define CRU_GATE_CON33_ACLK_PCIE_1L1_SLV_EN_SHIFT          (10U)
#define CRU_GATE_CON33_ACLK_PCIE_1L1_SLV_EN_MASK           (0x1U << CRU_GATE_CON33_ACLK_PCIE_1L1_SLV_EN_SHIFT)          /* 0x00000400 */
#define CRU_GATE_CON33_ACLK_PCIE_1L2_SLV_EN_SHIFT          (11U)
#define CRU_GATE_CON33_ACLK_PCIE_1L2_SLV_EN_MASK           (0x1U << CRU_GATE_CON33_ACLK_PCIE_1L2_SLV_EN_SHIFT)          /* 0x00000800 */
#define CRU_GATE_CON33_PCLK_PCIE_4L_EN_SHIFT               (12U)
#define CRU_GATE_CON33_PCLK_PCIE_4L_EN_MASK                (0x1U << CRU_GATE_CON33_PCLK_PCIE_4L_EN_SHIFT)               /* 0x00001000 */
#define CRU_GATE_CON33_PCLK_PCIE_2L_EN_SHIFT               (13U)
#define CRU_GATE_CON33_PCLK_PCIE_2L_EN_MASK                (0x1U << CRU_GATE_CON33_PCLK_PCIE_2L_EN_SHIFT)               /* 0x00002000 */
#define CRU_GATE_CON33_PCLK_PCIE_1L0_EN_SHIFT              (14U)
#define CRU_GATE_CON33_PCLK_PCIE_1L0_EN_MASK               (0x1U << CRU_GATE_CON33_PCLK_PCIE_1L0_EN_SHIFT)              /* 0x00004000 */
#define CRU_GATE_CON33_PCLK_PCIE_1L1_EN_SHIFT              (15U)
#define CRU_GATE_CON33_PCLK_PCIE_1L1_EN_MASK               (0x1U << CRU_GATE_CON33_PCLK_PCIE_1L1_EN_SHIFT)              /* 0x00008000 */
/* GATE_CON34 */
#define CRU_GATE_CON34_OFFSET                              (0x888U)
#define CRU_GATE_CON34_PCLK_PCIE_1L2_EN_SHIFT              (0U)
#define CRU_GATE_CON34_PCLK_PCIE_1L2_EN_MASK               (0x1U << CRU_GATE_CON34_PCLK_PCIE_1L2_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON34_CLK_PCIE_4L_AUX_EN_SHIFT            (1U)
#define CRU_GATE_CON34_CLK_PCIE_4L_AUX_EN_MASK             (0x1U << CRU_GATE_CON34_CLK_PCIE_4L_AUX_EN_SHIFT)            /* 0x00000002 */
#define CRU_GATE_CON34_CLK_PCIE_2L_AUX_EN_SHIFT            (2U)
#define CRU_GATE_CON34_CLK_PCIE_2L_AUX_EN_MASK             (0x1U << CRU_GATE_CON34_CLK_PCIE_2L_AUX_EN_SHIFT)            /* 0x00000004 */
#define CRU_GATE_CON34_CLK_PCIE_1L0_AUX_EN_SHIFT           (3U)
#define CRU_GATE_CON34_CLK_PCIE_1L0_AUX_EN_MASK            (0x1U << CRU_GATE_CON34_CLK_PCIE_1L0_AUX_EN_SHIFT)           /* 0x00000008 */
#define CRU_GATE_CON34_CLK_PCIE_1L1_AUX_EN_SHIFT           (4U)
#define CRU_GATE_CON34_CLK_PCIE_1L1_AUX_EN_MASK            (0x1U << CRU_GATE_CON34_CLK_PCIE_1L1_AUX_EN_SHIFT)           /* 0x00000010 */
#define CRU_GATE_CON34_CLK_PCIE_1L2_AUX_EN_SHIFT           (5U)
#define CRU_GATE_CON34_CLK_PCIE_1L2_AUX_EN_MASK            (0x1U << CRU_GATE_CON34_CLK_PCIE_1L2_AUX_EN_SHIFT)           /* 0x00000020 */
#define CRU_GATE_CON34_ACLK_PHP_GIC_ITS_EN_SHIFT           (6U)
#define CRU_GATE_CON34_ACLK_PHP_GIC_ITS_EN_MASK            (0x1U << CRU_GATE_CON34_ACLK_PHP_GIC_ITS_EN_SHIFT)           /* 0x00000040 */
#define CRU_GATE_CON34_ACLK_MMU_PCIE_EN_SHIFT              (7U)
#define CRU_GATE_CON34_ACLK_MMU_PCIE_EN_MASK               (0x1U << CRU_GATE_CON34_ACLK_MMU_PCIE_EN_SHIFT)              /* 0x00000080 */
#define CRU_GATE_CON34_ACLK_MMU_PHP_EN_SHIFT               (8U)
#define CRU_GATE_CON34_ACLK_MMU_PHP_EN_MASK                (0x1U << CRU_GATE_CON34_ACLK_MMU_PHP_EN_SHIFT)               /* 0x00000100 */
#define CRU_GATE_CON34_ACLK_MMU_BIU_EN_SHIFT               (9U)
#define CRU_GATE_CON34_ACLK_MMU_BIU_EN_MASK                (0x1U << CRU_GATE_CON34_ACLK_MMU_BIU_EN_SHIFT)               /* 0x00000200 */
#define CRU_GATE_CON34_CLK_GMAC0_PTP_REF_EN_SHIFT          (10U)
#define CRU_GATE_CON34_CLK_GMAC0_PTP_REF_EN_MASK           (0x1U << CRU_GATE_CON34_CLK_GMAC0_PTP_REF_EN_SHIFT)          /* 0x00000400 */
#define CRU_GATE_CON34_CLK_GMAC1_PTP_REF_EN_SHIFT          (11U)
#define CRU_GATE_CON34_CLK_GMAC1_PTP_REF_EN_MASK           (0x1U << CRU_GATE_CON34_CLK_GMAC1_PTP_REF_EN_SHIFT)          /* 0x00000800 */
/* GATE_CON35 */
#define CRU_GATE_CON35_OFFSET                              (0x88CU)
#define CRU_GATE_CON35_CLK_GMAC_125M_CRU_EN_SHIFT          (5U)
#define CRU_GATE_CON35_CLK_GMAC_125M_CRU_EN_MASK           (0x1U << CRU_GATE_CON35_CLK_GMAC_125M_CRU_EN_SHIFT)          /* 0x00000020 */
#define CRU_GATE_CON35_CLK_GMAC_50M_CRU_EN_SHIFT           (6U)
#define CRU_GATE_CON35_CLK_GMAC_50M_CRU_EN_MASK            (0x1U << CRU_GATE_CON35_CLK_GMAC_50M_CRU_EN_SHIFT)           /* 0x00000040 */
#define CRU_GATE_CON35_ACLK_USB3OTG2_EN_SHIFT              (7U)
#define CRU_GATE_CON35_ACLK_USB3OTG2_EN_MASK               (0x1U << CRU_GATE_CON35_ACLK_USB3OTG2_EN_SHIFT)              /* 0x00000080 */
#define CRU_GATE_CON35_SUSPEND_CLK_USB3OTG2_EN_SHIFT       (8U)
#define CRU_GATE_CON35_SUSPEND_CLK_USB3OTG2_EN_MASK        (0x1U << CRU_GATE_CON35_SUSPEND_CLK_USB3OTG2_EN_SHIFT)       /* 0x00000100 */
#define CRU_GATE_CON35_REF_CLK_USB3OTG2_EN_SHIFT           (9U)
#define CRU_GATE_CON35_REF_CLK_USB3OTG2_EN_MASK            (0x1U << CRU_GATE_CON35_REF_CLK_USB3OTG2_EN_SHIFT)           /* 0x00000200 */
#define CRU_GATE_CON35_CLK_UTMI_OTG2_EN_SHIFT              (10U)
#define CRU_GATE_CON35_CLK_UTMI_OTG2_EN_MASK               (0x1U << CRU_GATE_CON35_CLK_UTMI_OTG2_EN_SHIFT)              /* 0x00000400 */
/* GATE_CON37 */
#define CRU_GATE_CON37_OFFSET                              (0x894U)
#define CRU_GATE_CON37_CLK_PIPEPHY0_REF_EN_SHIFT           (0U)
#define CRU_GATE_CON37_CLK_PIPEPHY0_REF_EN_MASK            (0x1U << CRU_GATE_CON37_CLK_PIPEPHY0_REF_EN_SHIFT)           /* 0x00000001 */
#define CRU_GATE_CON37_CLK_PIPEPHY1_REF_EN_SHIFT           (1U)
#define CRU_GATE_CON37_CLK_PIPEPHY1_REF_EN_MASK            (0x1U << CRU_GATE_CON37_CLK_PIPEPHY1_REF_EN_SHIFT)           /* 0x00000002 */
#define CRU_GATE_CON37_CLK_PIPEPHY2_REF_EN_SHIFT           (2U)
#define CRU_GATE_CON37_CLK_PIPEPHY2_REF_EN_MASK            (0x1U << CRU_GATE_CON37_CLK_PIPEPHY2_REF_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON37_CLK_PMALIVE0_EN_SHIFT               (4U)
#define CRU_GATE_CON37_CLK_PMALIVE0_EN_MASK                (0x1U << CRU_GATE_CON37_CLK_PMALIVE0_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON37_CLK_PMALIVE1_EN_SHIFT               (5U)
#define CRU_GATE_CON37_CLK_PMALIVE1_EN_MASK                (0x1U << CRU_GATE_CON37_CLK_PMALIVE1_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON37_CLK_PMALIVE2_EN_SHIFT               (6U)
#define CRU_GATE_CON37_CLK_PMALIVE2_EN_MASK                (0x1U << CRU_GATE_CON37_CLK_PMALIVE2_EN_SHIFT)               /* 0x00000040 */
#define CRU_GATE_CON37_ACLK_SATA0_EN_SHIFT                 (7U)
#define CRU_GATE_CON37_ACLK_SATA0_EN_MASK                  (0x1U << CRU_GATE_CON37_ACLK_SATA0_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON37_ACLK_SATA1_EN_SHIFT                 (8U)
#define CRU_GATE_CON37_ACLK_SATA1_EN_MASK                  (0x1U << CRU_GATE_CON37_ACLK_SATA1_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON37_ACLK_SATA2_EN_SHIFT                 (9U)
#define CRU_GATE_CON37_ACLK_SATA2_EN_MASK                  (0x1U << CRU_GATE_CON37_ACLK_SATA2_EN_SHIFT)                 /* 0x00000200 */
#define CRU_GATE_CON37_CLK_RXOOB0_EN_SHIFT                 (10U)
#define CRU_GATE_CON37_CLK_RXOOB0_EN_MASK                  (0x1U << CRU_GATE_CON37_CLK_RXOOB0_EN_SHIFT)                 /* 0x00000400 */
#define CRU_GATE_CON37_CLK_RXOOB1_EN_SHIFT                 (11U)
#define CRU_GATE_CON37_CLK_RXOOB1_EN_MASK                  (0x1U << CRU_GATE_CON37_CLK_RXOOB1_EN_SHIFT)                 /* 0x00000800 */
#define CRU_GATE_CON37_CLK_RXOOB2_EN_SHIFT                 (12U)
#define CRU_GATE_CON37_CLK_RXOOB2_EN_MASK                  (0x1U << CRU_GATE_CON37_CLK_RXOOB2_EN_SHIFT)                 /* 0x00001000 */
/* GATE_CON38 */
#define CRU_GATE_CON38_OFFSET                              (0x898U)
#define CRU_GATE_CON38_CLK_PIPEPHY0_PIPE_G_EN_SHIFT        (3U)
#define CRU_GATE_CON38_CLK_PIPEPHY0_PIPE_G_EN_MASK         (0x1U << CRU_GATE_CON38_CLK_PIPEPHY0_PIPE_G_EN_SHIFT)        /* 0x00000008 */
#define CRU_GATE_CON38_CLK_PIPEPHY1_PIPE_G_EN_SHIFT        (4U)
#define CRU_GATE_CON38_CLK_PIPEPHY1_PIPE_G_EN_MASK         (0x1U << CRU_GATE_CON38_CLK_PIPEPHY1_PIPE_G_EN_SHIFT)        /* 0x00000010 */
#define CRU_GATE_CON38_CLK_PIPEPHY2_PIPE_G_EN_SHIFT        (5U)
#define CRU_GATE_CON38_CLK_PIPEPHY2_PIPE_G_EN_MASK         (0x1U << CRU_GATE_CON38_CLK_PIPEPHY2_PIPE_G_EN_SHIFT)        /* 0x00000020 */
#define CRU_GATE_CON38_CLK_PIPEPHY0_PIPE_ASIC_G_EN_SHIFT   (6U)
#define CRU_GATE_CON38_CLK_PIPEPHY0_PIPE_ASIC_G_EN_MASK    (0x1U << CRU_GATE_CON38_CLK_PIPEPHY0_PIPE_ASIC_G_EN_SHIFT)   /* 0x00000040 */
#define CRU_GATE_CON38_CLK_PIPEPHY1_PIPE_ASIC_G_EN_SHIFT   (7U)
#define CRU_GATE_CON38_CLK_PIPEPHY1_PIPE_ASIC_G_EN_MASK    (0x1U << CRU_GATE_CON38_CLK_PIPEPHY1_PIPE_ASIC_G_EN_SHIFT)   /* 0x00000080 */
#define CRU_GATE_CON38_CLK_PIPEPHY2_PIPE_ASIC_G_EN_SHIFT   (8U)
#define CRU_GATE_CON38_CLK_PIPEPHY2_PIPE_ASIC_G_EN_MASK    (0x1U << CRU_GATE_CON38_CLK_PIPEPHY2_PIPE_ASIC_G_EN_SHIFT)   /* 0x00000100 */
#define CRU_GATE_CON38_CLK_PIPEPHY2_PIPE_U3_G_EN_SHIFT     (9U)
#define CRU_GATE_CON38_CLK_PIPEPHY2_PIPE_U3_G_EN_MASK      (0x1U << CRU_GATE_CON38_CLK_PIPEPHY2_PIPE_U3_G_EN_SHIFT)     /* 0x00000200 */
#define CRU_GATE_CON38_CLK_PCIE_1L2_PIPE_EN_SHIFT          (13U)
#define CRU_GATE_CON38_CLK_PCIE_1L2_PIPE_EN_MASK           (0x1U << CRU_GATE_CON38_CLK_PCIE_1L2_PIPE_EN_SHIFT)          /* 0x00002000 */
#define CRU_GATE_CON38_CLK_PCIE_1L0_PIPE_EN_SHIFT          (14U)
#define CRU_GATE_CON38_CLK_PCIE_1L0_PIPE_EN_MASK           (0x1U << CRU_GATE_CON38_CLK_PCIE_1L0_PIPE_EN_SHIFT)          /* 0x00004000 */
#define CRU_GATE_CON38_CLK_PCIE_1L1_PIPE_EN_SHIFT          (15U)
#define CRU_GATE_CON38_CLK_PCIE_1L1_PIPE_EN_MASK           (0x1U << CRU_GATE_CON38_CLK_PCIE_1L1_PIPE_EN_SHIFT)          /* 0x00008000 */
/* GATE_CON39 */
#define CRU_GATE_CON39_OFFSET                              (0x89CU)
#define CRU_GATE_CON39_CLK_PCIE_4L_PIPE_EN_SHIFT           (0U)
#define CRU_GATE_CON39_CLK_PCIE_4L_PIPE_EN_MASK            (0x1U << CRU_GATE_CON39_CLK_PCIE_4L_PIPE_EN_SHIFT)           /* 0x00000001 */
#define CRU_GATE_CON39_CLK_PCIE_2L_PIPE_EN_SHIFT           (1U)
#define CRU_GATE_CON39_CLK_PCIE_2L_PIPE_EN_MASK            (0x1U << CRU_GATE_CON39_CLK_PCIE_2L_PIPE_EN_SHIFT)           /* 0x00000002 */
/* GATE_CON40 */
#define CRU_GATE_CON40_OFFSET                              (0x8A0U)
#define CRU_GATE_CON40_HCLK_RKVDEC0_ROOT_EN_SHIFT          (0U)
#define CRU_GATE_CON40_HCLK_RKVDEC0_ROOT_EN_MASK           (0x1U << CRU_GATE_CON40_HCLK_RKVDEC0_ROOT_EN_SHIFT)          /* 0x00000001 */
#define CRU_GATE_CON40_ACLK_RKVDEC0_ROOT_EN_SHIFT          (1U)
#define CRU_GATE_CON40_ACLK_RKVDEC0_ROOT_EN_MASK           (0x1U << CRU_GATE_CON40_ACLK_RKVDEC0_ROOT_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON40_ACLK_RKVDEC_CCU_EN_SHIFT            (2U)
#define CRU_GATE_CON40_ACLK_RKVDEC_CCU_EN_MASK             (0x1U << CRU_GATE_CON40_ACLK_RKVDEC_CCU_EN_SHIFT)            /* 0x00000004 */
#define CRU_GATE_CON40_HCLK_RKVDEC0_EN_SHIFT               (3U)
#define CRU_GATE_CON40_HCLK_RKVDEC0_EN_MASK                (0x1U << CRU_GATE_CON40_HCLK_RKVDEC0_EN_SHIFT)               /* 0x00000008 */
#define CRU_GATE_CON40_ACLK_RKVDEC0_EN_SHIFT               (4U)
#define CRU_GATE_CON40_ACLK_RKVDEC0_EN_MASK                (0x1U << CRU_GATE_CON40_ACLK_RKVDEC0_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON40_HCLK_RKVDEC0_BIU_EN_SHIFT           (5U)
#define CRU_GATE_CON40_HCLK_RKVDEC0_BIU_EN_MASK            (0x1U << CRU_GATE_CON40_HCLK_RKVDEC0_BIU_EN_SHIFT)           /* 0x00000020 */
#define CRU_GATE_CON40_ACLK_RKVDEC0_BIU_EN_SHIFT           (6U)
#define CRU_GATE_CON40_ACLK_RKVDEC0_BIU_EN_MASK            (0x1U << CRU_GATE_CON40_ACLK_RKVDEC0_BIU_EN_SHIFT)           /* 0x00000040 */
#define CRU_GATE_CON40_CLK_RKVDEC0_CA_EN_SHIFT             (7U)
#define CRU_GATE_CON40_CLK_RKVDEC0_CA_EN_MASK              (0x1U << CRU_GATE_CON40_CLK_RKVDEC0_CA_EN_SHIFT)             /* 0x00000080 */
#define CRU_GATE_CON40_CLK_RKVDEC0_HEVC_CA_EN_SHIFT        (8U)
#define CRU_GATE_CON40_CLK_RKVDEC0_HEVC_CA_EN_MASK         (0x1U << CRU_GATE_CON40_CLK_RKVDEC0_HEVC_CA_EN_SHIFT)        /* 0x00000100 */
#define CRU_GATE_CON40_CLK_RKVDEC0_CORE_EN_SHIFT           (9U)
#define CRU_GATE_CON40_CLK_RKVDEC0_CORE_EN_MASK            (0x1U << CRU_GATE_CON40_CLK_RKVDEC0_CORE_EN_SHIFT)           /* 0x00000200 */
/* GATE_CON41 */
#define CRU_GATE_CON41_OFFSET                              (0x8A4U)
#define CRU_GATE_CON41_HCLK_RKVDEC1_ROOT_EN_SHIFT          (0U)
#define CRU_GATE_CON41_HCLK_RKVDEC1_ROOT_EN_MASK           (0x1U << CRU_GATE_CON41_HCLK_RKVDEC1_ROOT_EN_SHIFT)          /* 0x00000001 */
#define CRU_GATE_CON41_ACLK_RKVDEC1_ROOT_EN_SHIFT          (1U)
#define CRU_GATE_CON41_ACLK_RKVDEC1_ROOT_EN_MASK           (0x1U << CRU_GATE_CON41_ACLK_RKVDEC1_ROOT_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON41_HCLK_RKVDEC1_EN_SHIFT               (2U)
#define CRU_GATE_CON41_HCLK_RKVDEC1_EN_MASK                (0x1U << CRU_GATE_CON41_HCLK_RKVDEC1_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON41_ACLK_RKVDEC1_EN_SHIFT               (3U)
#define CRU_GATE_CON41_ACLK_RKVDEC1_EN_MASK                (0x1U << CRU_GATE_CON41_ACLK_RKVDEC1_EN_SHIFT)               /* 0x00000008 */
#define CRU_GATE_CON41_HCLK_RKVDEC1_BIU_EN_SHIFT           (4U)
#define CRU_GATE_CON41_HCLK_RKVDEC1_BIU_EN_MASK            (0x1U << CRU_GATE_CON41_HCLK_RKVDEC1_BIU_EN_SHIFT)           /* 0x00000010 */
#define CRU_GATE_CON41_ACLK_RKVDEC1_BIU_EN_SHIFT           (5U)
#define CRU_GATE_CON41_ACLK_RKVDEC1_BIU_EN_MASK            (0x1U << CRU_GATE_CON41_ACLK_RKVDEC1_BIU_EN_SHIFT)           /* 0x00000020 */
#define CRU_GATE_CON41_CLK_RKVDEC1_CA_EN_SHIFT             (6U)
#define CRU_GATE_CON41_CLK_RKVDEC1_CA_EN_MASK              (0x1U << CRU_GATE_CON41_CLK_RKVDEC1_CA_EN_SHIFT)             /* 0x00000040 */
#define CRU_GATE_CON41_CLK_RKVDEC1_HEVC_CA_EN_SHIFT        (7U)
#define CRU_GATE_CON41_CLK_RKVDEC1_HEVC_CA_EN_MASK         (0x1U << CRU_GATE_CON41_CLK_RKVDEC1_HEVC_CA_EN_SHIFT)        /* 0x00000080 */
#define CRU_GATE_CON41_CLK_RKVDEC1_CORE_EN_SHIFT           (8U)
#define CRU_GATE_CON41_CLK_RKVDEC1_CORE_EN_MASK            (0x1U << CRU_GATE_CON41_CLK_RKVDEC1_CORE_EN_SHIFT)           /* 0x00000100 */
/* GATE_CON42 */
#define CRU_GATE_CON42_OFFSET                              (0x8A8U)
#define CRU_GATE_CON42_ACLK_USB_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON42_ACLK_USB_ROOT_EN_MASK               (0x1U << CRU_GATE_CON42_ACLK_USB_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON42_HCLK_USB_ROOT_EN_SHIFT              (1U)
#define CRU_GATE_CON42_HCLK_USB_ROOT_EN_MASK               (0x1U << CRU_GATE_CON42_HCLK_USB_ROOT_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON42_ACLK_USB_BIU_EN_SHIFT               (2U)
#define CRU_GATE_CON42_ACLK_USB_BIU_EN_MASK                (0x1U << CRU_GATE_CON42_ACLK_USB_BIU_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON42_HCLK_USB_BIU_EN_SHIFT               (3U)
#define CRU_GATE_CON42_HCLK_USB_BIU_EN_MASK                (0x1U << CRU_GATE_CON42_HCLK_USB_BIU_EN_SHIFT)               /* 0x00000008 */
#define CRU_GATE_CON42_ACLK_USB3OTG0_EN_SHIFT              (4U)
#define CRU_GATE_CON42_ACLK_USB3OTG0_EN_MASK               (0x1U << CRU_GATE_CON42_ACLK_USB3OTG0_EN_SHIFT)              /* 0x00000010 */
#define CRU_GATE_CON42_SUSPEND_CLK_USB3OTG0_EN_SHIFT       (5U)
#define CRU_GATE_CON42_SUSPEND_CLK_USB3OTG0_EN_MASK        (0x1U << CRU_GATE_CON42_SUSPEND_CLK_USB3OTG0_EN_SHIFT)       /* 0x00000020 */
#define CRU_GATE_CON42_REF_CLK_USB3OTG0_EN_SHIFT           (6U)
#define CRU_GATE_CON42_REF_CLK_USB3OTG0_EN_MASK            (0x1U << CRU_GATE_CON42_REF_CLK_USB3OTG0_EN_SHIFT)           /* 0x00000040 */
#define CRU_GATE_CON42_ACLK_USB3OTG1_EN_SHIFT              (7U)
#define CRU_GATE_CON42_ACLK_USB3OTG1_EN_MASK               (0x1U << CRU_GATE_CON42_ACLK_USB3OTG1_EN_SHIFT)              /* 0x00000080 */
#define CRU_GATE_CON42_SUSPEND_CLK_USB3OTG1_EN_SHIFT       (8U)
#define CRU_GATE_CON42_SUSPEND_CLK_USB3OTG1_EN_MASK        (0x1U << CRU_GATE_CON42_SUSPEND_CLK_USB3OTG1_EN_SHIFT)       /* 0x00000100 */
#define CRU_GATE_CON42_REF_CLK_USB3OTG1_EN_SHIFT           (9U)
#define CRU_GATE_CON42_REF_CLK_USB3OTG1_EN_MASK            (0x1U << CRU_GATE_CON42_REF_CLK_USB3OTG1_EN_SHIFT)           /* 0x00000200 */
#define CRU_GATE_CON42_HCLK_HOST0_EN_SHIFT                 (10U)
#define CRU_GATE_CON42_HCLK_HOST0_EN_MASK                  (0x1U << CRU_GATE_CON42_HCLK_HOST0_EN_SHIFT)                 /* 0x00000400 */
#define CRU_GATE_CON42_HCLK_HOST_ARB0_EN_SHIFT             (11U)
#define CRU_GATE_CON42_HCLK_HOST_ARB0_EN_MASK              (0x1U << CRU_GATE_CON42_HCLK_HOST_ARB0_EN_SHIFT)             /* 0x00000800 */
#define CRU_GATE_CON42_HCLK_HOST1_EN_SHIFT                 (12U)
#define CRU_GATE_CON42_HCLK_HOST1_EN_MASK                  (0x1U << CRU_GATE_CON42_HCLK_HOST1_EN_SHIFT)                 /* 0x00001000 */
#define CRU_GATE_CON42_HCLK_HOST_ARB1_EN_SHIFT             (13U)
#define CRU_GATE_CON42_HCLK_HOST_ARB1_EN_MASK              (0x1U << CRU_GATE_CON42_HCLK_HOST_ARB1_EN_SHIFT)             /* 0x00002000 */
#define CRU_GATE_CON42_ACLK_USB_GRF_EN_SHIFT               (14U)
#define CRU_GATE_CON42_ACLK_USB_GRF_EN_MASK                (0x1U << CRU_GATE_CON42_ACLK_USB_GRF_EN_SHIFT)               /* 0x00004000 */
#define CRU_GATE_CON42_UTMI_OHCI_CLK48_HOST0_EN_SHIFT      (15U)
#define CRU_GATE_CON42_UTMI_OHCI_CLK48_HOST0_EN_MASK       (0x1U << CRU_GATE_CON42_UTMI_OHCI_CLK48_HOST0_EN_SHIFT)      /* 0x00008000 */
/* GATE_CON43 */
#define CRU_GATE_CON43_OFFSET                              (0x8ACU)
#define CRU_GATE_CON43_UTMI_OHCI_CLK48_HOST1_EN_SHIFT      (0U)
#define CRU_GATE_CON43_UTMI_OHCI_CLK48_HOST1_EN_MASK       (0x1U << CRU_GATE_CON43_UTMI_OHCI_CLK48_HOST1_EN_SHIFT)      /* 0x00000001 */
/* GATE_CON44 */
#define CRU_GATE_CON44_OFFSET                              (0x8B0U)
#define CRU_GATE_CON44_ACLK_VDPU_ROOT_EN_SHIFT             (0U)
#define CRU_GATE_CON44_ACLK_VDPU_ROOT_EN_MASK              (0x1U << CRU_GATE_CON44_ACLK_VDPU_ROOT_EN_SHIFT)             /* 0x00000001 */
#define CRU_GATE_CON44_ACLK_VDPU_LOW_ROOT_EN_SHIFT         (1U)
#define CRU_GATE_CON44_ACLK_VDPU_LOW_ROOT_EN_MASK          (0x1U << CRU_GATE_CON44_ACLK_VDPU_LOW_ROOT_EN_SHIFT)         /* 0x00000002 */
#define CRU_GATE_CON44_HCLK_VDPU_ROOT_EN_SHIFT             (2U)
#define CRU_GATE_CON44_HCLK_VDPU_ROOT_EN_MASK              (0x1U << CRU_GATE_CON44_HCLK_VDPU_ROOT_EN_SHIFT)             /* 0x00000004 */
#define CRU_GATE_CON44_ACLK_JPEG_DECODER_ROOT_EN_SHIFT     (3U)
#define CRU_GATE_CON44_ACLK_JPEG_DECODER_ROOT_EN_MASK      (0x1U << CRU_GATE_CON44_ACLK_JPEG_DECODER_ROOT_EN_SHIFT)     /* 0x00000008 */
#define CRU_GATE_CON44_ACLK_VDPU_BIU_EN_SHIFT              (4U)
#define CRU_GATE_CON44_ACLK_VDPU_BIU_EN_MASK               (0x1U << CRU_GATE_CON44_ACLK_VDPU_BIU_EN_SHIFT)              /* 0x00000010 */
#define CRU_GATE_CON44_ACLK_VDPU_LOW_BIU_EN_SHIFT          (5U)
#define CRU_GATE_CON44_ACLK_VDPU_LOW_BIU_EN_MASK           (0x1U << CRU_GATE_CON44_ACLK_VDPU_LOW_BIU_EN_SHIFT)          /* 0x00000020 */
#define CRU_GATE_CON44_HCLK_VDPU_BIU_EN_SHIFT              (6U)
#define CRU_GATE_CON44_HCLK_VDPU_BIU_EN_MASK               (0x1U << CRU_GATE_CON44_HCLK_VDPU_BIU_EN_SHIFT)              /* 0x00000040 */
#define CRU_GATE_CON44_ACLK_JPEG_DECODER_BIU_EN_SHIFT      (7U)
#define CRU_GATE_CON44_ACLK_JPEG_DECODER_BIU_EN_MASK       (0x1U << CRU_GATE_CON44_ACLK_JPEG_DECODER_BIU_EN_SHIFT)      /* 0x00000080 */
#define CRU_GATE_CON44_ACLK_VPU_EN_SHIFT                   (8U)
#define CRU_GATE_CON44_ACLK_VPU_EN_MASK                    (0x1U << CRU_GATE_CON44_ACLK_VPU_EN_SHIFT)                   /* 0x00000100 */
#define CRU_GATE_CON44_HCLK_VPU_EN_SHIFT                   (9U)
#define CRU_GATE_CON44_HCLK_VPU_EN_MASK                    (0x1U << CRU_GATE_CON44_HCLK_VPU_EN_SHIFT)                   /* 0x00000200 */
#define CRU_GATE_CON44_ACLK_JPEG_ENCODER0_EN_SHIFT         (10U)
#define CRU_GATE_CON44_ACLK_JPEG_ENCODER0_EN_MASK          (0x1U << CRU_GATE_CON44_ACLK_JPEG_ENCODER0_EN_SHIFT)         /* 0x00000400 */
#define CRU_GATE_CON44_HCLK_JPEG_ENCODER0_EN_SHIFT         (11U)
#define CRU_GATE_CON44_HCLK_JPEG_ENCODER0_EN_MASK          (0x1U << CRU_GATE_CON44_HCLK_JPEG_ENCODER0_EN_SHIFT)         /* 0x00000800 */
#define CRU_GATE_CON44_ACLK_JPEG_ENCODER1_EN_SHIFT         (12U)
#define CRU_GATE_CON44_ACLK_JPEG_ENCODER1_EN_MASK          (0x1U << CRU_GATE_CON44_ACLK_JPEG_ENCODER1_EN_SHIFT)         /* 0x00001000 */
#define CRU_GATE_CON44_HCLK_JPEG_ENCODER1_EN_SHIFT         (13U)
#define CRU_GATE_CON44_HCLK_JPEG_ENCODER1_EN_MASK          (0x1U << CRU_GATE_CON44_HCLK_JPEG_ENCODER1_EN_SHIFT)         /* 0x00002000 */
#define CRU_GATE_CON44_ACLK_JPEG_ENCODER2_EN_SHIFT         (14U)
#define CRU_GATE_CON44_ACLK_JPEG_ENCODER2_EN_MASK          (0x1U << CRU_GATE_CON44_ACLK_JPEG_ENCODER2_EN_SHIFT)         /* 0x00004000 */
#define CRU_GATE_CON44_HCLK_JPEG_ENCODER2_EN_SHIFT         (15U)
#define CRU_GATE_CON44_HCLK_JPEG_ENCODER2_EN_MASK          (0x1U << CRU_GATE_CON44_HCLK_JPEG_ENCODER2_EN_SHIFT)         /* 0x00008000 */
/* GATE_CON45 */
#define CRU_GATE_CON45_OFFSET                              (0x8B4U)
#define CRU_GATE_CON45_ACLK_JPEG_ENCODER3_EN_SHIFT         (0U)
#define CRU_GATE_CON45_ACLK_JPEG_ENCODER3_EN_MASK          (0x1U << CRU_GATE_CON45_ACLK_JPEG_ENCODER3_EN_SHIFT)         /* 0x00000001 */
#define CRU_GATE_CON45_HCLK_JPEG_ENCODER3_EN_SHIFT         (1U)
#define CRU_GATE_CON45_HCLK_JPEG_ENCODER3_EN_MASK          (0x1U << CRU_GATE_CON45_HCLK_JPEG_ENCODER3_EN_SHIFT)         /* 0x00000002 */
#define CRU_GATE_CON45_ACLK_JPEG_DECODER_EN_SHIFT          (2U)
#define CRU_GATE_CON45_ACLK_JPEG_DECODER_EN_MASK           (0x1U << CRU_GATE_CON45_ACLK_JPEG_DECODER_EN_SHIFT)          /* 0x00000004 */
#define CRU_GATE_CON45_HCLK_JPEG_DECODER_EN_SHIFT          (3U)
#define CRU_GATE_CON45_HCLK_JPEG_DECODER_EN_MASK           (0x1U << CRU_GATE_CON45_HCLK_JPEG_DECODER_EN_SHIFT)          /* 0x00000008 */
#define CRU_GATE_CON45_HCLK_IEP2P0_EN_SHIFT                (4U)
#define CRU_GATE_CON45_HCLK_IEP2P0_EN_MASK                 (0x1U << CRU_GATE_CON45_HCLK_IEP2P0_EN_SHIFT)                /* 0x00000010 */
#define CRU_GATE_CON45_ACLK_IEP2P0_EN_SHIFT                (5U)
#define CRU_GATE_CON45_ACLK_IEP2P0_EN_MASK                 (0x1U << CRU_GATE_CON45_ACLK_IEP2P0_EN_SHIFT)                /* 0x00000020 */
#define CRU_GATE_CON45_CLK_IEP2P0_CORE_EN_SHIFT            (6U)
#define CRU_GATE_CON45_CLK_IEP2P0_CORE_EN_MASK             (0x1U << CRU_GATE_CON45_CLK_IEP2P0_CORE_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON45_HCLK_RGA2_EN_SHIFT                  (7U)
#define CRU_GATE_CON45_HCLK_RGA2_EN_MASK                   (0x1U << CRU_GATE_CON45_HCLK_RGA2_EN_SHIFT)                  /* 0x00000080 */
#define CRU_GATE_CON45_ACLK_RGA2_EN_SHIFT                  (8U)
#define CRU_GATE_CON45_ACLK_RGA2_EN_MASK                   (0x1U << CRU_GATE_CON45_ACLK_RGA2_EN_SHIFT)                  /* 0x00000100 */
#define CRU_GATE_CON45_CLK_RGA2_CORE_EN_SHIFT              (9U)
#define CRU_GATE_CON45_CLK_RGA2_CORE_EN_MASK               (0x1U << CRU_GATE_CON45_CLK_RGA2_CORE_EN_SHIFT)              /* 0x00000200 */
#define CRU_GATE_CON45_HCLK_RGA3_0_EN_SHIFT                (10U)
#define CRU_GATE_CON45_HCLK_RGA3_0_EN_MASK                 (0x1U << CRU_GATE_CON45_HCLK_RGA3_0_EN_SHIFT)                /* 0x00000400 */
#define CRU_GATE_CON45_ACLK_RGA3_0_EN_SHIFT                (11U)
#define CRU_GATE_CON45_ACLK_RGA3_0_EN_MASK                 (0x1U << CRU_GATE_CON45_ACLK_RGA3_0_EN_SHIFT)                /* 0x00000800 */
#define CRU_GATE_CON45_CLK_RGA3_0_CORE_EN_SHIFT            (12U)
#define CRU_GATE_CON45_CLK_RGA3_0_CORE_EN_MASK             (0x1U << CRU_GATE_CON45_CLK_RGA3_0_CORE_EN_SHIFT)            /* 0x00001000 */
/* GATE_CON47 */
#define CRU_GATE_CON47_OFFSET                              (0x8BCU)
#define CRU_GATE_CON47_HCLK_RKVENC0_ROOT_EN_SHIFT          (0U)
#define CRU_GATE_CON47_HCLK_RKVENC0_ROOT_EN_MASK           (0x1U << CRU_GATE_CON47_HCLK_RKVENC0_ROOT_EN_SHIFT)          /* 0x00000001 */
#define CRU_GATE_CON47_ACLK_RKVENC0_ROOT_EN_SHIFT          (1U)
#define CRU_GATE_CON47_ACLK_RKVENC0_ROOT_EN_MASK           (0x1U << CRU_GATE_CON47_ACLK_RKVENC0_ROOT_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON47_HCLK_RKVENC0_BIU_EN_SHIFT           (2U)
#define CRU_GATE_CON47_HCLK_RKVENC0_BIU_EN_MASK            (0x1U << CRU_GATE_CON47_HCLK_RKVENC0_BIU_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON47_ACLK_RKVENC0_BIU_EN_SHIFT           (3U)
#define CRU_GATE_CON47_ACLK_RKVENC0_BIU_EN_MASK            (0x1U << CRU_GATE_CON47_ACLK_RKVENC0_BIU_EN_SHIFT)           /* 0x00000008 */
#define CRU_GATE_CON47_HCLK_RKVENC0_EN_SHIFT               (4U)
#define CRU_GATE_CON47_HCLK_RKVENC0_EN_MASK                (0x1U << CRU_GATE_CON47_HCLK_RKVENC0_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON47_ACLK_RKVENC0_EN_SHIFT               (5U)
#define CRU_GATE_CON47_ACLK_RKVENC0_EN_MASK                (0x1U << CRU_GATE_CON47_ACLK_RKVENC0_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON47_CLK_RKVENC0_CORE_EN_SHIFT           (6U)
#define CRU_GATE_CON47_CLK_RKVENC0_CORE_EN_MASK            (0x1U << CRU_GATE_CON47_CLK_RKVENC0_CORE_EN_SHIFT)           /* 0x00000040 */
/* GATE_CON48 */
#define CRU_GATE_CON48_OFFSET                              (0x8C0U)
#define CRU_GATE_CON48_HCLK_RKVENC1_ROOT_EN_SHIFT          (0U)
#define CRU_GATE_CON48_HCLK_RKVENC1_ROOT_EN_MASK           (0x1U << CRU_GATE_CON48_HCLK_RKVENC1_ROOT_EN_SHIFT)          /* 0x00000001 */
#define CRU_GATE_CON48_ACLK_RKVENC1_ROOT_EN_SHIFT          (1U)
#define CRU_GATE_CON48_ACLK_RKVENC1_ROOT_EN_MASK           (0x1U << CRU_GATE_CON48_ACLK_RKVENC1_ROOT_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON48_HCLK_RKVENC1_BIU_EN_SHIFT           (2U)
#define CRU_GATE_CON48_HCLK_RKVENC1_BIU_EN_MASK            (0x1U << CRU_GATE_CON48_HCLK_RKVENC1_BIU_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON48_ACLK_RKVENC1_BIU_EN_SHIFT           (3U)
#define CRU_GATE_CON48_ACLK_RKVENC1_BIU_EN_MASK            (0x1U << CRU_GATE_CON48_ACLK_RKVENC1_BIU_EN_SHIFT)           /* 0x00000008 */
#define CRU_GATE_CON48_HCLK_RKVENC1_EN_SHIFT               (4U)
#define CRU_GATE_CON48_HCLK_RKVENC1_EN_MASK                (0x1U << CRU_GATE_CON48_HCLK_RKVENC1_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON48_ACLK_RKVENC1_EN_SHIFT               (5U)
#define CRU_GATE_CON48_ACLK_RKVENC1_EN_MASK                (0x1U << CRU_GATE_CON48_ACLK_RKVENC1_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON48_CLK_RKVENC1_CORE_EN_SHIFT           (6U)
#define CRU_GATE_CON48_CLK_RKVENC1_CORE_EN_MASK            (0x1U << CRU_GATE_CON48_CLK_RKVENC1_CORE_EN_SHIFT)           /* 0x00000040 */
/* GATE_CON49 */
#define CRU_GATE_CON49_OFFSET                              (0x8C4U)
#define CRU_GATE_CON49_ACLK_VI_ROOT_EN_SHIFT               (0U)
#define CRU_GATE_CON49_ACLK_VI_ROOT_EN_MASK                (0x1U << CRU_GATE_CON49_ACLK_VI_ROOT_EN_SHIFT)               /* 0x00000001 */
#define CRU_GATE_CON49_HCLK_VI_ROOT_EN_SHIFT               (1U)
#define CRU_GATE_CON49_HCLK_VI_ROOT_EN_MASK                (0x1U << CRU_GATE_CON49_HCLK_VI_ROOT_EN_SHIFT)               /* 0x00000002 */
#define CRU_GATE_CON49_PCLK_VI_ROOT_EN_SHIFT               (2U)
#define CRU_GATE_CON49_PCLK_VI_ROOT_EN_MASK                (0x1U << CRU_GATE_CON49_PCLK_VI_ROOT_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON49_ACLK_VI_BIU_EN_SHIFT                (3U)
#define CRU_GATE_CON49_ACLK_VI_BIU_EN_MASK                 (0x1U << CRU_GATE_CON49_ACLK_VI_BIU_EN_SHIFT)                /* 0x00000008 */
#define CRU_GATE_CON49_HCLK_VI_BIU_EN_SHIFT                (4U)
#define CRU_GATE_CON49_HCLK_VI_BIU_EN_MASK                 (0x1U << CRU_GATE_CON49_HCLK_VI_BIU_EN_SHIFT)                /* 0x00000010 */
#define CRU_GATE_CON49_PCLK_VI_BIU_EN_SHIFT                (5U)
#define CRU_GATE_CON49_PCLK_VI_BIU_EN_MASK                 (0x1U << CRU_GATE_CON49_PCLK_VI_BIU_EN_SHIFT)                /* 0x00000020 */
#define CRU_GATE_CON49_DCLK_VICAP_EN_SHIFT                 (6U)
#define CRU_GATE_CON49_DCLK_VICAP_EN_MASK                  (0x1U << CRU_GATE_CON49_DCLK_VICAP_EN_SHIFT)                 /* 0x00000040 */
#define CRU_GATE_CON49_ACLK_VICAP_EN_SHIFT                 (7U)
#define CRU_GATE_CON49_ACLK_VICAP_EN_MASK                  (0x1U << CRU_GATE_CON49_ACLK_VICAP_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON49_HCLK_VICAP_EN_SHIFT                 (8U)
#define CRU_GATE_CON49_HCLK_VICAP_EN_MASK                  (0x1U << CRU_GATE_CON49_HCLK_VICAP_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON49_CLK_ISP0_CORE_EN_SHIFT              (9U)
#define CRU_GATE_CON49_CLK_ISP0_CORE_EN_MASK               (0x1U << CRU_GATE_CON49_CLK_ISP0_CORE_EN_SHIFT)              /* 0x00000200 */
#define CRU_GATE_CON49_CLK_ISP0_CORE_MARVIN_EN_SHIFT       (10U)
#define CRU_GATE_CON49_CLK_ISP0_CORE_MARVIN_EN_MASK        (0x1U << CRU_GATE_CON49_CLK_ISP0_CORE_MARVIN_EN_SHIFT)       /* 0x00000400 */
#define CRU_GATE_CON49_CLK_ISP0_CORE_VICAP_EN_SHIFT        (11U)
#define CRU_GATE_CON49_CLK_ISP0_CORE_VICAP_EN_MASK         (0x1U << CRU_GATE_CON49_CLK_ISP0_CORE_VICAP_EN_SHIFT)        /* 0x00000800 */
#define CRU_GATE_CON49_ACLK_ISP0_EN_SHIFT                  (12U)
#define CRU_GATE_CON49_ACLK_ISP0_EN_MASK                   (0x1U << CRU_GATE_CON49_ACLK_ISP0_EN_SHIFT)                  /* 0x00001000 */
#define CRU_GATE_CON49_HCLK_ISP0_EN_SHIFT                  (13U)
#define CRU_GATE_CON49_HCLK_ISP0_EN_MASK                   (0x1U << CRU_GATE_CON49_HCLK_ISP0_EN_SHIFT)                  /* 0x00002000 */
#define CRU_GATE_CON49_ACLK_FISHEYE0_EN_SHIFT              (14U)
#define CRU_GATE_CON49_ACLK_FISHEYE0_EN_MASK               (0x1U << CRU_GATE_CON49_ACLK_FISHEYE0_EN_SHIFT)              /* 0x00004000 */
#define CRU_GATE_CON49_HCLK_FISHEYE0_EN_SHIFT              (15U)
#define CRU_GATE_CON49_HCLK_FISHEYE0_EN_MASK               (0x1U << CRU_GATE_CON49_HCLK_FISHEYE0_EN_SHIFT)              /* 0x00008000 */
/* GATE_CON50 */
#define CRU_GATE_CON50_OFFSET                              (0x8C8U)
#define CRU_GATE_CON50_CLK_FISHEYE0_CORE_EN_SHIFT          (0U)
#define CRU_GATE_CON50_CLK_FISHEYE0_CORE_EN_MASK           (0x1U << CRU_GATE_CON50_CLK_FISHEYE0_CORE_EN_SHIFT)          /* 0x00000001 */
#define CRU_GATE_CON50_ACLK_FISHEYE1_EN_SHIFT              (1U)
#define CRU_GATE_CON50_ACLK_FISHEYE1_EN_MASK               (0x1U << CRU_GATE_CON50_ACLK_FISHEYE1_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON50_HCLK_FISHEYE1_EN_SHIFT              (2U)
#define CRU_GATE_CON50_HCLK_FISHEYE1_EN_MASK               (0x1U << CRU_GATE_CON50_HCLK_FISHEYE1_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON50_CLK_FISHEYE1_CORE_EN_SHIFT          (3U)
#define CRU_GATE_CON50_CLK_FISHEYE1_CORE_EN_MASK           (0x1U << CRU_GATE_CON50_CLK_FISHEYE1_CORE_EN_SHIFT)          /* 0x00000008 */
#define CRU_GATE_CON50_PCLK_CSI_HOST_0_EN_SHIFT            (4U)
#define CRU_GATE_CON50_PCLK_CSI_HOST_0_EN_MASK             (0x1U << CRU_GATE_CON50_PCLK_CSI_HOST_0_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON50_PCLK_CSI_HOST_1_EN_SHIFT            (5U)
#define CRU_GATE_CON50_PCLK_CSI_HOST_1_EN_MASK             (0x1U << CRU_GATE_CON50_PCLK_CSI_HOST_1_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON50_PCLK_CSI_HOST_2_EN_SHIFT            (6U)
#define CRU_GATE_CON50_PCLK_CSI_HOST_2_EN_MASK             (0x1U << CRU_GATE_CON50_PCLK_CSI_HOST_2_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON50_PCLK_CSI_HOST_3_EN_SHIFT            (7U)
#define CRU_GATE_CON50_PCLK_CSI_HOST_3_EN_MASK             (0x1U << CRU_GATE_CON50_PCLK_CSI_HOST_3_EN_SHIFT)            /* 0x00000080 */
#define CRU_GATE_CON50_PCLK_CSI_HOST_4_EN_SHIFT            (8U)
#define CRU_GATE_CON50_PCLK_CSI_HOST_4_EN_MASK             (0x1U << CRU_GATE_CON50_PCLK_CSI_HOST_4_EN_SHIFT)            /* 0x00000100 */
#define CRU_GATE_CON50_PCLK_CSI_HOST_5_EN_SHIFT            (9U)
#define CRU_GATE_CON50_PCLK_CSI_HOST_5_EN_MASK             (0x1U << CRU_GATE_CON50_PCLK_CSI_HOST_5_EN_SHIFT)            /* 0x00000200 */
/* GATE_CON51 */
#define CRU_GATE_CON51_OFFSET                              (0x8CCU)
#define CRU_GATE_CON51_CLK_CSIHOST0_VICAP_EN_SHIFT         (4U)
#define CRU_GATE_CON51_CLK_CSIHOST0_VICAP_EN_MASK          (0x1U << CRU_GATE_CON51_CLK_CSIHOST0_VICAP_EN_SHIFT)         /* 0x00000010 */
#define CRU_GATE_CON51_CLK_CSIHOST1_VICAP_EN_SHIFT         (5U)
#define CRU_GATE_CON51_CLK_CSIHOST1_VICAP_EN_MASK          (0x1U << CRU_GATE_CON51_CLK_CSIHOST1_VICAP_EN_SHIFT)         /* 0x00000020 */
#define CRU_GATE_CON51_CLK_CSIHOST2_VICAP_EN_SHIFT         (6U)
#define CRU_GATE_CON51_CLK_CSIHOST2_VICAP_EN_MASK          (0x1U << CRU_GATE_CON51_CLK_CSIHOST2_VICAP_EN_SHIFT)         /* 0x00000040 */
#define CRU_GATE_CON51_CLK_CSIHOST3_VICAP_EN_SHIFT         (7U)
#define CRU_GATE_CON51_CLK_CSIHOST3_VICAP_EN_MASK          (0x1U << CRU_GATE_CON51_CLK_CSIHOST3_VICAP_EN_SHIFT)         /* 0x00000080 */
#define CRU_GATE_CON51_CLK_CSIHOST4_VICAP_EN_SHIFT         (8U)
#define CRU_GATE_CON51_CLK_CSIHOST4_VICAP_EN_MASK          (0x1U << CRU_GATE_CON51_CLK_CSIHOST4_VICAP_EN_SHIFT)         /* 0x00000100 */
#define CRU_GATE_CON51_CLK_CSIHOST5_VICAP_EN_SHIFT         (9U)
#define CRU_GATE_CON51_CLK_CSIHOST5_VICAP_EN_MASK          (0x1U << CRU_GATE_CON51_CLK_CSIHOST5_VICAP_EN_SHIFT)         /* 0x00000200 */
#define CRU_GATE_CON51_ICLK_CSIHOST01_EN_SHIFT             (10U)
#define CRU_GATE_CON51_ICLK_CSIHOST01_EN_MASK              (0x1U << CRU_GATE_CON51_ICLK_CSIHOST01_EN_SHIFT)             /* 0x00000400 */
#define CRU_GATE_CON51_ICLK_CSIHOST0_EN_SHIFT              (11U)
#define CRU_GATE_CON51_ICLK_CSIHOST0_EN_MASK               (0x1U << CRU_GATE_CON51_ICLK_CSIHOST0_EN_SHIFT)              /* 0x00000800 */
#define CRU_GATE_CON51_ICLK_CSIHOST1_EN_SHIFT              (12U)
#define CRU_GATE_CON51_ICLK_CSIHOST1_EN_MASK               (0x1U << CRU_GATE_CON51_ICLK_CSIHOST1_EN_SHIFT)              /* 0x00001000 */
/* GATE_CON52 */
#define CRU_GATE_CON52_OFFSET                              (0x8D0U)
#define CRU_GATE_CON52_ACLK_VOP_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON52_ACLK_VOP_ROOT_EN_MASK               (0x1U << CRU_GATE_CON52_ACLK_VOP_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON52_ACLK_VOP_LOW_ROOT_EN_SHIFT          (1U)
#define CRU_GATE_CON52_ACLK_VOP_LOW_ROOT_EN_MASK           (0x1U << CRU_GATE_CON52_ACLK_VOP_LOW_ROOT_EN_SHIFT)          /* 0x00000002 */
#define CRU_GATE_CON52_HCLK_VOP_ROOT_EN_SHIFT              (2U)
#define CRU_GATE_CON52_HCLK_VOP_ROOT_EN_MASK               (0x1U << CRU_GATE_CON52_HCLK_VOP_ROOT_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON52_PCLK_VOP_ROOT_EN_SHIFT              (3U)
#define CRU_GATE_CON52_PCLK_VOP_ROOT_EN_MASK               (0x1U << CRU_GATE_CON52_PCLK_VOP_ROOT_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON52_ACLK_VOP_BIU_EN_SHIFT               (4U)
#define CRU_GATE_CON52_ACLK_VOP_BIU_EN_MASK                (0x1U << CRU_GATE_CON52_ACLK_VOP_BIU_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON52_ACLK_VOP_LOW_BIU_EN_SHIFT           (5U)
#define CRU_GATE_CON52_ACLK_VOP_LOW_BIU_EN_MASK            (0x1U << CRU_GATE_CON52_ACLK_VOP_LOW_BIU_EN_SHIFT)           /* 0x00000020 */
#define CRU_GATE_CON52_HCLK_VOP_BIU_EN_SHIFT               (6U)
#define CRU_GATE_CON52_HCLK_VOP_BIU_EN_MASK                (0x1U << CRU_GATE_CON52_HCLK_VOP_BIU_EN_SHIFT)               /* 0x00000040 */
#define CRU_GATE_CON52_PCLK_VOP_BIU_EN_SHIFT               (7U)
#define CRU_GATE_CON52_PCLK_VOP_BIU_EN_MASK                (0x1U << CRU_GATE_CON52_PCLK_VOP_BIU_EN_SHIFT)               /* 0x00000080 */
#define CRU_GATE_CON52_HCLK_VOP_EN_SHIFT                   (8U)
#define CRU_GATE_CON52_HCLK_VOP_EN_MASK                    (0x1U << CRU_GATE_CON52_HCLK_VOP_EN_SHIFT)                   /* 0x00000100 */
#define CRU_GATE_CON52_ACLK_VOP_EN_SHIFT                   (9U)
#define CRU_GATE_CON52_ACLK_VOP_EN_MASK                    (0x1U << CRU_GATE_CON52_ACLK_VOP_EN_SHIFT)                   /* 0x00000200 */
#define CRU_GATE_CON52_DCLK_VOP0_SRC_EN_SHIFT              (10U)
#define CRU_GATE_CON52_DCLK_VOP0_SRC_EN_MASK               (0x1U << CRU_GATE_CON52_DCLK_VOP0_SRC_EN_SHIFT)              /* 0x00000400 */
#define CRU_GATE_CON52_DCLK_VOP1_SRC_EN_SHIFT              (11U)
#define CRU_GATE_CON52_DCLK_VOP1_SRC_EN_MASK               (0x1U << CRU_GATE_CON52_DCLK_VOP1_SRC_EN_SHIFT)              /* 0x00000800 */
#define CRU_GATE_CON52_DCLK_VOP2_SRC_EN_SHIFT              (12U)
#define CRU_GATE_CON52_DCLK_VOP2_SRC_EN_MASK               (0x1U << CRU_GATE_CON52_DCLK_VOP2_SRC_EN_SHIFT)              /* 0x00001000 */
#define CRU_GATE_CON52_DCLK_VOP0_EN_SHIFT                  (13U)
#define CRU_GATE_CON52_DCLK_VOP0_EN_MASK                   (0x1U << CRU_GATE_CON52_DCLK_VOP0_EN_SHIFT)                  /* 0x00002000 */
/* GATE_CON53 */
#define CRU_GATE_CON53_OFFSET                              (0x8D4U)
#define CRU_GATE_CON53_DCLK_VOP1_EN_SHIFT                  (0U)
#define CRU_GATE_CON53_DCLK_VOP1_EN_MASK                   (0x1U << CRU_GATE_CON53_DCLK_VOP1_EN_SHIFT)                  /* 0x00000001 */
#define CRU_GATE_CON53_DCLK_VOP2_EN_SHIFT                  (1U)
#define CRU_GATE_CON53_DCLK_VOP2_EN_MASK                   (0x1U << CRU_GATE_CON53_DCLK_VOP2_EN_SHIFT)                  /* 0x00000002 */
#define CRU_GATE_CON53_DCLK_VOP3_EN_SHIFT                  (2U)
#define CRU_GATE_CON53_DCLK_VOP3_EN_MASK                   (0x1U << CRU_GATE_CON53_DCLK_VOP3_EN_SHIFT)                  /* 0x00000004 */
#define CRU_GATE_CON53_PCLK_VOPGRF_EN_SHIFT                (3U)
#define CRU_GATE_CON53_PCLK_VOPGRF_EN_MASK                 (0x1U << CRU_GATE_CON53_PCLK_VOPGRF_EN_SHIFT)                /* 0x00000008 */
#define CRU_GATE_CON53_PCLK_DSIHOST0_EN_SHIFT              (4U)
#define CRU_GATE_CON53_PCLK_DSIHOST0_EN_MASK               (0x1U << CRU_GATE_CON53_PCLK_DSIHOST0_EN_SHIFT)              /* 0x00000010 */
#define CRU_GATE_CON53_PCLK_DSIHOST1_EN_SHIFT              (5U)
#define CRU_GATE_CON53_PCLK_DSIHOST1_EN_MASK               (0x1U << CRU_GATE_CON53_PCLK_DSIHOST1_EN_SHIFT)              /* 0x00000020 */
#define CRU_GATE_CON53_CLK_DSIHOST0_EN_SHIFT               (6U)
#define CRU_GATE_CON53_CLK_DSIHOST0_EN_MASK                (0x1U << CRU_GATE_CON53_CLK_DSIHOST0_EN_SHIFT)               /* 0x00000040 */
#define CRU_GATE_CON53_CLK_DSIHOST1_EN_SHIFT               (7U)
#define CRU_GATE_CON53_CLK_DSIHOST1_EN_MASK                (0x1U << CRU_GATE_CON53_CLK_DSIHOST1_EN_SHIFT)               /* 0x00000080 */
#define CRU_GATE_CON53_CLK_VOP_PMU_EN_SHIFT                (8U)
#define CRU_GATE_CON53_CLK_VOP_PMU_EN_MASK                 (0x1U << CRU_GATE_CON53_CLK_VOP_PMU_EN_SHIFT)                /* 0x00000100 */
#define CRU_GATE_CON53_PCLK_VOP_CHANNEL_BIU_EN_SHIFT       (9U)
#define CRU_GATE_CON53_PCLK_VOP_CHANNEL_BIU_EN_MASK        (0x1U << CRU_GATE_CON53_PCLK_VOP_CHANNEL_BIU_EN_SHIFT)       /* 0x00000200 */
#define CRU_GATE_CON53_ACLK_VOP_DOBY_EN_SHIFT              (10U)
#define CRU_GATE_CON53_ACLK_VOP_DOBY_EN_MASK               (0x1U << CRU_GATE_CON53_ACLK_VOP_DOBY_EN_SHIFT)              /* 0x00000400 */
/* GATE_CON55 */
#define CRU_GATE_CON55_OFFSET                              (0x8DCU)
#define CRU_GATE_CON55_ACLK_VO0_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON55_ACLK_VO0_ROOT_EN_MASK               (0x1U << CRU_GATE_CON55_ACLK_VO0_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON55_HCLK_VO0_ROOT_EN_SHIFT              (1U)
#define CRU_GATE_CON55_HCLK_VO0_ROOT_EN_MASK               (0x1U << CRU_GATE_CON55_HCLK_VO0_ROOT_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON55_HCLK_VO0_S_ROOT_EN_SHIFT            (2U)
#define CRU_GATE_CON55_HCLK_VO0_S_ROOT_EN_MASK             (0x1U << CRU_GATE_CON55_HCLK_VO0_S_ROOT_EN_SHIFT)            /* 0x00000004 */
#define CRU_GATE_CON55_PCLK_VO0_ROOT_EN_SHIFT              (3U)
#define CRU_GATE_CON55_PCLK_VO0_ROOT_EN_MASK               (0x1U << CRU_GATE_CON55_PCLK_VO0_ROOT_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON55_PCLK_VO0_S_ROOT_EN_SHIFT            (4U)
#define CRU_GATE_CON55_PCLK_VO0_S_ROOT_EN_MASK             (0x1U << CRU_GATE_CON55_PCLK_VO0_S_ROOT_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON55_HCLK_VO0_BIU_EN_SHIFT               (5U)
#define CRU_GATE_CON55_HCLK_VO0_BIU_EN_MASK                (0x1U << CRU_GATE_CON55_HCLK_VO0_BIU_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON55_HCLK_VO0_S_BIU_EN_SHIFT             (6U)
#define CRU_GATE_CON55_HCLK_VO0_S_BIU_EN_MASK              (0x1U << CRU_GATE_CON55_HCLK_VO0_S_BIU_EN_SHIFT)             /* 0x00000040 */
#define CRU_GATE_CON55_PCLK_VO0_BIU_EN_SHIFT               (7U)
#define CRU_GATE_CON55_PCLK_VO0_BIU_EN_MASK                (0x1U << CRU_GATE_CON55_PCLK_VO0_BIU_EN_SHIFT)               /* 0x00000080 */
#define CRU_GATE_CON55_PCLK_VO0_S_BIU_EN_SHIFT             (8U)
#define CRU_GATE_CON55_PCLK_VO0_S_BIU_EN_MASK              (0x1U << CRU_GATE_CON55_PCLK_VO0_S_BIU_EN_SHIFT)             /* 0x00000100 */
#define CRU_GATE_CON55_ACLK_HDCP0_BIU_EN_SHIFT             (9U)
#define CRU_GATE_CON55_ACLK_HDCP0_BIU_EN_MASK              (0x1U << CRU_GATE_CON55_ACLK_HDCP0_BIU_EN_SHIFT)             /* 0x00000200 */
#define CRU_GATE_CON55_PCLK_VO0GRF_EN_SHIFT                (10U)
#define CRU_GATE_CON55_PCLK_VO0GRF_EN_MASK                 (0x1U << CRU_GATE_CON55_PCLK_VO0GRF_EN_SHIFT)                /* 0x00000400 */
#define CRU_GATE_CON55_HCLK_HDCP_KEY0_EN_SHIFT             (11U)
#define CRU_GATE_CON55_HCLK_HDCP_KEY0_EN_MASK              (0x1U << CRU_GATE_CON55_HCLK_HDCP_KEY0_EN_SHIFT)             /* 0x00000800 */
#define CRU_GATE_CON55_ACLK_HDCP0_EN_SHIFT                 (12U)
#define CRU_GATE_CON55_ACLK_HDCP0_EN_MASK                  (0x1U << CRU_GATE_CON55_ACLK_HDCP0_EN_SHIFT)                 /* 0x00001000 */
#define CRU_GATE_CON55_HCLK_HDCP0_EN_SHIFT                 (13U)
#define CRU_GATE_CON55_HCLK_HDCP0_EN_MASK                  (0x1U << CRU_GATE_CON55_HCLK_HDCP0_EN_SHIFT)                 /* 0x00002000 */
#define CRU_GATE_CON55_PCLK_HDCP0_EN_SHIFT                 (14U)
#define CRU_GATE_CON55_PCLK_HDCP0_EN_MASK                  (0x1U << CRU_GATE_CON55_PCLK_HDCP0_EN_SHIFT)                 /* 0x00004000 */
/* GATE_CON56 */
#define CRU_GATE_CON56_OFFSET                              (0x8E0U)
#define CRU_GATE_CON56_ACLK_TRNG0_EN_SHIFT                 (0U)
#define CRU_GATE_CON56_ACLK_TRNG0_EN_MASK                  (0x1U << CRU_GATE_CON56_ACLK_TRNG0_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON56_PCLK_TRNG0_EN_SHIFT                 (1U)
#define CRU_GATE_CON56_PCLK_TRNG0_EN_MASK                  (0x1U << CRU_GATE_CON56_PCLK_TRNG0_EN_SHIFT)                 /* 0x00000002 */
#define CRU_GATE_CON56_CLK_AUX16MHZ_0_EN_SHIFT             (2U)
#define CRU_GATE_CON56_CLK_AUX16MHZ_0_EN_MASK              (0x1U << CRU_GATE_CON56_CLK_AUX16MHZ_0_EN_SHIFT)             /* 0x00000004 */
#define CRU_GATE_CON56_CLK_AUX16MHZ_1_EN_SHIFT             (3U)
#define CRU_GATE_CON56_CLK_AUX16MHZ_1_EN_MASK              (0x1U << CRU_GATE_CON56_CLK_AUX16MHZ_1_EN_SHIFT)             /* 0x00000008 */
#define CRU_GATE_CON56_PCLK_DP0_EN_SHIFT                   (4U)
#define CRU_GATE_CON56_PCLK_DP0_EN_MASK                    (0x1U << CRU_GATE_CON56_PCLK_DP0_EN_SHIFT)                   /* 0x00000010 */
#define CRU_GATE_CON56_PCLK_DP1_EN_SHIFT                   (5U)
#define CRU_GATE_CON56_PCLK_DP1_EN_MASK                    (0x1U << CRU_GATE_CON56_PCLK_DP1_EN_SHIFT)                   /* 0x00000020 */
#define CRU_GATE_CON56_PCLK_S_DP0_EN_SHIFT                 (6U)
#define CRU_GATE_CON56_PCLK_S_DP0_EN_MASK                  (0x1U << CRU_GATE_CON56_PCLK_S_DP0_EN_SHIFT)                 /* 0x00000040 */
#define CRU_GATE_CON56_PCLK_S_DP1_EN_SHIFT                 (7U)
#define CRU_GATE_CON56_PCLK_S_DP1_EN_MASK                  (0x1U << CRU_GATE_CON56_PCLK_S_DP1_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON56_CLK_DP0_EN_SHIFT                    (8U)
#define CRU_GATE_CON56_CLK_DP0_EN_MASK                     (0x1U << CRU_GATE_CON56_CLK_DP0_EN_SHIFT)                    /* 0x00000100 */
#define CRU_GATE_CON56_CLK_DP1_EN_SHIFT                    (9U)
#define CRU_GATE_CON56_CLK_DP1_EN_MASK                     (0x1U << CRU_GATE_CON56_CLK_DP1_EN_SHIFT)                    /* 0x00000200 */
#define CRU_GATE_CON56_HCLK_I2S4_8CH_EN_SHIFT              (10U)
#define CRU_GATE_CON56_HCLK_I2S4_8CH_EN_MASK               (0x1U << CRU_GATE_CON56_HCLK_I2S4_8CH_EN_SHIFT)              /* 0x00000400 */
#define CRU_GATE_CON56_CLK_I2S4_8CH_TX_EN_SHIFT            (11U)
#define CRU_GATE_CON56_CLK_I2S4_8CH_TX_EN_MASK             (0x1U << CRU_GATE_CON56_CLK_I2S4_8CH_TX_EN_SHIFT)            /* 0x00000800 */
#define CRU_GATE_CON56_CLK_I2S4_8CH_FRAC_TX_EN_SHIFT       (12U)
#define CRU_GATE_CON56_CLK_I2S4_8CH_FRAC_TX_EN_MASK        (0x1U << CRU_GATE_CON56_CLK_I2S4_8CH_FRAC_TX_EN_SHIFT)       /* 0x00001000 */
#define CRU_GATE_CON56_MCLK_I2S4_8CH_TX_EN_SHIFT           (13U)
#define CRU_GATE_CON56_MCLK_I2S4_8CH_TX_EN_MASK            (0x1U << CRU_GATE_CON56_MCLK_I2S4_8CH_TX_EN_SHIFT)           /* 0x00002000 */
#define CRU_GATE_CON56_HCLK_I2S8_8CH_EN_SHIFT              (14U)
#define CRU_GATE_CON56_HCLK_I2S8_8CH_EN_MASK               (0x1U << CRU_GATE_CON56_HCLK_I2S8_8CH_EN_SHIFT)              /* 0x00004000 */
#define CRU_GATE_CON56_CLK_I2S8_8CH_TX_EN_SHIFT            (15U)
#define CRU_GATE_CON56_CLK_I2S8_8CH_TX_EN_MASK             (0x1U << CRU_GATE_CON56_CLK_I2S8_8CH_TX_EN_SHIFT)            /* 0x00008000 */
/* GATE_CON57 */
#define CRU_GATE_CON57_OFFSET                              (0x8E4U)
#define CRU_GATE_CON57_CLK_I2S8_8CH_FRAC_TX_EN_SHIFT       (0U)
#define CRU_GATE_CON57_CLK_I2S8_8CH_FRAC_TX_EN_MASK        (0x1U << CRU_GATE_CON57_CLK_I2S8_8CH_FRAC_TX_EN_SHIFT)       /* 0x00000001 */
#define CRU_GATE_CON57_MCLK_I2S8_8CH_TX_EN_SHIFT           (1U)
#define CRU_GATE_CON57_MCLK_I2S8_8CH_TX_EN_MASK            (0x1U << CRU_GATE_CON57_MCLK_I2S8_8CH_TX_EN_SHIFT)           /* 0x00000002 */
#define CRU_GATE_CON57_HCLK_SPDIF2_DP0_EN_SHIFT            (2U)
#define CRU_GATE_CON57_HCLK_SPDIF2_DP0_EN_MASK             (0x1U << CRU_GATE_CON57_HCLK_SPDIF2_DP0_EN_SHIFT)            /* 0x00000004 */
#define CRU_GATE_CON57_CLK_SPDIF2_DP0_EN_SHIFT             (3U)
#define CRU_GATE_CON57_CLK_SPDIF2_DP0_EN_MASK              (0x1U << CRU_GATE_CON57_CLK_SPDIF2_DP0_EN_SHIFT)             /* 0x00000008 */
#define CRU_GATE_CON57_CLK_SPDIF2_DP0_FRAC_EN_SHIFT        (4U)
#define CRU_GATE_CON57_CLK_SPDIF2_DP0_FRAC_EN_MASK         (0x1U << CRU_GATE_CON57_CLK_SPDIF2_DP0_FRAC_EN_SHIFT)        /* 0x00000010 */
#define CRU_GATE_CON57_MCLK_SPDIF2_DP0_EN_SHIFT            (5U)
#define CRU_GATE_CON57_MCLK_SPDIF2_DP0_EN_MASK             (0x1U << CRU_GATE_CON57_MCLK_SPDIF2_DP0_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON57_MCLK_SPDIF2_EN_SHIFT                (6U)
#define CRU_GATE_CON57_MCLK_SPDIF2_EN_MASK                 (0x1U << CRU_GATE_CON57_MCLK_SPDIF2_EN_SHIFT)                /* 0x00000040 */
#define CRU_GATE_CON57_HCLK_SPDIF5_DP1_EN_SHIFT            (7U)
#define CRU_GATE_CON57_HCLK_SPDIF5_DP1_EN_MASK             (0x1U << CRU_GATE_CON57_HCLK_SPDIF5_DP1_EN_SHIFT)            /* 0x00000080 */
#define CRU_GATE_CON57_CLK_SPDIF5_DP1_EN_SHIFT             (8U)
#define CRU_GATE_CON57_CLK_SPDIF5_DP1_EN_MASK              (0x1U << CRU_GATE_CON57_CLK_SPDIF5_DP1_EN_SHIFT)             /* 0x00000100 */
#define CRU_GATE_CON57_CLK_SPDIF5_DP1_FRAC_EN_SHIFT        (9U)
#define CRU_GATE_CON57_CLK_SPDIF5_DP1_FRAC_EN_MASK         (0x1U << CRU_GATE_CON57_CLK_SPDIF5_DP1_FRAC_EN_SHIFT)        /* 0x00000200 */
#define CRU_GATE_CON57_MCLK_SPDIF5_DP1_EN_SHIFT            (10U)
#define CRU_GATE_CON57_MCLK_SPDIF5_DP1_EN_MASK             (0x1U << CRU_GATE_CON57_MCLK_SPDIF5_DP1_EN_SHIFT)            /* 0x00000400 */
#define CRU_GATE_CON57_MCLK_SPDIF5_EN_SHIFT                (11U)
#define CRU_GATE_CON57_MCLK_SPDIF5_EN_MASK                 (0x1U << CRU_GATE_CON57_MCLK_SPDIF5_EN_SHIFT)                /* 0x00000800 */
/* GATE_CON59 */
#define CRU_GATE_CON59_OFFSET                              (0x8ECU)
#define CRU_GATE_CON59_ACLK_HDCP1_ROOT_EN_SHIFT            (0U)
#define CRU_GATE_CON59_ACLK_HDCP1_ROOT_EN_MASK             (0x1U << CRU_GATE_CON59_ACLK_HDCP1_ROOT_EN_SHIFT)            /* 0x00000001 */
#define CRU_GATE_CON59_ACLK_HDMIRX_ROOT_EN_SHIFT           (1U)
#define CRU_GATE_CON59_ACLK_HDMIRX_ROOT_EN_MASK            (0x1U << CRU_GATE_CON59_ACLK_HDMIRX_ROOT_EN_SHIFT)           /* 0x00000002 */
#define CRU_GATE_CON59_HCLK_VO1_ROOT_EN_SHIFT              (2U)
#define CRU_GATE_CON59_HCLK_VO1_ROOT_EN_MASK               (0x1U << CRU_GATE_CON59_HCLK_VO1_ROOT_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON59_HCLK_VO1_S_ROOT_EN_SHIFT            (3U)
#define CRU_GATE_CON59_HCLK_VO1_S_ROOT_EN_MASK             (0x1U << CRU_GATE_CON59_HCLK_VO1_S_ROOT_EN_SHIFT)            /* 0x00000008 */
#define CRU_GATE_CON59_PCLK_VO1_ROOT_EN_SHIFT              (4U)
#define CRU_GATE_CON59_PCLK_VO1_ROOT_EN_MASK               (0x1U << CRU_GATE_CON59_PCLK_VO1_ROOT_EN_SHIFT)              /* 0x00000010 */
#define CRU_GATE_CON59_PCLK_VO1_S_ROOT_EN_SHIFT            (5U)
#define CRU_GATE_CON59_PCLK_VO1_S_ROOT_EN_MASK             (0x1U << CRU_GATE_CON59_PCLK_VO1_S_ROOT_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON59_ACLK_HDCP1_BIU_EN_SHIFT             (6U)
#define CRU_GATE_CON59_ACLK_HDCP1_BIU_EN_MASK              (0x1U << CRU_GATE_CON59_ACLK_HDCP1_BIU_EN_SHIFT)             /* 0x00000040 */
#define CRU_GATE_CON59_ACLK_VO1_BIU_EN_SHIFT               (8U)
#define CRU_GATE_CON59_ACLK_VO1_BIU_EN_MASK                (0x1U << CRU_GATE_CON59_ACLK_VO1_BIU_EN_SHIFT)               /* 0x00000100 */
#define CRU_GATE_CON59_HCLK_VO1_BIU_EN_SHIFT               (9U)
#define CRU_GATE_CON59_HCLK_VO1_BIU_EN_MASK                (0x1U << CRU_GATE_CON59_HCLK_VO1_BIU_EN_SHIFT)               /* 0x00000200 */
#define CRU_GATE_CON59_HCLK_VO1_S_BIU_EN_SHIFT             (10U)
#define CRU_GATE_CON59_HCLK_VO1_S_BIU_EN_MASK              (0x1U << CRU_GATE_CON59_HCLK_VO1_S_BIU_EN_SHIFT)             /* 0x00000400 */
#define CRU_GATE_CON59_PCLK_VO1_BIU_EN_SHIFT               (11U)
#define CRU_GATE_CON59_PCLK_VO1_BIU_EN_MASK                (0x1U << CRU_GATE_CON59_PCLK_VO1_BIU_EN_SHIFT)               /* 0x00000800 */
#define CRU_GATE_CON59_PCLK_VO1GRF_EN_SHIFT                (12U)
#define CRU_GATE_CON59_PCLK_VO1GRF_EN_MASK                 (0x1U << CRU_GATE_CON59_PCLK_VO1GRF_EN_SHIFT)                /* 0x00001000 */
#define CRU_GATE_CON59_PCLK_VO1_S_BIU_EN_SHIFT             (13U)
#define CRU_GATE_CON59_PCLK_VO1_S_BIU_EN_MASK              (0x1U << CRU_GATE_CON59_PCLK_VO1_S_BIU_EN_SHIFT)             /* 0x00002000 */
#define CRU_GATE_CON59_PCLK_S_EDP0_EN_SHIFT                (14U)
#define CRU_GATE_CON59_PCLK_S_EDP0_EN_MASK                 (0x1U << CRU_GATE_CON59_PCLK_S_EDP0_EN_SHIFT)                /* 0x00004000 */
#define CRU_GATE_CON59_PCLK_S_EDP1_EN_SHIFT                (15U)
#define CRU_GATE_CON59_PCLK_S_EDP1_EN_MASK                 (0x1U << CRU_GATE_CON59_PCLK_S_EDP1_EN_SHIFT)                /* 0x00008000 */
/* GATE_CON60 */
#define CRU_GATE_CON60_OFFSET                              (0x8F0U)
#define CRU_GATE_CON60_HCLK_I2S7_8CH_EN_SHIFT              (0U)
#define CRU_GATE_CON60_HCLK_I2S7_8CH_EN_MASK               (0x1U << CRU_GATE_CON60_HCLK_I2S7_8CH_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON60_CLK_I2S7_8CH_RX_EN_SHIFT            (1U)
#define CRU_GATE_CON60_CLK_I2S7_8CH_RX_EN_MASK             (0x1U << CRU_GATE_CON60_CLK_I2S7_8CH_RX_EN_SHIFT)            /* 0x00000002 */
#define CRU_GATE_CON60_CLK_I2S7_8CH_FRAC_RX_EN_SHIFT       (2U)
#define CRU_GATE_CON60_CLK_I2S7_8CH_FRAC_RX_EN_MASK        (0x1U << CRU_GATE_CON60_CLK_I2S7_8CH_FRAC_RX_EN_SHIFT)       /* 0x00000004 */
#define CRU_GATE_CON60_MCLK_I2S7_8CH_RX_EN_SHIFT           (3U)
#define CRU_GATE_CON60_MCLK_I2S7_8CH_RX_EN_MASK            (0x1U << CRU_GATE_CON60_MCLK_I2S7_8CH_RX_EN_SHIFT)           /* 0x00000008 */
#define CRU_GATE_CON60_HCLK_HDCP_KEY1_EN_SHIFT             (4U)
#define CRU_GATE_CON60_HCLK_HDCP_KEY1_EN_MASK              (0x1U << CRU_GATE_CON60_HCLK_HDCP_KEY1_EN_SHIFT)             /* 0x00000010 */
#define CRU_GATE_CON60_ACLK_HDCP1_EN_SHIFT                 (5U)
#define CRU_GATE_CON60_ACLK_HDCP1_EN_MASK                  (0x1U << CRU_GATE_CON60_ACLK_HDCP1_EN_SHIFT)                 /* 0x00000020 */
#define CRU_GATE_CON60_HCLK_HDCP1_EN_SHIFT                 (6U)
#define CRU_GATE_CON60_HCLK_HDCP1_EN_MASK                  (0x1U << CRU_GATE_CON60_HCLK_HDCP1_EN_SHIFT)                 /* 0x00000040 */
#define CRU_GATE_CON60_PCLK_HDCP1_EN_SHIFT                 (7U)
#define CRU_GATE_CON60_PCLK_HDCP1_EN_MASK                  (0x1U << CRU_GATE_CON60_PCLK_HDCP1_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON60_ACLK_TRNG1_EN_SHIFT                 (9U)
#define CRU_GATE_CON60_ACLK_TRNG1_EN_MASK                  (0x1U << CRU_GATE_CON60_ACLK_TRNG1_EN_SHIFT)                 /* 0x00000200 */
#define CRU_GATE_CON60_PCLK_TRNG1_EN_SHIFT                 (10U)
#define CRU_GATE_CON60_PCLK_TRNG1_EN_MASK                  (0x1U << CRU_GATE_CON60_PCLK_TRNG1_EN_SHIFT)                 /* 0x00000400 */
#define CRU_GATE_CON60_PCLK_HDMITX0_EN_SHIFT               (11U)
#define CRU_GATE_CON60_PCLK_HDMITX0_EN_MASK                (0x1U << CRU_GATE_CON60_PCLK_HDMITX0_EN_SHIFT)               /* 0x00000800 */
#define CRU_GATE_CON60_CLK_HDMITX0_EARC_EN_SHIFT           (15U)
#define CRU_GATE_CON60_CLK_HDMITX0_EARC_EN_MASK            (0x1U << CRU_GATE_CON60_CLK_HDMITX0_EARC_EN_SHIFT)           /* 0x00008000 */
/* GATE_CON61 */
#define CRU_GATE_CON61_OFFSET                              (0x8F4U)
#define CRU_GATE_CON61_CLK_HDMITX0_REF_EN_SHIFT            (0U)
#define CRU_GATE_CON61_CLK_HDMITX0_REF_EN_MASK             (0x1U << CRU_GATE_CON61_CLK_HDMITX0_REF_EN_SHIFT)            /* 0x00000001 */
#define CRU_GATE_CON61_PCLK_HDMITX1_EN_SHIFT               (2U)
#define CRU_GATE_CON61_PCLK_HDMITX1_EN_MASK                (0x1U << CRU_GATE_CON61_PCLK_HDMITX1_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON61_CLK_HDMITX1_EARC_EN_SHIFT           (6U)
#define CRU_GATE_CON61_CLK_HDMITX1_EARC_EN_MASK            (0x1U << CRU_GATE_CON61_CLK_HDMITX1_EARC_EN_SHIFT)           /* 0x00000040 */
#define CRU_GATE_CON61_CLK_HDMITX1_REF_EN_SHIFT            (7U)
#define CRU_GATE_CON61_CLK_HDMITX1_REF_EN_MASK             (0x1U << CRU_GATE_CON61_CLK_HDMITX1_REF_EN_SHIFT)            /* 0x00000080 */
#define CRU_GATE_CON61_ACLK_HDMIRX_EN_SHIFT                (9U)
#define CRU_GATE_CON61_ACLK_HDMIRX_EN_MASK                 (0x1U << CRU_GATE_CON61_ACLK_HDMIRX_EN_SHIFT)                /* 0x00000200 */
#define CRU_GATE_CON61_PCLK_HDMIRX_EN_SHIFT                (10U)
#define CRU_GATE_CON61_PCLK_HDMIRX_EN_MASK                 (0x1U << CRU_GATE_CON61_PCLK_HDMIRX_EN_SHIFT)                /* 0x00000400 */
#define CRU_GATE_CON61_CLK_HDMIRX_REF_EN_SHIFT             (11U)
#define CRU_GATE_CON61_CLK_HDMIRX_REF_EN_MASK              (0x1U << CRU_GATE_CON61_CLK_HDMIRX_REF_EN_SHIFT)             /* 0x00000800 */
#define CRU_GATE_CON61_CLK_HDMIRX_AUD_SRC_EN_SHIFT         (12U)
#define CRU_GATE_CON61_CLK_HDMIRX_AUD_SRC_EN_MASK          (0x1U << CRU_GATE_CON61_CLK_HDMIRX_AUD_SRC_EN_SHIFT)         /* 0x00001000 */
#define CRU_GATE_CON61_CLK_HDMIRX_AUD_FRAC_EN_SHIFT        (13U)
#define CRU_GATE_CON61_CLK_HDMIRX_AUD_FRAC_EN_MASK         (0x1U << CRU_GATE_CON61_CLK_HDMIRX_AUD_FRAC_EN_SHIFT)        /* 0x00002000 */
#define CRU_GATE_CON61_CLK_HDMIRX_AUD_EN_SHIFT             (14U)
#define CRU_GATE_CON61_CLK_HDMIRX_AUD_EN_MASK              (0x1U << CRU_GATE_CON61_CLK_HDMIRX_AUD_EN_SHIFT)             /* 0x00004000 */
#define CRU_GATE_CON61_CLK_HDMIRX_TMDSQP_EN_SHIFT          (15U)
#define CRU_GATE_CON61_CLK_HDMIRX_TMDSQP_EN_MASK           (0x1U << CRU_GATE_CON61_CLK_HDMIRX_TMDSQP_EN_SHIFT)          /* 0x00008000 */
/* GATE_CON62 */
#define CRU_GATE_CON62_OFFSET                              (0x8F8U)
#define CRU_GATE_CON62_PCLK_EDP0_EN_SHIFT                  (0U)
#define CRU_GATE_CON62_PCLK_EDP0_EN_MASK                   (0x1U << CRU_GATE_CON62_PCLK_EDP0_EN_SHIFT)                  /* 0x00000001 */
#define CRU_GATE_CON62_CLK_EDP0_24M_EN_SHIFT               (1U)
#define CRU_GATE_CON62_CLK_EDP0_24M_EN_MASK                (0x1U << CRU_GATE_CON62_CLK_EDP0_24M_EN_SHIFT)               /* 0x00000002 */
#define CRU_GATE_CON62_CLK_EDP0_200M_EN_SHIFT              (2U)
#define CRU_GATE_CON62_CLK_EDP0_200M_EN_MASK               (0x1U << CRU_GATE_CON62_CLK_EDP0_200M_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON62_PCLK_EDP1_EN_SHIFT                  (3U)
#define CRU_GATE_CON62_PCLK_EDP1_EN_MASK                   (0x1U << CRU_GATE_CON62_PCLK_EDP1_EN_SHIFT)                  /* 0x00000008 */
#define CRU_GATE_CON62_CLK_EDP1_24M_EN_SHIFT               (4U)
#define CRU_GATE_CON62_CLK_EDP1_24M_EN_MASK                (0x1U << CRU_GATE_CON62_CLK_EDP1_24M_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON62_CLK_EDP1_200M_EN_SHIFT              (5U)
#define CRU_GATE_CON62_CLK_EDP1_200M_EN_MASK               (0x1U << CRU_GATE_CON62_CLK_EDP1_200M_EN_SHIFT)              /* 0x00000020 */
#define CRU_GATE_CON62_CLK_I2S5_8CH_TX_EN_SHIFT            (6U)
#define CRU_GATE_CON62_CLK_I2S5_8CH_TX_EN_MASK             (0x1U << CRU_GATE_CON62_CLK_I2S5_8CH_TX_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON62_CLK_I2S5_8CH_FRAC_TX_EN_SHIFT       (7U)
#define CRU_GATE_CON62_CLK_I2S5_8CH_FRAC_TX_EN_MASK        (0x1U << CRU_GATE_CON62_CLK_I2S5_8CH_FRAC_TX_EN_SHIFT)       /* 0x00000080 */
#define CRU_GATE_CON62_MCLK_I2S5_8CH_TX_EN_SHIFT           (8U)
#define CRU_GATE_CON62_MCLK_I2S5_8CH_TX_EN_MASK            (0x1U << CRU_GATE_CON62_MCLK_I2S5_8CH_TX_EN_SHIFT)           /* 0x00000100 */
#define CRU_GATE_CON62_HCLK_I2S5_8CH_EN_SHIFT              (12U)
#define CRU_GATE_CON62_HCLK_I2S5_8CH_EN_MASK               (0x1U << CRU_GATE_CON62_HCLK_I2S5_8CH_EN_SHIFT)              /* 0x00001000 */
#define CRU_GATE_CON62_CLK_I2S6_8CH_TX_EN_SHIFT            (13U)
#define CRU_GATE_CON62_CLK_I2S6_8CH_TX_EN_MASK             (0x1U << CRU_GATE_CON62_CLK_I2S6_8CH_TX_EN_SHIFT)            /* 0x00002000 */
#define CRU_GATE_CON62_CLK_I2S6_8CH_FRAC_TX_EN_SHIFT       (14U)
#define CRU_GATE_CON62_CLK_I2S6_8CH_FRAC_TX_EN_MASK        (0x1U << CRU_GATE_CON62_CLK_I2S6_8CH_FRAC_TX_EN_SHIFT)       /* 0x00004000 */
#define CRU_GATE_CON62_MCLK_I2S6_8CH_TX_EN_SHIFT           (15U)
#define CRU_GATE_CON62_MCLK_I2S6_8CH_TX_EN_MASK            (0x1U << CRU_GATE_CON62_MCLK_I2S6_8CH_TX_EN_SHIFT)           /* 0x00008000 */
/* GATE_CON63 */
#define CRU_GATE_CON63_OFFSET                              (0x8FCU)
#define CRU_GATE_CON63_CLK_I2S6_8CH_RX_EN_SHIFT            (0U)
#define CRU_GATE_CON63_CLK_I2S6_8CH_RX_EN_MASK             (0x1U << CRU_GATE_CON63_CLK_I2S6_8CH_RX_EN_SHIFT)            /* 0x00000001 */
#define CRU_GATE_CON63_CLK_I2S6_8CH_FRAC_RX_EN_SHIFT       (1U)
#define CRU_GATE_CON63_CLK_I2S6_8CH_FRAC_RX_EN_MASK        (0x1U << CRU_GATE_CON63_CLK_I2S6_8CH_FRAC_RX_EN_SHIFT)       /* 0x00000002 */
#define CRU_GATE_CON63_MCLK_I2S6_8CH_RX_EN_SHIFT           (2U)
#define CRU_GATE_CON63_MCLK_I2S6_8CH_RX_EN_MASK            (0x1U << CRU_GATE_CON63_MCLK_I2S6_8CH_RX_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON63_HCLK_I2S6_8CH_EN_SHIFT              (3U)
#define CRU_GATE_CON63_HCLK_I2S6_8CH_EN_MASK               (0x1U << CRU_GATE_CON63_HCLK_I2S6_8CH_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON63_HCLK_SPDIF3_EN_SHIFT                (4U)
#define CRU_GATE_CON63_HCLK_SPDIF3_EN_MASK                 (0x1U << CRU_GATE_CON63_HCLK_SPDIF3_EN_SHIFT)                /* 0x00000010 */
#define CRU_GATE_CON63_CLK_SPDIF3_EN_SHIFT                 (5U)
#define CRU_GATE_CON63_CLK_SPDIF3_EN_MASK                  (0x1U << CRU_GATE_CON63_CLK_SPDIF3_EN_SHIFT)                 /* 0x00000020 */
#define CRU_GATE_CON63_CLK_SPDIF3_FRAC_EN_SHIFT            (6U)
#define CRU_GATE_CON63_CLK_SPDIF3_FRAC_EN_MASK             (0x1U << CRU_GATE_CON63_CLK_SPDIF3_FRAC_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON63_MCLK_SPDIF3_EN_SHIFT                (7U)
#define CRU_GATE_CON63_MCLK_SPDIF3_EN_MASK                 (0x1U << CRU_GATE_CON63_MCLK_SPDIF3_EN_SHIFT)                /* 0x00000080 */
#define CRU_GATE_CON63_HCLK_SPDIF4_EN_SHIFT                (8U)
#define CRU_GATE_CON63_HCLK_SPDIF4_EN_MASK                 (0x1U << CRU_GATE_CON63_HCLK_SPDIF4_EN_SHIFT)                /* 0x00000100 */
#define CRU_GATE_CON63_CLK_SPDIF4_EN_SHIFT                 (9U)
#define CRU_GATE_CON63_CLK_SPDIF4_EN_MASK                  (0x1U << CRU_GATE_CON63_CLK_SPDIF4_EN_SHIFT)                 /* 0x00000200 */
#define CRU_GATE_CON63_CLK_SPDIF4_FRAC_EN_SHIFT            (10U)
#define CRU_GATE_CON63_CLK_SPDIF4_FRAC_EN_MASK             (0x1U << CRU_GATE_CON63_CLK_SPDIF4_FRAC_EN_SHIFT)            /* 0x00000400 */
#define CRU_GATE_CON63_MCLK_SPDIF4_EN_SHIFT                (11U)
#define CRU_GATE_CON63_MCLK_SPDIF4_EN_MASK                 (0x1U << CRU_GATE_CON63_MCLK_SPDIF4_EN_SHIFT)                /* 0x00000800 */
#define CRU_GATE_CON63_HCLK_SPDIFRX0_EN_SHIFT              (12U)
#define CRU_GATE_CON63_HCLK_SPDIFRX0_EN_MASK               (0x1U << CRU_GATE_CON63_HCLK_SPDIFRX0_EN_SHIFT)              /* 0x00001000 */
#define CRU_GATE_CON63_MCLK_SPDIFRX0_EN_SHIFT              (13U)
#define CRU_GATE_CON63_MCLK_SPDIFRX0_EN_MASK               (0x1U << CRU_GATE_CON63_MCLK_SPDIFRX0_EN_SHIFT)              /* 0x00002000 */
#define CRU_GATE_CON63_HCLK_SPDIFRX1_EN_SHIFT              (14U)
#define CRU_GATE_CON63_HCLK_SPDIFRX1_EN_MASK               (0x1U << CRU_GATE_CON63_HCLK_SPDIFRX1_EN_SHIFT)              /* 0x00004000 */
#define CRU_GATE_CON63_MCLK_SPDIFRX1_EN_SHIFT              (15U)
#define CRU_GATE_CON63_MCLK_SPDIFRX1_EN_MASK               (0x1U << CRU_GATE_CON63_MCLK_SPDIFRX1_EN_SHIFT)              /* 0x00008000 */
/* GATE_CON64 */
#define CRU_GATE_CON64_OFFSET                              (0x900U)
#define CRU_GATE_CON64_HCLK_SPDIFRX2_EN_SHIFT              (0U)
#define CRU_GATE_CON64_HCLK_SPDIFRX2_EN_MASK               (0x1U << CRU_GATE_CON64_HCLK_SPDIFRX2_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON64_MCLK_SPDIFRX2_EN_SHIFT              (1U)
#define CRU_GATE_CON64_MCLK_SPDIFRX2_EN_MASK               (0x1U << CRU_GATE_CON64_MCLK_SPDIFRX2_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON64_DCLK_VOP2HDMI_BRIDGE0_VO1_EN_SHIFT  (14U)
#define CRU_GATE_CON64_DCLK_VOP2HDMI_BRIDGE0_VO1_EN_MASK   (0x1U << CRU_GATE_CON64_DCLK_VOP2HDMI_BRIDGE0_VO1_EN_SHIFT)  /* 0x00004000 */
#define CRU_GATE_CON64_DCLK_VOP2HDMI_BRIDGE1_VO1_EN_SHIFT  (15U)
#define CRU_GATE_CON64_DCLK_VOP2HDMI_BRIDGE1_VO1_EN_MASK   (0x1U << CRU_GATE_CON64_DCLK_VOP2HDMI_BRIDGE1_VO1_EN_SHIFT)  /* 0x00008000 */
/* GATE_CON65 */
#define CRU_GATE_CON65_OFFSET                              (0x904U)
#define CRU_GATE_CON65_HCLK_I2S9_8CH_EN_SHIFT              (0U)
#define CRU_GATE_CON65_HCLK_I2S9_8CH_EN_MASK               (0x1U << CRU_GATE_CON65_HCLK_I2S9_8CH_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON65_CLK_I2S9_8CH_RX_EN_SHIFT            (1U)
#define CRU_GATE_CON65_CLK_I2S9_8CH_RX_EN_MASK             (0x1U << CRU_GATE_CON65_CLK_I2S9_8CH_RX_EN_SHIFT)            /* 0x00000002 */
#define CRU_GATE_CON65_CLK_I2S9_8CH_FRAC_RX_EN_SHIFT       (2U)
#define CRU_GATE_CON65_CLK_I2S9_8CH_FRAC_RX_EN_MASK        (0x1U << CRU_GATE_CON65_CLK_I2S9_8CH_FRAC_RX_EN_SHIFT)       /* 0x00000004 */
#define CRU_GATE_CON65_MCLK_I2S9_8CH_RX_EN_SHIFT           (3U)
#define CRU_GATE_CON65_MCLK_I2S9_8CH_RX_EN_MASK            (0x1U << CRU_GATE_CON65_MCLK_I2S9_8CH_RX_EN_SHIFT)           /* 0x00000008 */
#define CRU_GATE_CON65_HCLK_I2S10_8CH_EN_SHIFT             (4U)
#define CRU_GATE_CON65_HCLK_I2S10_8CH_EN_MASK              (0x1U << CRU_GATE_CON65_HCLK_I2S10_8CH_EN_SHIFT)             /* 0x00000010 */
#define CRU_GATE_CON65_CLK_I2S10_8CH_RX_EN_SHIFT           (5U)
#define CRU_GATE_CON65_CLK_I2S10_8CH_RX_EN_MASK            (0x1U << CRU_GATE_CON65_CLK_I2S10_8CH_RX_EN_SHIFT)           /* 0x00000020 */
#define CRU_GATE_CON65_CLK_I2S10_8CH_FRAC_RX_EN_SHIFT      (6U)
#define CRU_GATE_CON65_CLK_I2S10_8CH_FRAC_RX_EN_MASK       (0x1U << CRU_GATE_CON65_CLK_I2S10_8CH_FRAC_RX_EN_SHIFT)      /* 0x00000040 */
#define CRU_GATE_CON65_MCLK_I2S10_8CH_RX_EN_SHIFT          (7U)
#define CRU_GATE_CON65_MCLK_I2S10_8CH_RX_EN_MASK           (0x1U << CRU_GATE_CON65_MCLK_I2S10_8CH_RX_EN_SHIFT)          /* 0x00000080 */
#define CRU_GATE_CON65_PCLK_S_HDMIRX_EN_SHIFT              (8U)
#define CRU_GATE_CON65_PCLK_S_HDMIRX_EN_MASK               (0x1U << CRU_GATE_CON65_PCLK_S_HDMIRX_EN_SHIFT)              /* 0x00000100 */
#define CRU_GATE_CON65_CLK_HDMITRX_REFSRC_EN_SHIFT         (9U)
#define CRU_GATE_CON65_CLK_HDMITRX_REFSRC_EN_MASK          (0x1U << CRU_GATE_CON65_CLK_HDMITRX_REFSRC_EN_SHIFT)         /* 0x00000200 */
/* GATE_CON66 */
#define CRU_GATE_CON66_OFFSET                              (0x908U)
#define CRU_GATE_CON66_CLK_GPU_SRC_DF_EN_SHIFT             (1U)
#define CRU_GATE_CON66_CLK_GPU_SRC_DF_EN_MASK              (0x1U << CRU_GATE_CON66_CLK_GPU_SRC_DF_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON66_CLK_TESTOUT_GPU_EN_SHIFT            (2U)
#define CRU_GATE_CON66_CLK_TESTOUT_GPU_EN_MASK             (0x1U << CRU_GATE_CON66_CLK_TESTOUT_GPU_EN_SHIFT)            /* 0x00000004 */
#define CRU_GATE_CON66_CLK_GPU_SRC_EN_SHIFT                (3U)
#define CRU_GATE_CON66_CLK_GPU_SRC_EN_MASK                 (0x1U << CRU_GATE_CON66_CLK_GPU_SRC_EN_SHIFT)                /* 0x00000008 */
#define CRU_GATE_CON66_CLK_GPU_EN_SHIFT                    (4U)
#define CRU_GATE_CON66_CLK_GPU_EN_MASK                     (0x1U << CRU_GATE_CON66_CLK_GPU_EN_SHIFT)                    /* 0x00000010 */
#define CRU_GATE_CON66_CLK_GPU_COREGROUP_EN_SHIFT          (6U)
#define CRU_GATE_CON66_CLK_GPU_COREGROUP_EN_MASK           (0x1U << CRU_GATE_CON66_CLK_GPU_COREGROUP_EN_SHIFT)          /* 0x00000040 */
#define CRU_GATE_CON66_CLK_GPU_STACKS_EN_SHIFT             (7U)
#define CRU_GATE_CON66_CLK_GPU_STACKS_EN_MASK              (0x1U << CRU_GATE_CON66_CLK_GPU_STACKS_EN_SHIFT)             /* 0x00000080 */
#define CRU_GATE_CON66_ACLK_S_GPU_BIU_EN_SHIFT             (8U)
#define CRU_GATE_CON66_ACLK_S_GPU_BIU_EN_MASK              (0x1U << CRU_GATE_CON66_ACLK_S_GPU_BIU_EN_SHIFT)             /* 0x00000100 */
#define CRU_GATE_CON66_ACLK_M0_GPU_BIU_EN_SHIFT            (9U)
#define CRU_GATE_CON66_ACLK_M0_GPU_BIU_EN_MASK             (0x1U << CRU_GATE_CON66_ACLK_M0_GPU_BIU_EN_SHIFT)            /* 0x00000200 */
#define CRU_GATE_CON66_ACLK_M1_GPU_BIU_EN_SHIFT            (10U)
#define CRU_GATE_CON66_ACLK_M1_GPU_BIU_EN_MASK             (0x1U << CRU_GATE_CON66_ACLK_M1_GPU_BIU_EN_SHIFT)            /* 0x00000400 */
#define CRU_GATE_CON66_ACLK_M2_GPU_BIU_EN_SHIFT            (11U)
#define CRU_GATE_CON66_ACLK_M2_GPU_BIU_EN_MASK             (0x1U << CRU_GATE_CON66_ACLK_M2_GPU_BIU_EN_SHIFT)            /* 0x00000800 */
#define CRU_GATE_CON66_ACLK_M3_GPU_BIU_EN_SHIFT            (12U)
#define CRU_GATE_CON66_ACLK_M3_GPU_BIU_EN_MASK             (0x1U << CRU_GATE_CON66_ACLK_M3_GPU_BIU_EN_SHIFT)            /* 0x00001000 */
#define CRU_GATE_CON66_PCLK_GPU_ROOT_EN_SHIFT              (13U)
#define CRU_GATE_CON66_PCLK_GPU_ROOT_EN_MASK               (0x1U << CRU_GATE_CON66_PCLK_GPU_ROOT_EN_SHIFT)              /* 0x00002000 */
#define CRU_GATE_CON66_PCLK_GPU_BIU_EN_SHIFT               (14U)
#define CRU_GATE_CON66_PCLK_GPU_BIU_EN_MASK                (0x1U << CRU_GATE_CON66_PCLK_GPU_BIU_EN_SHIFT)               /* 0x00004000 */
#define CRU_GATE_CON66_PCLK_PVTM2_EN_SHIFT                 (15U)
#define CRU_GATE_CON66_PCLK_PVTM2_EN_MASK                  (0x1U << CRU_GATE_CON66_PCLK_PVTM2_EN_SHIFT)                 /* 0x00008000 */
/* GATE_CON67 */
#define CRU_GATE_CON67_OFFSET                              (0x90CU)
#define CRU_GATE_CON67_CLK_PVTM2_EN_SHIFT                  (0U)
#define CRU_GATE_CON67_CLK_PVTM2_EN_MASK                   (0x1U << CRU_GATE_CON67_CLK_PVTM2_EN_SHIFT)                  /* 0x00000001 */
#define CRU_GATE_CON67_CLK_GPU_PVTM_EN_SHIFT               (1U)
#define CRU_GATE_CON67_CLK_GPU_PVTM_EN_MASK                (0x1U << CRU_GATE_CON67_CLK_GPU_PVTM_EN_SHIFT)               /* 0x00000002 */
#define CRU_GATE_CON67_PCLK_GPU_GRF_EN_SHIFT               (2U)
#define CRU_GATE_CON67_PCLK_GPU_GRF_EN_MASK                (0x1U << CRU_GATE_CON67_PCLK_GPU_GRF_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON67_CLK_GPU_PVTPLL_EN_SHIFT             (3U)
#define CRU_GATE_CON67_CLK_GPU_PVTPLL_EN_MASK              (0x1U << CRU_GATE_CON67_CLK_GPU_PVTPLL_EN_SHIFT)             /* 0x00000008 */
/* GATE_CON68 */
#define CRU_GATE_CON68_OFFSET                              (0x910U)
#define CRU_GATE_CON68_ACLK_AV1_ROOT_EN_SHIFT              (0U)
#define CRU_GATE_CON68_ACLK_AV1_ROOT_EN_MASK               (0x1U << CRU_GATE_CON68_ACLK_AV1_ROOT_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON68_ACLK_AV1_BIU_EN_SHIFT               (1U)
#define CRU_GATE_CON68_ACLK_AV1_BIU_EN_MASK                (0x1U << CRU_GATE_CON68_ACLK_AV1_BIU_EN_SHIFT)               /* 0x00000002 */
#define CRU_GATE_CON68_ACLK_AV1_EN_SHIFT                   (2U)
#define CRU_GATE_CON68_ACLK_AV1_EN_MASK                    (0x1U << CRU_GATE_CON68_ACLK_AV1_EN_SHIFT)                   /* 0x00000004 */
#define CRU_GATE_CON68_PCLK_AV1_ROOT_EN_SHIFT              (3U)
#define CRU_GATE_CON68_PCLK_AV1_ROOT_EN_MASK               (0x1U << CRU_GATE_CON68_PCLK_AV1_ROOT_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON68_PCLK_AV1_BIU_EN_SHIFT               (4U)
#define CRU_GATE_CON68_PCLK_AV1_BIU_EN_MASK                (0x1U << CRU_GATE_CON68_PCLK_AV1_BIU_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON68_PCLK_AV1_EN_SHIFT                   (5U)
#define CRU_GATE_CON68_PCLK_AV1_EN_MASK                    (0x1U << CRU_GATE_CON68_PCLK_AV1_EN_SHIFT)                   /* 0x00000020 */
/* GATE_CON69 */
#define CRU_GATE_CON69_OFFSET                              (0x914U)
#define CRU_GATE_CON69_ACLK_CENTER_ROOT_EN_SHIFT           (0U)
#define CRU_GATE_CON69_ACLK_CENTER_ROOT_EN_MASK            (0x1U << CRU_GATE_CON69_ACLK_CENTER_ROOT_EN_SHIFT)           /* 0x00000001 */
#define CRU_GATE_CON69_ACLK_CENTER_LOW_ROOT_EN_SHIFT       (1U)
#define CRU_GATE_CON69_ACLK_CENTER_LOW_ROOT_EN_MASK        (0x1U << CRU_GATE_CON69_ACLK_CENTER_LOW_ROOT_EN_SHIFT)       /* 0x00000002 */
#define CRU_GATE_CON69_HCLK_CENTER_ROOT_EN_SHIFT           (2U)
#define CRU_GATE_CON69_HCLK_CENTER_ROOT_EN_MASK            (0x1U << CRU_GATE_CON69_HCLK_CENTER_ROOT_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON69_PCLK_CENTER_ROOT_EN_SHIFT           (3U)
#define CRU_GATE_CON69_PCLK_CENTER_ROOT_EN_MASK            (0x1U << CRU_GATE_CON69_PCLK_CENTER_ROOT_EN_SHIFT)           /* 0x00000008 */
#define CRU_GATE_CON69_ACLK_DDR_BIU_EN_SHIFT               (4U)
#define CRU_GATE_CON69_ACLK_DDR_BIU_EN_MASK                (0x1U << CRU_GATE_CON69_ACLK_DDR_BIU_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON69_ACLK_DMA2DDR_EN_SHIFT               (5U)
#define CRU_GATE_CON69_ACLK_DMA2DDR_EN_MASK                (0x1U << CRU_GATE_CON69_ACLK_DMA2DDR_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON69_ACLK_DDR_SHAREMEM_EN_SHIFT          (6U)
#define CRU_GATE_CON69_ACLK_DDR_SHAREMEM_EN_MASK           (0x1U << CRU_GATE_CON69_ACLK_DDR_SHAREMEM_EN_SHIFT)          /* 0x00000040 */
#define CRU_GATE_CON69_ACLK_DDR_SHAREMEM_BIU_EN_SHIFT      (7U)
#define CRU_GATE_CON69_ACLK_DDR_SHAREMEM_BIU_EN_MASK       (0x1U << CRU_GATE_CON69_ACLK_DDR_SHAREMEM_BIU_EN_SHIFT)      /* 0x00000080 */
#define CRU_GATE_CON69_ACLK_CENTER_S200_ROOT_EN_SHIFT      (8U)
#define CRU_GATE_CON69_ACLK_CENTER_S200_ROOT_EN_MASK       (0x1U << CRU_GATE_CON69_ACLK_CENTER_S200_ROOT_EN_SHIFT)      /* 0x00000100 */
#define CRU_GATE_CON69_ACLK_CENTER_S400_ROOT_EN_SHIFT      (9U)
#define CRU_GATE_CON69_ACLK_CENTER_S400_ROOT_EN_MASK       (0x1U << CRU_GATE_CON69_ACLK_CENTER_S400_ROOT_EN_SHIFT)      /* 0x00000200 */
#define CRU_GATE_CON69_ACLK_CENTER_S200_BIU_EN_SHIFT       (10U)
#define CRU_GATE_CON69_ACLK_CENTER_S200_BIU_EN_MASK        (0x1U << CRU_GATE_CON69_ACLK_CENTER_S200_BIU_EN_SHIFT)       /* 0x00000400 */
#define CRU_GATE_CON69_ACLK_CENTER_S400_BIU_EN_SHIFT       (11U)
#define CRU_GATE_CON69_ACLK_CENTER_S400_BIU_EN_MASK        (0x1U << CRU_GATE_CON69_ACLK_CENTER_S400_BIU_EN_SHIFT)       /* 0x00000800 */
#define CRU_GATE_CON69_HCLK_AHB2APB_EN_SHIFT               (12U)
#define CRU_GATE_CON69_HCLK_AHB2APB_EN_MASK                (0x1U << CRU_GATE_CON69_HCLK_AHB2APB_EN_SHIFT)               /* 0x00001000 */
#define CRU_GATE_CON69_HCLK_CENTER_BIU_EN_SHIFT            (13U)
#define CRU_GATE_CON69_HCLK_CENTER_BIU_EN_MASK             (0x1U << CRU_GATE_CON69_HCLK_CENTER_BIU_EN_SHIFT)            /* 0x00002000 */
#define CRU_GATE_CON69_FCLK_DDR_CM0_CORE_EN_SHIFT          (14U)
#define CRU_GATE_CON69_FCLK_DDR_CM0_CORE_EN_MASK           (0x1U << CRU_GATE_CON69_FCLK_DDR_CM0_CORE_EN_SHIFT)          /* 0x00004000 */
#define CRU_GATE_CON69_CLK_DDR_TIMER_ROOT_EN_SHIFT         (15U)
#define CRU_GATE_CON69_CLK_DDR_TIMER_ROOT_EN_MASK          (0x1U << CRU_GATE_CON69_CLK_DDR_TIMER_ROOT_EN_SHIFT)         /* 0x00008000 */
/* GATE_CON70 */
#define CRU_GATE_CON70_OFFSET                              (0x918U)
#define CRU_GATE_CON70_CLK_DDR_TIMER0_EN_SHIFT             (0U)
#define CRU_GATE_CON70_CLK_DDR_TIMER0_EN_MASK              (0x1U << CRU_GATE_CON70_CLK_DDR_TIMER0_EN_SHIFT)             /* 0x00000001 */
#define CRU_GATE_CON70_CLK_DDR_TIMER1_EN_SHIFT             (1U)
#define CRU_GATE_CON70_CLK_DDR_TIMER1_EN_MASK              (0x1U << CRU_GATE_CON70_CLK_DDR_TIMER1_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON70_TCLK_WDT_DDR_EN_SHIFT               (2U)
#define CRU_GATE_CON70_TCLK_WDT_DDR_EN_MASK                (0x1U << CRU_GATE_CON70_TCLK_WDT_DDR_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON70_CLK_DDR_CM0_RTC_EN_SHIFT            (4U)
#define CRU_GATE_CON70_CLK_DDR_CM0_RTC_EN_MASK             (0x1U << CRU_GATE_CON70_CLK_DDR_CM0_RTC_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON70_PCLK_CENTER_GRF_EN_SHIFT            (5U)
#define CRU_GATE_CON70_PCLK_CENTER_GRF_EN_MASK             (0x1U << CRU_GATE_CON70_PCLK_CENTER_GRF_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON70_PCLK_AHB2APB_EN_SHIFT               (6U)
#define CRU_GATE_CON70_PCLK_AHB2APB_EN_MASK                (0x1U << CRU_GATE_CON70_PCLK_AHB2APB_EN_SHIFT)               /* 0x00000040 */
#define CRU_GATE_CON70_PCLK_WDT_EN_SHIFT                   (7U)
#define CRU_GATE_CON70_PCLK_WDT_EN_MASK                    (0x1U << CRU_GATE_CON70_PCLK_WDT_EN_SHIFT)                   /* 0x00000080 */
#define CRU_GATE_CON70_PCLK_TIMER_EN_SHIFT                 (8U)
#define CRU_GATE_CON70_PCLK_TIMER_EN_MASK                  (0x1U << CRU_GATE_CON70_PCLK_TIMER_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON70_PCLK_DMA2DDR_EN_SHIFT               (9U)
#define CRU_GATE_CON70_PCLK_DMA2DDR_EN_MASK                (0x1U << CRU_GATE_CON70_PCLK_DMA2DDR_EN_SHIFT)               /* 0x00000200 */
#define CRU_GATE_CON70_PCLK_SHAREMEM_EN_SHIFT              (10U)
#define CRU_GATE_CON70_PCLK_SHAREMEM_EN_MASK               (0x1U << CRU_GATE_CON70_PCLK_SHAREMEM_EN_SHIFT)              /* 0x00000400 */
#define CRU_GATE_CON70_PCLK_CENTER_BIU_EN_SHIFT            (11U)
#define CRU_GATE_CON70_PCLK_CENTER_BIU_EN_MASK             (0x1U << CRU_GATE_CON70_PCLK_CENTER_BIU_EN_SHIFT)            /* 0x00000800 */
#define CRU_GATE_CON70_PCLK_CENTER_CHANNEL_BIU_EN_SHIFT    (12U)
#define CRU_GATE_CON70_PCLK_CENTER_CHANNEL_BIU_EN_MASK     (0x1U << CRU_GATE_CON70_PCLK_CENTER_CHANNEL_BIU_EN_SHIFT)    /* 0x00001000 */
/* GATE_CON72 */
#define CRU_GATE_CON72_OFFSET                              (0x920U)
#define CRU_GATE_CON72_PCLK_USBDPGRF0_EN_SHIFT             (1U)
#define CRU_GATE_CON72_PCLK_USBDPGRF0_EN_MASK              (0x1U << CRU_GATE_CON72_PCLK_USBDPGRF0_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON72_PCLK_USBDPPHY0_EN_SHIFT             (2U)
#define CRU_GATE_CON72_PCLK_USBDPPHY0_EN_MASK              (0x1U << CRU_GATE_CON72_PCLK_USBDPPHY0_EN_SHIFT)             /* 0x00000004 */
#define CRU_GATE_CON72_PCLK_USBDPGRF1_EN_SHIFT             (3U)
#define CRU_GATE_CON72_PCLK_USBDPGRF1_EN_MASK              (0x1U << CRU_GATE_CON72_PCLK_USBDPGRF1_EN_SHIFT)             /* 0x00000008 */
#define CRU_GATE_CON72_PCLK_USBDPPHY1_EN_SHIFT             (4U)
#define CRU_GATE_CON72_PCLK_USBDPPHY1_EN_MASK              (0x1U << CRU_GATE_CON72_PCLK_USBDPPHY1_EN_SHIFT)             /* 0x00000010 */
#define CRU_GATE_CON72_PCLK_HDPTX0_EN_SHIFT                (5U)
#define CRU_GATE_CON72_PCLK_HDPTX0_EN_MASK                 (0x1U << CRU_GATE_CON72_PCLK_HDPTX0_EN_SHIFT)                /* 0x00000020 */
#define CRU_GATE_CON72_PCLK_HDPTX1_EN_SHIFT                (6U)
#define CRU_GATE_CON72_PCLK_HDPTX1_EN_MASK                 (0x1U << CRU_GATE_CON72_PCLK_HDPTX1_EN_SHIFT)                /* 0x00000040 */
#define CRU_GATE_CON72_PCLK_APB2ASB_SLV_BOT_RIGHT_EN_SHIFT (7U)
#define CRU_GATE_CON72_PCLK_APB2ASB_SLV_BOT_RIGHT_EN_MASK  (0x1U << CRU_GATE_CON72_PCLK_APB2ASB_SLV_BOT_RIGHT_EN_SHIFT) /* 0x00000080 */
#define CRU_GATE_CON72_PCLK_USB2PHY_U3_0_GRF0_EN_SHIFT     (8U)
#define CRU_GATE_CON72_PCLK_USB2PHY_U3_0_GRF0_EN_MASK      (0x1U << CRU_GATE_CON72_PCLK_USB2PHY_U3_0_GRF0_EN_SHIFT)     /* 0x00000100 */
#define CRU_GATE_CON72_PCLK_USB2PHY_U3_1_GRF0_EN_SHIFT     (9U)
#define CRU_GATE_CON72_PCLK_USB2PHY_U3_1_GRF0_EN_MASK      (0x1U << CRU_GATE_CON72_PCLK_USB2PHY_U3_1_GRF0_EN_SHIFT)     /* 0x00000200 */
#define CRU_GATE_CON72_PCLK_USB2PHY_U2_0_GRF0_EN_SHIFT     (10U)
#define CRU_GATE_CON72_PCLK_USB2PHY_U2_0_GRF0_EN_MASK      (0x1U << CRU_GATE_CON72_PCLK_USB2PHY_U2_0_GRF0_EN_SHIFT)     /* 0x00000400 */
#define CRU_GATE_CON72_PCLK_USB2PHY_U2_1_GRF0_EN_SHIFT     (11U)
#define CRU_GATE_CON72_PCLK_USB2PHY_U2_1_GRF0_EN_MASK      (0x1U << CRU_GATE_CON72_PCLK_USB2PHY_U2_1_GRF0_EN_SHIFT)     /* 0x00000800 */
/* GATE_CON73 */
#define CRU_GATE_CON73_OFFSET                              (0x924U)
#define CRU_GATE_CON73_CLK_HDMIHDP0_EN_SHIFT               (12U)
#define CRU_GATE_CON73_CLK_HDMIHDP0_EN_MASK                (0x1U << CRU_GATE_CON73_CLK_HDMIHDP0_EN_SHIFT)               /* 0x00001000 */
#define CRU_GATE_CON73_CLK_HDMIHDP1_EN_SHIFT               (13U)
#define CRU_GATE_CON73_CLK_HDMIHDP1_EN_MASK                (0x1U << CRU_GATE_CON73_CLK_HDMIHDP1_EN_SHIFT)               /* 0x00002000 */
/* GATE_CON74 */
#define CRU_GATE_CON74_OFFSET                              (0x928U)
#define CRU_GATE_CON74_ACLK_VO1USB_TOP_ROOT_EN_SHIFT       (0U)
#define CRU_GATE_CON74_ACLK_VO1USB_TOP_ROOT_EN_MASK        (0x1U << CRU_GATE_CON74_ACLK_VO1USB_TOP_ROOT_EN_SHIFT)       /* 0x00000001 */
#define CRU_GATE_CON74_ACLK_VO1USB_TOP_BIU_EN_SHIFT        (1U)
#define CRU_GATE_CON74_ACLK_VO1USB_TOP_BIU_EN_MASK         (0x1U << CRU_GATE_CON74_ACLK_VO1USB_TOP_BIU_EN_SHIFT)        /* 0x00000002 */
#define CRU_GATE_CON74_HCLK_VO1USB_TOP_ROOT_EN_SHIFT       (2U)
#define CRU_GATE_CON74_HCLK_VO1USB_TOP_ROOT_EN_MASK        (0x1U << CRU_GATE_CON74_HCLK_VO1USB_TOP_ROOT_EN_SHIFT)       /* 0x00000004 */
#define CRU_GATE_CON74_HCLK_VO1USB_TOP_BIU_EN_SHIFT        (3U)
#define CRU_GATE_CON74_HCLK_VO1USB_TOP_BIU_EN_MASK         (0x1U << CRU_GATE_CON74_HCLK_VO1USB_TOP_BIU_EN_SHIFT)        /* 0x00000008 */
/* GATE_CON75 */
#define CRU_GATE_CON75_OFFSET                              (0x92CU)
#define CRU_GATE_CON75_HCLK_SDIO_ROOT_EN_SHIFT             (0U)
#define CRU_GATE_CON75_HCLK_SDIO_ROOT_EN_MASK              (0x1U << CRU_GATE_CON75_HCLK_SDIO_ROOT_EN_SHIFT)             /* 0x00000001 */
#define CRU_GATE_CON75_HCLK_SDIO_BIU_EN_SHIFT              (1U)
#define CRU_GATE_CON75_HCLK_SDIO_BIU_EN_MASK               (0x1U << CRU_GATE_CON75_HCLK_SDIO_BIU_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON75_HCLK_SDIO_EN_SHIFT                  (2U)
#define CRU_GATE_CON75_HCLK_SDIO_EN_MASK                   (0x1U << CRU_GATE_CON75_HCLK_SDIO_EN_SHIFT)                  /* 0x00000004 */
#define CRU_GATE_CON75_CCLK_SRC_SDIO_EN_SHIFT              (3U)
#define CRU_GATE_CON75_CCLK_SRC_SDIO_EN_MASK               (0x1U << CRU_GATE_CON75_CCLK_SRC_SDIO_EN_SHIFT)              /* 0x00000008 */
/* GATE_CON76 */
#define CRU_GATE_CON76_OFFSET                              (0x930U)
#define CRU_GATE_CON76_ACLK_RGA3_ROOT_EN_SHIFT             (0U)
#define CRU_GATE_CON76_ACLK_RGA3_ROOT_EN_MASK              (0x1U << CRU_GATE_CON76_ACLK_RGA3_ROOT_EN_SHIFT)             /* 0x00000001 */
#define CRU_GATE_CON76_HCLK_RGA3_ROOT_EN_SHIFT             (1U)
#define CRU_GATE_CON76_HCLK_RGA3_ROOT_EN_MASK              (0x1U << CRU_GATE_CON76_HCLK_RGA3_ROOT_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON76_HCLK_RGA3_BIU_EN_SHIFT              (2U)
#define CRU_GATE_CON76_HCLK_RGA3_BIU_EN_MASK               (0x1U << CRU_GATE_CON76_HCLK_RGA3_BIU_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON76_ACLK_RGA3_BIU_EN_SHIFT              (3U)
#define CRU_GATE_CON76_ACLK_RGA3_BIU_EN_MASK               (0x1U << CRU_GATE_CON76_ACLK_RGA3_BIU_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON76_HCLK_RGA3_1_EN_SHIFT                (4U)
#define CRU_GATE_CON76_HCLK_RGA3_1_EN_MASK                 (0x1U << CRU_GATE_CON76_HCLK_RGA3_1_EN_SHIFT)                /* 0x00000010 */
#define CRU_GATE_CON76_ACLK_RGA3_1_EN_SHIFT                (5U)
#define CRU_GATE_CON76_ACLK_RGA3_1_EN_MASK                 (0x1U << CRU_GATE_CON76_ACLK_RGA3_1_EN_SHIFT)                /* 0x00000020 */
#define CRU_GATE_CON76_CLK_RGA3_1_CORE_EN_SHIFT            (6U)
#define CRU_GATE_CON76_CLK_RGA3_1_CORE_EN_MASK             (0x1U << CRU_GATE_CON76_CLK_RGA3_1_CORE_EN_SHIFT)            /* 0x00000040 */
/* GATE_CON77 */
#define CRU_GATE_CON77_OFFSET                              (0x934U)
#define CRU_GATE_CON77_CLK_REF_PIPE_PHY0_OSC_SRC_EN_SHIFT  (0U)
#define CRU_GATE_CON77_CLK_REF_PIPE_PHY0_OSC_SRC_EN_MASK   (0x1U << CRU_GATE_CON77_CLK_REF_PIPE_PHY0_OSC_SRC_EN_SHIFT)  /* 0x00000001 */
#define CRU_GATE_CON77_CLK_REF_PIPE_PHY1_OSC_SRC_EN_SHIFT  (1U)
#define CRU_GATE_CON77_CLK_REF_PIPE_PHY1_OSC_SRC_EN_MASK   (0x1U << CRU_GATE_CON77_CLK_REF_PIPE_PHY1_OSC_SRC_EN_SHIFT)  /* 0x00000002 */
#define CRU_GATE_CON77_CLK_REF_PIPE_PHY2_OSC_SRC_EN_SHIFT  (2U)
#define CRU_GATE_CON77_CLK_REF_PIPE_PHY2_OSC_SRC_EN_MASK   (0x1U << CRU_GATE_CON77_CLK_REF_PIPE_PHY2_OSC_SRC_EN_SHIFT)  /* 0x00000004 */
#define CRU_GATE_CON77_CLK_REF_PIPE_PHY0_PLL_SRC_EN_SHIFT  (3U)
#define CRU_GATE_CON77_CLK_REF_PIPE_PHY0_PLL_SRC_EN_MASK   (0x1U << CRU_GATE_CON77_CLK_REF_PIPE_PHY0_PLL_SRC_EN_SHIFT)  /* 0x00000008 */
#define CRU_GATE_CON77_CLK_REF_PIPE_PHY1_PLL_SRC_EN_SHIFT  (4U)
#define CRU_GATE_CON77_CLK_REF_PIPE_PHY1_PLL_SRC_EN_MASK   (0x1U << CRU_GATE_CON77_CLK_REF_PIPE_PHY1_PLL_SRC_EN_SHIFT)  /* 0x00000010 */
#define CRU_GATE_CON77_CLK_REF_PIPE_PHY2_PLL_SRC_EN_SHIFT  (5U)
#define CRU_GATE_CON77_CLK_REF_PIPE_PHY2_PLL_SRC_EN_MASK   (0x1U << CRU_GATE_CON77_CLK_REF_PIPE_PHY2_PLL_SRC_EN_SHIFT)  /* 0x00000020 */
/* SOFTRST_CON01 */
#define CRU_SOFTRST_CON01_OFFSET                           (0xA04U)
#define CRU_SOFTRST_CON01_ARESETN_TOP_BIU_SHIFT            (3U)
#define CRU_SOFTRST_CON01_ARESETN_TOP_BIU_MASK             (0x1U << CRU_SOFTRST_CON01_ARESETN_TOP_BIU_SHIFT)            /* 0x00000008 */
#define CRU_SOFTRST_CON01_PRESETN_TOP_BIU_SHIFT            (4U)
#define CRU_SOFTRST_CON01_PRESETN_TOP_BIU_MASK             (0x1U << CRU_SOFTRST_CON01_PRESETN_TOP_BIU_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON01_PRESETN_CSIPHY0_SHIFT            (6U)
#define CRU_SOFTRST_CON01_PRESETN_CSIPHY0_MASK             (0x1U << CRU_SOFTRST_CON01_PRESETN_CSIPHY0_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON01_PRESETN_CSIPHY1_SHIFT            (8U)
#define CRU_SOFTRST_CON01_PRESETN_CSIPHY1_MASK             (0x1U << CRU_SOFTRST_CON01_PRESETN_CSIPHY1_SHIFT)            /* 0x00000100 */
#define CRU_SOFTRST_CON01_ARESETN_TOP_M500_BIU_SHIFT       (15U)
#define CRU_SOFTRST_CON01_ARESETN_TOP_M500_BIU_MASK        (0x1U << CRU_SOFTRST_CON01_ARESETN_TOP_M500_BIU_SHIFT)       /* 0x00008000 */
/* SOFTRST_CON02 */
#define CRU_SOFTRST_CON02_OFFSET                           (0xA08U)
#define CRU_SOFTRST_CON02_ARESETN_TOP_M400_BIU_SHIFT       (0U)
#define CRU_SOFTRST_CON02_ARESETN_TOP_M400_BIU_MASK        (0x1U << CRU_SOFTRST_CON02_ARESETN_TOP_M400_BIU_SHIFT)       /* 0x00000001 */
#define CRU_SOFTRST_CON02_ARESETN_TOP_S200_BIU_SHIFT       (1U)
#define CRU_SOFTRST_CON02_ARESETN_TOP_S200_BIU_MASK        (0x1U << CRU_SOFTRST_CON02_ARESETN_TOP_S200_BIU_SHIFT)       /* 0x00000002 */
#define CRU_SOFTRST_CON02_ARESETN_TOP_S400_BIU_SHIFT       (2U)
#define CRU_SOFTRST_CON02_ARESETN_TOP_S400_BIU_MASK        (0x1U << CRU_SOFTRST_CON02_ARESETN_TOP_S400_BIU_SHIFT)       /* 0x00000004 */
#define CRU_SOFTRST_CON02_ARESETN_TOP_M300_BIU_SHIFT       (3U)
#define CRU_SOFTRST_CON02_ARESETN_TOP_M300_BIU_MASK        (0x1U << CRU_SOFTRST_CON02_ARESETN_TOP_M300_BIU_SHIFT)       /* 0x00000008 */
#define CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY0_INIT_SHIFT (8U)
#define CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY0_INIT_MASK (0x1U << CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY0_INIT_SHIFT) /* 0x00000100 */
#define CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY0_CMN_SHIFT (9U)
#define CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY0_CMN_MASK (0x1U << CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY0_CMN_SHIFT) /* 0x00000200 */
#define CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY0_LANE_SHIFT (10U)
#define CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY0_LANE_MASK (0x1U << CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY0_LANE_SHIFT) /* 0x00000400 */
#define CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY0_PCS_SHIFT (11U)
#define CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY0_PCS_MASK (0x1U << CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY0_PCS_SHIFT) /* 0x00000800 */
#define CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY1_INIT_SHIFT (15U)
#define CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY1_INIT_MASK (0x1U << CRU_SOFTRST_CON02_RESETN_USBDP_COMBO_PHY1_INIT_SHIFT) /* 0x00008000 */
/* SOFTRST_CON03 */
#define CRU_SOFTRST_CON03_OFFSET                           (0xA0CU)
#define CRU_SOFTRST_CON03_RESETN_USBDP_COMBO_PHY1_CMN_SHIFT (0U)
#define CRU_SOFTRST_CON03_RESETN_USBDP_COMBO_PHY1_CMN_MASK (0x1U << CRU_SOFTRST_CON03_RESETN_USBDP_COMBO_PHY1_CMN_SHIFT) /* 0x00000001 */
#define CRU_SOFTRST_CON03_RESETN_USBDP_COMBO_PHY1_LANE_SHIFT (1U)
#define CRU_SOFTRST_CON03_RESETN_USBDP_COMBO_PHY1_LANE_MASK (0x1U << CRU_SOFTRST_CON03_RESETN_USBDP_COMBO_PHY1_LANE_SHIFT) /* 0x00000002 */
#define CRU_SOFTRST_CON03_RESETN_USBDP_COMBO_PHY1_PCS_SHIFT (2U)
#define CRU_SOFTRST_CON03_RESETN_USBDP_COMBO_PHY1_PCS_MASK (0x1U << CRU_SOFTRST_CON03_RESETN_USBDP_COMBO_PHY1_PCS_SHIFT) /* 0x00000004 */
#define CRU_SOFTRST_CON03_PRESETN_MIPI_DCPHY0_SHIFT        (14U)
#define CRU_SOFTRST_CON03_PRESETN_MIPI_DCPHY0_MASK         (0x1U << CRU_SOFTRST_CON03_PRESETN_MIPI_DCPHY0_SHIFT)        /* 0x00004000 */
#define CRU_SOFTRST_CON03_PRESETN_MIPI_DCPHY0_GRF_SHIFT    (15U)
#define CRU_SOFTRST_CON03_PRESETN_MIPI_DCPHY0_GRF_MASK     (0x1U << CRU_SOFTRST_CON03_PRESETN_MIPI_DCPHY0_GRF_SHIFT)    /* 0x00008000 */
/* SOFTRST_CON04 */
#define CRU_SOFTRST_CON04_OFFSET                           (0xA10U)
#define CRU_SOFTRST_CON04_PRESETN_MIPI_DCPHY1_SHIFT        (3U)
#define CRU_SOFTRST_CON04_PRESETN_MIPI_DCPHY1_MASK         (0x1U << CRU_SOFTRST_CON04_PRESETN_MIPI_DCPHY1_SHIFT)        /* 0x00000008 */
#define CRU_SOFTRST_CON04_PRESETN_MIPI_DCPHY1_GRF_SHIFT    (4U)
#define CRU_SOFTRST_CON04_PRESETN_MIPI_DCPHY1_GRF_MASK     (0x1U << CRU_SOFTRST_CON04_PRESETN_MIPI_DCPHY1_GRF_SHIFT)    /* 0x00000010 */
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_CDPHY_SHIFT  (5U)
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_CDPHY_MASK   (0x1U << CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_CDPHY_SHIFT)  /* 0x00000020 */
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_CSIPHY_SHIFT (6U)
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_CSIPHY_MASK  (0x1U << CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_CSIPHY_SHIFT) /* 0x00000040 */
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_VCCIO3_5_SHIFT (7U)
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_VCCIO3_5_MASK (0x1U << CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_VCCIO3_5_SHIFT) /* 0x00000080 */
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_VCCIO6_SHIFT (8U)
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_VCCIO6_MASK  (0x1U << CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_VCCIO6_SHIFT) /* 0x00000100 */
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_EMMCIO_SHIFT (9U)
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_EMMCIO_MASK  (0x1U << CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_EMMCIO_SHIFT) /* 0x00000200 */
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_IOC_TOP_SHIFT (10U)
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_IOC_TOP_MASK (0x1U << CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_IOC_TOP_SHIFT) /* 0x00000400 */
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_IOC_RIGHT_SHIFT (11U)
#define CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_IOC_RIGHT_MASK (0x1U << CRU_SOFTRST_CON04_PRESETN_APB2ASB_SLV_IOC_RIGHT_SHIFT) /* 0x00000800 */
/* SOFTRST_CON05 */
#define CRU_SOFTRST_CON05_OFFSET                           (0xA14U)
#define CRU_SOFTRST_CON05_PRESETN_CRU_SHIFT                (0U)
#define CRU_SOFTRST_CON05_PRESETN_CRU_MASK                 (0x1U << CRU_SOFTRST_CON05_PRESETN_CRU_SHIFT)                /* 0x00000001 */
#define CRU_SOFTRST_CON05_ARESETN_CHANNEL_SECURE2VO1USB_SHIFT (7U)
#define CRU_SOFTRST_CON05_ARESETN_CHANNEL_SECURE2VO1USB_MASK (0x1U << CRU_SOFTRST_CON05_ARESETN_CHANNEL_SECURE2VO1USB_SHIFT) /* 0x00000080 */
#define CRU_SOFTRST_CON05_ARESETN_CHANNEL_SECURE2CENTER_SHIFT (8U)
#define CRU_SOFTRST_CON05_ARESETN_CHANNEL_SECURE2CENTER_MASK (0x1U << CRU_SOFTRST_CON05_ARESETN_CHANNEL_SECURE2CENTER_SHIFT) /* 0x00000100 */
#define CRU_SOFTRST_CON05_HRESETN_CHANNEL_SECURE2VO1USB_SHIFT (14U)
#define CRU_SOFTRST_CON05_HRESETN_CHANNEL_SECURE2VO1USB_MASK (0x1U << CRU_SOFTRST_CON05_HRESETN_CHANNEL_SECURE2VO1USB_SHIFT) /* 0x00004000 */
#define CRU_SOFTRST_CON05_HRESETN_CHANNEL_SECURE2CENTER_SHIFT (15U)
#define CRU_SOFTRST_CON05_HRESETN_CHANNEL_SECURE2CENTER_MASK (0x1U << CRU_SOFTRST_CON05_HRESETN_CHANNEL_SECURE2CENTER_SHIFT) /* 0x00008000 */
/* SOFTRST_CON06 */
#define CRU_SOFTRST_CON06_OFFSET                           (0xA18U)
#define CRU_SOFTRST_CON06_PRESETN_CHANNEL_SECURE2VO1USB_SHIFT (0U)
#define CRU_SOFTRST_CON06_PRESETN_CHANNEL_SECURE2VO1USB_MASK (0x1U << CRU_SOFTRST_CON06_PRESETN_CHANNEL_SECURE2VO1USB_SHIFT) /* 0x00000001 */
#define CRU_SOFTRST_CON06_PRESETN_CHANNEL_SECURE2CENTER_SHIFT (1U)
#define CRU_SOFTRST_CON06_PRESETN_CHANNEL_SECURE2CENTER_MASK (0x1U << CRU_SOFTRST_CON06_PRESETN_CHANNEL_SECURE2CENTER_SHIFT) /* 0x00000002 */
/* SOFTRST_CON07 */
#define CRU_SOFTRST_CON07_OFFSET                           (0xA1CU)
#define CRU_SOFTRST_CON07_HRESETN_AUDIO_BIU_SHIFT          (2U)
#define CRU_SOFTRST_CON07_HRESETN_AUDIO_BIU_MASK           (0x1U << CRU_SOFTRST_CON07_HRESETN_AUDIO_BIU_SHIFT)          /* 0x00000004 */
#define CRU_SOFTRST_CON07_PRESETN_AUDIO_BIU_SHIFT          (3U)
#define CRU_SOFTRST_CON07_PRESETN_AUDIO_BIU_MASK           (0x1U << CRU_SOFTRST_CON07_PRESETN_AUDIO_BIU_SHIFT)          /* 0x00000008 */
#define CRU_SOFTRST_CON07_HRESETN_I2S0_8CH_SHIFT           (4U)
#define CRU_SOFTRST_CON07_HRESETN_I2S0_8CH_MASK            (0x1U << CRU_SOFTRST_CON07_HRESETN_I2S0_8CH_SHIFT)           /* 0x00000010 */
#define CRU_SOFTRST_CON07_MRESETN_I2S0_8CH_TX_SHIFT        (7U)
#define CRU_SOFTRST_CON07_MRESETN_I2S0_8CH_TX_MASK         (0x1U << CRU_SOFTRST_CON07_MRESETN_I2S0_8CH_TX_SHIFT)        /* 0x00000080 */
#define CRU_SOFTRST_CON07_MRESETN_I2S0_8CH_RX_SHIFT        (10U)
#define CRU_SOFTRST_CON07_MRESETN_I2S0_8CH_RX_MASK         (0x1U << CRU_SOFTRST_CON07_MRESETN_I2S0_8CH_RX_SHIFT)        /* 0x00000400 */
#define CRU_SOFTRST_CON07_PRESETN_ACDCDIG_SHIFT            (11U)
#define CRU_SOFTRST_CON07_PRESETN_ACDCDIG_MASK             (0x1U << CRU_SOFTRST_CON07_PRESETN_ACDCDIG_SHIFT)            /* 0x00000800 */
#define CRU_SOFTRST_CON07_HRESETN_I2S2_2CH_SHIFT           (12U)
#define CRU_SOFTRST_CON07_HRESETN_I2S2_2CH_MASK            (0x1U << CRU_SOFTRST_CON07_HRESETN_I2S2_2CH_SHIFT)           /* 0x00001000 */
#define CRU_SOFTRST_CON07_HRESETN_I2S3_2CH_SHIFT           (13U)
#define CRU_SOFTRST_CON07_HRESETN_I2S3_2CH_MASK            (0x1U << CRU_SOFTRST_CON07_HRESETN_I2S3_2CH_SHIFT)           /* 0x00002000 */
/* SOFTRST_CON08 */
#define CRU_SOFTRST_CON08_OFFSET                           (0xA20U)
#define CRU_SOFTRST_CON08_MRESETN_I2S2_2CH_SHIFT           (0U)
#define CRU_SOFTRST_CON08_MRESETN_I2S2_2CH_MASK            (0x1U << CRU_SOFTRST_CON08_MRESETN_I2S2_2CH_SHIFT)           /* 0x00000001 */
#define CRU_SOFTRST_CON08_MRESETN_I2S3_2CH_SHIFT           (3U)
#define CRU_SOFTRST_CON08_MRESETN_I2S3_2CH_MASK            (0x1U << CRU_SOFTRST_CON08_MRESETN_I2S3_2CH_SHIFT)           /* 0x00000008 */
#define CRU_SOFTRST_CON08_RESETN_DAC_ACDCDIG_SHIFT         (4U)
#define CRU_SOFTRST_CON08_RESETN_DAC_ACDCDIG_MASK          (0x1U << CRU_SOFTRST_CON08_RESETN_DAC_ACDCDIG_SHIFT)         /* 0x00000010 */
#define CRU_SOFTRST_CON08_HRESETN_SPDIF0_SHIFT             (14U)
#define CRU_SOFTRST_CON08_HRESETN_SPDIF0_MASK              (0x1U << CRU_SOFTRST_CON08_HRESETN_SPDIF0_SHIFT)             /* 0x00004000 */
/* SOFTRST_CON09 */
#define CRU_SOFTRST_CON09_OFFSET                           (0xA24U)
#define CRU_SOFTRST_CON09_MRESETN_SPDIF0_SHIFT             (1U)
#define CRU_SOFTRST_CON09_MRESETN_SPDIF0_MASK              (0x1U << CRU_SOFTRST_CON09_MRESETN_SPDIF0_SHIFT)             /* 0x00000002 */
#define CRU_SOFTRST_CON09_HRESETN_SPDIF1_SHIFT             (2U)
#define CRU_SOFTRST_CON09_HRESETN_SPDIF1_MASK              (0x1U << CRU_SOFTRST_CON09_HRESETN_SPDIF1_SHIFT)             /* 0x00000004 */
#define CRU_SOFTRST_CON09_MRESETN_SPDIF1_SHIFT             (5U)
#define CRU_SOFTRST_CON09_MRESETN_SPDIF1_MASK              (0x1U << CRU_SOFTRST_CON09_MRESETN_SPDIF1_SHIFT)             /* 0x00000020 */
#define CRU_SOFTRST_CON09_HRESETN_PDM1_SHIFT               (6U)
#define CRU_SOFTRST_CON09_HRESETN_PDM1_MASK                (0x1U << CRU_SOFTRST_CON09_HRESETN_PDM1_SHIFT)               /* 0x00000040 */
#define CRU_SOFTRST_CON09_RESETN_PDM1_SHIFT                (7U)
#define CRU_SOFTRST_CON09_RESETN_PDM1_MASK                 (0x1U << CRU_SOFTRST_CON09_RESETN_PDM1_SHIFT)                /* 0x00000080 */
/* SOFTRST_CON10 */
#define CRU_SOFTRST_CON10_OFFSET                           (0xA28U)
#define CRU_SOFTRST_CON10_ARESETN_BUS_BIU_SHIFT            (1U)
#define CRU_SOFTRST_CON10_ARESETN_BUS_BIU_MASK             (0x1U << CRU_SOFTRST_CON10_ARESETN_BUS_BIU_SHIFT)            /* 0x00000002 */
#define CRU_SOFTRST_CON10_PRESETN_BUS_BIU_SHIFT            (2U)
#define CRU_SOFTRST_CON10_PRESETN_BUS_BIU_MASK             (0x1U << CRU_SOFTRST_CON10_PRESETN_BUS_BIU_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON10_ARESETN_GIC_SHIFT                (3U)
#define CRU_SOFTRST_CON10_ARESETN_GIC_MASK                 (0x1U << CRU_SOFTRST_CON10_ARESETN_GIC_SHIFT)                /* 0x00000008 */
#define CRU_SOFTRST_CON10_ARESETN_GIC_DBG_SHIFT            (4U)
#define CRU_SOFTRST_CON10_ARESETN_GIC_DBG_MASK             (0x1U << CRU_SOFTRST_CON10_ARESETN_GIC_DBG_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON10_ARESETN_DMAC0_SHIFT              (5U)
#define CRU_SOFTRST_CON10_ARESETN_DMAC0_MASK               (0x1U << CRU_SOFTRST_CON10_ARESETN_DMAC0_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON10_ARESETN_DMAC1_SHIFT              (6U)
#define CRU_SOFTRST_CON10_ARESETN_DMAC1_MASK               (0x1U << CRU_SOFTRST_CON10_ARESETN_DMAC1_SHIFT)              /* 0x00000040 */
#define CRU_SOFTRST_CON10_ARESETN_DMAC2_SHIFT              (7U)
#define CRU_SOFTRST_CON10_ARESETN_DMAC2_MASK               (0x1U << CRU_SOFTRST_CON10_ARESETN_DMAC2_SHIFT)              /* 0x00000080 */
#define CRU_SOFTRST_CON10_PRESETN_I2C1_SHIFT               (8U)
#define CRU_SOFTRST_CON10_PRESETN_I2C1_MASK                (0x1U << CRU_SOFTRST_CON10_PRESETN_I2C1_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON10_PRESETN_I2C2_SHIFT               (9U)
#define CRU_SOFTRST_CON10_PRESETN_I2C2_MASK                (0x1U << CRU_SOFTRST_CON10_PRESETN_I2C2_SHIFT)               /* 0x00000200 */
#define CRU_SOFTRST_CON10_PRESETN_I2C3_SHIFT               (10U)
#define CRU_SOFTRST_CON10_PRESETN_I2C3_MASK                (0x1U << CRU_SOFTRST_CON10_PRESETN_I2C3_SHIFT)               /* 0x00000400 */
#define CRU_SOFTRST_CON10_PRESETN_I2C4_SHIFT               (11U)
#define CRU_SOFTRST_CON10_PRESETN_I2C4_MASK                (0x1U << CRU_SOFTRST_CON10_PRESETN_I2C4_SHIFT)               /* 0x00000800 */
#define CRU_SOFTRST_CON10_PRESETN_I2C5_SHIFT               (12U)
#define CRU_SOFTRST_CON10_PRESETN_I2C5_MASK                (0x1U << CRU_SOFTRST_CON10_PRESETN_I2C5_SHIFT)               /* 0x00001000 */
#define CRU_SOFTRST_CON10_PRESETN_I2C6_SHIFT               (13U)
#define CRU_SOFTRST_CON10_PRESETN_I2C6_MASK                (0x1U << CRU_SOFTRST_CON10_PRESETN_I2C6_SHIFT)               /* 0x00002000 */
#define CRU_SOFTRST_CON10_PRESETN_I2C7_SHIFT               (14U)
#define CRU_SOFTRST_CON10_PRESETN_I2C7_MASK                (0x1U << CRU_SOFTRST_CON10_PRESETN_I2C7_SHIFT)               /* 0x00004000 */
#define CRU_SOFTRST_CON10_PRESETN_I2C8_SHIFT               (15U)
#define CRU_SOFTRST_CON10_PRESETN_I2C8_MASK                (0x1U << CRU_SOFTRST_CON10_PRESETN_I2C8_SHIFT)               /* 0x00008000 */
/* SOFTRST_CON11 */
#define CRU_SOFTRST_CON11_OFFSET                           (0xA2CU)
#define CRU_SOFTRST_CON11_RESETN_I2C1_SHIFT                (0U)
#define CRU_SOFTRST_CON11_RESETN_I2C1_MASK                 (0x1U << CRU_SOFTRST_CON11_RESETN_I2C1_SHIFT)                /* 0x00000001 */
#define CRU_SOFTRST_CON11_RESETN_I2C2_SHIFT                (1U)
#define CRU_SOFTRST_CON11_RESETN_I2C2_MASK                 (0x1U << CRU_SOFTRST_CON11_RESETN_I2C2_SHIFT)                /* 0x00000002 */
#define CRU_SOFTRST_CON11_RESETN_I2C3_SHIFT                (2U)
#define CRU_SOFTRST_CON11_RESETN_I2C3_MASK                 (0x1U << CRU_SOFTRST_CON11_RESETN_I2C3_SHIFT)                /* 0x00000004 */
#define CRU_SOFTRST_CON11_RESETN_I2C4_SHIFT                (3U)
#define CRU_SOFTRST_CON11_RESETN_I2C4_MASK                 (0x1U << CRU_SOFTRST_CON11_RESETN_I2C4_SHIFT)                /* 0x00000008 */
#define CRU_SOFTRST_CON11_RESETN_I2C5_SHIFT                (4U)
#define CRU_SOFTRST_CON11_RESETN_I2C5_MASK                 (0x1U << CRU_SOFTRST_CON11_RESETN_I2C5_SHIFT)                /* 0x00000010 */
#define CRU_SOFTRST_CON11_RESETN_I2C6_SHIFT                (5U)
#define CRU_SOFTRST_CON11_RESETN_I2C6_MASK                 (0x1U << CRU_SOFTRST_CON11_RESETN_I2C6_SHIFT)                /* 0x00000020 */
#define CRU_SOFTRST_CON11_RESETN_I2C7_SHIFT                (6U)
#define CRU_SOFTRST_CON11_RESETN_I2C7_MASK                 (0x1U << CRU_SOFTRST_CON11_RESETN_I2C7_SHIFT)                /* 0x00000040 */
#define CRU_SOFTRST_CON11_RESETN_I2C8_SHIFT                (7U)
#define CRU_SOFTRST_CON11_RESETN_I2C8_MASK                 (0x1U << CRU_SOFTRST_CON11_RESETN_I2C8_SHIFT)                /* 0x00000080 */
#define CRU_SOFTRST_CON11_PRESETN_CAN0_SHIFT               (8U)
#define CRU_SOFTRST_CON11_PRESETN_CAN0_MASK                (0x1U << CRU_SOFTRST_CON11_PRESETN_CAN0_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON11_RESETN_CAN0_SHIFT                (9U)
#define CRU_SOFTRST_CON11_RESETN_CAN0_MASK                 (0x1U << CRU_SOFTRST_CON11_RESETN_CAN0_SHIFT)                /* 0x00000200 */
#define CRU_SOFTRST_CON11_PRESETN_CAN1_SHIFT               (10U)
#define CRU_SOFTRST_CON11_PRESETN_CAN1_MASK                (0x1U << CRU_SOFTRST_CON11_PRESETN_CAN1_SHIFT)               /* 0x00000400 */
#define CRU_SOFTRST_CON11_RESETN_CAN1_SHIFT                (11U)
#define CRU_SOFTRST_CON11_RESETN_CAN1_MASK                 (0x1U << CRU_SOFTRST_CON11_RESETN_CAN1_SHIFT)                /* 0x00000800 */
#define CRU_SOFTRST_CON11_PRESETN_CAN2_SHIFT               (12U)
#define CRU_SOFTRST_CON11_PRESETN_CAN2_MASK                (0x1U << CRU_SOFTRST_CON11_PRESETN_CAN2_SHIFT)               /* 0x00001000 */
#define CRU_SOFTRST_CON11_RESETN_CAN2_SHIFT                (13U)
#define CRU_SOFTRST_CON11_RESETN_CAN2_MASK                 (0x1U << CRU_SOFTRST_CON11_RESETN_CAN2_SHIFT)                /* 0x00002000 */
#define CRU_SOFTRST_CON11_PRESETN_SARADC_SHIFT             (14U)
#define CRU_SOFTRST_CON11_PRESETN_SARADC_MASK              (0x1U << CRU_SOFTRST_CON11_PRESETN_SARADC_SHIFT)             /* 0x00004000 */
/* SOFTRST_CON12 */
#define CRU_SOFTRST_CON12_OFFSET                           (0xA30U)
#define CRU_SOFTRST_CON12_PRESETN_TSADC_SHIFT              (0U)
#define CRU_SOFTRST_CON12_PRESETN_TSADC_MASK               (0x1U << CRU_SOFTRST_CON12_PRESETN_TSADC_SHIFT)              /* 0x00000001 */
#define CRU_SOFTRST_CON12_RESETN_TSADC_SHIFT               (1U)
#define CRU_SOFTRST_CON12_RESETN_TSADC_MASK                (0x1U << CRU_SOFTRST_CON12_RESETN_TSADC_SHIFT)               /* 0x00000002 */
#define CRU_SOFTRST_CON12_PRESETN_UART1_SHIFT              (2U)
#define CRU_SOFTRST_CON12_PRESETN_UART1_MASK               (0x1U << CRU_SOFTRST_CON12_PRESETN_UART1_SHIFT)              /* 0x00000004 */
#define CRU_SOFTRST_CON12_PRESETN_UART2_SHIFT              (3U)
#define CRU_SOFTRST_CON12_PRESETN_UART2_MASK               (0x1U << CRU_SOFTRST_CON12_PRESETN_UART2_SHIFT)              /* 0x00000008 */
#define CRU_SOFTRST_CON12_PRESETN_UART3_SHIFT              (4U)
#define CRU_SOFTRST_CON12_PRESETN_UART3_MASK               (0x1U << CRU_SOFTRST_CON12_PRESETN_UART3_SHIFT)              /* 0x00000010 */
#define CRU_SOFTRST_CON12_PRESETN_UART4_SHIFT              (5U)
#define CRU_SOFTRST_CON12_PRESETN_UART4_MASK               (0x1U << CRU_SOFTRST_CON12_PRESETN_UART4_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON12_PRESETN_UART5_SHIFT              (6U)
#define CRU_SOFTRST_CON12_PRESETN_UART5_MASK               (0x1U << CRU_SOFTRST_CON12_PRESETN_UART5_SHIFT)              /* 0x00000040 */
#define CRU_SOFTRST_CON12_PRESETN_UART6_SHIFT              (7U)
#define CRU_SOFTRST_CON12_PRESETN_UART6_MASK               (0x1U << CRU_SOFTRST_CON12_PRESETN_UART6_SHIFT)              /* 0x00000080 */
#define CRU_SOFTRST_CON12_PRESETN_UART7_SHIFT              (8U)
#define CRU_SOFTRST_CON12_PRESETN_UART7_MASK               (0x1U << CRU_SOFTRST_CON12_PRESETN_UART7_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON12_PRESETN_UART8_SHIFT              (9U)
#define CRU_SOFTRST_CON12_PRESETN_UART8_MASK               (0x1U << CRU_SOFTRST_CON12_PRESETN_UART8_SHIFT)              /* 0x00000200 */
#define CRU_SOFTRST_CON12_PRESETN_UART9_SHIFT              (10U)
#define CRU_SOFTRST_CON12_PRESETN_UART9_MASK               (0x1U << CRU_SOFTRST_CON12_PRESETN_UART9_SHIFT)              /* 0x00000400 */
#define CRU_SOFTRST_CON12_SRESETN_UART1_SHIFT              (13U)
#define CRU_SOFTRST_CON12_SRESETN_UART1_MASK               (0x1U << CRU_SOFTRST_CON12_SRESETN_UART1_SHIFT)              /* 0x00002000 */
/* SOFTRST_CON13 */
#define CRU_SOFTRST_CON13_OFFSET                           (0xA34U)
#define CRU_SOFTRST_CON13_SRESETN_UART2_SHIFT              (0U)
#define CRU_SOFTRST_CON13_SRESETN_UART2_MASK               (0x1U << CRU_SOFTRST_CON13_SRESETN_UART2_SHIFT)              /* 0x00000001 */
#define CRU_SOFTRST_CON13_SRESETN_UART3_SHIFT              (3U)
#define CRU_SOFTRST_CON13_SRESETN_UART3_MASK               (0x1U << CRU_SOFTRST_CON13_SRESETN_UART3_SHIFT)              /* 0x00000008 */
#define CRU_SOFTRST_CON13_SRESETN_UART4_SHIFT              (6U)
#define CRU_SOFTRST_CON13_SRESETN_UART4_MASK               (0x1U << CRU_SOFTRST_CON13_SRESETN_UART4_SHIFT)              /* 0x00000040 */
#define CRU_SOFTRST_CON13_SRESETN_UART5_SHIFT              (9U)
#define CRU_SOFTRST_CON13_SRESETN_UART5_MASK               (0x1U << CRU_SOFTRST_CON13_SRESETN_UART5_SHIFT)              /* 0x00000200 */
#define CRU_SOFTRST_CON13_SRESETN_UART6_SHIFT              (12U)
#define CRU_SOFTRST_CON13_SRESETN_UART6_MASK               (0x1U << CRU_SOFTRST_CON13_SRESETN_UART6_SHIFT)              /* 0x00001000 */
#define CRU_SOFTRST_CON13_SRESETN_UART7_SHIFT              (15U)
#define CRU_SOFTRST_CON13_SRESETN_UART7_MASK               (0x1U << CRU_SOFTRST_CON13_SRESETN_UART7_SHIFT)              /* 0x00008000 */
/* SOFTRST_CON14 */
#define CRU_SOFTRST_CON14_OFFSET                           (0xA38U)
#define CRU_SOFTRST_CON14_SRESETN_UART8_SHIFT              (2U)
#define CRU_SOFTRST_CON14_SRESETN_UART8_MASK               (0x1U << CRU_SOFTRST_CON14_SRESETN_UART8_SHIFT)              /* 0x00000004 */
#define CRU_SOFTRST_CON14_SRESETN_UART9_SHIFT              (5U)
#define CRU_SOFTRST_CON14_SRESETN_UART9_MASK               (0x1U << CRU_SOFTRST_CON14_SRESETN_UART9_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON14_PRESETN_SPI0_SHIFT               (6U)
#define CRU_SOFTRST_CON14_PRESETN_SPI0_MASK                (0x1U << CRU_SOFTRST_CON14_PRESETN_SPI0_SHIFT)               /* 0x00000040 */
#define CRU_SOFTRST_CON14_PRESETN_SPI1_SHIFT               (7U)
#define CRU_SOFTRST_CON14_PRESETN_SPI1_MASK                (0x1U << CRU_SOFTRST_CON14_PRESETN_SPI1_SHIFT)               /* 0x00000080 */
#define CRU_SOFTRST_CON14_PRESETN_SPI2_SHIFT               (8U)
#define CRU_SOFTRST_CON14_PRESETN_SPI2_MASK                (0x1U << CRU_SOFTRST_CON14_PRESETN_SPI2_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON14_PRESETN_SPI3_SHIFT               (9U)
#define CRU_SOFTRST_CON14_PRESETN_SPI3_MASK                (0x1U << CRU_SOFTRST_CON14_PRESETN_SPI3_SHIFT)               /* 0x00000200 */
#define CRU_SOFTRST_CON14_PRESETN_SPI4_SHIFT               (10U)
#define CRU_SOFTRST_CON14_PRESETN_SPI4_MASK                (0x1U << CRU_SOFTRST_CON14_PRESETN_SPI4_SHIFT)               /* 0x00000400 */
#define CRU_SOFTRST_CON14_RESETN_SPI0_SHIFT                (11U)
#define CRU_SOFTRST_CON14_RESETN_SPI0_MASK                 (0x1U << CRU_SOFTRST_CON14_RESETN_SPI0_SHIFT)                /* 0x00000800 */
#define CRU_SOFTRST_CON14_RESETN_SPI1_SHIFT                (12U)
#define CRU_SOFTRST_CON14_RESETN_SPI1_MASK                 (0x1U << CRU_SOFTRST_CON14_RESETN_SPI1_SHIFT)                /* 0x00001000 */
#define CRU_SOFTRST_CON14_RESETN_SPI2_SHIFT                (13U)
#define CRU_SOFTRST_CON14_RESETN_SPI2_MASK                 (0x1U << CRU_SOFTRST_CON14_RESETN_SPI2_SHIFT)                /* 0x00002000 */
#define CRU_SOFTRST_CON14_RESETN_SPI3_SHIFT                (14U)
#define CRU_SOFTRST_CON14_RESETN_SPI3_MASK                 (0x1U << CRU_SOFTRST_CON14_RESETN_SPI3_SHIFT)                /* 0x00004000 */
#define CRU_SOFTRST_CON14_RESETN_SPI4_SHIFT                (15U)
#define CRU_SOFTRST_CON14_RESETN_SPI4_MASK                 (0x1U << CRU_SOFTRST_CON14_RESETN_SPI4_SHIFT)                /* 0x00008000 */
/* SOFTRST_CON15 */
#define CRU_SOFTRST_CON15_OFFSET                           (0xA3CU)
#define CRU_SOFTRST_CON15_PRESETN_WDT0_SHIFT               (0U)
#define CRU_SOFTRST_CON15_PRESETN_WDT0_MASK                (0x1U << CRU_SOFTRST_CON15_PRESETN_WDT0_SHIFT)               /* 0x00000001 */
#define CRU_SOFTRST_CON15_TRESETN_WDT0_SHIFT               (1U)
#define CRU_SOFTRST_CON15_TRESETN_WDT0_MASK                (0x1U << CRU_SOFTRST_CON15_TRESETN_WDT0_SHIFT)               /* 0x00000002 */
#define CRU_SOFTRST_CON15_PRESETN_SYS_GRF_SHIFT            (2U)
#define CRU_SOFTRST_CON15_PRESETN_SYS_GRF_MASK             (0x1U << CRU_SOFTRST_CON15_PRESETN_SYS_GRF_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON15_PRESETN_PWM1_SHIFT               (3U)
#define CRU_SOFTRST_CON15_PRESETN_PWM1_MASK                (0x1U << CRU_SOFTRST_CON15_PRESETN_PWM1_SHIFT)               /* 0x00000008 */
#define CRU_SOFTRST_CON15_RESETN_PWM1_SHIFT                (4U)
#define CRU_SOFTRST_CON15_RESETN_PWM1_MASK                 (0x1U << CRU_SOFTRST_CON15_RESETN_PWM1_SHIFT)                /* 0x00000010 */
#define CRU_SOFTRST_CON15_PRESETN_PWM2_SHIFT               (6U)
#define CRU_SOFTRST_CON15_PRESETN_PWM2_MASK                (0x1U << CRU_SOFTRST_CON15_PRESETN_PWM2_SHIFT)               /* 0x00000040 */
#define CRU_SOFTRST_CON15_RESETN_PWM2_SHIFT                (7U)
#define CRU_SOFTRST_CON15_RESETN_PWM2_MASK                 (0x1U << CRU_SOFTRST_CON15_RESETN_PWM2_SHIFT)                /* 0x00000080 */
#define CRU_SOFTRST_CON15_PRESETN_PWM3_SHIFT               (9U)
#define CRU_SOFTRST_CON15_PRESETN_PWM3_MASK                (0x1U << CRU_SOFTRST_CON15_PRESETN_PWM3_SHIFT)               /* 0x00000200 */
#define CRU_SOFTRST_CON15_RESETN_PWM3_SHIFT                (10U)
#define CRU_SOFTRST_CON15_RESETN_PWM3_MASK                 (0x1U << CRU_SOFTRST_CON15_RESETN_PWM3_SHIFT)                /* 0x00000400 */
#define CRU_SOFTRST_CON15_PRESETN_BUSTIMER0_SHIFT          (12U)
#define CRU_SOFTRST_CON15_PRESETN_BUSTIMER0_MASK           (0x1U << CRU_SOFTRST_CON15_PRESETN_BUSTIMER0_SHIFT)          /* 0x00001000 */
#define CRU_SOFTRST_CON15_PRESETN_BUSTIMER1_SHIFT          (13U)
#define CRU_SOFTRST_CON15_PRESETN_BUSTIMER1_MASK           (0x1U << CRU_SOFTRST_CON15_PRESETN_BUSTIMER1_SHIFT)          /* 0x00002000 */
#define CRU_SOFTRST_CON15_RESETN_BUSTIMER0_SHIFT           (15U)
#define CRU_SOFTRST_CON15_RESETN_BUSTIMER0_MASK            (0x1U << CRU_SOFTRST_CON15_RESETN_BUSTIMER0_SHIFT)           /* 0x00008000 */
/* SOFTRST_CON16 */
#define CRU_SOFTRST_CON16_OFFSET                           (0xA40U)
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER1_SHIFT           (0U)
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER1_MASK            (0x1U << CRU_SOFTRST_CON16_RESETN_BUSTIMER1_SHIFT)           /* 0x00000001 */
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER2_SHIFT           (1U)
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER2_MASK            (0x1U << CRU_SOFTRST_CON16_RESETN_BUSTIMER2_SHIFT)           /* 0x00000002 */
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER3_SHIFT           (2U)
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER3_MASK            (0x1U << CRU_SOFTRST_CON16_RESETN_BUSTIMER3_SHIFT)           /* 0x00000004 */
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER4_SHIFT           (3U)
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER4_MASK            (0x1U << CRU_SOFTRST_CON16_RESETN_BUSTIMER4_SHIFT)           /* 0x00000008 */
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER5_SHIFT           (4U)
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER5_MASK            (0x1U << CRU_SOFTRST_CON16_RESETN_BUSTIMER5_SHIFT)           /* 0x00000010 */
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER6_SHIFT           (5U)
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER6_MASK            (0x1U << CRU_SOFTRST_CON16_RESETN_BUSTIMER6_SHIFT)           /* 0x00000020 */
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER7_SHIFT           (6U)
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER7_MASK            (0x1U << CRU_SOFTRST_CON16_RESETN_BUSTIMER7_SHIFT)           /* 0x00000040 */
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER8_SHIFT           (7U)
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER8_MASK            (0x1U << CRU_SOFTRST_CON16_RESETN_BUSTIMER8_SHIFT)           /* 0x00000080 */
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER9_SHIFT           (8U)
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER9_MASK            (0x1U << CRU_SOFTRST_CON16_RESETN_BUSTIMER9_SHIFT)           /* 0x00000100 */
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER10_SHIFT          (9U)
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER10_MASK           (0x1U << CRU_SOFTRST_CON16_RESETN_BUSTIMER10_SHIFT)          /* 0x00000200 */
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER11_SHIFT          (10U)
#define CRU_SOFTRST_CON16_RESETN_BUSTIMER11_MASK           (0x1U << CRU_SOFTRST_CON16_RESETN_BUSTIMER11_SHIFT)          /* 0x00000400 */
#define CRU_SOFTRST_CON16_PRESETN_MAILBOX0_SHIFT           (11U)
#define CRU_SOFTRST_CON16_PRESETN_MAILBOX0_MASK            (0x1U << CRU_SOFTRST_CON16_PRESETN_MAILBOX0_SHIFT)           /* 0x00000800 */
#define CRU_SOFTRST_CON16_PRESETN_MAILBOX1_SHIFT           (12U)
#define CRU_SOFTRST_CON16_PRESETN_MAILBOX1_MASK            (0x1U << CRU_SOFTRST_CON16_PRESETN_MAILBOX1_SHIFT)           /* 0x00001000 */
#define CRU_SOFTRST_CON16_PRESETN_MAILBOX2_SHIFT           (13U)
#define CRU_SOFTRST_CON16_PRESETN_MAILBOX2_MASK            (0x1U << CRU_SOFTRST_CON16_PRESETN_MAILBOX2_SHIFT)           /* 0x00002000 */
#define CRU_SOFTRST_CON16_PRESETN_GPIO1_SHIFT              (14U)
#define CRU_SOFTRST_CON16_PRESETN_GPIO1_MASK               (0x1U << CRU_SOFTRST_CON16_PRESETN_GPIO1_SHIFT)              /* 0x00004000 */
#define CRU_SOFTRST_CON16_DBRESETN_GPIO1_SHIFT             (15U)
#define CRU_SOFTRST_CON16_DBRESETN_GPIO1_MASK              (0x1U << CRU_SOFTRST_CON16_DBRESETN_GPIO1_SHIFT)             /* 0x00008000 */
/* SOFTRST_CON17 */
#define CRU_SOFTRST_CON17_OFFSET                           (0xA44U)
#define CRU_SOFTRST_CON17_PRESETN_GPIO2_SHIFT              (0U)
#define CRU_SOFTRST_CON17_PRESETN_GPIO2_MASK               (0x1U << CRU_SOFTRST_CON17_PRESETN_GPIO2_SHIFT)              /* 0x00000001 */
#define CRU_SOFTRST_CON17_DBRESETN_GPIO2_SHIFT             (1U)
#define CRU_SOFTRST_CON17_DBRESETN_GPIO2_MASK              (0x1U << CRU_SOFTRST_CON17_DBRESETN_GPIO2_SHIFT)             /* 0x00000002 */
#define CRU_SOFTRST_CON17_PRESETN_GPIO3_SHIFT              (2U)
#define CRU_SOFTRST_CON17_PRESETN_GPIO3_MASK               (0x1U << CRU_SOFTRST_CON17_PRESETN_GPIO3_SHIFT)              /* 0x00000004 */
#define CRU_SOFTRST_CON17_DBRESETN_GPIO3_SHIFT             (3U)
#define CRU_SOFTRST_CON17_DBRESETN_GPIO3_MASK              (0x1U << CRU_SOFTRST_CON17_DBRESETN_GPIO3_SHIFT)             /* 0x00000008 */
#define CRU_SOFTRST_CON17_PRESETN_GPIO4_SHIFT              (4U)
#define CRU_SOFTRST_CON17_PRESETN_GPIO4_MASK               (0x1U << CRU_SOFTRST_CON17_PRESETN_GPIO4_SHIFT)              /* 0x00000010 */
#define CRU_SOFTRST_CON17_DBRESETN_GPIO4_SHIFT             (5U)
#define CRU_SOFTRST_CON17_DBRESETN_GPIO4_MASK              (0x1U << CRU_SOFTRST_CON17_DBRESETN_GPIO4_SHIFT)             /* 0x00000020 */
#define CRU_SOFTRST_CON17_ARESETN_DECOM_SHIFT              (6U)
#define CRU_SOFTRST_CON17_ARESETN_DECOM_MASK               (0x1U << CRU_SOFTRST_CON17_ARESETN_DECOM_SHIFT)              /* 0x00000040 */
#define CRU_SOFTRST_CON17_PRESETN_DECOM_SHIFT              (7U)
#define CRU_SOFTRST_CON17_PRESETN_DECOM_MASK               (0x1U << CRU_SOFTRST_CON17_PRESETN_DECOM_SHIFT)              /* 0x00000080 */
#define CRU_SOFTRST_CON17_DRESETN_DECOM_SHIFT              (8U)
#define CRU_SOFTRST_CON17_DRESETN_DECOM_MASK               (0x1U << CRU_SOFTRST_CON17_DRESETN_DECOM_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON17_PRESETN_TOP_SHIFT                (9U)
#define CRU_SOFTRST_CON17_PRESETN_TOP_MASK                 (0x1U << CRU_SOFTRST_CON17_PRESETN_TOP_SHIFT)                /* 0x00000200 */
#define CRU_SOFTRST_CON17_ARESETN_GICADB_GIC2CORE_BUS_SHIFT (11U)
#define CRU_SOFTRST_CON17_ARESETN_GICADB_GIC2CORE_BUS_MASK (0x1U << CRU_SOFTRST_CON17_ARESETN_GICADB_GIC2CORE_BUS_SHIFT) /* 0x00000800 */
#define CRU_SOFTRST_CON17_PRESETN_DFT2APB_SHIFT            (12U)
#define CRU_SOFTRST_CON17_PRESETN_DFT2APB_MASK             (0x1U << CRU_SOFTRST_CON17_PRESETN_DFT2APB_SHIFT)            /* 0x00001000 */
#define CRU_SOFTRST_CON17_PRESETN_APB2ASB_MST_TOP_SHIFT    (13U)
#define CRU_SOFTRST_CON17_PRESETN_APB2ASB_MST_TOP_MASK     (0x1U << CRU_SOFTRST_CON17_PRESETN_APB2ASB_MST_TOP_SHIFT)    /* 0x00002000 */
#define CRU_SOFTRST_CON17_PRESETN_APB2ASB_MST_CDPHY_SHIFT  (14U)
#define CRU_SOFTRST_CON17_PRESETN_APB2ASB_MST_CDPHY_MASK   (0x1U << CRU_SOFTRST_CON17_PRESETN_APB2ASB_MST_CDPHY_SHIFT)  /* 0x00004000 */
#define CRU_SOFTRST_CON17_PRESETN_APB2ASB_MST_BOT_RIGHT_SHIFT (15U)
#define CRU_SOFTRST_CON17_PRESETN_APB2ASB_MST_BOT_RIGHT_MASK (0x1U << CRU_SOFTRST_CON17_PRESETN_APB2ASB_MST_BOT_RIGHT_SHIFT) /* 0x00008000 */
/* SOFTRST_CON18 */
#define CRU_SOFTRST_CON18_OFFSET                           (0xA48U)
#define CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_IOC_TOP_SHIFT (0U)
#define CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_IOC_TOP_MASK (0x1U << CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_IOC_TOP_SHIFT) /* 0x00000001 */
#define CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_IOC_RIGHT_SHIFT (1U)
#define CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_IOC_RIGHT_MASK (0x1U << CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_IOC_RIGHT_SHIFT) /* 0x00000002 */
#define CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_CSIPHY_SHIFT (2U)
#define CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_CSIPHY_MASK  (0x1U << CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_CSIPHY_SHIFT) /* 0x00000004 */
#define CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_VCCIO3_5_SHIFT (3U)
#define CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_VCCIO3_5_MASK (0x1U << CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_VCCIO3_5_SHIFT) /* 0x00000008 */
#define CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_VCCIO6_SHIFT (4U)
#define CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_VCCIO6_MASK  (0x1U << CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_VCCIO6_SHIFT) /* 0x00000010 */
#define CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_EMMCIO_SHIFT (5U)
#define CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_EMMCIO_MASK  (0x1U << CRU_SOFTRST_CON18_PRESETN_APB2ASB_MST_EMMCIO_SHIFT) /* 0x00000020 */
#define CRU_SOFTRST_CON18_ARESETN_SPINLOCK_SHIFT           (6U)
#define CRU_SOFTRST_CON18_ARESETN_SPINLOCK_MASK            (0x1U << CRU_SOFTRST_CON18_ARESETN_SPINLOCK_SHIFT)           /* 0x00000040 */
#define CRU_SOFTRST_CON18_PRESETN_OTPC_NS_SHIFT            (9U)
#define CRU_SOFTRST_CON18_PRESETN_OTPC_NS_MASK             (0x1U << CRU_SOFTRST_CON18_PRESETN_OTPC_NS_SHIFT)            /* 0x00000200 */
#define CRU_SOFTRST_CON18_RESETN_OTPC_NS_SHIFT             (10U)
#define CRU_SOFTRST_CON18_RESETN_OTPC_NS_MASK              (0x1U << CRU_SOFTRST_CON18_RESETN_OTPC_NS_SHIFT)             /* 0x00000400 */
#define CRU_SOFTRST_CON18_RESETN_OTPC_ARB_SHIFT            (11U)
#define CRU_SOFTRST_CON18_RESETN_OTPC_ARB_MASK             (0x1U << CRU_SOFTRST_CON18_RESETN_OTPC_ARB_SHIFT)            /* 0x00000800 */
/* SOFTRST_CON19 */
#define CRU_SOFTRST_CON19_OFFSET                           (0xA4CU)
#define CRU_SOFTRST_CON19_PRESETN_BUSIOC_SHIFT             (0U)
#define CRU_SOFTRST_CON19_PRESETN_BUSIOC_MASK              (0x1U << CRU_SOFTRST_CON19_PRESETN_BUSIOC_SHIFT)             /* 0x00000001 */
#define CRU_SOFTRST_CON19_PRESETN_PMUCM0_INTMUX_SHIFT      (4U)
#define CRU_SOFTRST_CON19_PRESETN_PMUCM0_INTMUX_MASK       (0x1U << CRU_SOFTRST_CON19_PRESETN_PMUCM0_INTMUX_SHIFT)      /* 0x00000010 */
#define CRU_SOFTRST_CON19_PRESETN_DDRCM0_INTMUX_SHIFT      (5U)
#define CRU_SOFTRST_CON19_PRESETN_DDRCM0_INTMUX_MASK       (0x1U << CRU_SOFTRST_CON19_PRESETN_DDRCM0_INTMUX_SHIFT)      /* 0x00000020 */
/* SOFTRST_CON20 */
#define CRU_SOFTRST_CON20_OFFSET                           (0xA50U)
#define CRU_SOFTRST_CON20_PRESETN_DDR_DFICTL_CH0_SHIFT     (0U)
#define CRU_SOFTRST_CON20_PRESETN_DDR_DFICTL_CH0_MASK      (0x1U << CRU_SOFTRST_CON20_PRESETN_DDR_DFICTL_CH0_SHIFT)     /* 0x00000001 */
#define CRU_SOFTRST_CON20_PRESETN_DDR_MON_CH0_SHIFT        (1U)
#define CRU_SOFTRST_CON20_PRESETN_DDR_MON_CH0_MASK         (0x1U << CRU_SOFTRST_CON20_PRESETN_DDR_MON_CH0_SHIFT)        /* 0x00000002 */
#define CRU_SOFTRST_CON20_PRESETN_DDR_STANDBY_CH0_SHIFT    (2U)
#define CRU_SOFTRST_CON20_PRESETN_DDR_STANDBY_CH0_MASK     (0x1U << CRU_SOFTRST_CON20_PRESETN_DDR_STANDBY_CH0_SHIFT)    /* 0x00000004 */
#define CRU_SOFTRST_CON20_PRESETN_DDR_UPCTL_CH0_SHIFT      (3U)
#define CRU_SOFTRST_CON20_PRESETN_DDR_UPCTL_CH0_MASK       (0x1U << CRU_SOFTRST_CON20_PRESETN_DDR_UPCTL_CH0_SHIFT)      /* 0x00000008 */
#define CRU_SOFTRST_CON20_TMRESETN_DDR_MON_CH0_SHIFT       (4U)
#define CRU_SOFTRST_CON20_TMRESETN_DDR_MON_CH0_MASK        (0x1U << CRU_SOFTRST_CON20_TMRESETN_DDR_MON_CH0_SHIFT)       /* 0x00000010 */
#define CRU_SOFTRST_CON20_PRESETN_DDR_GRF_CH01_SHIFT       (5U)
#define CRU_SOFTRST_CON20_PRESETN_DDR_GRF_CH01_MASK        (0x1U << CRU_SOFTRST_CON20_PRESETN_DDR_GRF_CH01_SHIFT)       /* 0x00000020 */
#define CRU_SOFTRST_CON20_RESETN_DFI_CH0_SHIFT             (6U)
#define CRU_SOFTRST_CON20_RESETN_DFI_CH0_MASK              (0x1U << CRU_SOFTRST_CON20_RESETN_DFI_CH0_SHIFT)             /* 0x00000040 */
#define CRU_SOFTRST_CON20_RESETN_SBR_CH0_SHIFT             (7U)
#define CRU_SOFTRST_CON20_RESETN_SBR_CH0_MASK              (0x1U << CRU_SOFTRST_CON20_RESETN_SBR_CH0_SHIFT)             /* 0x00000080 */
#define CRU_SOFTRST_CON20_RESETN_DDR_UPCTL_CH0_SHIFT       (8U)
#define CRU_SOFTRST_CON20_RESETN_DDR_UPCTL_CH0_MASK        (0x1U << CRU_SOFTRST_CON20_RESETN_DDR_UPCTL_CH0_SHIFT)       /* 0x00000100 */
#define CRU_SOFTRST_CON20_RESETN_DDR_DFICTL_CH0_SHIFT      (9U)
#define CRU_SOFTRST_CON20_RESETN_DDR_DFICTL_CH0_MASK       (0x1U << CRU_SOFTRST_CON20_RESETN_DDR_DFICTL_CH0_SHIFT)      /* 0x00000200 */
#define CRU_SOFTRST_CON20_RESETN_DDR_MON_CH0_SHIFT         (10U)
#define CRU_SOFTRST_CON20_RESETN_DDR_MON_CH0_MASK          (0x1U << CRU_SOFTRST_CON20_RESETN_DDR_MON_CH0_SHIFT)         /* 0x00000400 */
#define CRU_SOFTRST_CON20_RESETN_DDR_STANDBY_CH0_SHIFT     (11U)
#define CRU_SOFTRST_CON20_RESETN_DDR_STANDBY_CH0_MASK      (0x1U << CRU_SOFTRST_CON20_RESETN_DDR_STANDBY_CH0_SHIFT)     /* 0x00000800 */
#define CRU_SOFTRST_CON20_ARESETN_DDR_UPCTL_CH0_SHIFT      (12U)
#define CRU_SOFTRST_CON20_ARESETN_DDR_UPCTL_CH0_MASK       (0x1U << CRU_SOFTRST_CON20_ARESETN_DDR_UPCTL_CH0_SHIFT)      /* 0x00001000 */
#define CRU_SOFTRST_CON20_PRESETN_DDR_DFICTL_CH1_SHIFT     (13U)
#define CRU_SOFTRST_CON20_PRESETN_DDR_DFICTL_CH1_MASK      (0x1U << CRU_SOFTRST_CON20_PRESETN_DDR_DFICTL_CH1_SHIFT)     /* 0x00002000 */
#define CRU_SOFTRST_CON20_PRESETN_DDR_MON_CH1_SHIFT        (14U)
#define CRU_SOFTRST_CON20_PRESETN_DDR_MON_CH1_MASK         (0x1U << CRU_SOFTRST_CON20_PRESETN_DDR_MON_CH1_SHIFT)        /* 0x00004000 */
#define CRU_SOFTRST_CON20_PRESETN_DDR_STANDBY_CH1_SHIFT    (15U)
#define CRU_SOFTRST_CON20_PRESETN_DDR_STANDBY_CH1_MASK     (0x1U << CRU_SOFTRST_CON20_PRESETN_DDR_STANDBY_CH1_SHIFT)    /* 0x00008000 */
/* SOFTRST_CON21 */
#define CRU_SOFTRST_CON21_OFFSET                           (0xA54U)
#define CRU_SOFTRST_CON21_PRESETN_DDR_UPCTL_CH1_SHIFT      (0U)
#define CRU_SOFTRST_CON21_PRESETN_DDR_UPCTL_CH1_MASK       (0x1U << CRU_SOFTRST_CON21_PRESETN_DDR_UPCTL_CH1_SHIFT)      /* 0x00000001 */
#define CRU_SOFTRST_CON21_TMRESETN_DDR_MON_CH1_SHIFT       (1U)
#define CRU_SOFTRST_CON21_TMRESETN_DDR_MON_CH1_MASK        (0x1U << CRU_SOFTRST_CON21_TMRESETN_DDR_MON_CH1_SHIFT)       /* 0x00000002 */
#define CRU_SOFTRST_CON21_RESETN_DFI_CH1_SHIFT             (2U)
#define CRU_SOFTRST_CON21_RESETN_DFI_CH1_MASK              (0x1U << CRU_SOFTRST_CON21_RESETN_DFI_CH1_SHIFT)             /* 0x00000004 */
#define CRU_SOFTRST_CON21_RESETN_SBR_CH1_SHIFT             (3U)
#define CRU_SOFTRST_CON21_RESETN_SBR_CH1_MASK              (0x1U << CRU_SOFTRST_CON21_RESETN_SBR_CH1_SHIFT)             /* 0x00000008 */
#define CRU_SOFTRST_CON21_RESETN_DDR_UPCTL_CH1_SHIFT       (4U)
#define CRU_SOFTRST_CON21_RESETN_DDR_UPCTL_CH1_MASK        (0x1U << CRU_SOFTRST_CON21_RESETN_DDR_UPCTL_CH1_SHIFT)       /* 0x00000010 */
#define CRU_SOFTRST_CON21_RESETN_DDR_DFICTL_CH1_SHIFT      (5U)
#define CRU_SOFTRST_CON21_RESETN_DDR_DFICTL_CH1_MASK       (0x1U << CRU_SOFTRST_CON21_RESETN_DDR_DFICTL_CH1_SHIFT)      /* 0x00000020 */
#define CRU_SOFTRST_CON21_RESETN_DDR_MON_CH1_SHIFT         (6U)
#define CRU_SOFTRST_CON21_RESETN_DDR_MON_CH1_MASK          (0x1U << CRU_SOFTRST_CON21_RESETN_DDR_MON_CH1_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON21_RESETN_DDR_STANDBY_CH1_SHIFT     (7U)
#define CRU_SOFTRST_CON21_RESETN_DDR_STANDBY_CH1_MASK      (0x1U << CRU_SOFTRST_CON21_RESETN_DDR_STANDBY_CH1_SHIFT)     /* 0x00000080 */
#define CRU_SOFTRST_CON21_ARESETN_DDR_UPCTL_CH1_SHIFT      (8U)
#define CRU_SOFTRST_CON21_ARESETN_DDR_UPCTL_CH1_MASK       (0x1U << CRU_SOFTRST_CON21_ARESETN_DDR_UPCTL_CH1_SHIFT)      /* 0x00000100 */
#define CRU_SOFTRST_CON21_ARESETN_DDR_DDRSCH0_SHIFT        (13U)
#define CRU_SOFTRST_CON21_ARESETN_DDR_DDRSCH0_MASK         (0x1U << CRU_SOFTRST_CON21_ARESETN_DDR_DDRSCH0_SHIFT)        /* 0x00002000 */
#define CRU_SOFTRST_CON21_ARESETN_DDR_RS_DDRSCH0_SHIFT     (14U)
#define CRU_SOFTRST_CON21_ARESETN_DDR_RS_DDRSCH0_MASK      (0x1U << CRU_SOFTRST_CON21_ARESETN_DDR_RS_DDRSCH0_SHIFT)     /* 0x00004000 */
#define CRU_SOFTRST_CON21_ARESETN_DDR_FRS_DDRSCH0_SHIFT    (15U)
#define CRU_SOFTRST_CON21_ARESETN_DDR_FRS_DDRSCH0_MASK     (0x1U << CRU_SOFTRST_CON21_ARESETN_DDR_FRS_DDRSCH0_SHIFT)    /* 0x00008000 */
/* SOFTRST_CON22 */
#define CRU_SOFTRST_CON22_OFFSET                           (0xA58U)
#define CRU_SOFTRST_CON22_ARESETN_DDR_SCRAMBLE0_SHIFT      (0U)
#define CRU_SOFTRST_CON22_ARESETN_DDR_SCRAMBLE0_MASK       (0x1U << CRU_SOFTRST_CON22_ARESETN_DDR_SCRAMBLE0_SHIFT)      /* 0x00000001 */
#define CRU_SOFTRST_CON22_ARESETN_DDR_FRS_SCRAMBLE0_SHIFT  (1U)
#define CRU_SOFTRST_CON22_ARESETN_DDR_FRS_SCRAMBLE0_MASK   (0x1U << CRU_SOFTRST_CON22_ARESETN_DDR_FRS_SCRAMBLE0_SHIFT)  /* 0x00000002 */
#define CRU_SOFTRST_CON22_ARESETN_DDR_DDRSCH1_SHIFT        (2U)
#define CRU_SOFTRST_CON22_ARESETN_DDR_DDRSCH1_MASK         (0x1U << CRU_SOFTRST_CON22_ARESETN_DDR_DDRSCH1_SHIFT)        /* 0x00000004 */
#define CRU_SOFTRST_CON22_ARESETN_DDR_RS_DDRSCH1_SHIFT     (3U)
#define CRU_SOFTRST_CON22_ARESETN_DDR_RS_DDRSCH1_MASK      (0x1U << CRU_SOFTRST_CON22_ARESETN_DDR_RS_DDRSCH1_SHIFT)     /* 0x00000008 */
#define CRU_SOFTRST_CON22_ARESETN_DDR_FRS_DDRSCH1_SHIFT    (4U)
#define CRU_SOFTRST_CON22_ARESETN_DDR_FRS_DDRSCH1_MASK     (0x1U << CRU_SOFTRST_CON22_ARESETN_DDR_FRS_DDRSCH1_SHIFT)    /* 0x00000010 */
#define CRU_SOFTRST_CON22_ARESETN_DDR_SCRAMBLE1_SHIFT      (5U)
#define CRU_SOFTRST_CON22_ARESETN_DDR_SCRAMBLE1_MASK       (0x1U << CRU_SOFTRST_CON22_ARESETN_DDR_SCRAMBLE1_SHIFT)      /* 0x00000020 */
#define CRU_SOFTRST_CON22_ARESETN_DDR_FRS_SCRAMBLE1_SHIFT  (6U)
#define CRU_SOFTRST_CON22_ARESETN_DDR_FRS_SCRAMBLE1_MASK   (0x1U << CRU_SOFTRST_CON22_ARESETN_DDR_FRS_SCRAMBLE1_SHIFT)  /* 0x00000040 */
#define CRU_SOFTRST_CON22_PRESETN_DDR_DDRSCH0_SHIFT        (7U)
#define CRU_SOFTRST_CON22_PRESETN_DDR_DDRSCH0_MASK         (0x1U << CRU_SOFTRST_CON22_PRESETN_DDR_DDRSCH0_SHIFT)        /* 0x00000080 */
#define CRU_SOFTRST_CON22_PRESETN_DDR_DDRSCH1_SHIFT        (8U)
#define CRU_SOFTRST_CON22_PRESETN_DDR_DDRSCH1_MASK         (0x1U << CRU_SOFTRST_CON22_PRESETN_DDR_DDRSCH1_SHIFT)        /* 0x00000100 */
/* SOFTRST_CON23 */
#define CRU_SOFTRST_CON23_OFFSET                           (0xA5CU)
#define CRU_SOFTRST_CON23_PRESETN_DDR_DFICTL_CH2_SHIFT     (0U)
#define CRU_SOFTRST_CON23_PRESETN_DDR_DFICTL_CH2_MASK      (0x1U << CRU_SOFTRST_CON23_PRESETN_DDR_DFICTL_CH2_SHIFT)     /* 0x00000001 */
#define CRU_SOFTRST_CON23_PRESETN_DDR_MON_CH2_SHIFT        (1U)
#define CRU_SOFTRST_CON23_PRESETN_DDR_MON_CH2_MASK         (0x1U << CRU_SOFTRST_CON23_PRESETN_DDR_MON_CH2_SHIFT)        /* 0x00000002 */
#define CRU_SOFTRST_CON23_PRESETN_DDR_STANDBY_CH2_SHIFT    (2U)
#define CRU_SOFTRST_CON23_PRESETN_DDR_STANDBY_CH2_MASK     (0x1U << CRU_SOFTRST_CON23_PRESETN_DDR_STANDBY_CH2_SHIFT)    /* 0x00000004 */
#define CRU_SOFTRST_CON23_PRESETN_DDR_UPCTL_CH2_SHIFT      (3U)
#define CRU_SOFTRST_CON23_PRESETN_DDR_UPCTL_CH2_MASK       (0x1U << CRU_SOFTRST_CON23_PRESETN_DDR_UPCTL_CH2_SHIFT)      /* 0x00000008 */
#define CRU_SOFTRST_CON23_TMRESETN_DDR_MON_CH2_SHIFT       (4U)
#define CRU_SOFTRST_CON23_TMRESETN_DDR_MON_CH2_MASK        (0x1U << CRU_SOFTRST_CON23_TMRESETN_DDR_MON_CH2_SHIFT)       /* 0x00000010 */
#define CRU_SOFTRST_CON23_PRESETN_DDR_GRF_CH23_SHIFT       (5U)
#define CRU_SOFTRST_CON23_PRESETN_DDR_GRF_CH23_MASK        (0x1U << CRU_SOFTRST_CON23_PRESETN_DDR_GRF_CH23_SHIFT)       /* 0x00000020 */
#define CRU_SOFTRST_CON23_RESETN_DFI_CH2_SHIFT             (6U)
#define CRU_SOFTRST_CON23_RESETN_DFI_CH2_MASK              (0x1U << CRU_SOFTRST_CON23_RESETN_DFI_CH2_SHIFT)             /* 0x00000040 */
#define CRU_SOFTRST_CON23_RESETN_SBR_CH2_SHIFT             (7U)
#define CRU_SOFTRST_CON23_RESETN_SBR_CH2_MASK              (0x1U << CRU_SOFTRST_CON23_RESETN_SBR_CH2_SHIFT)             /* 0x00000080 */
#define CRU_SOFTRST_CON23_RESETN_DDR_UPCTL_CH2_SHIFT       (8U)
#define CRU_SOFTRST_CON23_RESETN_DDR_UPCTL_CH2_MASK        (0x1U << CRU_SOFTRST_CON23_RESETN_DDR_UPCTL_CH2_SHIFT)       /* 0x00000100 */
#define CRU_SOFTRST_CON23_RESETN_DDR_DFICTL_CH2_SHIFT      (9U)
#define CRU_SOFTRST_CON23_RESETN_DDR_DFICTL_CH2_MASK       (0x1U << CRU_SOFTRST_CON23_RESETN_DDR_DFICTL_CH2_SHIFT)      /* 0x00000200 */
#define CRU_SOFTRST_CON23_RESETN_DDR_MON_CH2_SHIFT         (10U)
#define CRU_SOFTRST_CON23_RESETN_DDR_MON_CH2_MASK          (0x1U << CRU_SOFTRST_CON23_RESETN_DDR_MON_CH2_SHIFT)         /* 0x00000400 */
#define CRU_SOFTRST_CON23_RESETN_DDR_STANDBY_CH2_SHIFT     (11U)
#define CRU_SOFTRST_CON23_RESETN_DDR_STANDBY_CH2_MASK      (0x1U << CRU_SOFTRST_CON23_RESETN_DDR_STANDBY_CH2_SHIFT)     /* 0x00000800 */
#define CRU_SOFTRST_CON23_ARESETN_DDR_UPCTL_CH2_SHIFT      (12U)
#define CRU_SOFTRST_CON23_ARESETN_DDR_UPCTL_CH2_MASK       (0x1U << CRU_SOFTRST_CON23_ARESETN_DDR_UPCTL_CH2_SHIFT)      /* 0x00001000 */
#define CRU_SOFTRST_CON23_PRESETN_DDR_DFICTL_CH3_SHIFT     (13U)
#define CRU_SOFTRST_CON23_PRESETN_DDR_DFICTL_CH3_MASK      (0x1U << CRU_SOFTRST_CON23_PRESETN_DDR_DFICTL_CH3_SHIFT)     /* 0x00002000 */
#define CRU_SOFTRST_CON23_PRESETN_DDR_MON_CH3_SHIFT        (14U)
#define CRU_SOFTRST_CON23_PRESETN_DDR_MON_CH3_MASK         (0x1U << CRU_SOFTRST_CON23_PRESETN_DDR_MON_CH3_SHIFT)        /* 0x00004000 */
#define CRU_SOFTRST_CON23_PRESETN_DDR_STANDBY_CH3_SHIFT    (15U)
#define CRU_SOFTRST_CON23_PRESETN_DDR_STANDBY_CH3_MASK     (0x1U << CRU_SOFTRST_CON23_PRESETN_DDR_STANDBY_CH3_SHIFT)    /* 0x00008000 */
/* SOFTRST_CON24 */
#define CRU_SOFTRST_CON24_OFFSET                           (0xA60U)
#define CRU_SOFTRST_CON24_PRESETN_DDR_UPCTL_CH3_SHIFT      (0U)
#define CRU_SOFTRST_CON24_PRESETN_DDR_UPCTL_CH3_MASK       (0x1U << CRU_SOFTRST_CON24_PRESETN_DDR_UPCTL_CH3_SHIFT)      /* 0x00000001 */
#define CRU_SOFTRST_CON24_TMRESETN_DDR_MON_CH3_SHIFT       (1U)
#define CRU_SOFTRST_CON24_TMRESETN_DDR_MON_CH3_MASK        (0x1U << CRU_SOFTRST_CON24_TMRESETN_DDR_MON_CH3_SHIFT)       /* 0x00000002 */
#define CRU_SOFTRST_CON24_RESETN_DFI_CH3_SHIFT             (2U)
#define CRU_SOFTRST_CON24_RESETN_DFI_CH3_MASK              (0x1U << CRU_SOFTRST_CON24_RESETN_DFI_CH3_SHIFT)             /* 0x00000004 */
#define CRU_SOFTRST_CON24_RESETN_SBR_CH3_SHIFT             (3U)
#define CRU_SOFTRST_CON24_RESETN_SBR_CH3_MASK              (0x1U << CRU_SOFTRST_CON24_RESETN_SBR_CH3_SHIFT)             /* 0x00000008 */
#define CRU_SOFTRST_CON24_RESETN_DDR_UPCTL_CH3_SHIFT       (4U)
#define CRU_SOFTRST_CON24_RESETN_DDR_UPCTL_CH3_MASK        (0x1U << CRU_SOFTRST_CON24_RESETN_DDR_UPCTL_CH3_SHIFT)       /* 0x00000010 */
#define CRU_SOFTRST_CON24_RESETN_DDR_DFICTL_CH3_SHIFT      (5U)
#define CRU_SOFTRST_CON24_RESETN_DDR_DFICTL_CH3_MASK       (0x1U << CRU_SOFTRST_CON24_RESETN_DDR_DFICTL_CH3_SHIFT)      /* 0x00000020 */
#define CRU_SOFTRST_CON24_RESETN_DDR_MON_CH3_SHIFT         (6U)
#define CRU_SOFTRST_CON24_RESETN_DDR_MON_CH3_MASK          (0x1U << CRU_SOFTRST_CON24_RESETN_DDR_MON_CH3_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON24_RESETN_DDR_STANDBY_CH3_SHIFT     (7U)
#define CRU_SOFTRST_CON24_RESETN_DDR_STANDBY_CH3_MASK      (0x1U << CRU_SOFTRST_CON24_RESETN_DDR_STANDBY_CH3_SHIFT)     /* 0x00000080 */
#define CRU_SOFTRST_CON24_ARESETN_DDR_UPCTL_CH3_SHIFT      (8U)
#define CRU_SOFTRST_CON24_ARESETN_DDR_UPCTL_CH3_MASK       (0x1U << CRU_SOFTRST_CON24_ARESETN_DDR_UPCTL_CH3_SHIFT)      /* 0x00000100 */
#define CRU_SOFTRST_CON24_ARESETN_DDR_DDRSCH2_SHIFT        (13U)
#define CRU_SOFTRST_CON24_ARESETN_DDR_DDRSCH2_MASK         (0x1U << CRU_SOFTRST_CON24_ARESETN_DDR_DDRSCH2_SHIFT)        /* 0x00002000 */
#define CRU_SOFTRST_CON24_ARESETN_DDR_RS_DDRSCH2_SHIFT     (14U)
#define CRU_SOFTRST_CON24_ARESETN_DDR_RS_DDRSCH2_MASK      (0x1U << CRU_SOFTRST_CON24_ARESETN_DDR_RS_DDRSCH2_SHIFT)     /* 0x00004000 */
#define CRU_SOFTRST_CON24_ARESETN_DDR_FRS_DDRSCH2_SHIFT    (15U)
#define CRU_SOFTRST_CON24_ARESETN_DDR_FRS_DDRSCH2_MASK     (0x1U << CRU_SOFTRST_CON24_ARESETN_DDR_FRS_DDRSCH2_SHIFT)    /* 0x00008000 */
/* SOFTRST_CON25 */
#define CRU_SOFTRST_CON25_OFFSET                           (0xA64U)
#define CRU_SOFTRST_CON25_ARESETN_DDR_SCRAMBLE2_SHIFT      (0U)
#define CRU_SOFTRST_CON25_ARESETN_DDR_SCRAMBLE2_MASK       (0x1U << CRU_SOFTRST_CON25_ARESETN_DDR_SCRAMBLE2_SHIFT)      /* 0x00000001 */
#define CRU_SOFTRST_CON25_ARESETN_DDR_FRS_SCRAMBLE2_SHIFT  (1U)
#define CRU_SOFTRST_CON25_ARESETN_DDR_FRS_SCRAMBLE2_MASK   (0x1U << CRU_SOFTRST_CON25_ARESETN_DDR_FRS_SCRAMBLE2_SHIFT)  /* 0x00000002 */
#define CRU_SOFTRST_CON25_ARESETN_DDR_DDRSCH3_SHIFT        (2U)
#define CRU_SOFTRST_CON25_ARESETN_DDR_DDRSCH3_MASK         (0x1U << CRU_SOFTRST_CON25_ARESETN_DDR_DDRSCH3_SHIFT)        /* 0x00000004 */
#define CRU_SOFTRST_CON25_ARESETN_DDR_RS_DDRSCH3_SHIFT     (3U)
#define CRU_SOFTRST_CON25_ARESETN_DDR_RS_DDRSCH3_MASK      (0x1U << CRU_SOFTRST_CON25_ARESETN_DDR_RS_DDRSCH3_SHIFT)     /* 0x00000008 */
#define CRU_SOFTRST_CON25_ARESETN_DDR_FRS_DDRSCH3_SHIFT    (4U)
#define CRU_SOFTRST_CON25_ARESETN_DDR_FRS_DDRSCH3_MASK     (0x1U << CRU_SOFTRST_CON25_ARESETN_DDR_FRS_DDRSCH3_SHIFT)    /* 0x00000010 */
#define CRU_SOFTRST_CON25_ARESETN_DDR_SCRAMBLE3_SHIFT      (5U)
#define CRU_SOFTRST_CON25_ARESETN_DDR_SCRAMBLE3_MASK       (0x1U << CRU_SOFTRST_CON25_ARESETN_DDR_SCRAMBLE3_SHIFT)      /* 0x00000020 */
#define CRU_SOFTRST_CON25_ARESETN_DDR_FRS_SCRAMBLE3_SHIFT  (6U)
#define CRU_SOFTRST_CON25_ARESETN_DDR_FRS_SCRAMBLE3_MASK   (0x1U << CRU_SOFTRST_CON25_ARESETN_DDR_FRS_SCRAMBLE3_SHIFT)  /* 0x00000040 */
#define CRU_SOFTRST_CON25_PRESETN_DDR_DDRSCH2_SHIFT        (7U)
#define CRU_SOFTRST_CON25_PRESETN_DDR_DDRSCH2_MASK         (0x1U << CRU_SOFTRST_CON25_PRESETN_DDR_DDRSCH2_SHIFT)        /* 0x00000080 */
#define CRU_SOFTRST_CON25_PRESETN_DDR_DDRSCH3_SHIFT        (8U)
#define CRU_SOFTRST_CON25_PRESETN_DDR_DDRSCH3_MASK         (0x1U << CRU_SOFTRST_CON25_PRESETN_DDR_DDRSCH3_SHIFT)        /* 0x00000100 */
/* SOFTRST_CON26 */
#define CRU_SOFTRST_CON26_OFFSET                           (0xA68U)
#define CRU_SOFTRST_CON26_RESETN_ISP1_SHIFT                (3U)
#define CRU_SOFTRST_CON26_RESETN_ISP1_MASK                 (0x1U << CRU_SOFTRST_CON26_RESETN_ISP1_SHIFT)                /* 0x00000008 */
#define CRU_SOFTRST_CON26_RESETN_ISP1_VICAP_SHIFT          (4U)
#define CRU_SOFTRST_CON26_RESETN_ISP1_VICAP_MASK           (0x1U << CRU_SOFTRST_CON26_RESETN_ISP1_VICAP_SHIFT)          /* 0x00000010 */
#define CRU_SOFTRST_CON26_ARESETN_ISP1_BIU_SHIFT           (6U)
#define CRU_SOFTRST_CON26_ARESETN_ISP1_BIU_MASK            (0x1U << CRU_SOFTRST_CON26_ARESETN_ISP1_BIU_SHIFT)           /* 0x00000040 */
#define CRU_SOFTRST_CON26_HRESETN_ISP1_BIU_SHIFT           (8U)
#define CRU_SOFTRST_CON26_HRESETN_ISP1_BIU_MASK            (0x1U << CRU_SOFTRST_CON26_HRESETN_ISP1_BIU_SHIFT)           /* 0x00000100 */
/* SOFTRST_CON27 */
#define CRU_SOFTRST_CON27_OFFSET                           (0xA6CU)
#define CRU_SOFTRST_CON27_ARESETN_RKNN1_SHIFT              (0U)
#define CRU_SOFTRST_CON27_ARESETN_RKNN1_MASK               (0x1U << CRU_SOFTRST_CON27_ARESETN_RKNN1_SHIFT)              /* 0x00000001 */
#define CRU_SOFTRST_CON27_ARESETN_RKNN1_BIU_SHIFT          (1U)
#define CRU_SOFTRST_CON27_ARESETN_RKNN1_BIU_MASK           (0x1U << CRU_SOFTRST_CON27_ARESETN_RKNN1_BIU_SHIFT)          /* 0x00000002 */
#define CRU_SOFTRST_CON27_HRESETN_RKNN1_SHIFT              (2U)
#define CRU_SOFTRST_CON27_HRESETN_RKNN1_MASK               (0x1U << CRU_SOFTRST_CON27_HRESETN_RKNN1_SHIFT)              /* 0x00000004 */
#define CRU_SOFTRST_CON27_HRESETN_RKNN1_BIU_SHIFT          (3U)
#define CRU_SOFTRST_CON27_HRESETN_RKNN1_BIU_MASK           (0x1U << CRU_SOFTRST_CON27_HRESETN_RKNN1_BIU_SHIFT)          /* 0x00000008 */
/* SOFTRST_CON28 */
#define CRU_SOFTRST_CON28_OFFSET                           (0xA70U)
#define CRU_SOFTRST_CON28_ARESETN_RKNN2_SHIFT              (0U)
#define CRU_SOFTRST_CON28_ARESETN_RKNN2_MASK               (0x1U << CRU_SOFTRST_CON28_ARESETN_RKNN2_SHIFT)              /* 0x00000001 */
#define CRU_SOFTRST_CON28_ARESETN_RKNN2_BIU_SHIFT          (1U)
#define CRU_SOFTRST_CON28_ARESETN_RKNN2_BIU_MASK           (0x1U << CRU_SOFTRST_CON28_ARESETN_RKNN2_BIU_SHIFT)          /* 0x00000002 */
#define CRU_SOFTRST_CON28_HRESETN_RKNN2_SHIFT              (2U)
#define CRU_SOFTRST_CON28_HRESETN_RKNN2_MASK               (0x1U << CRU_SOFTRST_CON28_HRESETN_RKNN2_SHIFT)              /* 0x00000004 */
#define CRU_SOFTRST_CON28_HRESETN_RKNN2_BIU_SHIFT          (3U)
#define CRU_SOFTRST_CON28_HRESETN_RKNN2_BIU_MASK           (0x1U << CRU_SOFTRST_CON28_HRESETN_RKNN2_BIU_SHIFT)          /* 0x00000008 */
/* SOFTRST_CON29 */
#define CRU_SOFTRST_CON29_OFFSET                           (0xA74U)
#define CRU_SOFTRST_CON29_ARESETN_RKNN_DSU0_SHIFT          (3U)
#define CRU_SOFTRST_CON29_ARESETN_RKNN_DSU0_MASK           (0x1U << CRU_SOFTRST_CON29_ARESETN_RKNN_DSU0_SHIFT)          /* 0x00000008 */
#define CRU_SOFTRST_CON29_PRESETN_NPUTOP_BIU_SHIFT         (5U)
#define CRU_SOFTRST_CON29_PRESETN_NPUTOP_BIU_MASK          (0x1U << CRU_SOFTRST_CON29_PRESETN_NPUTOP_BIU_SHIFT)         /* 0x00000020 */
#define CRU_SOFTRST_CON29_PRESETN_NPU_TIMER_SHIFT          (6U)
#define CRU_SOFTRST_CON29_PRESETN_NPU_TIMER_MASK           (0x1U << CRU_SOFTRST_CON29_PRESETN_NPU_TIMER_SHIFT)          /* 0x00000040 */
#define CRU_SOFTRST_CON29_RESETN_NPUTIMER0_SHIFT           (8U)
#define CRU_SOFTRST_CON29_RESETN_NPUTIMER0_MASK            (0x1U << CRU_SOFTRST_CON29_RESETN_NPUTIMER0_SHIFT)           /* 0x00000100 */
#define CRU_SOFTRST_CON29_RESETN_NPUTIMER1_SHIFT           (9U)
#define CRU_SOFTRST_CON29_RESETN_NPUTIMER1_MASK            (0x1U << CRU_SOFTRST_CON29_RESETN_NPUTIMER1_SHIFT)           /* 0x00000200 */
#define CRU_SOFTRST_CON29_PRESETN_NPU_WDT_SHIFT            (10U)
#define CRU_SOFTRST_CON29_PRESETN_NPU_WDT_MASK             (0x1U << CRU_SOFTRST_CON29_PRESETN_NPU_WDT_SHIFT)            /* 0x00000400 */
#define CRU_SOFTRST_CON29_TRESETN_NPU_WDT_SHIFT            (11U)
#define CRU_SOFTRST_CON29_TRESETN_NPU_WDT_MASK             (0x1U << CRU_SOFTRST_CON29_TRESETN_NPU_WDT_SHIFT)            /* 0x00000800 */
#define CRU_SOFTRST_CON29_PRESETN_PVTM1_SHIFT              (12U)
#define CRU_SOFTRST_CON29_PRESETN_PVTM1_MASK               (0x1U << CRU_SOFTRST_CON29_PRESETN_PVTM1_SHIFT)              /* 0x00001000 */
#define CRU_SOFTRST_CON29_PRESETN_NPU_GRF_SHIFT            (13U)
#define CRU_SOFTRST_CON29_PRESETN_NPU_GRF_MASK             (0x1U << CRU_SOFTRST_CON29_PRESETN_NPU_GRF_SHIFT)            /* 0x00002000 */
#define CRU_SOFTRST_CON29_RESETN_PVTM1_SHIFT               (14U)
#define CRU_SOFTRST_CON29_RESETN_PVTM1_MASK                (0x1U << CRU_SOFTRST_CON29_RESETN_PVTM1_SHIFT)               /* 0x00004000 */
/* SOFTRST_CON30 */
#define CRU_SOFTRST_CON30_OFFSET                           (0xA78U)
#define CRU_SOFTRST_CON30_RESETN_NPU_PVTPLL_SHIFT          (0U)
#define CRU_SOFTRST_CON30_RESETN_NPU_PVTPLL_MASK           (0x1U << CRU_SOFTRST_CON30_RESETN_NPU_PVTPLL_SHIFT)          /* 0x00000001 */
#define CRU_SOFTRST_CON30_HRESETN_NPU_CM0_BIU_SHIFT        (2U)
#define CRU_SOFTRST_CON30_HRESETN_NPU_CM0_BIU_MASK         (0x1U << CRU_SOFTRST_CON30_HRESETN_NPU_CM0_BIU_SHIFT)        /* 0x00000004 */
#define CRU_SOFTRST_CON30_FRESETN_NPU_CM0_CORE_SHIFT       (3U)
#define CRU_SOFTRST_CON30_FRESETN_NPU_CM0_CORE_MASK        (0x1U << CRU_SOFTRST_CON30_FRESETN_NPU_CM0_CORE_SHIFT)       /* 0x00000008 */
#define CRU_SOFTRST_CON30_TRESETN_NPU_CM0_JTAG_SHIFT       (4U)
#define CRU_SOFTRST_CON30_TRESETN_NPU_CM0_JTAG_MASK        (0x1U << CRU_SOFTRST_CON30_TRESETN_NPU_CM0_JTAG_SHIFT)       /* 0x00000010 */
#define CRU_SOFTRST_CON30_ARESETN_RKNN0_SHIFT              (6U)
#define CRU_SOFTRST_CON30_ARESETN_RKNN0_MASK               (0x1U << CRU_SOFTRST_CON30_ARESETN_RKNN0_SHIFT)              /* 0x00000040 */
#define CRU_SOFTRST_CON30_ARESETN_RKNN0_BIU_SHIFT          (7U)
#define CRU_SOFTRST_CON30_ARESETN_RKNN0_BIU_MASK           (0x1U << CRU_SOFTRST_CON30_ARESETN_RKNN0_BIU_SHIFT)          /* 0x00000080 */
#define CRU_SOFTRST_CON30_HRESETN_RKNN0_SHIFT              (8U)
#define CRU_SOFTRST_CON30_HRESETN_RKNN0_MASK               (0x1U << CRU_SOFTRST_CON30_HRESETN_RKNN0_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON30_HRESETN_RKNN0_BIU_SHIFT          (9U)
#define CRU_SOFTRST_CON30_HRESETN_RKNN0_BIU_MASK           (0x1U << CRU_SOFTRST_CON30_HRESETN_RKNN0_BIU_SHIFT)          /* 0x00000200 */
/* SOFTRST_CON31 */
#define CRU_SOFTRST_CON31_OFFSET                           (0xA7CU)
#define CRU_SOFTRST_CON31_HRESETN_NVM_BIU_SHIFT            (2U)
#define CRU_SOFTRST_CON31_HRESETN_NVM_BIU_MASK             (0x1U << CRU_SOFTRST_CON31_HRESETN_NVM_BIU_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON31_ARESETN_NVM_BIU_SHIFT            (3U)
#define CRU_SOFTRST_CON31_ARESETN_NVM_BIU_MASK             (0x1U << CRU_SOFTRST_CON31_ARESETN_NVM_BIU_SHIFT)            /* 0x00000008 */
#define CRU_SOFTRST_CON31_HRESETN_EMMC_SHIFT               (4U)
#define CRU_SOFTRST_CON31_HRESETN_EMMC_MASK                (0x1U << CRU_SOFTRST_CON31_HRESETN_EMMC_SHIFT)               /* 0x00000010 */
#define CRU_SOFTRST_CON31_ARESETN_EMMC_SHIFT               (5U)
#define CRU_SOFTRST_CON31_ARESETN_EMMC_MASK                (0x1U << CRU_SOFTRST_CON31_ARESETN_EMMC_SHIFT)               /* 0x00000020 */
#define CRU_SOFTRST_CON31_CRESETN_EMMC_SHIFT               (6U)
#define CRU_SOFTRST_CON31_CRESETN_EMMC_MASK                (0x1U << CRU_SOFTRST_CON31_CRESETN_EMMC_SHIFT)               /* 0x00000040 */
#define CRU_SOFTRST_CON31_BRESETN_EMMC_SHIFT               (7U)
#define CRU_SOFTRST_CON31_BRESETN_EMMC_MASK                (0x1U << CRU_SOFTRST_CON31_BRESETN_EMMC_SHIFT)               /* 0x00000080 */
#define CRU_SOFTRST_CON31_TRESETN_EMMC_SHIFT               (8U)
#define CRU_SOFTRST_CON31_TRESETN_EMMC_MASK                (0x1U << CRU_SOFTRST_CON31_TRESETN_EMMC_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON31_SRESETN_SFC_SHIFT                (9U)
#define CRU_SOFTRST_CON31_SRESETN_SFC_MASK                 (0x1U << CRU_SOFTRST_CON31_SRESETN_SFC_SHIFT)                /* 0x00000200 */
#define CRU_SOFTRST_CON31_HRESETN_SFC_SHIFT                (10U)
#define CRU_SOFTRST_CON31_HRESETN_SFC_MASK                 (0x1U << CRU_SOFTRST_CON31_HRESETN_SFC_SHIFT)                /* 0x00000400 */
#define CRU_SOFTRST_CON31_HRESETN_SFC_XIP_SHIFT            (11U)
#define CRU_SOFTRST_CON31_HRESETN_SFC_XIP_MASK             (0x1U << CRU_SOFTRST_CON31_HRESETN_SFC_XIP_SHIFT)            /* 0x00000800 */
/* SOFTRST_CON32 */
#define CRU_SOFTRST_CON32_OFFSET                           (0xA80U)
#define CRU_SOFTRST_CON32_PRESETN_GRF_SHIFT                (1U)
#define CRU_SOFTRST_CON32_PRESETN_GRF_MASK                 (0x1U << CRU_SOFTRST_CON32_PRESETN_GRF_SHIFT)                /* 0x00000002 */
#define CRU_SOFTRST_CON32_PRESETN_DEC_BIU_SHIFT            (2U)
#define CRU_SOFTRST_CON32_PRESETN_DEC_BIU_MASK             (0x1U << CRU_SOFTRST_CON32_PRESETN_DEC_BIU_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON32_PRESETN_PHP_BIU_SHIFT            (5U)
#define CRU_SOFTRST_CON32_PRESETN_PHP_BIU_MASK             (0x1U << CRU_SOFTRST_CON32_PRESETN_PHP_BIU_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON32_ARESETN_PCIE_BRIDGE_SHIFT        (8U)
#define CRU_SOFTRST_CON32_ARESETN_PCIE_BRIDGE_MASK         (0x1U << CRU_SOFTRST_CON32_ARESETN_PCIE_BRIDGE_SHIFT)        /* 0x00000100 */
#define CRU_SOFTRST_CON32_ARESETN_PHP_BIU_SHIFT            (9U)
#define CRU_SOFTRST_CON32_ARESETN_PHP_BIU_MASK             (0x1U << CRU_SOFTRST_CON32_ARESETN_PHP_BIU_SHIFT)            /* 0x00000200 */
#define CRU_SOFTRST_CON32_ARESETN_GMAC0_SHIFT              (10U)
#define CRU_SOFTRST_CON32_ARESETN_GMAC0_MASK               (0x1U << CRU_SOFTRST_CON32_ARESETN_GMAC0_SHIFT)              /* 0x00000400 */
#define CRU_SOFTRST_CON32_ARESETN_GMAC1_SHIFT              (11U)
#define CRU_SOFTRST_CON32_ARESETN_GMAC1_MASK               (0x1U << CRU_SOFTRST_CON32_ARESETN_GMAC1_SHIFT)              /* 0x00000800 */
#define CRU_SOFTRST_CON32_ARESETN_PCIE_BIU_SHIFT           (12U)
#define CRU_SOFTRST_CON32_ARESETN_PCIE_BIU_MASK            (0x1U << CRU_SOFTRST_CON32_ARESETN_PCIE_BIU_SHIFT)           /* 0x00001000 */
#define CRU_SOFTRST_CON32_RESETN_PCIE_4L_POWER_UP_SHIFT    (13U)
#define CRU_SOFTRST_CON32_RESETN_PCIE_4L_POWER_UP_MASK     (0x1U << CRU_SOFTRST_CON32_RESETN_PCIE_4L_POWER_UP_SHIFT)    /* 0x00002000 */
#define CRU_SOFTRST_CON32_RESETN_PCIE_2L_POWER_UP_SHIFT    (14U)
#define CRU_SOFTRST_CON32_RESETN_PCIE_2L_POWER_UP_MASK     (0x1U << CRU_SOFTRST_CON32_RESETN_PCIE_2L_POWER_UP_SHIFT)    /* 0x00004000 */
#define CRU_SOFTRST_CON32_RESETN_PCIE_1L0_POWER_UP_SHIFT   (15U)
#define CRU_SOFTRST_CON32_RESETN_PCIE_1L0_POWER_UP_MASK    (0x1U << CRU_SOFTRST_CON32_RESETN_PCIE_1L0_POWER_UP_SHIFT)   /* 0x00008000 */
/* SOFTRST_CON33 */
#define CRU_SOFTRST_CON33_OFFSET                           (0xA84U)
#define CRU_SOFTRST_CON33_RESETN_PCIE_1L1_POWER_UP_SHIFT   (0U)
#define CRU_SOFTRST_CON33_RESETN_PCIE_1L1_POWER_UP_MASK    (0x1U << CRU_SOFTRST_CON33_RESETN_PCIE_1L1_POWER_UP_SHIFT)   /* 0x00000001 */
#define CRU_SOFTRST_CON33_RESETN_PCIE_1L2_POWER_UP_SHIFT   (1U)
#define CRU_SOFTRST_CON33_RESETN_PCIE_1L2_POWER_UP_MASK    (0x1U << CRU_SOFTRST_CON33_RESETN_PCIE_1L2_POWER_UP_SHIFT)   /* 0x00000002 */
#define CRU_SOFTRST_CON33_PRESETN_PCIE_4L_SHIFT            (12U)
#define CRU_SOFTRST_CON33_PRESETN_PCIE_4L_MASK             (0x1U << CRU_SOFTRST_CON33_PRESETN_PCIE_4L_SHIFT)            /* 0x00001000 */
#define CRU_SOFTRST_CON33_PRESETN_PCIE_2L_SHIFT            (13U)
#define CRU_SOFTRST_CON33_PRESETN_PCIE_2L_MASK             (0x1U << CRU_SOFTRST_CON33_PRESETN_PCIE_2L_SHIFT)            /* 0x00002000 */
#define CRU_SOFTRST_CON33_PRESETN_PCIE_1L0_SHIFT           (14U)
#define CRU_SOFTRST_CON33_PRESETN_PCIE_1L0_MASK            (0x1U << CRU_SOFTRST_CON33_PRESETN_PCIE_1L0_SHIFT)           /* 0x00004000 */
#define CRU_SOFTRST_CON33_PRESETN_PCIE_1L1_SHIFT           (15U)
#define CRU_SOFTRST_CON33_PRESETN_PCIE_1L1_MASK            (0x1U << CRU_SOFTRST_CON33_PRESETN_PCIE_1L1_SHIFT)           /* 0x00008000 */
/* SOFTRST_CON34 */
#define CRU_SOFTRST_CON34_OFFSET                           (0xA88U)
#define CRU_SOFTRST_CON34_PRESETN_PCIE_1L2_SHIFT           (0U)
#define CRU_SOFTRST_CON34_PRESETN_PCIE_1L2_MASK            (0x1U << CRU_SOFTRST_CON34_PRESETN_PCIE_1L2_SHIFT)           /* 0x00000001 */
#define CRU_SOFTRST_CON34_ARESETN_PHP_GIC_ITS_SHIFT        (6U)
#define CRU_SOFTRST_CON34_ARESETN_PHP_GIC_ITS_MASK         (0x1U << CRU_SOFTRST_CON34_ARESETN_PHP_GIC_ITS_SHIFT)        /* 0x00000040 */
#define CRU_SOFTRST_CON34_ARESETN_MMU_PCIE_SHIFT           (7U)
#define CRU_SOFTRST_CON34_ARESETN_MMU_PCIE_MASK            (0x1U << CRU_SOFTRST_CON34_ARESETN_MMU_PCIE_SHIFT)           /* 0x00000080 */
#define CRU_SOFTRST_CON34_ARESETN_MMU_PHP_SHIFT            (8U)
#define CRU_SOFTRST_CON34_ARESETN_MMU_PHP_MASK             (0x1U << CRU_SOFTRST_CON34_ARESETN_MMU_PHP_SHIFT)            /* 0x00000100 */
#define CRU_SOFTRST_CON34_ARESETN_MMU_BIU_SHIFT            (9U)
#define CRU_SOFTRST_CON34_ARESETN_MMU_BIU_MASK             (0x1U << CRU_SOFTRST_CON34_ARESETN_MMU_BIU_SHIFT)            /* 0x00000200 */
/* SOFTRST_CON35 */
#define CRU_SOFTRST_CON35_OFFSET                           (0xA8CU)
#define CRU_SOFTRST_CON35_ARESETN_USB3OTG2_SHIFT           (7U)
#define CRU_SOFTRST_CON35_ARESETN_USB3OTG2_MASK            (0x1U << CRU_SOFTRST_CON35_ARESETN_USB3OTG2_SHIFT)           /* 0x00000080 */
/* SOFTRST_CON37 */
#define CRU_SOFTRST_CON37_OFFSET                           (0xA94U)
#define CRU_SOFTRST_CON37_RESETN_PMALIVE0_SHIFT            (4U)
#define CRU_SOFTRST_CON37_RESETN_PMALIVE0_MASK             (0x1U << CRU_SOFTRST_CON37_RESETN_PMALIVE0_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON37_RESETN_PMALIVE1_SHIFT            (5U)
#define CRU_SOFTRST_CON37_RESETN_PMALIVE1_MASK             (0x1U << CRU_SOFTRST_CON37_RESETN_PMALIVE1_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON37_RESETN_PMALIVE2_SHIFT            (6U)
#define CRU_SOFTRST_CON37_RESETN_PMALIVE2_MASK             (0x1U << CRU_SOFTRST_CON37_RESETN_PMALIVE2_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON37_ARESETN_SATA0_SHIFT              (7U)
#define CRU_SOFTRST_CON37_ARESETN_SATA0_MASK               (0x1U << CRU_SOFTRST_CON37_ARESETN_SATA0_SHIFT)              /* 0x00000080 */
#define CRU_SOFTRST_CON37_ARESETN_SATA1_SHIFT              (8U)
#define CRU_SOFTRST_CON37_ARESETN_SATA1_MASK               (0x1U << CRU_SOFTRST_CON37_ARESETN_SATA1_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON37_ARESETN_SATA2_SHIFT              (9U)
#define CRU_SOFTRST_CON37_ARESETN_SATA2_MASK               (0x1U << CRU_SOFTRST_CON37_ARESETN_SATA2_SHIFT)              /* 0x00000200 */
#define CRU_SOFTRST_CON37_RESETN_RXOOB0_SHIFT              (10U)
#define CRU_SOFTRST_CON37_RESETN_RXOOB0_MASK               (0x1U << CRU_SOFTRST_CON37_RESETN_RXOOB0_SHIFT)              /* 0x00000400 */
#define CRU_SOFTRST_CON37_RESETN_RXOOB1_SHIFT              (11U)
#define CRU_SOFTRST_CON37_RESETN_RXOOB1_MASK               (0x1U << CRU_SOFTRST_CON37_RESETN_RXOOB1_SHIFT)              /* 0x00000800 */
#define CRU_SOFTRST_CON37_RESETN_RXOOB2_SHIFT              (12U)
#define CRU_SOFTRST_CON37_RESETN_RXOOB2_MASK               (0x1U << CRU_SOFTRST_CON37_RESETN_RXOOB2_SHIFT)              /* 0x00001000 */
#define CRU_SOFTRST_CON37_RESETN_ASIC0_SHIFT               (13U)
#define CRU_SOFTRST_CON37_RESETN_ASIC0_MASK                (0x1U << CRU_SOFTRST_CON37_RESETN_ASIC0_SHIFT)               /* 0x00002000 */
#define CRU_SOFTRST_CON37_RESETN_ASIC1_SHIFT               (14U)
#define CRU_SOFTRST_CON37_RESETN_ASIC1_MASK                (0x1U << CRU_SOFTRST_CON37_RESETN_ASIC1_SHIFT)               /* 0x00004000 */
#define CRU_SOFTRST_CON37_RESETN_ASIC2_SHIFT               (15U)
#define CRU_SOFTRST_CON37_RESETN_ASIC2_MASK                (0x1U << CRU_SOFTRST_CON37_RESETN_ASIC2_SHIFT)               /* 0x00008000 */
/* SOFTRST_CON40 */
#define CRU_SOFTRST_CON40_OFFSET                           (0xAA0U)
#define CRU_SOFTRST_CON40_ARESETN_RKVDEC_CCU_SHIFT         (2U)
#define CRU_SOFTRST_CON40_ARESETN_RKVDEC_CCU_MASK          (0x1U << CRU_SOFTRST_CON40_ARESETN_RKVDEC_CCU_SHIFT)         /* 0x00000004 */
#define CRU_SOFTRST_CON40_HRESETN_RKVDEC0_SHIFT            (3U)
#define CRU_SOFTRST_CON40_HRESETN_RKVDEC0_MASK             (0x1U << CRU_SOFTRST_CON40_HRESETN_RKVDEC0_SHIFT)            /* 0x00000008 */
#define CRU_SOFTRST_CON40_ARESETN_RKVDEC0_SHIFT            (4U)
#define CRU_SOFTRST_CON40_ARESETN_RKVDEC0_MASK             (0x1U << CRU_SOFTRST_CON40_ARESETN_RKVDEC0_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON40_HRESETN_RKVDEC0_BIU_SHIFT        (5U)
#define CRU_SOFTRST_CON40_HRESETN_RKVDEC0_BIU_MASK         (0x1U << CRU_SOFTRST_CON40_HRESETN_RKVDEC0_BIU_SHIFT)        /* 0x00000020 */
#define CRU_SOFTRST_CON40_ARESETN_RKVDEC0_BIU_SHIFT        (6U)
#define CRU_SOFTRST_CON40_ARESETN_RKVDEC0_BIU_MASK         (0x1U << CRU_SOFTRST_CON40_ARESETN_RKVDEC0_BIU_SHIFT)        /* 0x00000040 */
#define CRU_SOFTRST_CON40_RESETN_RKVDEC0_CA_SHIFT          (7U)
#define CRU_SOFTRST_CON40_RESETN_RKVDEC0_CA_MASK           (0x1U << CRU_SOFTRST_CON40_RESETN_RKVDEC0_CA_SHIFT)          /* 0x00000080 */
#define CRU_SOFTRST_CON40_RESETN_RKVDEC0_HEVC_CA_SHIFT     (8U)
#define CRU_SOFTRST_CON40_RESETN_RKVDEC0_HEVC_CA_MASK      (0x1U << CRU_SOFTRST_CON40_RESETN_RKVDEC0_HEVC_CA_SHIFT)     /* 0x00000100 */
#define CRU_SOFTRST_CON40_RESETN_RKVDEC0_CORE_SHIFT        (9U)
#define CRU_SOFTRST_CON40_RESETN_RKVDEC0_CORE_MASK         (0x1U << CRU_SOFTRST_CON40_RESETN_RKVDEC0_CORE_SHIFT)        /* 0x00000200 */
/* SOFTRST_CON41 */
#define CRU_SOFTRST_CON41_OFFSET                           (0xAA4U)
#define CRU_SOFTRST_CON41_HRESETN_RKVDEC1_SHIFT            (2U)
#define CRU_SOFTRST_CON41_HRESETN_RKVDEC1_MASK             (0x1U << CRU_SOFTRST_CON41_HRESETN_RKVDEC1_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON41_ARESETN_RKVDEC1_SHIFT            (3U)
#define CRU_SOFTRST_CON41_ARESETN_RKVDEC1_MASK             (0x1U << CRU_SOFTRST_CON41_ARESETN_RKVDEC1_SHIFT)            /* 0x00000008 */
#define CRU_SOFTRST_CON41_HRESETN_RKVDEC1_BIU_SHIFT        (4U)
#define CRU_SOFTRST_CON41_HRESETN_RKVDEC1_BIU_MASK         (0x1U << CRU_SOFTRST_CON41_HRESETN_RKVDEC1_BIU_SHIFT)        /* 0x00000010 */
#define CRU_SOFTRST_CON41_ARESETN_RKVDEC1_BIU_SHIFT        (5U)
#define CRU_SOFTRST_CON41_ARESETN_RKVDEC1_BIU_MASK         (0x1U << CRU_SOFTRST_CON41_ARESETN_RKVDEC1_BIU_SHIFT)        /* 0x00000020 */
#define CRU_SOFTRST_CON41_RESETN_RKVDEC1_CA_SHIFT          (6U)
#define CRU_SOFTRST_CON41_RESETN_RKVDEC1_CA_MASK           (0x1U << CRU_SOFTRST_CON41_RESETN_RKVDEC1_CA_SHIFT)          /* 0x00000040 */
#define CRU_SOFTRST_CON41_RESETN_RKVDEC1_HEVC_CA_SHIFT     (7U)
#define CRU_SOFTRST_CON41_RESETN_RKVDEC1_HEVC_CA_MASK      (0x1U << CRU_SOFTRST_CON41_RESETN_RKVDEC1_HEVC_CA_SHIFT)     /* 0x00000080 */
#define CRU_SOFTRST_CON41_RESETN_RKVDEC1_CORE_SHIFT        (8U)
#define CRU_SOFTRST_CON41_RESETN_RKVDEC1_CORE_MASK         (0x1U << CRU_SOFTRST_CON41_RESETN_RKVDEC1_CORE_SHIFT)        /* 0x00000100 */
/* SOFTRST_CON42 */
#define CRU_SOFTRST_CON42_OFFSET                           (0xAA8U)
#define CRU_SOFTRST_CON42_ARESETN_USB_BIU_SHIFT            (2U)
#define CRU_SOFTRST_CON42_ARESETN_USB_BIU_MASK             (0x1U << CRU_SOFTRST_CON42_ARESETN_USB_BIU_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON42_HRESETN_USB_BIU_SHIFT            (3U)
#define CRU_SOFTRST_CON42_HRESETN_USB_BIU_MASK             (0x1U << CRU_SOFTRST_CON42_HRESETN_USB_BIU_SHIFT)            /* 0x00000008 */
#define CRU_SOFTRST_CON42_ARESETN_USB3OTG0_SHIFT           (4U)
#define CRU_SOFTRST_CON42_ARESETN_USB3OTG0_MASK            (0x1U << CRU_SOFTRST_CON42_ARESETN_USB3OTG0_SHIFT)           /* 0x00000010 */
#define CRU_SOFTRST_CON42_ARESETN_USB3OTG1_SHIFT           (7U)
#define CRU_SOFTRST_CON42_ARESETN_USB3OTG1_MASK            (0x1U << CRU_SOFTRST_CON42_ARESETN_USB3OTG1_SHIFT)           /* 0x00000080 */
#define CRU_SOFTRST_CON42_HRESETN_HOST0_SHIFT              (10U)
#define CRU_SOFTRST_CON42_HRESETN_HOST0_MASK               (0x1U << CRU_SOFTRST_CON42_HRESETN_HOST0_SHIFT)              /* 0x00000400 */
#define CRU_SOFTRST_CON42_HRESETN_HOST_ARB0_SHIFT          (11U)
#define CRU_SOFTRST_CON42_HRESETN_HOST_ARB0_MASK           (0x1U << CRU_SOFTRST_CON42_HRESETN_HOST_ARB0_SHIFT)          /* 0x00000800 */
#define CRU_SOFTRST_CON42_HRESETN_HOST1_SHIFT              (12U)
#define CRU_SOFTRST_CON42_HRESETN_HOST1_MASK               (0x1U << CRU_SOFTRST_CON42_HRESETN_HOST1_SHIFT)              /* 0x00001000 */
#define CRU_SOFTRST_CON42_HRESETN_HOST_ARB1_SHIFT          (13U)
#define CRU_SOFTRST_CON42_HRESETN_HOST_ARB1_MASK           (0x1U << CRU_SOFTRST_CON42_HRESETN_HOST_ARB1_SHIFT)          /* 0x00002000 */
#define CRU_SOFTRST_CON42_ARESETN_USB_GRF_SHIFT            (14U)
#define CRU_SOFTRST_CON42_ARESETN_USB_GRF_MASK             (0x1U << CRU_SOFTRST_CON42_ARESETN_USB_GRF_SHIFT)            /* 0x00004000 */
#define CRU_SOFTRST_CON42_CRESETN_USB2P0_HOST0_SHIFT       (15U)
#define CRU_SOFTRST_CON42_CRESETN_USB2P0_HOST0_MASK        (0x1U << CRU_SOFTRST_CON42_CRESETN_USB2P0_HOST0_SHIFT)       /* 0x00008000 */
/* SOFTRST_CON43 */
#define CRU_SOFTRST_CON43_OFFSET                           (0xAACU)
#define CRU_SOFTRST_CON43_CRESETN_USB2P0_HOST1_SHIFT       (0U)
#define CRU_SOFTRST_CON43_CRESETN_USB2P0_HOST1_MASK        (0x1U << CRU_SOFTRST_CON43_CRESETN_USB2P0_HOST1_SHIFT)       /* 0x00000001 */
#define CRU_SOFTRST_CON43_RESETN_HOST_UTMI0_SHIFT          (1U)
#define CRU_SOFTRST_CON43_RESETN_HOST_UTMI0_MASK           (0x1U << CRU_SOFTRST_CON43_RESETN_HOST_UTMI0_SHIFT)          /* 0x00000002 */
#define CRU_SOFTRST_CON43_RESETN_HOST_UTMI1_SHIFT          (2U)
#define CRU_SOFTRST_CON43_RESETN_HOST_UTMI1_MASK           (0x1U << CRU_SOFTRST_CON43_RESETN_HOST_UTMI1_SHIFT)          /* 0x00000004 */
/* SOFTRST_CON44 */
#define CRU_SOFTRST_CON44_OFFSET                           (0xAB0U)
#define CRU_SOFTRST_CON44_ARESETN_VDPU_BIU_SHIFT           (4U)
#define CRU_SOFTRST_CON44_ARESETN_VDPU_BIU_MASK            (0x1U << CRU_SOFTRST_CON44_ARESETN_VDPU_BIU_SHIFT)           /* 0x00000010 */
#define CRU_SOFTRST_CON44_ARESETN_VDPU_LOW_BIU_SHIFT       (5U)
#define CRU_SOFTRST_CON44_ARESETN_VDPU_LOW_BIU_MASK        (0x1U << CRU_SOFTRST_CON44_ARESETN_VDPU_LOW_BIU_SHIFT)       /* 0x00000020 */
#define CRU_SOFTRST_CON44_HRESETN_VDPU_BIU_SHIFT           (6U)
#define CRU_SOFTRST_CON44_HRESETN_VDPU_BIU_MASK            (0x1U << CRU_SOFTRST_CON44_HRESETN_VDPU_BIU_SHIFT)           /* 0x00000040 */
#define CRU_SOFTRST_CON44_ARESETN_JPEG_DECODER_BIU_SHIFT   (7U)
#define CRU_SOFTRST_CON44_ARESETN_JPEG_DECODER_BIU_MASK    (0x1U << CRU_SOFTRST_CON44_ARESETN_JPEG_DECODER_BIU_SHIFT)   /* 0x00000080 */
#define CRU_SOFTRST_CON44_ARESETN_VPU_SHIFT                (8U)
#define CRU_SOFTRST_CON44_ARESETN_VPU_MASK                 (0x1U << CRU_SOFTRST_CON44_ARESETN_VPU_SHIFT)                /* 0x00000100 */
#define CRU_SOFTRST_CON44_HRESETN_VPU_SHIFT                (9U)
#define CRU_SOFTRST_CON44_HRESETN_VPU_MASK                 (0x1U << CRU_SOFTRST_CON44_HRESETN_VPU_SHIFT)                /* 0x00000200 */
#define CRU_SOFTRST_CON44_ARESETN_JPEG_ENCODER0_SHIFT      (10U)
#define CRU_SOFTRST_CON44_ARESETN_JPEG_ENCODER0_MASK       (0x1U << CRU_SOFTRST_CON44_ARESETN_JPEG_ENCODER0_SHIFT)      /* 0x00000400 */
#define CRU_SOFTRST_CON44_HRESETN_JPEG_ENCODER0_SHIFT      (11U)
#define CRU_SOFTRST_CON44_HRESETN_JPEG_ENCODER0_MASK       (0x1U << CRU_SOFTRST_CON44_HRESETN_JPEG_ENCODER0_SHIFT)      /* 0x00000800 */
#define CRU_SOFTRST_CON44_ARESETN_JPEG_ENCODER1_SHIFT      (12U)
#define CRU_SOFTRST_CON44_ARESETN_JPEG_ENCODER1_MASK       (0x1U << CRU_SOFTRST_CON44_ARESETN_JPEG_ENCODER1_SHIFT)      /* 0x00001000 */
#define CRU_SOFTRST_CON44_HRESETN_JPEG_ENCODER1_SHIFT      (13U)
#define CRU_SOFTRST_CON44_HRESETN_JPEG_ENCODER1_MASK       (0x1U << CRU_SOFTRST_CON44_HRESETN_JPEG_ENCODER1_SHIFT)      /* 0x00002000 */
#define CRU_SOFTRST_CON44_ARESETN_JPEG_ENCODER2_SHIFT      (14U)
#define CRU_SOFTRST_CON44_ARESETN_JPEG_ENCODER2_MASK       (0x1U << CRU_SOFTRST_CON44_ARESETN_JPEG_ENCODER2_SHIFT)      /* 0x00004000 */
#define CRU_SOFTRST_CON44_HRESETN_JPEG_ENCODER2_SHIFT      (15U)
#define CRU_SOFTRST_CON44_HRESETN_JPEG_ENCODER2_MASK       (0x1U << CRU_SOFTRST_CON44_HRESETN_JPEG_ENCODER2_SHIFT)      /* 0x00008000 */
/* SOFTRST_CON45 */
#define CRU_SOFTRST_CON45_OFFSET                           (0xAB4U)
#define CRU_SOFTRST_CON45_ARESETN_JPEG_ENCODER3_SHIFT      (0U)
#define CRU_SOFTRST_CON45_ARESETN_JPEG_ENCODER3_MASK       (0x1U << CRU_SOFTRST_CON45_ARESETN_JPEG_ENCODER3_SHIFT)      /* 0x00000001 */
#define CRU_SOFTRST_CON45_HRESETN_JPEG_ENCODER3_SHIFT      (1U)
#define CRU_SOFTRST_CON45_HRESETN_JPEG_ENCODER3_MASK       (0x1U << CRU_SOFTRST_CON45_HRESETN_JPEG_ENCODER3_SHIFT)      /* 0x00000002 */
#define CRU_SOFTRST_CON45_ARESETN_JPEG_DECODER_SHIFT       (2U)
#define CRU_SOFTRST_CON45_ARESETN_JPEG_DECODER_MASK        (0x1U << CRU_SOFTRST_CON45_ARESETN_JPEG_DECODER_SHIFT)       /* 0x00000004 */
#define CRU_SOFTRST_CON45_HRESETN_JPEG_DECODER_SHIFT       (3U)
#define CRU_SOFTRST_CON45_HRESETN_JPEG_DECODER_MASK        (0x1U << CRU_SOFTRST_CON45_HRESETN_JPEG_DECODER_SHIFT)       /* 0x00000008 */
#define CRU_SOFTRST_CON45_HRESETN_IEP2P0_SHIFT             (4U)
#define CRU_SOFTRST_CON45_HRESETN_IEP2P0_MASK              (0x1U << CRU_SOFTRST_CON45_HRESETN_IEP2P0_SHIFT)             /* 0x00000010 */
#define CRU_SOFTRST_CON45_ARESETN_IEP2P0_SHIFT             (5U)
#define CRU_SOFTRST_CON45_ARESETN_IEP2P0_MASK              (0x1U << CRU_SOFTRST_CON45_ARESETN_IEP2P0_SHIFT)             /* 0x00000020 */
#define CRU_SOFTRST_CON45_RESETN_IEP2P0_CORE_SHIFT         (6U)
#define CRU_SOFTRST_CON45_RESETN_IEP2P0_CORE_MASK          (0x1U << CRU_SOFTRST_CON45_RESETN_IEP2P0_CORE_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON45_HRESETN_RGA2_SHIFT               (7U)
#define CRU_SOFTRST_CON45_HRESETN_RGA2_MASK                (0x1U << CRU_SOFTRST_CON45_HRESETN_RGA2_SHIFT)               /* 0x00000080 */
#define CRU_SOFTRST_CON45_ARESETN_RGA2_SHIFT               (8U)
#define CRU_SOFTRST_CON45_ARESETN_RGA2_MASK                (0x1U << CRU_SOFTRST_CON45_ARESETN_RGA2_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON45_RESETN_RGA2_CORE_SHIFT           (9U)
#define CRU_SOFTRST_CON45_RESETN_RGA2_CORE_MASK            (0x1U << CRU_SOFTRST_CON45_RESETN_RGA2_CORE_SHIFT)           /* 0x00000200 */
#define CRU_SOFTRST_CON45_HRESETN_RGA3_0_SHIFT             (10U)
#define CRU_SOFTRST_CON45_HRESETN_RGA3_0_MASK              (0x1U << CRU_SOFTRST_CON45_HRESETN_RGA3_0_SHIFT)             /* 0x00000400 */
#define CRU_SOFTRST_CON45_ARESETN_RGA3_0_SHIFT             (11U)
#define CRU_SOFTRST_CON45_ARESETN_RGA3_0_MASK              (0x1U << CRU_SOFTRST_CON45_ARESETN_RGA3_0_SHIFT)             /* 0x00000800 */
#define CRU_SOFTRST_CON45_RESETN_RGA3_0_CORE_SHIFT         (12U)
#define CRU_SOFTRST_CON45_RESETN_RGA3_0_CORE_MASK          (0x1U << CRU_SOFTRST_CON45_RESETN_RGA3_0_CORE_SHIFT)         /* 0x00001000 */
/* SOFTRST_CON47 */
#define CRU_SOFTRST_CON47_OFFSET                           (0xABCU)
#define CRU_SOFTRST_CON47_HRESETN_RKVENC0_BIU_SHIFT        (2U)
#define CRU_SOFTRST_CON47_HRESETN_RKVENC0_BIU_MASK         (0x1U << CRU_SOFTRST_CON47_HRESETN_RKVENC0_BIU_SHIFT)        /* 0x00000004 */
#define CRU_SOFTRST_CON47_ARESETN_RKVENC0_BIU_SHIFT        (3U)
#define CRU_SOFTRST_CON47_ARESETN_RKVENC0_BIU_MASK         (0x1U << CRU_SOFTRST_CON47_ARESETN_RKVENC0_BIU_SHIFT)        /* 0x00000008 */
#define CRU_SOFTRST_CON47_HRESETN_RKVENC0_SHIFT            (4U)
#define CRU_SOFTRST_CON47_HRESETN_RKVENC0_MASK             (0x1U << CRU_SOFTRST_CON47_HRESETN_RKVENC0_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON47_ARESETN_RKVENC0_SHIFT            (5U)
#define CRU_SOFTRST_CON47_ARESETN_RKVENC0_MASK             (0x1U << CRU_SOFTRST_CON47_ARESETN_RKVENC0_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON47_RESETN_RKVENC0_CORE_SHIFT        (6U)
#define CRU_SOFTRST_CON47_RESETN_RKVENC0_CORE_MASK         (0x1U << CRU_SOFTRST_CON47_RESETN_RKVENC0_CORE_SHIFT)        /* 0x00000040 */
/* SOFTRST_CON48 */
#define CRU_SOFTRST_CON48_OFFSET                           (0xAC0U)
#define CRU_SOFTRST_CON48_HRESETN_RKVENC1_BIU_SHIFT        (2U)
#define CRU_SOFTRST_CON48_HRESETN_RKVENC1_BIU_MASK         (0x1U << CRU_SOFTRST_CON48_HRESETN_RKVENC1_BIU_SHIFT)        /* 0x00000004 */
#define CRU_SOFTRST_CON48_ARESETN_RKVENC1_BIU_SHIFT        (3U)
#define CRU_SOFTRST_CON48_ARESETN_RKVENC1_BIU_MASK         (0x1U << CRU_SOFTRST_CON48_ARESETN_RKVENC1_BIU_SHIFT)        /* 0x00000008 */
#define CRU_SOFTRST_CON48_HRESETN_RKVENC1_SHIFT            (4U)
#define CRU_SOFTRST_CON48_HRESETN_RKVENC1_MASK             (0x1U << CRU_SOFTRST_CON48_HRESETN_RKVENC1_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON48_ARESETN_RKVENC1_SHIFT            (5U)
#define CRU_SOFTRST_CON48_ARESETN_RKVENC1_MASK             (0x1U << CRU_SOFTRST_CON48_ARESETN_RKVENC1_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON48_RESETN_RKVENC1_CORE_SHIFT        (6U)
#define CRU_SOFTRST_CON48_RESETN_RKVENC1_CORE_MASK         (0x1U << CRU_SOFTRST_CON48_RESETN_RKVENC1_CORE_SHIFT)        /* 0x00000040 */
/* SOFTRST_CON49 */
#define CRU_SOFTRST_CON49_OFFSET                           (0xAC4U)
#define CRU_SOFTRST_CON49_ARESETN_VI_BIU_SHIFT             (3U)
#define CRU_SOFTRST_CON49_ARESETN_VI_BIU_MASK              (0x1U << CRU_SOFTRST_CON49_ARESETN_VI_BIU_SHIFT)             /* 0x00000008 */
#define CRU_SOFTRST_CON49_HRESETN_VI_BIU_SHIFT             (4U)
#define CRU_SOFTRST_CON49_HRESETN_VI_BIU_MASK              (0x1U << CRU_SOFTRST_CON49_HRESETN_VI_BIU_SHIFT)             /* 0x00000010 */
#define CRU_SOFTRST_CON49_PRESETN_VI_BIU_SHIFT             (5U)
#define CRU_SOFTRST_CON49_PRESETN_VI_BIU_MASK              (0x1U << CRU_SOFTRST_CON49_PRESETN_VI_BIU_SHIFT)             /* 0x00000020 */
#define CRU_SOFTRST_CON49_DRESETN_VICAP_SHIFT              (6U)
#define CRU_SOFTRST_CON49_DRESETN_VICAP_MASK               (0x1U << CRU_SOFTRST_CON49_DRESETN_VICAP_SHIFT)              /* 0x00000040 */
#define CRU_SOFTRST_CON49_ARESETN_VICAP_SHIFT              (7U)
#define CRU_SOFTRST_CON49_ARESETN_VICAP_MASK               (0x1U << CRU_SOFTRST_CON49_ARESETN_VICAP_SHIFT)              /* 0x00000080 */
#define CRU_SOFTRST_CON49_HRESETN_VICAP_SHIFT              (8U)
#define CRU_SOFTRST_CON49_HRESETN_VICAP_MASK               (0x1U << CRU_SOFTRST_CON49_HRESETN_VICAP_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON49_RESETN_ISP0_SHIFT                (10U)
#define CRU_SOFTRST_CON49_RESETN_ISP0_MASK                 (0x1U << CRU_SOFTRST_CON49_RESETN_ISP0_SHIFT)                /* 0x00000400 */
#define CRU_SOFTRST_CON49_RESETN_ISP0_VICAP_SHIFT          (11U)
#define CRU_SOFTRST_CON49_RESETN_ISP0_VICAP_MASK           (0x1U << CRU_SOFTRST_CON49_RESETN_ISP0_VICAP_SHIFT)          /* 0x00000800 */
/* SOFTRST_CON50 */
#define CRU_SOFTRST_CON50_OFFSET                           (0xAC8U)
#define CRU_SOFTRST_CON50_RESETN_FISHEYE0_SHIFT            (0U)
#define CRU_SOFTRST_CON50_RESETN_FISHEYE0_MASK             (0x1U << CRU_SOFTRST_CON50_RESETN_FISHEYE0_SHIFT)            /* 0x00000001 */
#define CRU_SOFTRST_CON50_RESETN_FISHEYE1_SHIFT            (3U)
#define CRU_SOFTRST_CON50_RESETN_FISHEYE1_MASK             (0x1U << CRU_SOFTRST_CON50_RESETN_FISHEYE1_SHIFT)            /* 0x00000008 */
#define CRU_SOFTRST_CON50_PRESETN_CSI_HOST_0_SHIFT         (4U)
#define CRU_SOFTRST_CON50_PRESETN_CSI_HOST_0_MASK          (0x1U << CRU_SOFTRST_CON50_PRESETN_CSI_HOST_0_SHIFT)         /* 0x00000010 */
#define CRU_SOFTRST_CON50_PRESETN_CSI_HOST_1_SHIFT         (5U)
#define CRU_SOFTRST_CON50_PRESETN_CSI_HOST_1_MASK          (0x1U << CRU_SOFTRST_CON50_PRESETN_CSI_HOST_1_SHIFT)         /* 0x00000020 */
#define CRU_SOFTRST_CON50_PRESETN_CSI_HOST_2_SHIFT         (6U)
#define CRU_SOFTRST_CON50_PRESETN_CSI_HOST_2_MASK          (0x1U << CRU_SOFTRST_CON50_PRESETN_CSI_HOST_2_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON50_PRESETN_CSI_HOST_3_SHIFT         (7U)
#define CRU_SOFTRST_CON50_PRESETN_CSI_HOST_3_MASK          (0x1U << CRU_SOFTRST_CON50_PRESETN_CSI_HOST_3_SHIFT)         /* 0x00000080 */
#define CRU_SOFTRST_CON50_PRESETN_CSI_HOST_4_SHIFT         (8U)
#define CRU_SOFTRST_CON50_PRESETN_CSI_HOST_4_MASK          (0x1U << CRU_SOFTRST_CON50_PRESETN_CSI_HOST_4_SHIFT)         /* 0x00000100 */
#define CRU_SOFTRST_CON50_PRESETN_CSI_HOST_5_SHIFT         (9U)
#define CRU_SOFTRST_CON50_PRESETN_CSI_HOST_5_MASK          (0x1U << CRU_SOFTRST_CON50_PRESETN_CSI_HOST_5_SHIFT)         /* 0x00000200 */
/* SOFTRST_CON51 */
#define CRU_SOFTRST_CON51_OFFSET                           (0xACCU)
#define CRU_SOFTRST_CON51_RESETN_CSIHOST0_VICAP_SHIFT      (4U)
#define CRU_SOFTRST_CON51_RESETN_CSIHOST0_VICAP_MASK       (0x1U << CRU_SOFTRST_CON51_RESETN_CSIHOST0_VICAP_SHIFT)      /* 0x00000010 */
#define CRU_SOFTRST_CON51_RESETN_CSIHOST1_VICAP_SHIFT      (5U)
#define CRU_SOFTRST_CON51_RESETN_CSIHOST1_VICAP_MASK       (0x1U << CRU_SOFTRST_CON51_RESETN_CSIHOST1_VICAP_SHIFT)      /* 0x00000020 */
#define CRU_SOFTRST_CON51_RESETN_CSIHOST2_VICAP_SHIFT      (6U)
#define CRU_SOFTRST_CON51_RESETN_CSIHOST2_VICAP_MASK       (0x1U << CRU_SOFTRST_CON51_RESETN_CSIHOST2_VICAP_SHIFT)      /* 0x00000040 */
#define CRU_SOFTRST_CON51_RESETN_CSIHOST3_VICAP_SHIFT      (7U)
#define CRU_SOFTRST_CON51_RESETN_CSIHOST3_VICAP_MASK       (0x1U << CRU_SOFTRST_CON51_RESETN_CSIHOST3_VICAP_SHIFT)      /* 0x00000080 */
#define CRU_SOFTRST_CON51_RESETN_CSIHOST4_VICAP_SHIFT      (8U)
#define CRU_SOFTRST_CON51_RESETN_CSIHOST4_VICAP_MASK       (0x1U << CRU_SOFTRST_CON51_RESETN_CSIHOST4_VICAP_SHIFT)      /* 0x00000100 */
#define CRU_SOFTRST_CON51_RESETN_CSIHOST5_VICAP_SHIFT      (9U)
#define CRU_SOFTRST_CON51_RESETN_CSIHOST5_VICAP_MASK       (0x1U << CRU_SOFTRST_CON51_RESETN_CSIHOST5_VICAP_SHIFT)      /* 0x00000200 */
#define CRU_SOFTRST_CON51_RESETN_CIFIN_SHIFT               (13U)
#define CRU_SOFTRST_CON51_RESETN_CIFIN_MASK                (0x1U << CRU_SOFTRST_CON51_RESETN_CIFIN_SHIFT)               /* 0x00002000 */
/* SOFTRST_CON52 */
#define CRU_SOFTRST_CON52_OFFSET                           (0xAD0U)
#define CRU_SOFTRST_CON52_ARESETN_VOP_BIU_SHIFT            (4U)
#define CRU_SOFTRST_CON52_ARESETN_VOP_BIU_MASK             (0x1U << CRU_SOFTRST_CON52_ARESETN_VOP_BIU_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON52_ARESETN_VOP_LOW_BIU_SHIFT        (5U)
#define CRU_SOFTRST_CON52_ARESETN_VOP_LOW_BIU_MASK         (0x1U << CRU_SOFTRST_CON52_ARESETN_VOP_LOW_BIU_SHIFT)        /* 0x00000020 */
#define CRU_SOFTRST_CON52_HRESETN_VOP_BIU_SHIFT            (6U)
#define CRU_SOFTRST_CON52_HRESETN_VOP_BIU_MASK             (0x1U << CRU_SOFTRST_CON52_HRESETN_VOP_BIU_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON52_PRESETN_VOP_BIU_SHIFT            (7U)
#define CRU_SOFTRST_CON52_PRESETN_VOP_BIU_MASK             (0x1U << CRU_SOFTRST_CON52_PRESETN_VOP_BIU_SHIFT)            /* 0x00000080 */
#define CRU_SOFTRST_CON52_HRESETN_VOP_SHIFT                (8U)
#define CRU_SOFTRST_CON52_HRESETN_VOP_MASK                 (0x1U << CRU_SOFTRST_CON52_HRESETN_VOP_SHIFT)                /* 0x00000100 */
#define CRU_SOFTRST_CON52_ARESETN_VOP_SHIFT                (9U)
#define CRU_SOFTRST_CON52_ARESETN_VOP_MASK                 (0x1U << CRU_SOFTRST_CON52_ARESETN_VOP_SHIFT)                /* 0x00000200 */
#define CRU_SOFTRST_CON52_DRESETN_VOP0_SHIFT               (13U)
#define CRU_SOFTRST_CON52_DRESETN_VOP0_MASK                (0x1U << CRU_SOFTRST_CON52_DRESETN_VOP0_SHIFT)               /* 0x00002000 */
#define CRU_SOFTRST_CON52_DRESETN_VOP2HDMI_BRIDGE0_SHIFT   (14U)
#define CRU_SOFTRST_CON52_DRESETN_VOP2HDMI_BRIDGE0_MASK    (0x1U << CRU_SOFTRST_CON52_DRESETN_VOP2HDMI_BRIDGE0_SHIFT)   /* 0x00004000 */
#define CRU_SOFTRST_CON52_DRESETN_VOP2HDMI_BRIDGE1_SHIFT   (15U)
#define CRU_SOFTRST_CON52_DRESETN_VOP2HDMI_BRIDGE1_MASK    (0x1U << CRU_SOFTRST_CON52_DRESETN_VOP2HDMI_BRIDGE1_SHIFT)   /* 0x00008000 */
/* SOFTRST_CON53 */
#define CRU_SOFTRST_CON53_OFFSET                           (0xAD4U)
#define CRU_SOFTRST_CON53_DRESETN_VOP1_SHIFT               (0U)
#define CRU_SOFTRST_CON53_DRESETN_VOP1_MASK                (0x1U << CRU_SOFTRST_CON53_DRESETN_VOP1_SHIFT)               /* 0x00000001 */
#define CRU_SOFTRST_CON53_DRESETN_VOP2_SHIFT               (1U)
#define CRU_SOFTRST_CON53_DRESETN_VOP2_MASK                (0x1U << CRU_SOFTRST_CON53_DRESETN_VOP2_SHIFT)               /* 0x00000002 */
#define CRU_SOFTRST_CON53_DRESETN_VOP3_SHIFT               (2U)
#define CRU_SOFTRST_CON53_DRESETN_VOP3_MASK                (0x1U << CRU_SOFTRST_CON53_DRESETN_VOP3_SHIFT)               /* 0x00000004 */
#define CRU_SOFTRST_CON53_PRESETN_VOPGRF_SHIFT             (3U)
#define CRU_SOFTRST_CON53_PRESETN_VOPGRF_MASK              (0x1U << CRU_SOFTRST_CON53_PRESETN_VOPGRF_SHIFT)             /* 0x00000008 */
#define CRU_SOFTRST_CON53_PRESETN_DSIHOST0_SHIFT           (4U)
#define CRU_SOFTRST_CON53_PRESETN_DSIHOST0_MASK            (0x1U << CRU_SOFTRST_CON53_PRESETN_DSIHOST0_SHIFT)           /* 0x00000010 */
#define CRU_SOFTRST_CON53_PRESETN_DSIHOST1_SHIFT           (5U)
#define CRU_SOFTRST_CON53_PRESETN_DSIHOST1_MASK            (0x1U << CRU_SOFTRST_CON53_PRESETN_DSIHOST1_SHIFT)           /* 0x00000020 */
#define CRU_SOFTRST_CON53_RESETN_DSIHOST0_SHIFT            (6U)
#define CRU_SOFTRST_CON53_RESETN_DSIHOST0_MASK             (0x1U << CRU_SOFTRST_CON53_RESETN_DSIHOST0_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON53_RESETN_DSIHOST1_SHIFT            (7U)
#define CRU_SOFTRST_CON53_RESETN_DSIHOST1_MASK             (0x1U << CRU_SOFTRST_CON53_RESETN_DSIHOST1_SHIFT)            /* 0x00000080 */
#define CRU_SOFTRST_CON53_RESETN_VOP_PMU_SHIFT             (8U)
#define CRU_SOFTRST_CON53_RESETN_VOP_PMU_MASK              (0x1U << CRU_SOFTRST_CON53_RESETN_VOP_PMU_SHIFT)             /* 0x00000100 */
#define CRU_SOFTRST_CON53_PRESETN_VOP_CHANNEL_BIU_SHIFT    (9U)
#define CRU_SOFTRST_CON53_PRESETN_VOP_CHANNEL_BIU_MASK     (0x1U << CRU_SOFTRST_CON53_PRESETN_VOP_CHANNEL_BIU_SHIFT)    /* 0x00000200 */
/* SOFTRST_CON55 */
#define CRU_SOFTRST_CON55_OFFSET                           (0xADCU)
#define CRU_SOFTRST_CON55_HRESETN_VO0_BIU_SHIFT            (5U)
#define CRU_SOFTRST_CON55_HRESETN_VO0_BIU_MASK             (0x1U << CRU_SOFTRST_CON55_HRESETN_VO0_BIU_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON55_HRESETN_VO0_S_BIU_SHIFT          (6U)
#define CRU_SOFTRST_CON55_HRESETN_VO0_S_BIU_MASK           (0x1U << CRU_SOFTRST_CON55_HRESETN_VO0_S_BIU_SHIFT)          /* 0x00000040 */
#define CRU_SOFTRST_CON55_PRESETN_VO0_BIU_SHIFT            (7U)
#define CRU_SOFTRST_CON55_PRESETN_VO0_BIU_MASK             (0x1U << CRU_SOFTRST_CON55_PRESETN_VO0_BIU_SHIFT)            /* 0x00000080 */
#define CRU_SOFTRST_CON55_PRESETN_VO0_S_BIU_SHIFT          (8U)
#define CRU_SOFTRST_CON55_PRESETN_VO0_S_BIU_MASK           (0x1U << CRU_SOFTRST_CON55_PRESETN_VO0_S_BIU_SHIFT)          /* 0x00000100 */
#define CRU_SOFTRST_CON55_ARESETN_HDCP0_BIU_SHIFT          (9U)
#define CRU_SOFTRST_CON55_ARESETN_HDCP0_BIU_MASK           (0x1U << CRU_SOFTRST_CON55_ARESETN_HDCP0_BIU_SHIFT)          /* 0x00000200 */
#define CRU_SOFTRST_CON55_PRESETN_VO0GRF_SHIFT             (10U)
#define CRU_SOFTRST_CON55_PRESETN_VO0GRF_MASK              (0x1U << CRU_SOFTRST_CON55_PRESETN_VO0GRF_SHIFT)             /* 0x00000400 */
#define CRU_SOFTRST_CON55_HRESETN_HDCP_KEY0_SHIFT          (11U)
#define CRU_SOFTRST_CON55_HRESETN_HDCP_KEY0_MASK           (0x1U << CRU_SOFTRST_CON55_HRESETN_HDCP_KEY0_SHIFT)          /* 0x00000800 */
#define CRU_SOFTRST_CON55_ARESETN_HDCP0_SHIFT              (12U)
#define CRU_SOFTRST_CON55_ARESETN_HDCP0_MASK               (0x1U << CRU_SOFTRST_CON55_ARESETN_HDCP0_SHIFT)              /* 0x00001000 */
#define CRU_SOFTRST_CON55_HRESETN_HDCP0_SHIFT              (13U)
#define CRU_SOFTRST_CON55_HRESETN_HDCP0_MASK               (0x1U << CRU_SOFTRST_CON55_HRESETN_HDCP0_SHIFT)              /* 0x00002000 */
#define CRU_SOFTRST_CON55_RESETN_HDCP0_SHIFT               (15U)
#define CRU_SOFTRST_CON55_RESETN_HDCP0_MASK                (0x1U << CRU_SOFTRST_CON55_RESETN_HDCP0_SHIFT)               /* 0x00008000 */
/* SOFTRST_CON56 */
#define CRU_SOFTRST_CON56_OFFSET                           (0xAE0U)
#define CRU_SOFTRST_CON56_PRESETN_TRNG0_SHIFT              (1U)
#define CRU_SOFTRST_CON56_PRESETN_TRNG0_MASK               (0x1U << CRU_SOFTRST_CON56_PRESETN_TRNG0_SHIFT)              /* 0x00000002 */
#define CRU_SOFTRST_CON56_RESETN_DP0_SHIFT                 (8U)
#define CRU_SOFTRST_CON56_RESETN_DP0_MASK                  (0x1U << CRU_SOFTRST_CON56_RESETN_DP0_SHIFT)                 /* 0x00000100 */
#define CRU_SOFTRST_CON56_RESETN_DP1_SHIFT                 (9U)
#define CRU_SOFTRST_CON56_RESETN_DP1_MASK                  (0x1U << CRU_SOFTRST_CON56_RESETN_DP1_SHIFT)                 /* 0x00000200 */
#define CRU_SOFTRST_CON56_HRESETN_I2S4_8CH_SHIFT           (10U)
#define CRU_SOFTRST_CON56_HRESETN_I2S4_8CH_MASK            (0x1U << CRU_SOFTRST_CON56_HRESETN_I2S4_8CH_SHIFT)           /* 0x00000400 */
#define CRU_SOFTRST_CON56_MRESETN_I2S4_8CH_TX_SHIFT        (13U)
#define CRU_SOFTRST_CON56_MRESETN_I2S4_8CH_TX_MASK         (0x1U << CRU_SOFTRST_CON56_MRESETN_I2S4_8CH_TX_SHIFT)        /* 0x00002000 */
#define CRU_SOFTRST_CON56_HRESETN_I2S8_8CH_SHIFT           (14U)
#define CRU_SOFTRST_CON56_HRESETN_I2S8_8CH_MASK            (0x1U << CRU_SOFTRST_CON56_HRESETN_I2S8_8CH_SHIFT)           /* 0x00004000 */
/* SOFTRST_CON57 */
#define CRU_SOFTRST_CON57_OFFSET                           (0xAE4U)
#define CRU_SOFTRST_CON57_MRESETN_I2S8_8CH_TX_SHIFT        (1U)
#define CRU_SOFTRST_CON57_MRESETN_I2S8_8CH_TX_MASK         (0x1U << CRU_SOFTRST_CON57_MRESETN_I2S8_8CH_TX_SHIFT)        /* 0x00000002 */
#define CRU_SOFTRST_CON57_HRESETN_SPDIF2_DP0_SHIFT         (2U)
#define CRU_SOFTRST_CON57_HRESETN_SPDIF2_DP0_MASK          (0x1U << CRU_SOFTRST_CON57_HRESETN_SPDIF2_DP0_SHIFT)         /* 0x00000004 */
#define CRU_SOFTRST_CON57_MRESETN_SPDIF2_DP0_SHIFT         (6U)
#define CRU_SOFTRST_CON57_MRESETN_SPDIF2_DP0_MASK          (0x1U << CRU_SOFTRST_CON57_MRESETN_SPDIF2_DP0_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON57_HRESETN_SPDIF5_DP1_SHIFT         (7U)
#define CRU_SOFTRST_CON57_HRESETN_SPDIF5_DP1_MASK          (0x1U << CRU_SOFTRST_CON57_HRESETN_SPDIF5_DP1_SHIFT)         /* 0x00000080 */
#define CRU_SOFTRST_CON57_MRESETN_SPDIF5_DP1_SHIFT         (11U)
#define CRU_SOFTRST_CON57_MRESETN_SPDIF5_DP1_MASK          (0x1U << CRU_SOFTRST_CON57_MRESETN_SPDIF5_DP1_SHIFT)         /* 0x00000800 */
/* SOFTRST_CON59 */
#define CRU_SOFTRST_CON59_OFFSET                           (0xAECU)
#define CRU_SOFTRST_CON59_ARESETN_HDCP1_BIU_SHIFT          (6U)
#define CRU_SOFTRST_CON59_ARESETN_HDCP1_BIU_MASK           (0x1U << CRU_SOFTRST_CON59_ARESETN_HDCP1_BIU_SHIFT)          /* 0x00000040 */
#define CRU_SOFTRST_CON59_ARESETN_VO1_BIU_SHIFT            (8U)
#define CRU_SOFTRST_CON59_ARESETN_VO1_BIU_MASK             (0x1U << CRU_SOFTRST_CON59_ARESETN_VO1_BIU_SHIFT)            /* 0x00000100 */
#define CRU_SOFTRST_CON59_HRESETN_VOP1_BIU_SHIFT           (9U)
#define CRU_SOFTRST_CON59_HRESETN_VOP1_BIU_MASK            (0x1U << CRU_SOFTRST_CON59_HRESETN_VOP1_BIU_SHIFT)           /* 0x00000200 */
#define CRU_SOFTRST_CON59_HRESETN_VOP1_S_BIU_SHIFT         (10U)
#define CRU_SOFTRST_CON59_HRESETN_VOP1_S_BIU_MASK          (0x1U << CRU_SOFTRST_CON59_HRESETN_VOP1_S_BIU_SHIFT)         /* 0x00000400 */
#define CRU_SOFTRST_CON59_PRESETN_VOP1_BIU_SHIFT           (11U)
#define CRU_SOFTRST_CON59_PRESETN_VOP1_BIU_MASK            (0x1U << CRU_SOFTRST_CON59_PRESETN_VOP1_BIU_SHIFT)           /* 0x00000800 */
#define CRU_SOFTRST_CON59_PRESETN_VO1GRF_SHIFT             (12U)
#define CRU_SOFTRST_CON59_PRESETN_VO1GRF_MASK              (0x1U << CRU_SOFTRST_CON59_PRESETN_VO1GRF_SHIFT)             /* 0x00001000 */
#define CRU_SOFTRST_CON59_PRESETN_VO1_S_BIU_SHIFT          (13U)
#define CRU_SOFTRST_CON59_PRESETN_VO1_S_BIU_MASK           (0x1U << CRU_SOFTRST_CON59_PRESETN_VO1_S_BIU_SHIFT)          /* 0x00002000 */
/* SOFTRST_CON60 */
#define CRU_SOFTRST_CON60_OFFSET                           (0xAF0U)
#define CRU_SOFTRST_CON60_HRESETN_I2S7_8CH_SHIFT           (0U)
#define CRU_SOFTRST_CON60_HRESETN_I2S7_8CH_MASK            (0x1U << CRU_SOFTRST_CON60_HRESETN_I2S7_8CH_SHIFT)           /* 0x00000001 */
#define CRU_SOFTRST_CON60_MRESETN_I2S7_8CH_RX_SHIFT        (3U)
#define CRU_SOFTRST_CON60_MRESETN_I2S7_8CH_RX_MASK         (0x1U << CRU_SOFTRST_CON60_MRESETN_I2S7_8CH_RX_SHIFT)        /* 0x00000008 */
#define CRU_SOFTRST_CON60_HRESETN_HDCP_KEY1_SHIFT          (4U)
#define CRU_SOFTRST_CON60_HRESETN_HDCP_KEY1_MASK           (0x1U << CRU_SOFTRST_CON60_HRESETN_HDCP_KEY1_SHIFT)          /* 0x00000010 */
#define CRU_SOFTRST_CON60_ARESETN_HDCP1_SHIFT              (5U)
#define CRU_SOFTRST_CON60_ARESETN_HDCP1_MASK               (0x1U << CRU_SOFTRST_CON60_ARESETN_HDCP1_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON60_HRESETN_HDCP1_SHIFT              (6U)
#define CRU_SOFTRST_CON60_HRESETN_HDCP1_MASK               (0x1U << CRU_SOFTRST_CON60_HRESETN_HDCP1_SHIFT)              /* 0x00000040 */
#define CRU_SOFTRST_CON60_RESETN_HDCP1_SHIFT               (8U)
#define CRU_SOFTRST_CON60_RESETN_HDCP1_MASK                (0x1U << CRU_SOFTRST_CON60_RESETN_HDCP1_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON60_PRESETN_TRNG1_SHIFT              (10U)
#define CRU_SOFTRST_CON60_PRESETN_TRNG1_MASK               (0x1U << CRU_SOFTRST_CON60_PRESETN_TRNG1_SHIFT)              /* 0x00000400 */
#define CRU_SOFTRST_CON60_PRESETN_HDMITX0_SHIFT            (11U)
#define CRU_SOFTRST_CON60_PRESETN_HDMITX0_MASK             (0x1U << CRU_SOFTRST_CON60_PRESETN_HDMITX0_SHIFT)            /* 0x00000800 */
/* SOFTRST_CON61 */
#define CRU_SOFTRST_CON61_OFFSET                           (0xAF4U)
#define CRU_SOFTRST_CON61_RESETN_HDMITX0_REF_SHIFT         (0U)
#define CRU_SOFTRST_CON61_RESETN_HDMITX0_REF_MASK          (0x1U << CRU_SOFTRST_CON61_RESETN_HDMITX0_REF_SHIFT)         /* 0x00000001 */
#define CRU_SOFTRST_CON61_PRESETN_HDMITX1_SHIFT            (2U)
#define CRU_SOFTRST_CON61_PRESETN_HDMITX1_MASK             (0x1U << CRU_SOFTRST_CON61_PRESETN_HDMITX1_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON61_RESETN_HDMITX1_REF_SHIFT         (7U)
#define CRU_SOFTRST_CON61_RESETN_HDMITX1_REF_MASK          (0x1U << CRU_SOFTRST_CON61_RESETN_HDMITX1_REF_SHIFT)         /* 0x00000080 */
#define CRU_SOFTRST_CON61_ARESETN_HDMIRX_SHIFT             (9U)
#define CRU_SOFTRST_CON61_ARESETN_HDMIRX_MASK              (0x1U << CRU_SOFTRST_CON61_ARESETN_HDMIRX_SHIFT)             /* 0x00000200 */
#define CRU_SOFTRST_CON61_PRESETN_HDMIRX_SHIFT             (10U)
#define CRU_SOFTRST_CON61_PRESETN_HDMIRX_MASK              (0x1U << CRU_SOFTRST_CON61_PRESETN_HDMIRX_SHIFT)             /* 0x00000400 */
#define CRU_SOFTRST_CON61_RESETN_HDMIRX_REF_SHIFT          (11U)
#define CRU_SOFTRST_CON61_RESETN_HDMIRX_REF_MASK           (0x1U << CRU_SOFTRST_CON61_RESETN_HDMIRX_REF_SHIFT)          /* 0x00000800 */
/* SOFTRST_CON62 */
#define CRU_SOFTRST_CON62_OFFSET                           (0xAF8U)
#define CRU_SOFTRST_CON62_PRESETN_EDP0_SHIFT               (0U)
#define CRU_SOFTRST_CON62_PRESETN_EDP0_MASK                (0x1U << CRU_SOFTRST_CON62_PRESETN_EDP0_SHIFT)               /* 0x00000001 */
#define CRU_SOFTRST_CON62_RESETN_EDP0_24M_SHIFT            (1U)
#define CRU_SOFTRST_CON62_RESETN_EDP0_24M_MASK             (0x1U << CRU_SOFTRST_CON62_RESETN_EDP0_24M_SHIFT)            /* 0x00000002 */
#define CRU_SOFTRST_CON62_PRESETN_EDP1_SHIFT               (3U)
#define CRU_SOFTRST_CON62_PRESETN_EDP1_MASK                (0x1U << CRU_SOFTRST_CON62_PRESETN_EDP1_SHIFT)               /* 0x00000008 */
#define CRU_SOFTRST_CON62_RESETN_EDP1_24M_SHIFT            (4U)
#define CRU_SOFTRST_CON62_RESETN_EDP1_24M_MASK             (0x1U << CRU_SOFTRST_CON62_RESETN_EDP1_24M_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON62_MRESETN_I2S5_8CH_TX_SHIFT        (8U)
#define CRU_SOFTRST_CON62_MRESETN_I2S5_8CH_TX_MASK         (0x1U << CRU_SOFTRST_CON62_MRESETN_I2S5_8CH_TX_SHIFT)        /* 0x00000100 */
#define CRU_SOFTRST_CON62_HRESETN_I2S5_8CH_SHIFT           (12U)
#define CRU_SOFTRST_CON62_HRESETN_I2S5_8CH_MASK            (0x1U << CRU_SOFTRST_CON62_HRESETN_I2S5_8CH_SHIFT)           /* 0x00001000 */
#define CRU_SOFTRST_CON62_MRESETN_I2S6_8CH_TX_SHIFT        (15U)
#define CRU_SOFTRST_CON62_MRESETN_I2S6_8CH_TX_MASK         (0x1U << CRU_SOFTRST_CON62_MRESETN_I2S6_8CH_TX_SHIFT)        /* 0x00008000 */
/* SOFTRST_CON63 */
#define CRU_SOFTRST_CON63_OFFSET                           (0xAFCU)
#define CRU_SOFTRST_CON63_MRESETN_I2S6_8CH_RX_SHIFT        (2U)
#define CRU_SOFTRST_CON63_MRESETN_I2S6_8CH_RX_MASK         (0x1U << CRU_SOFTRST_CON63_MRESETN_I2S6_8CH_RX_SHIFT)        /* 0x00000004 */
#define CRU_SOFTRST_CON63_HRESETN_I2S6_8CH_SHIFT           (3U)
#define CRU_SOFTRST_CON63_HRESETN_I2S6_8CH_MASK            (0x1U << CRU_SOFTRST_CON63_HRESETN_I2S6_8CH_SHIFT)           /* 0x00000008 */
#define CRU_SOFTRST_CON63_HRESETN_SPDIF3_SHIFT             (4U)
#define CRU_SOFTRST_CON63_HRESETN_SPDIF3_MASK              (0x1U << CRU_SOFTRST_CON63_HRESETN_SPDIF3_SHIFT)             /* 0x00000010 */
#define CRU_SOFTRST_CON63_MRESETN_SPDIF3_SHIFT             (7U)
#define CRU_SOFTRST_CON63_MRESETN_SPDIF3_MASK              (0x1U << CRU_SOFTRST_CON63_MRESETN_SPDIF3_SHIFT)             /* 0x00000080 */
#define CRU_SOFTRST_CON63_HRESETN_SPDIF4_SHIFT             (8U)
#define CRU_SOFTRST_CON63_HRESETN_SPDIF4_MASK              (0x1U << CRU_SOFTRST_CON63_HRESETN_SPDIF4_SHIFT)             /* 0x00000100 */
#define CRU_SOFTRST_CON63_MRESETN_SPDIF4_SHIFT             (11U)
#define CRU_SOFTRST_CON63_MRESETN_SPDIF4_MASK              (0x1U << CRU_SOFTRST_CON63_MRESETN_SPDIF4_SHIFT)             /* 0x00000800 */
#define CRU_SOFTRST_CON63_HRESETN_SPDIFRX0_SHIFT           (12U)
#define CRU_SOFTRST_CON63_HRESETN_SPDIFRX0_MASK            (0x1U << CRU_SOFTRST_CON63_HRESETN_SPDIFRX0_SHIFT)           /* 0x00001000 */
#define CRU_SOFTRST_CON63_MRESETN_SPDIFRX0_SHIFT           (13U)
#define CRU_SOFTRST_CON63_MRESETN_SPDIFRX0_MASK            (0x1U << CRU_SOFTRST_CON63_MRESETN_SPDIFRX0_SHIFT)           /* 0x00002000 */
#define CRU_SOFTRST_CON63_HRESETN_SPDIFRX1_SHIFT           (14U)
#define CRU_SOFTRST_CON63_HRESETN_SPDIFRX1_MASK            (0x1U << CRU_SOFTRST_CON63_HRESETN_SPDIFRX1_SHIFT)           /* 0x00004000 */
#define CRU_SOFTRST_CON63_MRESETN_SPDIFRX1_SHIFT           (15U)
#define CRU_SOFTRST_CON63_MRESETN_SPDIFRX1_MASK            (0x1U << CRU_SOFTRST_CON63_MRESETN_SPDIFRX1_SHIFT)           /* 0x00008000 */
/* SOFTRST_CON64 */
#define CRU_SOFTRST_CON64_OFFSET                           (0xB00U)
#define CRU_SOFTRST_CON64_HRESETN_SPDIFRX2_SHIFT           (0U)
#define CRU_SOFTRST_CON64_HRESETN_SPDIFRX2_MASK            (0x1U << CRU_SOFTRST_CON64_HRESETN_SPDIFRX2_SHIFT)           /* 0x00000001 */
#define CRU_SOFTRST_CON64_MRESETN_SPDIFRX2_SHIFT           (1U)
#define CRU_SOFTRST_CON64_MRESETN_SPDIFRX2_MASK            (0x1U << CRU_SOFTRST_CON64_MRESETN_SPDIFRX2_SHIFT)           /* 0x00000002 */
#define CRU_SOFTRST_CON64_RESETN_LINKSYM_HDMITXPHY0_SHIFT  (12U)
#define CRU_SOFTRST_CON64_RESETN_LINKSYM_HDMITXPHY0_MASK   (0x1U << CRU_SOFTRST_CON64_RESETN_LINKSYM_HDMITXPHY0_SHIFT)  /* 0x00001000 */
#define CRU_SOFTRST_CON64_RESETN_LINKSYM_HDMITXPHY1_SHIFT  (13U)
#define CRU_SOFTRST_CON64_RESETN_LINKSYM_HDMITXPHY1_MASK   (0x1U << CRU_SOFTRST_CON64_RESETN_LINKSYM_HDMITXPHY1_SHIFT)  /* 0x00002000 */
#define CRU_SOFTRST_CON64_RESETN_VO1_BRIDGE0_SHIFT         (14U)
#define CRU_SOFTRST_CON64_RESETN_VO1_BRIDGE0_MASK          (0x1U << CRU_SOFTRST_CON64_RESETN_VO1_BRIDGE0_SHIFT)         /* 0x00004000 */
#define CRU_SOFTRST_CON64_RESETN_VO1_BRIDGE1_SHIFT         (15U)
#define CRU_SOFTRST_CON64_RESETN_VO1_BRIDGE1_MASK          (0x1U << CRU_SOFTRST_CON64_RESETN_VO1_BRIDGE1_SHIFT)         /* 0x00008000 */
/* SOFTRST_CON65 */
#define CRU_SOFTRST_CON65_OFFSET                           (0xB04U)
#define CRU_SOFTRST_CON65_HRESETN_I2S9_8CH_SHIFT           (0U)
#define CRU_SOFTRST_CON65_HRESETN_I2S9_8CH_MASK            (0x1U << CRU_SOFTRST_CON65_HRESETN_I2S9_8CH_SHIFT)           /* 0x00000001 */
#define CRU_SOFTRST_CON65_MRESETN_I2S9_8CH_RX_SHIFT        (3U)
#define CRU_SOFTRST_CON65_MRESETN_I2S9_8CH_RX_MASK         (0x1U << CRU_SOFTRST_CON65_MRESETN_I2S9_8CH_RX_SHIFT)        /* 0x00000008 */
#define CRU_SOFTRST_CON65_HRESETN_I2S10_8CH_SHIFT          (4U)
#define CRU_SOFTRST_CON65_HRESETN_I2S10_8CH_MASK           (0x1U << CRU_SOFTRST_CON65_HRESETN_I2S10_8CH_SHIFT)          /* 0x00000010 */
#define CRU_SOFTRST_CON65_MRESETN_I2S10_8CH_RX_SHIFT       (7U)
#define CRU_SOFTRST_CON65_MRESETN_I2S10_8CH_RX_MASK        (0x1U << CRU_SOFTRST_CON65_MRESETN_I2S10_8CH_RX_SHIFT)       /* 0x00000080 */
#define CRU_SOFTRST_CON65_PRESETN_S_HDMIRX_SHIFT           (8U)
#define CRU_SOFTRST_CON65_PRESETN_S_HDMIRX_MASK            (0x1U << CRU_SOFTRST_CON65_PRESETN_S_HDMIRX_SHIFT)           /* 0x00000100 */
/* SOFTRST_CON66 */
#define CRU_SOFTRST_CON66_OFFSET                           (0xB08U)
#define CRU_SOFTRST_CON66_RESETN_GPU_SHIFT                 (4U)
#define CRU_SOFTRST_CON66_RESETN_GPU_MASK                  (0x1U << CRU_SOFTRST_CON66_RESETN_GPU_SHIFT)                 /* 0x00000010 */
#define CRU_SOFTRST_CON66_SYSRESETN_GPU_SHIFT              (5U)
#define CRU_SOFTRST_CON66_SYSRESETN_GPU_MASK               (0x1U << CRU_SOFTRST_CON66_SYSRESETN_GPU_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON66_ARESETN_S_GPU_BIU_SHIFT          (8U)
#define CRU_SOFTRST_CON66_ARESETN_S_GPU_BIU_MASK           (0x1U << CRU_SOFTRST_CON66_ARESETN_S_GPU_BIU_SHIFT)          /* 0x00000100 */
#define CRU_SOFTRST_CON66_ARESETN_M0_GPU_BIU_SHIFT         (9U)
#define CRU_SOFTRST_CON66_ARESETN_M0_GPU_BIU_MASK          (0x1U << CRU_SOFTRST_CON66_ARESETN_M0_GPU_BIU_SHIFT)         /* 0x00000200 */
#define CRU_SOFTRST_CON66_ARESETN_M1_GPU_BIU_SHIFT         (10U)
#define CRU_SOFTRST_CON66_ARESETN_M1_GPU_BIU_MASK          (0x1U << CRU_SOFTRST_CON66_ARESETN_M1_GPU_BIU_SHIFT)         /* 0x00000400 */
#define CRU_SOFTRST_CON66_ARESETN_M2_GPU_BIU_SHIFT         (11U)
#define CRU_SOFTRST_CON66_ARESETN_M2_GPU_BIU_MASK          (0x1U << CRU_SOFTRST_CON66_ARESETN_M2_GPU_BIU_SHIFT)         /* 0x00000800 */
#define CRU_SOFTRST_CON66_ARESETN_M3_GPU_BIU_SHIFT         (12U)
#define CRU_SOFTRST_CON66_ARESETN_M3_GPU_BIU_MASK          (0x1U << CRU_SOFTRST_CON66_ARESETN_M3_GPU_BIU_SHIFT)         /* 0x00001000 */
#define CRU_SOFTRST_CON66_PRESETN_GPU_BIU_SHIFT            (14U)
#define CRU_SOFTRST_CON66_PRESETN_GPU_BIU_MASK             (0x1U << CRU_SOFTRST_CON66_PRESETN_GPU_BIU_SHIFT)            /* 0x00004000 */
#define CRU_SOFTRST_CON66_PRESETN_PVTM2_SHIFT              (15U)
#define CRU_SOFTRST_CON66_PRESETN_PVTM2_MASK               (0x1U << CRU_SOFTRST_CON66_PRESETN_PVTM2_SHIFT)              /* 0x00008000 */
/* SOFTRST_CON67 */
#define CRU_SOFTRST_CON67_OFFSET                           (0xB0CU)
#define CRU_SOFTRST_CON67_RESETN_PVTM2_SHIFT               (0U)
#define CRU_SOFTRST_CON67_RESETN_PVTM2_MASK                (0x1U << CRU_SOFTRST_CON67_RESETN_PVTM2_SHIFT)               /* 0x00000001 */
#define CRU_SOFTRST_CON67_PRESETN_GPU_GRF_SHIFT            (2U)
#define CRU_SOFTRST_CON67_PRESETN_GPU_GRF_MASK             (0x1U << CRU_SOFTRST_CON67_PRESETN_GPU_GRF_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON67_RESETN_GPU_PVTPLL_SHIFT          (3U)
#define CRU_SOFTRST_CON67_RESETN_GPU_PVTPLL_MASK           (0x1U << CRU_SOFTRST_CON67_RESETN_GPU_PVTPLL_SHIFT)          /* 0x00000008 */
#define CRU_SOFTRST_CON67_PORESETN_GPU_JTAG_SHIFT          (4U)
#define CRU_SOFTRST_CON67_PORESETN_GPU_JTAG_MASK           (0x1U << CRU_SOFTRST_CON67_PORESETN_GPU_JTAG_SHIFT)          /* 0x00000010 */
/* SOFTRST_CON68 */
#define CRU_SOFTRST_CON68_OFFSET                           (0xB10U)
#define CRU_SOFTRST_CON68_ARESETN_AV1_BIU_SHIFT            (1U)
#define CRU_SOFTRST_CON68_ARESETN_AV1_BIU_MASK             (0x1U << CRU_SOFTRST_CON68_ARESETN_AV1_BIU_SHIFT)            /* 0x00000002 */
#define CRU_SOFTRST_CON68_ARESETN_AV1_SHIFT                (2U)
#define CRU_SOFTRST_CON68_ARESETN_AV1_MASK                 (0x1U << CRU_SOFTRST_CON68_ARESETN_AV1_SHIFT)                /* 0x00000004 */
#define CRU_SOFTRST_CON68_PRESETN_AV1_BIU_SHIFT            (4U)
#define CRU_SOFTRST_CON68_PRESETN_AV1_BIU_MASK             (0x1U << CRU_SOFTRST_CON68_PRESETN_AV1_BIU_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON68_PRESETN_AV1_SHIFT                (5U)
#define CRU_SOFTRST_CON68_PRESETN_AV1_MASK                 (0x1U << CRU_SOFTRST_CON68_PRESETN_AV1_SHIFT)                /* 0x00000020 */
/* SOFTRST_CON69 */
#define CRU_SOFTRST_CON69_OFFSET                           (0xB14U)
#define CRU_SOFTRST_CON69_ARESETN_DDR_BIU_SHIFT            (4U)
#define CRU_SOFTRST_CON69_ARESETN_DDR_BIU_MASK             (0x1U << CRU_SOFTRST_CON69_ARESETN_DDR_BIU_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON69_ARESETN_DMA2DDR_SHIFT            (5U)
#define CRU_SOFTRST_CON69_ARESETN_DMA2DDR_MASK             (0x1U << CRU_SOFTRST_CON69_ARESETN_DMA2DDR_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON69_ARESETN_DDR_SHAREMEM_SHIFT       (6U)
#define CRU_SOFTRST_CON69_ARESETN_DDR_SHAREMEM_MASK        (0x1U << CRU_SOFTRST_CON69_ARESETN_DDR_SHAREMEM_SHIFT)       /* 0x00000040 */
#define CRU_SOFTRST_CON69_ARESETN_DDR_SHAREMEM_BIU_SHIFT   (7U)
#define CRU_SOFTRST_CON69_ARESETN_DDR_SHAREMEM_BIU_MASK    (0x1U << CRU_SOFTRST_CON69_ARESETN_DDR_SHAREMEM_BIU_SHIFT)   /* 0x00000080 */
#define CRU_SOFTRST_CON69_ARESETN_CENTER_S200_BIU_SHIFT    (10U)
#define CRU_SOFTRST_CON69_ARESETN_CENTER_S200_BIU_MASK     (0x1U << CRU_SOFTRST_CON69_ARESETN_CENTER_S200_BIU_SHIFT)    /* 0x00000400 */
#define CRU_SOFTRST_CON69_ARESETN_CENTER_S400_BIU_SHIFT    (11U)
#define CRU_SOFTRST_CON69_ARESETN_CENTER_S400_BIU_MASK     (0x1U << CRU_SOFTRST_CON69_ARESETN_CENTER_S400_BIU_SHIFT)    /* 0x00000800 */
#define CRU_SOFTRST_CON69_HRESETN_AHB2APB_SHIFT            (12U)
#define CRU_SOFTRST_CON69_HRESETN_AHB2APB_MASK             (0x1U << CRU_SOFTRST_CON69_HRESETN_AHB2APB_SHIFT)            /* 0x00001000 */
#define CRU_SOFTRST_CON69_HRESETN_CENTER_BIU_SHIFT         (13U)
#define CRU_SOFTRST_CON69_HRESETN_CENTER_BIU_MASK          (0x1U << CRU_SOFTRST_CON69_HRESETN_CENTER_BIU_SHIFT)         /* 0x00002000 */
#define CRU_SOFTRST_CON69_FRESETN_DDR_CM0_CORE_SHIFT       (14U)
#define CRU_SOFTRST_CON69_FRESETN_DDR_CM0_CORE_MASK        (0x1U << CRU_SOFTRST_CON69_FRESETN_DDR_CM0_CORE_SHIFT)       /* 0x00004000 */
/* SOFTRST_CON70 */
#define CRU_SOFTRST_CON70_OFFSET                           (0xB18U)
#define CRU_SOFTRST_CON70_RESETN_DDR_TIMER0_SHIFT          (0U)
#define CRU_SOFTRST_CON70_RESETN_DDR_TIMER0_MASK           (0x1U << CRU_SOFTRST_CON70_RESETN_DDR_TIMER0_SHIFT)          /* 0x00000001 */
#define CRU_SOFTRST_CON70_RESETN_DDR_TIMER1_SHIFT          (1U)
#define CRU_SOFTRST_CON70_RESETN_DDR_TIMER1_MASK           (0x1U << CRU_SOFTRST_CON70_RESETN_DDR_TIMER1_SHIFT)          /* 0x00000002 */
#define CRU_SOFTRST_CON70_TRESETN_WDT_DDR_SHIFT            (2U)
#define CRU_SOFTRST_CON70_TRESETN_WDT_DDR_MASK             (0x1U << CRU_SOFTRST_CON70_TRESETN_WDT_DDR_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON70_TRESETN_DDR_CM0_JTAG_SHIFT       (3U)
#define CRU_SOFTRST_CON70_TRESETN_DDR_CM0_JTAG_MASK        (0x1U << CRU_SOFTRST_CON70_TRESETN_DDR_CM0_JTAG_SHIFT)       /* 0x00000008 */
#define CRU_SOFTRST_CON70_PRESETN_CENTER_GRF_SHIFT         (5U)
#define CRU_SOFTRST_CON70_PRESETN_CENTER_GRF_MASK          (0x1U << CRU_SOFTRST_CON70_PRESETN_CENTER_GRF_SHIFT)         /* 0x00000020 */
#define CRU_SOFTRST_CON70_PRESETN_AHB2APB_SHIFT            (6U)
#define CRU_SOFTRST_CON70_PRESETN_AHB2APB_MASK             (0x1U << CRU_SOFTRST_CON70_PRESETN_AHB2APB_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON70_PRESETN_WDT_SHIFT                (7U)
#define CRU_SOFTRST_CON70_PRESETN_WDT_MASK                 (0x1U << CRU_SOFTRST_CON70_PRESETN_WDT_SHIFT)                /* 0x00000080 */
#define CRU_SOFTRST_CON70_PRESETN_TIMER_SHIFT              (8U)
#define CRU_SOFTRST_CON70_PRESETN_TIMER_MASK               (0x1U << CRU_SOFTRST_CON70_PRESETN_TIMER_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON70_PRESETN_DMA2DDR_SHIFT            (9U)
#define CRU_SOFTRST_CON70_PRESETN_DMA2DDR_MASK             (0x1U << CRU_SOFTRST_CON70_PRESETN_DMA2DDR_SHIFT)            /* 0x00000200 */
#define CRU_SOFTRST_CON70_PRESETN_SHAREMEM_SHIFT           (10U)
#define CRU_SOFTRST_CON70_PRESETN_SHAREMEM_MASK            (0x1U << CRU_SOFTRST_CON70_PRESETN_SHAREMEM_SHIFT)           /* 0x00000400 */
#define CRU_SOFTRST_CON70_PRESETN_CENTER_BIU_SHIFT         (11U)
#define CRU_SOFTRST_CON70_PRESETN_CENTER_BIU_MASK          (0x1U << CRU_SOFTRST_CON70_PRESETN_CENTER_BIU_SHIFT)         /* 0x00000800 */
#define CRU_SOFTRST_CON70_PRESETN_CENTER_CHANNEL_BIU_SHIFT (12U)
#define CRU_SOFTRST_CON70_PRESETN_CENTER_CHANNEL_BIU_MASK  (0x1U << CRU_SOFTRST_CON70_PRESETN_CENTER_CHANNEL_BIU_SHIFT) /* 0x00001000 */
/* SOFTRST_CON72 */
#define CRU_SOFTRST_CON72_OFFSET                           (0xB20U)
#define CRU_SOFTRST_CON72_PRESETN_USBDPGRF0_SHIFT          (1U)
#define CRU_SOFTRST_CON72_PRESETN_USBDPGRF0_MASK           (0x1U << CRU_SOFTRST_CON72_PRESETN_USBDPGRF0_SHIFT)          /* 0x00000002 */
#define CRU_SOFTRST_CON72_PRESETN_USBDPPHY0_SHIFT          (2U)
#define CRU_SOFTRST_CON72_PRESETN_USBDPPHY0_MASK           (0x1U << CRU_SOFTRST_CON72_PRESETN_USBDPPHY0_SHIFT)          /* 0x00000004 */
#define CRU_SOFTRST_CON72_PRESETN_USBDPGRF1_SHIFT          (3U)
#define CRU_SOFTRST_CON72_PRESETN_USBDPGRF1_MASK           (0x1U << CRU_SOFTRST_CON72_PRESETN_USBDPGRF1_SHIFT)          /* 0x00000008 */
#define CRU_SOFTRST_CON72_PRESETN_USBDPPHY1_SHIFT          (4U)
#define CRU_SOFTRST_CON72_PRESETN_USBDPPHY1_MASK           (0x1U << CRU_SOFTRST_CON72_PRESETN_USBDPPHY1_SHIFT)          /* 0x00000010 */
#define CRU_SOFTRST_CON72_PRESETN_HDPTX0_SHIFT             (5U)
#define CRU_SOFTRST_CON72_PRESETN_HDPTX0_MASK              (0x1U << CRU_SOFTRST_CON72_PRESETN_HDPTX0_SHIFT)             /* 0x00000020 */
#define CRU_SOFTRST_CON72_PRESETN_HDPTX1_SHIFT             (6U)
#define CRU_SOFTRST_CON72_PRESETN_HDPTX1_MASK              (0x1U << CRU_SOFTRST_CON72_PRESETN_HDPTX1_SHIFT)             /* 0x00000040 */
#define CRU_SOFTRST_CON72_PRESETN_APB2ASB_SLV_BOT_RIGHT_SHIFT (7U)
#define CRU_SOFTRST_CON72_PRESETN_APB2ASB_SLV_BOT_RIGHT_MASK (0x1U << CRU_SOFTRST_CON72_PRESETN_APB2ASB_SLV_BOT_RIGHT_SHIFT) /* 0x00000080 */
#define CRU_SOFTRST_CON72_PRESETN_USB2PHY_U3_0_GRF0_SHIFT  (8U)
#define CRU_SOFTRST_CON72_PRESETN_USB2PHY_U3_0_GRF0_MASK   (0x1U << CRU_SOFTRST_CON72_PRESETN_USB2PHY_U3_0_GRF0_SHIFT)  /* 0x00000100 */
#define CRU_SOFTRST_CON72_PRESETN_USB2PHY_U3_1_GRF0_SHIFT  (9U)
#define CRU_SOFTRST_CON72_PRESETN_USB2PHY_U3_1_GRF0_MASK   (0x1U << CRU_SOFTRST_CON72_PRESETN_USB2PHY_U3_1_GRF0_SHIFT)  /* 0x00000200 */
#define CRU_SOFTRST_CON72_PRESETN_USB2PHY_U2_0_GRF0_SHIFT  (10U)
#define CRU_SOFTRST_CON72_PRESETN_USB2PHY_U2_0_GRF0_MASK   (0x1U << CRU_SOFTRST_CON72_PRESETN_USB2PHY_U2_0_GRF0_SHIFT)  /* 0x00000400 */
#define CRU_SOFTRST_CON72_PRESETN_USB2PHY_U2_1_GRF0_SHIFT  (11U)
#define CRU_SOFTRST_CON72_PRESETN_USB2PHY_U2_1_GRF0_MASK   (0x1U << CRU_SOFTRST_CON72_PRESETN_USB2PHY_U2_1_GRF0_SHIFT)  /* 0x00000800 */
/* SOFTRST_CON73 */
#define CRU_SOFTRST_CON73_OFFSET                           (0xB24U)
#define CRU_SOFTRST_CON73_RESETN_HDMIHDP0_SHIFT            (12U)
#define CRU_SOFTRST_CON73_RESETN_HDMIHDP0_MASK             (0x1U << CRU_SOFTRST_CON73_RESETN_HDMIHDP0_SHIFT)            /* 0x00001000 */
#define CRU_SOFTRST_CON73_RESETN_HDMIHDP1_SHIFT            (13U)
#define CRU_SOFTRST_CON73_RESETN_HDMIHDP1_MASK             (0x1U << CRU_SOFTRST_CON73_RESETN_HDMIHDP1_SHIFT)            /* 0x00002000 */
/* SOFTRST_CON74 */
#define CRU_SOFTRST_CON74_OFFSET                           (0xB28U)
#define CRU_SOFTRST_CON74_ARESETN_VO1USB_TOP_BIU_SHIFT     (1U)
#define CRU_SOFTRST_CON74_ARESETN_VO1USB_TOP_BIU_MASK      (0x1U << CRU_SOFTRST_CON74_ARESETN_VO1USB_TOP_BIU_SHIFT)     /* 0x00000002 */
#define CRU_SOFTRST_CON74_HRESETN_VO1USB_TOP_BIU_SHIFT     (3U)
#define CRU_SOFTRST_CON74_HRESETN_VO1USB_TOP_BIU_MASK      (0x1U << CRU_SOFTRST_CON74_HRESETN_VO1USB_TOP_BIU_SHIFT)     /* 0x00000008 */
/* SOFTRST_CON75 */
#define CRU_SOFTRST_CON75_OFFSET                           (0xB2CU)
#define CRU_SOFTRST_CON75_HRESETN_SDIO_BIU_SHIFT           (1U)
#define CRU_SOFTRST_CON75_HRESETN_SDIO_BIU_MASK            (0x1U << CRU_SOFTRST_CON75_HRESETN_SDIO_BIU_SHIFT)           /* 0x00000002 */
#define CRU_SOFTRST_CON75_HRESETN_SDIO_SHIFT               (2U)
#define CRU_SOFTRST_CON75_HRESETN_SDIO_MASK                (0x1U << CRU_SOFTRST_CON75_HRESETN_SDIO_SHIFT)               /* 0x00000004 */
#define CRU_SOFTRST_CON75_RESETN_SDIO_SHIFT                (3U)
#define CRU_SOFTRST_CON75_RESETN_SDIO_MASK                 (0x1U << CRU_SOFTRST_CON75_RESETN_SDIO_SHIFT)                /* 0x00000008 */
/* SOFTRST_CON76 */
#define CRU_SOFTRST_CON76_OFFSET                           (0xB30U)
#define CRU_SOFTRST_CON76_HRESETN_RGA3_BIU_SHIFT           (2U)
#define CRU_SOFTRST_CON76_HRESETN_RGA3_BIU_MASK            (0x1U << CRU_SOFTRST_CON76_HRESETN_RGA3_BIU_SHIFT)           /* 0x00000004 */
#define CRU_SOFTRST_CON76_ARESETN_RGA3_BIU_SHIFT           (3U)
#define CRU_SOFTRST_CON76_ARESETN_RGA3_BIU_MASK            (0x1U << CRU_SOFTRST_CON76_ARESETN_RGA3_BIU_SHIFT)           /* 0x00000008 */
#define CRU_SOFTRST_CON76_HRESETN_RGA3_1_SHIFT             (4U)
#define CRU_SOFTRST_CON76_HRESETN_RGA3_1_MASK              (0x1U << CRU_SOFTRST_CON76_HRESETN_RGA3_1_SHIFT)             /* 0x00000010 */
#define CRU_SOFTRST_CON76_ARESETN_RGA3_1_SHIFT             (5U)
#define CRU_SOFTRST_CON76_ARESETN_RGA3_1_MASK              (0x1U << CRU_SOFTRST_CON76_ARESETN_RGA3_1_SHIFT)             /* 0x00000020 */
#define CRU_SOFTRST_CON76_RESETN_RGA3_1_CORE_SHIFT         (6U)
#define CRU_SOFTRST_CON76_RESETN_RGA3_1_CORE_MASK          (0x1U << CRU_SOFTRST_CON76_RESETN_RGA3_1_CORE_SHIFT)         /* 0x00000040 */
/* SOFTRST_CON77 */
#define CRU_SOFTRST_CON77_OFFSET                           (0xB34U)
#define CRU_SOFTRST_CON77_RESETN_REF_PIPE_PHY0_SHIFT       (6U)
#define CRU_SOFTRST_CON77_RESETN_REF_PIPE_PHY0_MASK        (0x1U << CRU_SOFTRST_CON77_RESETN_REF_PIPE_PHY0_SHIFT)       /* 0x00000040 */
#define CRU_SOFTRST_CON77_RESETN_REF_PIPE_PHY1_SHIFT       (7U)
#define CRU_SOFTRST_CON77_RESETN_REF_PIPE_PHY1_MASK        (0x1U << CRU_SOFTRST_CON77_RESETN_REF_PIPE_PHY1_SHIFT)       /* 0x00000080 */
#define CRU_SOFTRST_CON77_RESETN_REF_PIPE_PHY2_SHIFT       (8U)
#define CRU_SOFTRST_CON77_RESETN_REF_PIPE_PHY2_MASK        (0x1U << CRU_SOFTRST_CON77_RESETN_REF_PIPE_PHY2_SHIFT)       /* 0x00000100 */
/* GLB_CNT_TH */
#define CRU_GLB_CNT_TH_OFFSET                              (0xC00U)
#define CRU_GLB_CNT_TH_GLOBAL_RESET_COUNTER_THRESHOLD_SHIFT (0U)
#define CRU_GLB_CNT_TH_GLOBAL_RESET_COUNTER_THRESHOLD_MASK (0x3FFU << CRU_GLB_CNT_TH_GLOBAL_RESET_COUNTER_THRESHOLD_SHIFT) /* 0x000003FF */
/* GLBRST_ST */
#define CRU_GLBRST_ST_OFFSET                               (0xC04U)
#define CRU_GLBRST_ST_FIRST_GLBRST_REGISTER_RST_SHIFT      (0U)
#define CRU_GLBRST_ST_FIRST_GLBRST_REGISTER_RST_MASK       (0x1U << CRU_GLBRST_ST_FIRST_GLBRST_REGISTER_RST_SHIFT)      /* 0x00000001 */
#define CRU_GLBRST_ST_SECOND_GLBRST_REGISTER_RST_SHIFT     (1U)
#define CRU_GLBRST_ST_SECOND_GLBRST_REGISTER_RST_MASK      (0x1U << CRU_GLBRST_ST_SECOND_GLBRST_REGISTER_RST_SHIFT)     /* 0x00000002 */
#define CRU_GLBRST_ST_FIRST_GLBRST_TSADC_RST_SHIFT         (2U)
#define CRU_GLBRST_ST_FIRST_GLBRST_TSADC_RST_MASK          (0x1U << CRU_GLBRST_ST_FIRST_GLBRST_TSADC_RST_SHIFT)         /* 0x00000004 */
#define CRU_GLBRST_ST_SECOND_GLBRST_TSADC_RST_SHIFT        (3U)
#define CRU_GLBRST_ST_SECOND_GLBRST_TSADC_RST_MASK         (0x1U << CRU_GLBRST_ST_SECOND_GLBRST_TSADC_RST_SHIFT)        /* 0x00000008 */
#define CRU_GLBRST_ST_FIRST_GLBRST_WDT_RST_SHIFT           (4U)
#define CRU_GLBRST_ST_FIRST_GLBRST_WDT_RST_MASK            (0x1U << CRU_GLBRST_ST_FIRST_GLBRST_WDT_RST_SHIFT)           /* 0x00000010 */
#define CRU_GLBRST_ST_SECOND_GLBRST_WDT_RST_SHIFT          (5U)
#define CRU_GLBRST_ST_SECOND_GLBRST_WDT_RST_MASK           (0x1U << CRU_GLBRST_ST_SECOND_GLBRST_WDT_RST_SHIFT)          /* 0x00000020 */
#define CRU_GLBRST_ST_GLBRST_WDT_RST_SHIFT                 (6U)
#define CRU_GLBRST_ST_GLBRST_WDT_RST_MASK                  (0x1U << CRU_GLBRST_ST_GLBRST_WDT_RST_SHIFT)                 /* 0x00000040 */
#define CRU_GLBRST_ST_GLBRST_OSC_CHK_RST_SHIFT             (7U)
#define CRU_GLBRST_ST_GLBRST_OSC_CHK_RST_MASK              (0x1U << CRU_GLBRST_ST_GLBRST_OSC_CHK_RST_SHIFT)             /* 0x00000080 */
#define CRU_GLBRST_ST_GLBRST_PMUSGRF_CRC_CHK_RST_SHIFT     (8U)
#define CRU_GLBRST_ST_GLBRST_PMUSGRF_CRC_CHK_RST_MASK      (0x1U << CRU_GLBRST_ST_GLBRST_PMUSGRF_CRC_CHK_RST_SHIFT)     /* 0x00000100 */
#define CRU_GLBRST_ST_GLBRST_DSUSGRF_CRC_CHK_RST_SHIFT     (9U)
#define CRU_GLBRST_ST_GLBRST_DSUSGRF_CRC_CHK_RST_MASK      (0x1U << CRU_GLBRST_ST_GLBRST_DSUSGRF_CRC_CHK_RST_SHIFT)     /* 0x00000200 */
#define CRU_GLBRST_ST_GLBRST_SGRF_CRC_CHK_RST_SHIFT        (10U)
#define CRU_GLBRST_ST_GLBRST_SGRF_CRC_CHK_RST_MASK         (0x1U << CRU_GLBRST_ST_GLBRST_SGRF_CRC_CHK_RST_SHIFT)        /* 0x00000400 */
#define CRU_GLBRST_ST_GLBRST_WDT0_RST_SHIFT                (11U)
#define CRU_GLBRST_ST_GLBRST_WDT0_RST_MASK                 (0x1U << CRU_GLBRST_ST_GLBRST_WDT0_RST_SHIFT)                /* 0x00000800 */
#define CRU_GLBRST_ST_GLBRST_WDT1_RST_SHIFT                (12U)
#define CRU_GLBRST_ST_GLBRST_WDT1_RST_MASK                 (0x1U << CRU_GLBRST_ST_GLBRST_WDT1_RST_SHIFT)                /* 0x00001000 */
#define CRU_GLBRST_ST_GLBRST_WDT2_RST_SHIFT                (13U)
#define CRU_GLBRST_ST_GLBRST_WDT2_RST_MASK                 (0x1U << CRU_GLBRST_ST_GLBRST_WDT2_RST_SHIFT)                /* 0x00002000 */
#define CRU_GLBRST_ST_GLBRST_WDT3_RST_SHIFT                (14U)
#define CRU_GLBRST_ST_GLBRST_WDT3_RST_MASK                 (0x1U << CRU_GLBRST_ST_GLBRST_WDT3_RST_SHIFT)                /* 0x00004000 */
#define CRU_GLBRST_ST_GLBRST_WDT4_RST_SHIFT                (15U)
#define CRU_GLBRST_ST_GLBRST_WDT4_RST_MASK                 (0x1U << CRU_GLBRST_ST_GLBRST_WDT4_RST_SHIFT)                /* 0x00008000 */
/* GLB_SRST_FST_VALUE */
#define CRU_GLB_SRST_FST_VALUE_OFFSET                      (0xC08U)
#define CRU_GLB_SRST_FST_VALUE_GLB_SRSC_FIRST_VALUE_SHIFT  (0U)
#define CRU_GLB_SRST_FST_VALUE_GLB_SRSC_FIRST_VALUE_MASK   (0xFFFFU << CRU_GLB_SRST_FST_VALUE_GLB_SRSC_FIRST_VALUE_SHIFT) /* 0x0000FFFF */
/* GLB_SRST_SND_VALUE */
#define CRU_GLB_SRST_SND_VALUE_OFFSET                      (0xC0CU)
#define CRU_GLB_SRST_SND_VALUE_GLB_SRSC_SECOND_VALUE_SHIFT (0U)
#define CRU_GLB_SRST_SND_VALUE_GLB_SRSC_SECOND_VALUE_MASK  (0xFFFFU << CRU_GLB_SRST_SND_VALUE_GLB_SRSC_SECOND_VALUE_SHIFT) /* 0x0000FFFF */
/* GLB_RST_CON */
#define CRU_GLB_RST_CON_OFFSET                             (0xC10U)
#define CRU_GLB_RST_CON_TSADC_TRIG_GLBRST_SEL_SHIFT        (0U)
#define CRU_GLB_RST_CON_TSADC_TRIG_GLBRST_SEL_MASK         (0x1U << CRU_GLB_RST_CON_TSADC_TRIG_GLBRST_SEL_SHIFT)        /* 0x00000001 */
#define CRU_GLB_RST_CON_TSADC_TRIG_GLBRST_EN_SHIFT         (1U)
#define CRU_GLB_RST_CON_TSADC_TRIG_GLBRST_EN_MASK          (0x1U << CRU_GLB_RST_CON_TSADC_TRIG_GLBRST_EN_SHIFT)         /* 0x00000002 */
#define CRU_GLB_RST_CON_GLBRST_TRIG_PMU_SEL_SHIFT          (2U)
#define CRU_GLB_RST_CON_GLBRST_TRIG_PMU_SEL_MASK           (0x1U << CRU_GLB_RST_CON_GLBRST_TRIG_PMU_SEL_SHIFT)          /* 0x00000004 */
#define CRU_GLB_RST_CON_GLBRST_TRIG_PMU_EN_SHIFT           (3U)
#define CRU_GLB_RST_CON_GLBRST_TRIG_PMU_EN_MASK            (0x1U << CRU_GLB_RST_CON_GLBRST_TRIG_PMU_EN_SHIFT)           /* 0x00000008 */
#define CRU_GLB_RST_CON_WDT_TRIG_PMU_EN_SHIFT              (4U)
#define CRU_GLB_RST_CON_WDT_TRIG_PMU_EN_MASK               (0x1U << CRU_GLB_RST_CON_WDT_TRIG_PMU_EN_SHIFT)              /* 0x00000010 */
#define CRU_GLB_RST_CON_WDT_TRIG_GLBRST_EN_SHIFT           (6U)
#define CRU_GLB_RST_CON_WDT_TRIG_GLBRST_EN_MASK            (0x1U << CRU_GLB_RST_CON_WDT_TRIG_GLBRST_EN_SHIFT)           /* 0x00000040 */
#define CRU_GLB_RST_CON_OSC_CHK_TRIG_GLBRST_EN_SHIFT       (7U)
#define CRU_GLB_RST_CON_OSC_CHK_TRIG_GLBRST_EN_MASK        (0x1U << CRU_GLB_RST_CON_OSC_CHK_TRIG_GLBRST_EN_SHIFT)       /* 0x00000080 */
#define CRU_GLB_RST_CON_CRC_PMUSGRF_CHK_TRIG_GLBRST_EN_SHIFT (8U)
#define CRU_GLB_RST_CON_CRC_PMUSGRF_CHK_TRIG_GLBRST_EN_MASK (0x1U << CRU_GLB_RST_CON_CRC_PMUSGRF_CHK_TRIG_GLBRST_EN_SHIFT) /* 0x00000100 */
#define CRU_GLB_RST_CON_CRC_DSUSGRF_CHK_TRIG_GLBRST_EN_SHIFT (9U)
#define CRU_GLB_RST_CON_CRC_DSUSGRF_CHK_TRIG_GLBRST_EN_MASK (0x1U << CRU_GLB_RST_CON_CRC_DSUSGRF_CHK_TRIG_GLBRST_EN_SHIFT) /* 0x00000200 */
#define CRU_GLB_RST_CON_CRC_SGRF_CHK_TRIG_GLBRST_EN_SHIFT  (10U)
#define CRU_GLB_RST_CON_CRC_SGRF_CHK_TRIG_GLBRST_EN_MASK   (0x1U << CRU_GLB_RST_CON_CRC_SGRF_CHK_TRIG_GLBRST_EN_SHIFT)  /* 0x00000400 */
#define CRU_GLB_RST_CON_WDT_TRIG_GLBRST_SEL_SHIFT          (11U)
#define CRU_GLB_RST_CON_WDT_TRIG_GLBRST_SEL_MASK           (0x1U << CRU_GLB_RST_CON_WDT_TRIG_GLBRST_SEL_SHIFT)          /* 0x00000800 */
#define CRU_GLB_RST_CON_OSC_CHK_TRIG_GLBRST_SEL_SHIFT      (12U)
#define CRU_GLB_RST_CON_OSC_CHK_TRIG_GLBRST_SEL_MASK       (0x1U << CRU_GLB_RST_CON_OSC_CHK_TRIG_GLBRST_SEL_SHIFT)      /* 0x00001000 */
#define CRU_GLB_RST_CON_CRC_PMUSGRF_CHK_TRIG_GLBRST_SEL_SHIFT (13U)
#define CRU_GLB_RST_CON_CRC_PMUSGRF_CHK_TRIG_GLBRST_SEL_MASK (0x1U << CRU_GLB_RST_CON_CRC_PMUSGRF_CHK_TRIG_GLBRST_SEL_SHIFT) /* 0x00002000 */
#define CRU_GLB_RST_CON_CRC_DSUSGRF_CHK_TRIG_GLBRST_SEL_SHIFT (14U)
#define CRU_GLB_RST_CON_CRC_DSUSGRF_CHK_TRIG_GLBRST_SEL_MASK (0x1U << CRU_GLB_RST_CON_CRC_DSUSGRF_CHK_TRIG_GLBRST_SEL_SHIFT) /* 0x00004000 */
#define CRU_GLB_RST_CON_CRC_SGRF_CHK_TRIG_GLBRST_SEL_SHIFT (15U)
#define CRU_GLB_RST_CON_CRC_SGRF_CHK_TRIG_GLBRST_SEL_MASK  (0x1U << CRU_GLB_RST_CON_CRC_SGRF_CHK_TRIG_GLBRST_SEL_SHIFT) /* 0x00008000 */
/* SDIO_CON0 */
#define CRU_SDIO_CON0_OFFSET                               (0xC24U)
#define CRU_SDIO_CON0_SDIO_CON0_SHIFT                      (0U)
#define CRU_SDIO_CON0_SDIO_CON0_MASK                       (0xFFFFU << CRU_SDIO_CON0_SDIO_CON0_SHIFT)                   /* 0x0000FFFF */
/* SDIO_CON1 */
#define CRU_SDIO_CON1_OFFSET                               (0xC28U)
#define CRU_SDIO_CON1_SDIO_CON1_SHIFT                      (0U)
#define CRU_SDIO_CON1_SDIO_CON1_MASK                       (0xFFFFU << CRU_SDIO_CON1_SDIO_CON1_SHIFT)                   /* 0x0000FFFF */
/* SDMMC_CON0 */
#define CRU_SDMMC_CON0_OFFSET                              (0xC30U)
#define CRU_SDMMC_CON0_SDMMC_CON0_SHIFT                    (0U)
#define CRU_SDMMC_CON0_SDMMC_CON0_MASK                     (0xFFFFU << CRU_SDMMC_CON0_SDMMC_CON0_SHIFT)                 /* 0x0000FFFF */
/* SDMMC_CON1 */
#define CRU_SDMMC_CON1_OFFSET                              (0xC34U)
#define CRU_SDMMC_CON1_SDMMC_CON1_SHIFT                    (0U)
#define CRU_SDMMC_CON1_SDMMC_CON1_MASK                     (0xFFFFU << CRU_SDMMC_CON1_SDMMC_CON1_SHIFT)                 /* 0x0000FFFF */
/* PHYREF_ALT_GATE_CON */
#define CRU_PHYREF_ALT_GATE_CON_OFFSET                     (0xC38U)
#define CRU_PHYREF_ALT_GATE_CON_PHY0_REF_ALT_CLK_P_EN_SHIFT (0U)
#define CRU_PHYREF_ALT_GATE_CON_PHY0_REF_ALT_CLK_P_EN_MASK (0x1U << CRU_PHYREF_ALT_GATE_CON_PHY0_REF_ALT_CLK_P_EN_SHIFT) /* 0x00000001 */
#define CRU_PHYREF_ALT_GATE_CON_PHY0_REF_ALT_CLK_M_EN_SHIFT (1U)
#define CRU_PHYREF_ALT_GATE_CON_PHY0_REF_ALT_CLK_M_EN_MASK (0x1U << CRU_PHYREF_ALT_GATE_CON_PHY0_REF_ALT_CLK_M_EN_SHIFT) /* 0x00000002 */
#define CRU_PHYREF_ALT_GATE_CON_PHY1_REF_ALT_CLK_P_EN_SHIFT (2U)
#define CRU_PHYREF_ALT_GATE_CON_PHY1_REF_ALT_CLK_P_EN_MASK (0x1U << CRU_PHYREF_ALT_GATE_CON_PHY1_REF_ALT_CLK_P_EN_SHIFT) /* 0x00000004 */
#define CRU_PHYREF_ALT_GATE_CON_PHY1_REF_ALT_CLK_M_EN_SHIFT (3U)
#define CRU_PHYREF_ALT_GATE_CON_PHY1_REF_ALT_CLK_M_EN_MASK (0x1U << CRU_PHYREF_ALT_GATE_CON_PHY1_REF_ALT_CLK_M_EN_SHIFT) /* 0x00000008 */
/* CM0_GATEMASK_CON */
#define CRU_CM0_GATEMASK_CON_OFFSET                        (0xC3CU)
#define CRU_CM0_GATEMASK_CON_NPUCM0_DCLK_CM0S_EN_SHIFT     (0U)
#define CRU_CM0_GATEMASK_CON_NPUCM0_DCLK_CM0S_EN_MASK      (0x1U << CRU_CM0_GATEMASK_CON_NPUCM0_DCLK_CM0S_EN_SHIFT)     /* 0x00000001 */
#define CRU_CM0_GATEMASK_CON_NPUCM0_HCLK_CM0S_EN_SHIFT     (1U)
#define CRU_CM0_GATEMASK_CON_NPUCM0_HCLK_CM0S_EN_MASK      (0x1U << CRU_CM0_GATEMASK_CON_NPUCM0_HCLK_CM0S_EN_SHIFT)     /* 0x00000002 */
#define CRU_CM0_GATEMASK_CON_NPUCM0_SCLK_CM0S_EN_SHIFT     (2U)
#define CRU_CM0_GATEMASK_CON_NPUCM0_SCLK_CM0S_EN_MASK      (0x1U << CRU_CM0_GATEMASK_CON_NPUCM0_SCLK_CM0S_EN_SHIFT)     /* 0x00000004 */
#define CRU_CM0_GATEMASK_CON_DDRCM0_DCLK_CM0S_EN_SHIFT     (3U)
#define CRU_CM0_GATEMASK_CON_DDRCM0_DCLK_CM0S_EN_MASK      (0x1U << CRU_CM0_GATEMASK_CON_DDRCM0_DCLK_CM0S_EN_SHIFT)     /* 0x00000008 */
#define CRU_CM0_GATEMASK_CON_DDRCM0_HCLK_CM0S_EN_SHIFT     (4U)
#define CRU_CM0_GATEMASK_CON_DDRCM0_HCLK_CM0S_EN_MASK      (0x1U << CRU_CM0_GATEMASK_CON_DDRCM0_HCLK_CM0S_EN_SHIFT)     /* 0x00000010 */
#define CRU_CM0_GATEMASK_CON_DDRCM0_SCLK_CM0S_EN_SHIFT     (5U)
#define CRU_CM0_GATEMASK_CON_DDRCM0_SCLK_CM0S_EN_MASK      (0x1U << CRU_CM0_GATEMASK_CON_DDRCM0_SCLK_CM0S_EN_SHIFT)     /* 0x00000020 */
/* QCHANNEL_CON01 */
#define CRU_QCHANNEL_CON01_OFFSET                          (0xCA4U)
#define CRU_QCHANNEL_CON01_ACLK_GIC_QC_EN_SHIFT            (0U)
#define CRU_QCHANNEL_CON01_ACLK_GIC_QC_EN_MASK             (0x1U << CRU_QCHANNEL_CON01_ACLK_GIC_QC_EN_SHIFT)            /* 0x00000001 */
#define CRU_QCHANNEL_CON01_ACLK_GIC_QC_GATE_EN_SHIFT       (1U)
#define CRU_QCHANNEL_CON01_ACLK_GIC_QC_GATE_EN_MASK        (0x1U << CRU_QCHANNEL_CON01_ACLK_GIC_QC_GATE_EN_SHIFT)       /* 0x00000002 */
#define CRU_QCHANNEL_CON01_ACLK_GICADB_GIC2CORE_BUS_QC_EN_SHIFT (2U)
#define CRU_QCHANNEL_CON01_ACLK_GICADB_GIC2CORE_BUS_QC_EN_MASK (0x1U << CRU_QCHANNEL_CON01_ACLK_GICADB_GIC2CORE_BUS_QC_EN_SHIFT) /* 0x00000004 */
#define CRU_QCHANNEL_CON01_ACLK_GICADB_GIC2CORE_BUS_QC_GATE_EN_SHIFT (3U)
#define CRU_QCHANNEL_CON01_ACLK_GICADB_GIC2CORE_BUS_QC_GATE_EN_MASK (0x1U << CRU_QCHANNEL_CON01_ACLK_GICADB_GIC2CORE_BUS_QC_GATE_EN_SHIFT) /* 0x00000008 */
#define CRU_QCHANNEL_CON01_ACLK_PHP_GIC_ITS_QC_EN_SHIFT    (4U)
#define CRU_QCHANNEL_CON01_ACLK_PHP_GIC_ITS_QC_EN_MASK     (0x1U << CRU_QCHANNEL_CON01_ACLK_PHP_GIC_ITS_QC_EN_SHIFT)    /* 0x00000010 */
#define CRU_QCHANNEL_CON01_ACLK_PHP_GIC_ITS_QC_GATE_EN_SHIFT (5U)
#define CRU_QCHANNEL_CON01_ACLK_PHP_GIC_ITS_QC_GATE_EN_MASK (0x1U << CRU_QCHANNEL_CON01_ACLK_PHP_GIC_ITS_QC_GATE_EN_SHIFT) /* 0x00000020 */
#define CRU_QCHANNEL_CON01_CLK_GPU_QC_EN_SHIFT             (6U)
#define CRU_QCHANNEL_CON01_CLK_GPU_QC_EN_MASK              (0x1U << CRU_QCHANNEL_CON01_CLK_GPU_QC_EN_SHIFT)             /* 0x00000040 */
#define CRU_QCHANNEL_CON01_CLK_GPU_QC_GATE_EN_SHIFT        (7U)
#define CRU_QCHANNEL_CON01_CLK_GPU_QC_GATE_EN_MASK         (0x1U << CRU_QCHANNEL_CON01_CLK_GPU_QC_GATE_EN_SHIFT)        /* 0x00000080 */
/* SMOTH_DIVFREE_CON08 */
#define CRU_SMOTH_DIVFREE_CON08_OFFSET                     (0xCC0U)
#define CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_STEP_SHIFT     (0U)
#define CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_STEP_MASK      (0x1FU << CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_STEP_SHIFT)    /* 0x0000001F */
#define CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_SMDIV_CLK_OFF_SHIFT (13U)
#define CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_SMDIV_CLK_OFF_MASK (0x1U << CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_GATE_SMTH_EN_SHIFT (14U)
#define CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_GATE_SMTH_EN_MASK (0x1U << CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_BYPASS_SHIFT   (15U)
#define CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_BYPASS_MASK    (0x1U << CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_BYPASS_SHIFT)   /* 0x00008000 */
#define CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_FREQ_KEEP_SHIFT (16U)
#define CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_FREQ_KEEP_MASK (0xFFFFU << CRU_SMOTH_DIVFREE_CON08_ACLK_M0_GPU_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* SMOTH_DIVFREE_CON09 */
#define CRU_SMOTH_DIVFREE_CON09_OFFSET                     (0xCC4U)
#define CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_STEP_SHIFT     (0U)
#define CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_STEP_MASK      (0x1FU << CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_STEP_SHIFT)    /* 0x0000001F */
#define CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_SMDIV_CLK_OFF_SHIFT (13U)
#define CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_SMDIV_CLK_OFF_MASK (0x1U << CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_GATE_SMTH_EN_SHIFT (14U)
#define CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_GATE_SMTH_EN_MASK (0x1U << CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_BYPASS_SHIFT   (15U)
#define CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_BYPASS_MASK    (0x1U << CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_BYPASS_SHIFT)   /* 0x00008000 */
#define CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_FREQ_KEEP_SHIFT (16U)
#define CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_FREQ_KEEP_MASK (0xFFFFU << CRU_SMOTH_DIVFREE_CON09_ACLK_M1_GPU_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* SMOTH_DIVFREE_CON10 */
#define CRU_SMOTH_DIVFREE_CON10_OFFSET                     (0xCC8U)
#define CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_STEP_SHIFT     (0U)
#define CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_STEP_MASK      (0x1FU << CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_STEP_SHIFT)    /* 0x0000001F */
#define CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_SMDIV_CLK_OFF_SHIFT (13U)
#define CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_SMDIV_CLK_OFF_MASK (0x1U << CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_GATE_SMTH_EN_SHIFT (14U)
#define CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_GATE_SMTH_EN_MASK (0x1U << CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_BYPASS_SHIFT   (15U)
#define CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_BYPASS_MASK    (0x1U << CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_BYPASS_SHIFT)   /* 0x00008000 */
#define CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_FREQ_KEEP_SHIFT (16U)
#define CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_FREQ_KEEP_MASK (0xFFFFU << CRU_SMOTH_DIVFREE_CON10_ACLK_M2_GPU_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* SMOTH_DIVFREE_CON11 */
#define CRU_SMOTH_DIVFREE_CON11_OFFSET                     (0xCCCU)
#define CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_STEP_SHIFT     (0U)
#define CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_STEP_MASK      (0x1FU << CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_STEP_SHIFT)    /* 0x0000001F */
#define CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_SMDIV_CLK_OFF_SHIFT (13U)
#define CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_SMDIV_CLK_OFF_MASK (0x1U << CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_GATE_SMTH_EN_SHIFT (14U)
#define CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_GATE_SMTH_EN_MASK (0x1U << CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_BYPASS_SHIFT   (15U)
#define CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_BYPASS_MASK    (0x1U << CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_BYPASS_SHIFT)   /* 0x00008000 */
#define CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_FREQ_KEEP_SHIFT (16U)
#define CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_FREQ_KEEP_MASK (0xFFFFU << CRU_SMOTH_DIVFREE_CON11_ACLK_M3_GPU_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* SMOTH_DIVFREE_CON12 */
#define CRU_SMOTH_DIVFREE_CON12_OFFSET                     (0xCD0U)
#define CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_STEP_SHIFT (0U)
#define CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_STEP_MASK (0x1FU << CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_STEP_SHIFT) /* 0x0000001F */
#define CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_SMDIV_CLK_OFF_SHIFT (13U)
#define CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_SMDIV_CLK_OFF_MASK (0x1U << CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_GATE_SMTH_EN_SHIFT (14U)
#define CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_GATE_SMTH_EN_MASK (0x1U << CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_BYPASS_SHIFT (15U)
#define CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_BYPASS_MASK (0x1U << CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_BYPASS_SHIFT) /* 0x00008000 */
#define CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_FREQ_KEEP_SHIFT (16U)
#define CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_FREQ_KEEP_MASK (0xFFFFU << CRU_SMOTH_DIVFREE_CON12_CLK_RKNN_DSU0_SRC_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_TOP_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON0_OFFSET               (0xD00U)
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON0_ACLK_TOP_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON0_ACLK_TOP_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_TOP_ROOT_CON0_ACLK_TOP_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON0_ACLK_TOP_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON0_ACLK_TOP_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_TOP_ROOT_CON0_ACLK_TOP_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_TOP_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON1_OFFSET               (0xD04U)
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON1_ACLK_TOP_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON1_ACLK_TOP_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_TOP_ROOT_CON1_ACLK_TOP_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON1_ACLK_TOP_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON1_ACLK_TOP_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_TOP_ROOT_CON1_ACLK_TOP_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON1_ACLK_TOP_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON1_ACLK_TOP_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_TOP_ROOT_CON1_ACLK_TOP_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON1_ACLK_TOP_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_TOP_ROOT_CON1_ACLK_TOP_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_TOP_ROOT_CON1_ACLK_TOP_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_LOW_TOP_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON0_OFFSET           (0xD08U)
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON0_ACLK_LOW_TOP_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON0_ACLK_LOW_TOP_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON0_ACLK_LOW_TOP_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON0_ACLK_LOW_TOP_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON0_ACLK_LOW_TOP_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON0_ACLK_LOW_TOP_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_LOW_TOP_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON1_OFFSET           (0xD0CU)
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON1_ACLK_LOW_TOP_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON1_ACLK_LOW_TOP_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON1_ACLK_LOW_TOP_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON1_ACLK_LOW_TOP_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON1_ACLK_LOW_TOP_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON1_ACLK_LOW_TOP_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON1_ACLK_LOW_TOP_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON1_ACLK_LOW_TOP_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON1_ACLK_LOW_TOP_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON1_ACLK_LOW_TOP_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON1_ACLK_LOW_TOP_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_LOW_TOP_ROOT_CON1_ACLK_LOW_TOP_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_TOP_M400_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON0_OFFSET          (0xD10U)
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON0_ACLK_TOP_M400_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON0_ACLK_TOP_M400_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON0_ACLK_TOP_M400_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON0_ACLK_TOP_M400_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON0_ACLK_TOP_M400_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON0_ACLK_TOP_M400_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_TOP_M400_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON1_OFFSET          (0xD14U)
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON1_ACLK_TOP_M400_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON1_ACLK_TOP_M400_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON1_ACLK_TOP_M400_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON1_ACLK_TOP_M400_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON1_ACLK_TOP_M400_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON1_ACLK_TOP_M400_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON1_ACLK_TOP_M400_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON1_ACLK_TOP_M400_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON1_ACLK_TOP_M400_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON1_ACLK_TOP_M400_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON1_ACLK_TOP_M400_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_TOP_M400_ROOT_CON1_ACLK_TOP_M400_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_TOP_S400_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON0_OFFSET          (0xD18U)
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON0_ACLK_TOP_S400_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON0_ACLK_TOP_S400_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON0_ACLK_TOP_S400_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON0_ACLK_TOP_S400_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON0_ACLK_TOP_S400_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON0_ACLK_TOP_S400_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_TOP_S400_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON1_OFFSET          (0xD1CU)
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON1_ACLK_TOP_S400_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON1_ACLK_TOP_S400_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON1_ACLK_TOP_S400_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON1_ACLK_TOP_S400_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON1_ACLK_TOP_S400_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON1_ACLK_TOP_S400_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON1_ACLK_TOP_S400_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON1_ACLK_TOP_S400_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON1_ACLK_TOP_S400_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON1_ACLK_TOP_S400_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON1_ACLK_TOP_S400_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_TOP_S400_ROOT_CON1_ACLK_TOP_S400_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_BUS_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_OFFSET               (0xD20U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_ACLK_BUS_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_ACLK_BUS_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_BUS_ROOT_CON0_ACLK_BUS_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_ACLK_BUS_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON0_ACLK_BUS_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_BUS_ROOT_CON0_ACLK_BUS_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_BUS_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_OFFSET               (0xD24U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_ACLK_BUS_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_ACLK_BUS_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_BUS_ROOT_CON1_ACLK_BUS_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_ACLK_BUS_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_ACLK_BUS_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_BUS_ROOT_CON1_ACLK_BUS_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_ACLK_BUS_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_ACLK_BUS_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_BUS_ROOT_CON1_ACLK_BUS_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_ACLK_BUS_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_BUS_ROOT_CON1_ACLK_BUS_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_BUS_ROOT_CON1_ACLK_BUS_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_ISP1_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON0_OFFSET              (0xD28U)
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON0_ACLK_ISP1_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON0_ACLK_ISP1_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_ISP1_ROOT_CON0_ACLK_ISP1_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON0_ACLK_ISP1_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON0_ACLK_ISP1_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_ISP1_ROOT_CON0_ACLK_ISP1_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_ISP1_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON1_OFFSET              (0xD2CU)
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON1_ACLK_ISP1_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON1_ACLK_ISP1_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_ISP1_ROOT_CON1_ACLK_ISP1_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON1_ACLK_ISP1_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON1_ACLK_ISP1_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_ISP1_ROOT_CON1_ACLK_ISP1_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON1_ACLK_ISP1_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON1_ACLK_ISP1_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_ISP1_ROOT_CON1_ACLK_ISP1_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON1_ACLK_ISP1_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_ISP1_ROOT_CON1_ACLK_ISP1_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_ISP1_ROOT_CON1_ACLK_ISP1_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_CLK_RKNN_DSU0_CON0 */
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON0_OFFSET               (0xD30U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON0_CLK_RKNN_DSU0_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON0_CLK_RKNN_DSU0_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_CLK_RKNN_DSU0_CON0_CLK_RKNN_DSU0_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON0_CLK_RKNN_DSU0_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON0_CLK_RKNN_DSU0_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_CLK_RKNN_DSU0_CON0_CLK_RKNN_DSU0_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_RKNN_DSU0_CON1 */
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON1_OFFSET               (0xD34U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON1_CLK_RKNN_DSU0_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON1_CLK_RKNN_DSU0_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_CLK_RKNN_DSU0_CON1_CLK_RKNN_DSU0_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON1_CLK_RKNN_DSU0_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON1_CLK_RKNN_DSU0_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_CLK_RKNN_DSU0_CON1_CLK_RKNN_DSU0_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON1_CLK_RKNN_DSU0_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON1_CLK_RKNN_DSU0_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_CLK_RKNN_DSU0_CON1_CLK_RKNN_DSU0_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON1_CLK_RKNN_DSU0_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_CON1_CLK_RKNN_DSU0_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_CLK_RKNN_DSU0_CON1_CLK_RKNN_DSU0_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_RKNN_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_OFFSET              (0xD38U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_HCLK_RKNN_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_HCLK_RKNN_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_HCLK_RKNN_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_HCLK_RKNN_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_HCLK_RKNN_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_RKNN_ROOT_CON0_HCLK_RKNN_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_RKNN_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_OFFSET              (0xD3CU)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_HCLK_RKNN_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_HCLK_RKNN_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_HCLK_RKNN_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_HCLK_RKNN_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_HCLK_RKNN_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_HCLK_RKNN_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_HCLK_RKNN_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_HCLK_RKNN_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_HCLK_RKNN_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_HCLK_RKNN_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_HCLK_RKNN_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_RKNN_ROOT_CON1_HCLK_RKNN_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_NVM_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_OFFSET               (0xD40U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_ACLK_NVM_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_ACLK_NVM_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_NVM_ROOT_CON0_ACLK_NVM_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_ACLK_NVM_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON0_ACLK_NVM_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_NVM_ROOT_CON0_ACLK_NVM_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_NVM_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_OFFSET               (0xD44U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_ACLK_NVM_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_ACLK_NVM_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_NVM_ROOT_CON1_ACLK_NVM_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_ACLK_NVM_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_ACLK_NVM_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_NVM_ROOT_CON1_ACLK_NVM_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_ACLK_NVM_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_ACLK_NVM_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_NVM_ROOT_CON1_ACLK_NVM_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_ACLK_NVM_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_NVM_ROOT_CON1_ACLK_NVM_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_NVM_ROOT_CON1_ACLK_NVM_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_PHP_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_OFFSET               (0xD48U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_ACLK_PHP_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_ACLK_PHP_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_PHP_ROOT_CON0_ACLK_PHP_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_ACLK_PHP_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON0_ACLK_PHP_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_PHP_ROOT_CON0_ACLK_PHP_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_PHP_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_OFFSET               (0xD4CU)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_ACLK_PHP_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_ACLK_PHP_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_PHP_ROOT_CON1_ACLK_PHP_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_ACLK_PHP_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_ACLK_PHP_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_PHP_ROOT_CON1_ACLK_PHP_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_ACLK_PHP_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_ACLK_PHP_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_PHP_ROOT_CON1_ACLK_PHP_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_ACLK_PHP_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_PHP_ROOT_CON1_ACLK_PHP_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_PHP_ROOT_CON1_ACLK_PHP_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_RKVDEC0_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON0_OFFSET           (0xD50U)
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON0_ACLK_RKVDEC0_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON0_ACLK_RKVDEC0_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON0_ACLK_RKVDEC0_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON0_ACLK_RKVDEC0_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON0_ACLK_RKVDEC0_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON0_ACLK_RKVDEC0_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_RKVDEC0_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON1_OFFSET           (0xD54U)
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON1_ACLK_RKVDEC0_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON1_ACLK_RKVDEC0_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON1_ACLK_RKVDEC0_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON1_ACLK_RKVDEC0_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON1_ACLK_RKVDEC0_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON1_ACLK_RKVDEC0_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON1_ACLK_RKVDEC0_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON1_ACLK_RKVDEC0_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON1_ACLK_RKVDEC0_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON1_ACLK_RKVDEC0_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON1_ACLK_RKVDEC0_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_RKVDEC0_ROOT_CON1_ACLK_RKVDEC0_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_RKVDEC_CCU_CON0 */
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON0_OFFSET             (0xD58U)
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON0_ACLK_RKVDEC_CCU_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON0_ACLK_RKVDEC_CCU_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_RKVDEC_CCU_CON0_ACLK_RKVDEC_CCU_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON0_ACLK_RKVDEC_CCU_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON0_ACLK_RKVDEC_CCU_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_RKVDEC_CCU_CON0_ACLK_RKVDEC_CCU_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_RKVDEC_CCU_CON1 */
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON1_OFFSET             (0xD5CU)
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON1_ACLK_RKVDEC_CCU_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON1_ACLK_RKVDEC_CCU_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_RKVDEC_CCU_CON1_ACLK_RKVDEC_CCU_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON1_ACLK_RKVDEC_CCU_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON1_ACLK_RKVDEC_CCU_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_RKVDEC_CCU_CON1_ACLK_RKVDEC_CCU_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON1_ACLK_RKVDEC_CCU_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON1_ACLK_RKVDEC_CCU_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_RKVDEC_CCU_CON1_ACLK_RKVDEC_CCU_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON1_ACLK_RKVDEC_CCU_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_RKVDEC_CCU_CON1_ACLK_RKVDEC_CCU_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_RKVDEC_CCU_CON1_ACLK_RKVDEC_CCU_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_RKVDEC1_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON0_OFFSET           (0xD60U)
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON0_ACLK_RKVDEC1_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON0_ACLK_RKVDEC1_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON0_ACLK_RKVDEC1_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON0_ACLK_RKVDEC1_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON0_ACLK_RKVDEC1_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON0_ACLK_RKVDEC1_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_RKVDEC1_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON1_OFFSET           (0xD64U)
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON1_ACLK_RKVDEC1_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON1_ACLK_RKVDEC1_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON1_ACLK_RKVDEC1_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON1_ACLK_RKVDEC1_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON1_ACLK_RKVDEC1_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON1_ACLK_RKVDEC1_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON1_ACLK_RKVDEC1_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON1_ACLK_RKVDEC1_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON1_ACLK_RKVDEC1_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON1_ACLK_RKVDEC1_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON1_ACLK_RKVDEC1_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_RKVDEC1_ROOT_CON1_ACLK_RKVDEC1_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_USB_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_OFFSET               (0xD68U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_ACLK_USB_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_ACLK_USB_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_USB_ROOT_CON0_ACLK_USB_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_ACLK_USB_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON0_ACLK_USB_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_USB_ROOT_CON0_ACLK_USB_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_USB_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_OFFSET               (0xD6CU)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_ACLK_USB_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_ACLK_USB_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_USB_ROOT_CON1_ACLK_USB_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_ACLK_USB_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_ACLK_USB_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_USB_ROOT_CON1_ACLK_USB_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_ACLK_USB_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_ACLK_USB_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_USB_ROOT_CON1_ACLK_USB_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_ACLK_USB_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_USB_ROOT_CON1_ACLK_USB_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_USB_ROOT_CON1_ACLK_USB_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_VDPU_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON0_OFFSET              (0xD70U)
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON0_ACLK_VDPU_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON0_ACLK_VDPU_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VDPU_ROOT_CON0_ACLK_VDPU_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON0_ACLK_VDPU_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON0_ACLK_VDPU_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VDPU_ROOT_CON0_ACLK_VDPU_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_VDPU_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON1_OFFSET              (0xD74U)
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON1_ACLK_VDPU_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON1_ACLK_VDPU_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_VDPU_ROOT_CON1_ACLK_VDPU_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON1_ACLK_VDPU_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON1_ACLK_VDPU_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VDPU_ROOT_CON1_ACLK_VDPU_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON1_ACLK_VDPU_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON1_ACLK_VDPU_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VDPU_ROOT_CON1_ACLK_VDPU_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON1_ACLK_VDPU_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_VDPU_ROOT_CON1_ACLK_VDPU_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_VDPU_ROOT_CON1_ACLK_VDPU_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_VDPU_LOW_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON0_OFFSET          (0xD78U)
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON0_ACLK_VDPU_LOW_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON0_ACLK_VDPU_LOW_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON0_ACLK_VDPU_LOW_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON0_ACLK_VDPU_LOW_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON0_ACLK_VDPU_LOW_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON0_ACLK_VDPU_LOW_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_VDPU_LOW_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON1_OFFSET          (0xD7CU)
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON1_ACLK_VDPU_LOW_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON1_ACLK_VDPU_LOW_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON1_ACLK_VDPU_LOW_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON1_ACLK_VDPU_LOW_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON1_ACLK_VDPU_LOW_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON1_ACLK_VDPU_LOW_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON1_ACLK_VDPU_LOW_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON1_ACLK_VDPU_LOW_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON1_ACLK_VDPU_LOW_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON1_ACLK_VDPU_LOW_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON1_ACLK_VDPU_LOW_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_VDPU_LOW_ROOT_CON1_ACLK_VDPU_LOW_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_JPEG_DECODER_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON0_OFFSET      (0xD80U)
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON0_ACLK_JPEG_DECODER_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON0_ACLK_JPEG_DECODER_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON0_ACLK_JPEG_DECODER_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON0_ACLK_JPEG_DECODER_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON0_ACLK_JPEG_DECODER_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON0_ACLK_JPEG_DECODER_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1_OFFSET      (0xD84U)
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1_ACLK_JPEG_DECODER_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1_ACLK_JPEG_DECODER_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1_ACLK_JPEG_DECODER_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1_ACLK_JPEG_DECODER_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1_ACLK_JPEG_DECODER_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1_ACLK_JPEG_DECODER_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1_ACLK_JPEG_DECODER_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1_ACLK_JPEG_DECODER_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1_ACLK_JPEG_DECODER_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1_ACLK_JPEG_DECODER_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1_ACLK_JPEG_DECODER_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_JPEG_DECODER_ROOT_CON1_ACLK_JPEG_DECODER_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_RKVENC0_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON0_OFFSET           (0xD88U)
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON0_ACLK_RKVENC0_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON0_ACLK_RKVENC0_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON0_ACLK_RKVENC0_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON0_ACLK_RKVENC0_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON0_ACLK_RKVENC0_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON0_ACLK_RKVENC0_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_RKVENC0_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON1_OFFSET           (0xD8CU)
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON1_ACLK_RKVENC0_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON1_ACLK_RKVENC0_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON1_ACLK_RKVENC0_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON1_ACLK_RKVENC0_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON1_ACLK_RKVENC0_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON1_ACLK_RKVENC0_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON1_ACLK_RKVENC0_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON1_ACLK_RKVENC0_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON1_ACLK_RKVENC0_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON1_ACLK_RKVENC0_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON1_ACLK_RKVENC0_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_RKVENC0_ROOT_CON1_ACLK_RKVENC0_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_RKVENC1_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON0_OFFSET           (0xD90U)
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON0_ACLK_RKVENC1_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON0_ACLK_RKVENC1_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON0_ACLK_RKVENC1_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON0_ACLK_RKVENC1_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON0_ACLK_RKVENC1_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON0_ACLK_RKVENC1_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_RKVENC1_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON1_OFFSET           (0xD94U)
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON1_ACLK_RKVENC1_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON1_ACLK_RKVENC1_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON1_ACLK_RKVENC1_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON1_ACLK_RKVENC1_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON1_ACLK_RKVENC1_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON1_ACLK_RKVENC1_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON1_ACLK_RKVENC1_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON1_ACLK_RKVENC1_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON1_ACLK_RKVENC1_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON1_ACLK_RKVENC1_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON1_ACLK_RKVENC1_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_RKVENC1_ROOT_CON1_ACLK_RKVENC1_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_VI_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_OFFSET                (0xD98U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_ACLK_VI_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_ACLK_VI_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VI_ROOT_CON0_ACLK_VI_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_ACLK_VI_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON0_ACLK_VI_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VI_ROOT_CON0_ACLK_VI_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_VI_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_OFFSET                (0xD9CU)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_ACLK_VI_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_ACLK_VI_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_VI_ROOT_CON1_ACLK_VI_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_ACLK_VI_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_ACLK_VI_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VI_ROOT_CON1_ACLK_VI_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_ACLK_VI_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_ACLK_VI_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VI_ROOT_CON1_ACLK_VI_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_ACLK_VI_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_VI_ROOT_CON1_ACLK_VI_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_VI_ROOT_CON1_ACLK_VI_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_VOP_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_OFFSET               (0xDA0U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_ACLK_VOP_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_ACLK_VOP_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VOP_ROOT_CON0_ACLK_VOP_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_ACLK_VOP_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON0_ACLK_VOP_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VOP_ROOT_CON0_ACLK_VOP_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_VOP_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_OFFSET               (0xDA4U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_ACLK_VOP_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_ACLK_VOP_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_VOP_ROOT_CON1_ACLK_VOP_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_ACLK_VOP_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_ACLK_VOP_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VOP_ROOT_CON1_ACLK_VOP_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_ACLK_VOP_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_ACLK_VOP_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VOP_ROOT_CON1_ACLK_VOP_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_ACLK_VOP_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_VOP_ROOT_CON1_ACLK_VOP_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_VOP_ROOT_CON1_ACLK_VOP_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_VO0_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON0_OFFSET               (0xDA8U)
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON0_ACLK_VO0_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON0_ACLK_VO0_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VO0_ROOT_CON0_ACLK_VO0_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON0_ACLK_VO0_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON0_ACLK_VO0_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VO0_ROOT_CON0_ACLK_VO0_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_VO0_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON1_OFFSET               (0xDACU)
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON1_ACLK_VO0_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON1_ACLK_VO0_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_VO0_ROOT_CON1_ACLK_VO0_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON1_ACLK_VO0_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON1_ACLK_VO0_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VO0_ROOT_CON1_ACLK_VO0_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON1_ACLK_VO0_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON1_ACLK_VO0_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VO0_ROOT_CON1_ACLK_VO0_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON1_ACLK_VO0_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_VO0_ROOT_CON1_ACLK_VO0_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_VO0_ROOT_CON1_ACLK_VO0_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_HDCP1_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON0_OFFSET             (0xDB0U)
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON0_ACLK_HDCP1_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON0_ACLK_HDCP1_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_HDCP1_ROOT_CON0_ACLK_HDCP1_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON0_ACLK_HDCP1_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON0_ACLK_HDCP1_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_HDCP1_ROOT_CON0_ACLK_HDCP1_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_HDCP1_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON1_OFFSET             (0xDB4U)
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON1_ACLK_HDCP1_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON1_ACLK_HDCP1_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_HDCP1_ROOT_CON1_ACLK_HDCP1_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON1_ACLK_HDCP1_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON1_ACLK_HDCP1_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_HDCP1_ROOT_CON1_ACLK_HDCP1_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON1_ACLK_HDCP1_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON1_ACLK_HDCP1_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_HDCP1_ROOT_CON1_ACLK_HDCP1_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON1_ACLK_HDCP1_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_HDCP1_ROOT_CON1_ACLK_HDCP1_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_HDCP1_ROOT_CON1_ACLK_HDCP1_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_HDMIRX_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON0_OFFSET            (0xDB8U)
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON0_ACLK_HDMIRX_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON0_ACLK_HDMIRX_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON0_ACLK_HDMIRX_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON0_ACLK_HDMIRX_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON0_ACLK_HDMIRX_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON0_ACLK_HDMIRX_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_HDMIRX_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON1_OFFSET            (0xDBCU)
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON1_ACLK_HDMIRX_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON1_ACLK_HDMIRX_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON1_ACLK_HDMIRX_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON1_ACLK_HDMIRX_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON1_ACLK_HDMIRX_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON1_ACLK_HDMIRX_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON1_ACLK_HDMIRX_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON1_ACLK_HDMIRX_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON1_ACLK_HDMIRX_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON1_ACLK_HDMIRX_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON1_ACLK_HDMIRX_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_HDMIRX_ROOT_CON1_ACLK_HDMIRX_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_CLK_GPU_COREGROUP_CON0 */
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON0_OFFSET           (0xDC0U)
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON0_CLK_GPU_COREGROUP_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON0_CLK_GPU_COREGROUP_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_CLK_GPU_COREGROUP_CON0_CLK_GPU_COREGROUP_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON0_CLK_GPU_COREGROUP_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON0_CLK_GPU_COREGROUP_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_CLK_GPU_COREGROUP_CON0_CLK_GPU_COREGROUP_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_GPU_COREGROUP_CON1 */
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON1_OFFSET           (0xDC4U)
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON1_CLK_GPU_COREGROUP_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON1_CLK_GPU_COREGROUP_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_CLK_GPU_COREGROUP_CON1_CLK_GPU_COREGROUP_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON1_CLK_GPU_COREGROUP_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON1_CLK_GPU_COREGROUP_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_CLK_GPU_COREGROUP_CON1_CLK_GPU_COREGROUP_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON1_CLK_GPU_COREGROUP_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON1_CLK_GPU_COREGROUP_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_CLK_GPU_COREGROUP_CON1_CLK_GPU_COREGROUP_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON1_CLK_GPU_COREGROUP_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_CLK_GPU_COREGROUP_CON1_CLK_GPU_COREGROUP_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_CLK_GPU_COREGROUP_CON1_CLK_GPU_COREGROUP_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_AV1_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON0_OFFSET               (0xDE0U)
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON0_ACLK_AV1_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON0_ACLK_AV1_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_AV1_ROOT_CON0_ACLK_AV1_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON0_ACLK_AV1_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON0_ACLK_AV1_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_AV1_ROOT_CON0_ACLK_AV1_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_AV1_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON1_OFFSET               (0xDE4U)
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON1_ACLK_AV1_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON1_ACLK_AV1_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_AV1_ROOT_CON1_ACLK_AV1_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON1_ACLK_AV1_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON1_ACLK_AV1_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_AV1_ROOT_CON1_ACLK_AV1_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON1_ACLK_AV1_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON1_ACLK_AV1_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_AV1_ROOT_CON1_ACLK_AV1_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON1_ACLK_AV1_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_AV1_ROOT_CON1_ACLK_AV1_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_AV1_ROOT_CON1_ACLK_AV1_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_CENTER_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_OFFSET            (0xDE8U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_ACLK_CENTER_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_ACLK_CENTER_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_ACLK_CENTER_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_ACLK_CENTER_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_ACLK_CENTER_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_CENTER_ROOT_CON0_ACLK_CENTER_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_CENTER_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_OFFSET            (0xDECU)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_ACLK_CENTER_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_ACLK_CENTER_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_ACLK_CENTER_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_ACLK_CENTER_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_ACLK_CENTER_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_ACLK_CENTER_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_ACLK_CENTER_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_ACLK_CENTER_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_ACLK_CENTER_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_ACLK_CENTER_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_ACLK_CENTER_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_CENTER_ROOT_CON1_ACLK_CENTER_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_CENTER_LOW_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_OFFSET        (0xDF0U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_ACLK_CENTER_LOW_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_ACLK_CENTER_LOW_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_ACLK_CENTER_LOW_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_ACLK_CENTER_LOW_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_ACLK_CENTER_LOW_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON0_ACLK_CENTER_LOW_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_CENTER_LOW_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_OFFSET        (0xDF4U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_ACLK_CENTER_LOW_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_ACLK_CENTER_LOW_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_ACLK_CENTER_LOW_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_ACLK_CENTER_LOW_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_ACLK_CENTER_LOW_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_ACLK_CENTER_LOW_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_ACLK_CENTER_LOW_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_ACLK_CENTER_LOW_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_ACLK_CENTER_LOW_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_ACLK_CENTER_LOW_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_ACLK_CENTER_LOW_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_CENTER_LOW_ROOT_CON1_ACLK_CENTER_LOW_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_CENTER_S400_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON0_OFFSET       (0xDF8U)
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON0_ACLK_CENTER_S400_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON0_ACLK_CENTER_S400_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON0_ACLK_CENTER_S400_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON0_ACLK_CENTER_S400_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON0_ACLK_CENTER_S400_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON0_ACLK_CENTER_S400_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_CENTER_S400_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON1_OFFSET       (0xDFCU)
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON1_ACLK_CENTER_S400_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON1_ACLK_CENTER_S400_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON1_ACLK_CENTER_S400_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON1_ACLK_CENTER_S400_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON1_ACLK_CENTER_S400_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON1_ACLK_CENTER_S400_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON1_ACLK_CENTER_S400_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON1_ACLK_CENTER_S400_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON1_ACLK_CENTER_S400_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON1_ACLK_CENTER_S400_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON1_ACLK_CENTER_S400_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_CENTER_S400_ROOT_CON1_ACLK_CENTER_S400_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_VO1USB_TOP_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON0_OFFSET        (0xE00U)
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON0_ACLK_VO1USB_TOP_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON0_ACLK_VO1USB_TOP_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON0_ACLK_VO1USB_TOP_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON0_ACLK_VO1USB_TOP_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON0_ACLK_VO1USB_TOP_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON0_ACLK_VO1USB_TOP_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1_OFFSET        (0xE04U)
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1_ACLK_VO1USB_TOP_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1_ACLK_VO1USB_TOP_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1_ACLK_VO1USB_TOP_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1_ACLK_VO1USB_TOP_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1_ACLK_VO1USB_TOP_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1_ACLK_VO1USB_TOP_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1_ACLK_VO1USB_TOP_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1_ACLK_VO1USB_TOP_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1_ACLK_VO1USB_TOP_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1_ACLK_VO1USB_TOP_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1_ACLK_VO1USB_TOP_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_VO1USB_TOP_ROOT_CON1_ACLK_VO1USB_TOP_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_RGA3_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON0_OFFSET              (0xE08U)
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON0_ACLK_RGA3_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON0_ACLK_RGA3_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_RGA3_ROOT_CON0_ACLK_RGA3_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON0_ACLK_RGA3_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON0_ACLK_RGA3_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_RGA3_ROOT_CON0_ACLK_RGA3_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_RGA3_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON1_OFFSET              (0xE0CU)
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON1_ACLK_RGA3_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON1_ACLK_RGA3_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_RGA3_ROOT_CON1_ACLK_RGA3_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON1_ACLK_RGA3_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON1_ACLK_RGA3_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_RGA3_ROOT_CON1_ACLK_RGA3_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON1_ACLK_RGA3_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON1_ACLK_RGA3_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_RGA3_ROOT_CON1_ACLK_RGA3_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON1_ACLK_RGA3_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_RGA3_ROOT_CON1_ACLK_RGA3_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_RGA3_ROOT_CON1_ACLK_RGA3_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_AV1_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON0_OFFSET               (0xE10U)
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON0_PCLK_AV1_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON0_PCLK_AV1_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_AV1_ROOT_CON0_PCLK_AV1_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON0_PCLK_AV1_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON0_PCLK_AV1_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_AV1_ROOT_CON0_PCLK_AV1_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_AV1_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON1_OFFSET               (0xE14U)
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON1_PCLK_AV1_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON1_PCLK_AV1_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_PCLK_AV1_ROOT_CON1_PCLK_AV1_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON1_PCLK_AV1_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON1_PCLK_AV1_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_PCLK_AV1_ROOT_CON1_PCLK_AV1_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON1_PCLK_AV1_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON1_PCLK_AV1_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_PCLK_AV1_ROOT_CON1_PCLK_AV1_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON1_PCLK_AV1_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_PCLK_AV1_ROOT_CON1_PCLK_AV1_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_PCLK_AV1_ROOT_CON1_PCLK_AV1_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_ISP1_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON0_OFFSET              (0xE18U)
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON0_HCLK_ISP1_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON0_HCLK_ISP1_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_ISP1_ROOT_CON0_HCLK_ISP1_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON0_HCLK_ISP1_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON0_HCLK_ISP1_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_ISP1_ROOT_CON0_HCLK_ISP1_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_ISP1_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON1_OFFSET              (0xE1CU)
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON1_HCLK_ISP1_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON1_HCLK_ISP1_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_ISP1_ROOT_CON1_HCLK_ISP1_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON1_HCLK_ISP1_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON1_HCLK_ISP1_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_ISP1_ROOT_CON1_HCLK_ISP1_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON1_HCLK_ISP1_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON1_HCLK_ISP1_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_ISP1_ROOT_CON1_HCLK_ISP1_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON1_HCLK_ISP1_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_ISP1_ROOT_CON1_HCLK_ISP1_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_ISP1_ROOT_CON1_HCLK_ISP1_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_NPUTOP_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_OFFSET            (0xE20U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_PCLK_NPUTOP_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_PCLK_NPUTOP_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_PCLK_NPUTOP_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_PCLK_NPUTOP_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_PCLK_NPUTOP_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON0_PCLK_NPUTOP_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_NPUTOP_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_OFFSET            (0xE24U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_PCLK_NPUTOP_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_PCLK_NPUTOP_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_PCLK_NPUTOP_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_PCLK_NPUTOP_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_PCLK_NPUTOP_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_PCLK_NPUTOP_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_PCLK_NPUTOP_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_PCLK_NPUTOP_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_PCLK_NPUTOP_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_PCLK_NPUTOP_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_PCLK_NPUTOP_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_PCLK_NPUTOP_ROOT_CON1_PCLK_NPUTOP_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_NPU_CM0_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_OFFSET           (0xE28U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_HCLK_NPU_CM0_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_HCLK_NPU_CM0_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_HCLK_NPU_CM0_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_HCLK_NPU_CM0_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_HCLK_NPU_CM0_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON0_HCLK_NPU_CM0_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_NPU_CM0_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_OFFSET           (0xE2CU)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_HCLK_NPU_CM0_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_HCLK_NPU_CM0_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_HCLK_NPU_CM0_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_HCLK_NPU_CM0_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_HCLK_NPU_CM0_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_HCLK_NPU_CM0_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_HCLK_NPU_CM0_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_HCLK_NPU_CM0_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_HCLK_NPU_CM0_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_HCLK_NPU_CM0_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_HCLK_NPU_CM0_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_NPU_CM0_ROOT_CON1_HCLK_NPU_CM0_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_NVM_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_OFFSET               (0xE30U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_HCLK_NVM_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_HCLK_NVM_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_NVM_ROOT_CON0_HCLK_NVM_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_HCLK_NVM_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON0_HCLK_NVM_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_NVM_ROOT_CON0_HCLK_NVM_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_NVM_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_OFFSET               (0xE34U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_HCLK_NVM_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_HCLK_NVM_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_NVM_ROOT_CON1_HCLK_NVM_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_HCLK_NVM_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_HCLK_NVM_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_NVM_ROOT_CON1_HCLK_NVM_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_HCLK_NVM_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_HCLK_NVM_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_NVM_ROOT_CON1_HCLK_NVM_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_HCLK_NVM_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_NVM_ROOT_CON1_HCLK_NVM_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_NVM_ROOT_CON1_HCLK_NVM_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_PHP_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_OFFSET               (0xE38U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_PCLK_PHP_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_PCLK_PHP_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_PHP_ROOT_CON0_PCLK_PHP_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_PCLK_PHP_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON0_PCLK_PHP_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_PHP_ROOT_CON0_PCLK_PHP_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_PHP_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_OFFSET               (0xE3CU)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_PCLK_PHP_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_PCLK_PHP_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_PCLK_PHP_ROOT_CON1_PCLK_PHP_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_PCLK_PHP_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_PCLK_PHP_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_PCLK_PHP_ROOT_CON1_PCLK_PHP_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_PCLK_PHP_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_PCLK_PHP_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_PCLK_PHP_ROOT_CON1_PCLK_PHP_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_PCLK_PHP_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_PCLK_PHP_ROOT_CON1_PCLK_PHP_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_PCLK_PHP_ROOT_CON1_PCLK_PHP_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_PCIE_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON0_OFFSET              (0xE40U)
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON0_ACLK_PCIE_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON0_ACLK_PCIE_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_PCIE_ROOT_CON0_ACLK_PCIE_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON0_ACLK_PCIE_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON0_ACLK_PCIE_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_PCIE_ROOT_CON0_ACLK_PCIE_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_PCIE_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON1_OFFSET              (0xE44U)
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON1_ACLK_PCIE_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON1_ACLK_PCIE_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_PCIE_ROOT_CON1_ACLK_PCIE_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON1_ACLK_PCIE_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON1_ACLK_PCIE_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_PCIE_ROOT_CON1_ACLK_PCIE_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON1_ACLK_PCIE_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON1_ACLK_PCIE_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_PCIE_ROOT_CON1_ACLK_PCIE_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON1_ACLK_PCIE_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_PCIE_ROOT_CON1_ACLK_PCIE_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_PCIE_ROOT_CON1_ACLK_PCIE_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_RKVDEC0_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON0_OFFSET           (0xE48U)
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON0_HCLK_RKVDEC0_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON0_HCLK_RKVDEC0_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON0_HCLK_RKVDEC0_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON0_HCLK_RKVDEC0_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON0_HCLK_RKVDEC0_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON0_HCLK_RKVDEC0_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_RKVDEC0_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON1_OFFSET           (0xE4CU)
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON1_HCLK_RKVDEC0_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON1_HCLK_RKVDEC0_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON1_HCLK_RKVDEC0_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON1_HCLK_RKVDEC0_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON1_HCLK_RKVDEC0_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON1_HCLK_RKVDEC0_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON1_HCLK_RKVDEC0_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON1_HCLK_RKVDEC0_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON1_HCLK_RKVDEC0_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON1_HCLK_RKVDEC0_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON1_HCLK_RKVDEC0_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_RKVDEC0_ROOT_CON1_HCLK_RKVDEC0_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_RKVDEC1_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON0_OFFSET           (0xE50U)
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON0_HCLK_RKVDEC1_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON0_HCLK_RKVDEC1_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON0_HCLK_RKVDEC1_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON0_HCLK_RKVDEC1_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON0_HCLK_RKVDEC1_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON0_HCLK_RKVDEC1_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_RKVDEC1_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON1_OFFSET           (0xE54U)
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON1_HCLK_RKVDEC1_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON1_HCLK_RKVDEC1_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON1_HCLK_RKVDEC1_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON1_HCLK_RKVDEC1_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON1_HCLK_RKVDEC1_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON1_HCLK_RKVDEC1_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON1_HCLK_RKVDEC1_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON1_HCLK_RKVDEC1_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON1_HCLK_RKVDEC1_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON1_HCLK_RKVDEC1_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON1_HCLK_RKVDEC1_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_RKVDEC1_ROOT_CON1_HCLK_RKVDEC1_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_TOP_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_OFFSET               (0xE58U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_PCLK_TOP_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_PCLK_TOP_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_TOP_ROOT_CON0_PCLK_TOP_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_PCLK_TOP_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON0_PCLK_TOP_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_TOP_ROOT_CON0_PCLK_TOP_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_TOP_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_OFFSET               (0xE5CU)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_PCLK_TOP_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_PCLK_TOP_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_PCLK_TOP_ROOT_CON1_PCLK_TOP_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_PCLK_TOP_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_PCLK_TOP_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_PCLK_TOP_ROOT_CON1_PCLK_TOP_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_PCLK_TOP_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_PCLK_TOP_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_PCLK_TOP_ROOT_CON1_PCLK_TOP_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_PCLK_TOP_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_PCLK_TOP_ROOT_CON1_PCLK_TOP_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_PCLK_TOP_ROOT_CON1_PCLK_TOP_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_TOP_M500_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON0_OFFSET          (0xE60U)
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON0_ACLK_TOP_M500_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON0_ACLK_TOP_M500_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON0_ACLK_TOP_M500_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON0_ACLK_TOP_M500_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON0_ACLK_TOP_M500_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON0_ACLK_TOP_M500_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_TOP_M500_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON1_OFFSET          (0xE64U)
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON1_ACLK_TOP_M500_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON1_ACLK_TOP_M500_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON1_ACLK_TOP_M500_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON1_ACLK_TOP_M500_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON1_ACLK_TOP_M500_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON1_ACLK_TOP_M500_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON1_ACLK_TOP_M500_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON1_ACLK_TOP_M500_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON1_ACLK_TOP_M500_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON1_ACLK_TOP_M500_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON1_ACLK_TOP_M500_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_TOP_M500_ROOT_CON1_ACLK_TOP_M500_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_TOP_S200_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON0_OFFSET          (0xE68U)
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON0_ACLK_TOP_S200_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON0_ACLK_TOP_S200_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON0_ACLK_TOP_S200_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON0_ACLK_TOP_S200_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON0_ACLK_TOP_S200_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON0_ACLK_TOP_S200_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_TOP_S200_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON1_OFFSET          (0xE6CU)
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON1_ACLK_TOP_S200_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON1_ACLK_TOP_S200_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON1_ACLK_TOP_S200_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON1_ACLK_TOP_S200_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON1_ACLK_TOP_S200_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON1_ACLK_TOP_S200_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON1_ACLK_TOP_S200_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON1_ACLK_TOP_S200_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON1_ACLK_TOP_S200_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON1_ACLK_TOP_S200_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON1_ACLK_TOP_S200_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_TOP_S200_ROOT_CON1_ACLK_TOP_S200_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_USB_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_USB_ROOT_CON0_OFFSET               (0xE70U)
#define CRU_AUTOCS_HCLK_USB_ROOT_CON0_HCLK_USB_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_USB_ROOT_CON0_HCLK_USB_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_USB_ROOT_CON0_HCLK_USB_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_USB_ROOT_CON0_HCLK_USB_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_USB_ROOT_CON0_HCLK_USB_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_USB_ROOT_CON0_HCLK_USB_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_USB_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_USB_ROOT_CON1_OFFSET               (0xE74U)
#define CRU_AUTOCS_HCLK_USB_ROOT_CON1_HCLK_USB_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_USB_ROOT_CON1_HCLK_USB_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_USB_ROOT_CON1_HCLK_USB_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_USB_ROOT_CON1_HCLK_USB_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_USB_ROOT_CON1_HCLK_USB_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_USB_ROOT_CON1_HCLK_USB_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_USB_ROOT_CON1_HCLK_USB_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_USB_ROOT_CON1_HCLK_USB_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_USB_ROOT_CON1_HCLK_USB_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_USB_ROOT_CON1_HCLK_USB_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_USB_ROOT_CON1_HCLK_USB_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_USB_ROOT_CON1_HCLK_USB_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_VDPU_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON0_OFFSET              (0xE78U)
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON0_HCLK_VDPU_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON0_HCLK_VDPU_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VDPU_ROOT_CON0_HCLK_VDPU_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON0_HCLK_VDPU_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON0_HCLK_VDPU_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VDPU_ROOT_CON0_HCLK_VDPU_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_VDPU_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON1_OFFSET              (0xE7CU)
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON1_HCLK_VDPU_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON1_HCLK_VDPU_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_VDPU_ROOT_CON1_HCLK_VDPU_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON1_HCLK_VDPU_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON1_HCLK_VDPU_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VDPU_ROOT_CON1_HCLK_VDPU_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON1_HCLK_VDPU_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON1_HCLK_VDPU_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VDPU_ROOT_CON1_HCLK_VDPU_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON1_HCLK_VDPU_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_VDPU_ROOT_CON1_HCLK_VDPU_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_VDPU_ROOT_CON1_HCLK_VDPU_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_RKVENC0_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON0_OFFSET           (0xE80U)
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON0_HCLK_RKVENC0_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON0_HCLK_RKVENC0_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON0_HCLK_RKVENC0_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON0_HCLK_RKVENC0_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON0_HCLK_RKVENC0_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON0_HCLK_RKVENC0_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_RKVENC0_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON1_OFFSET           (0xE84U)
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON1_HCLK_RKVENC0_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON1_HCLK_RKVENC0_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON1_HCLK_RKVENC0_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON1_HCLK_RKVENC0_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON1_HCLK_RKVENC0_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON1_HCLK_RKVENC0_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON1_HCLK_RKVENC0_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON1_HCLK_RKVENC0_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON1_HCLK_RKVENC0_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON1_HCLK_RKVENC0_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON1_HCLK_RKVENC0_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_RKVENC0_ROOT_CON1_HCLK_RKVENC0_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_RKVENC1_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON0_OFFSET           (0xE88U)
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON0_HCLK_RKVENC1_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON0_HCLK_RKVENC1_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON0_HCLK_RKVENC1_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON0_HCLK_RKVENC1_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON0_HCLK_RKVENC1_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON0_HCLK_RKVENC1_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_RKVENC1_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON1_OFFSET           (0xE8CU)
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON1_HCLK_RKVENC1_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON1_HCLK_RKVENC1_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON1_HCLK_RKVENC1_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON1_HCLK_RKVENC1_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON1_HCLK_RKVENC1_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON1_HCLK_RKVENC1_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON1_HCLK_RKVENC1_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON1_HCLK_RKVENC1_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON1_HCLK_RKVENC1_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON1_HCLK_RKVENC1_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON1_HCLK_RKVENC1_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_RKVENC1_ROOT_CON1_HCLK_RKVENC1_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_VI_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_OFFSET                (0xE90U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_HCLK_VI_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_HCLK_VI_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VI_ROOT_CON0_HCLK_VI_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_HCLK_VI_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON0_HCLK_VI_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VI_ROOT_CON0_HCLK_VI_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_VI_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_OFFSET                (0xE94U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_HCLK_VI_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_HCLK_VI_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_VI_ROOT_CON1_HCLK_VI_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_HCLK_VI_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_HCLK_VI_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VI_ROOT_CON1_HCLK_VI_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_HCLK_VI_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_HCLK_VI_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VI_ROOT_CON1_HCLK_VI_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_HCLK_VI_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_VI_ROOT_CON1_HCLK_VI_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_VI_ROOT_CON1_HCLK_VI_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_VI_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_OFFSET                (0xE98U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_PCLK_VI_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_PCLK_VI_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_VI_ROOT_CON0_PCLK_VI_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_PCLK_VI_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON0_PCLK_VI_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_VI_ROOT_CON0_PCLK_VI_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_VI_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_OFFSET                (0xE9CU)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_PCLK_VI_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_PCLK_VI_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_PCLK_VI_ROOT_CON1_PCLK_VI_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_PCLK_VI_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_PCLK_VI_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_PCLK_VI_ROOT_CON1_PCLK_VI_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_PCLK_VI_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_PCLK_VI_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_PCLK_VI_ROOT_CON1_PCLK_VI_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_PCLK_VI_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_PCLK_VI_ROOT_CON1_PCLK_VI_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_PCLK_VI_ROOT_CON1_PCLK_VI_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_VOP_LOW_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON0_OFFSET           (0xEA0U)
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON0_ACLK_VOP_LOW_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON0_ACLK_VOP_LOW_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON0_ACLK_VOP_LOW_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON0_ACLK_VOP_LOW_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON0_ACLK_VOP_LOW_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON0_ACLK_VOP_LOW_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_VOP_LOW_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON1_OFFSET           (0xEA4U)
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON1_ACLK_VOP_LOW_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON1_ACLK_VOP_LOW_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON1_ACLK_VOP_LOW_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON1_ACLK_VOP_LOW_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON1_ACLK_VOP_LOW_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON1_ACLK_VOP_LOW_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON1_ACLK_VOP_LOW_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON1_ACLK_VOP_LOW_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON1_ACLK_VOP_LOW_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON1_ACLK_VOP_LOW_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON1_ACLK_VOP_LOW_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_VOP_LOW_ROOT_CON1_ACLK_VOP_LOW_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_VOP_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_OFFSET               (0xEA8U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_HCLK_VOP_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_HCLK_VOP_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VOP_ROOT_CON0_HCLK_VOP_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_HCLK_VOP_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON0_HCLK_VOP_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VOP_ROOT_CON0_HCLK_VOP_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_VOP_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_OFFSET               (0xEACU)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_HCLK_VOP_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_HCLK_VOP_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_VOP_ROOT_CON1_HCLK_VOP_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_HCLK_VOP_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_HCLK_VOP_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VOP_ROOT_CON1_HCLK_VOP_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_HCLK_VOP_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_HCLK_VOP_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VOP_ROOT_CON1_HCLK_VOP_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_HCLK_VOP_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_VOP_ROOT_CON1_HCLK_VOP_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_VOP_ROOT_CON1_HCLK_VOP_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_VOP_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_OFFSET               (0xEB0U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_PCLK_VOP_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_PCLK_VOP_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_VOP_ROOT_CON0_PCLK_VOP_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_PCLK_VOP_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON0_PCLK_VOP_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_VOP_ROOT_CON0_PCLK_VOP_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_VOP_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_OFFSET               (0xEB4U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_PCLK_VOP_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_PCLK_VOP_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_PCLK_VOP_ROOT_CON1_PCLK_VOP_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_PCLK_VOP_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_PCLK_VOP_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_PCLK_VOP_ROOT_CON1_PCLK_VOP_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_PCLK_VOP_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_PCLK_VOP_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_PCLK_VOP_ROOT_CON1_PCLK_VOP_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_PCLK_VOP_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_PCLK_VOP_ROOT_CON1_PCLK_VOP_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_PCLK_VOP_ROOT_CON1_PCLK_VOP_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_VO0_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_OFFSET               (0xEB8U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_HCLK_VO0_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_HCLK_VO0_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VO0_ROOT_CON0_HCLK_VO0_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_HCLK_VO0_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON0_HCLK_VO0_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VO0_ROOT_CON0_HCLK_VO0_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_VO0_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_OFFSET               (0xEBCU)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_HCLK_VO0_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_HCLK_VO0_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_VO0_ROOT_CON1_HCLK_VO0_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_HCLK_VO0_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_HCLK_VO0_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VO0_ROOT_CON1_HCLK_VO0_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_HCLK_VO0_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_HCLK_VO0_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VO0_ROOT_CON1_HCLK_VO0_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_HCLK_VO0_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_VO0_ROOT_CON1_HCLK_VO0_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_VO0_ROOT_CON1_HCLK_VO0_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_VO0_S_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON0_OFFSET             (0xEC0U)
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON0_HCLK_VO0_S_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON0_HCLK_VO0_S_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VO0_S_ROOT_CON0_HCLK_VO0_S_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON0_HCLK_VO0_S_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON0_HCLK_VO0_S_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VO0_S_ROOT_CON0_HCLK_VO0_S_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_VO0_S_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON1_OFFSET             (0xEC4U)
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON1_HCLK_VO0_S_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON1_HCLK_VO0_S_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_VO0_S_ROOT_CON1_HCLK_VO0_S_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON1_HCLK_VO0_S_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON1_HCLK_VO0_S_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VO0_S_ROOT_CON1_HCLK_VO0_S_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON1_HCLK_VO0_S_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON1_HCLK_VO0_S_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VO0_S_ROOT_CON1_HCLK_VO0_S_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON1_HCLK_VO0_S_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_VO0_S_ROOT_CON1_HCLK_VO0_S_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_VO0_S_ROOT_CON1_HCLK_VO0_S_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_VO0_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON0_OFFSET               (0xEC8U)
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON0_PCLK_VO0_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON0_PCLK_VO0_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_VO0_ROOT_CON0_PCLK_VO0_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON0_PCLK_VO0_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON0_PCLK_VO0_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_VO0_ROOT_CON0_PCLK_VO0_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_VO0_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON1_OFFSET               (0xECCU)
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON1_PCLK_VO0_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON1_PCLK_VO0_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_PCLK_VO0_ROOT_CON1_PCLK_VO0_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON1_PCLK_VO0_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON1_PCLK_VO0_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_PCLK_VO0_ROOT_CON1_PCLK_VO0_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON1_PCLK_VO0_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON1_PCLK_VO0_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_PCLK_VO0_ROOT_CON1_PCLK_VO0_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON1_PCLK_VO0_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_PCLK_VO0_ROOT_CON1_PCLK_VO0_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_PCLK_VO0_ROOT_CON1_PCLK_VO0_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_VO0_S_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON0_OFFSET             (0xED0U)
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON0_PCLK_VO0_S_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON0_PCLK_VO0_S_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_VO0_S_ROOT_CON0_PCLK_VO0_S_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON0_PCLK_VO0_S_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON0_PCLK_VO0_S_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_VO0_S_ROOT_CON0_PCLK_VO0_S_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_VO0_S_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON1_OFFSET             (0xED4U)
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON1_PCLK_VO0_S_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON1_PCLK_VO0_S_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_PCLK_VO0_S_ROOT_CON1_PCLK_VO0_S_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON1_PCLK_VO0_S_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON1_PCLK_VO0_S_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_PCLK_VO0_S_ROOT_CON1_PCLK_VO0_S_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON1_PCLK_VO0_S_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON1_PCLK_VO0_S_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_PCLK_VO0_S_ROOT_CON1_PCLK_VO0_S_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON1_PCLK_VO0_S_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_PCLK_VO0_S_ROOT_CON1_PCLK_VO0_S_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_PCLK_VO0_S_ROOT_CON1_PCLK_VO0_S_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_VO1_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_OFFSET               (0xED8U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_HCLK_VO1_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_HCLK_VO1_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VO1_ROOT_CON0_HCLK_VO1_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_HCLK_VO1_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON0_HCLK_VO1_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VO1_ROOT_CON0_HCLK_VO1_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_VO1_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_OFFSET               (0xEDCU)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_HCLK_VO1_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_HCLK_VO1_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_VO1_ROOT_CON1_HCLK_VO1_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_HCLK_VO1_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_HCLK_VO1_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VO1_ROOT_CON1_HCLK_VO1_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_HCLK_VO1_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_HCLK_VO1_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VO1_ROOT_CON1_HCLK_VO1_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_HCLK_VO1_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_VO1_ROOT_CON1_HCLK_VO1_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_VO1_ROOT_CON1_HCLK_VO1_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_VO1_S_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON0_OFFSET             (0xEE0U)
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON0_HCLK_VO1_S_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON0_HCLK_VO1_S_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VO1_S_ROOT_CON0_HCLK_VO1_S_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON0_HCLK_VO1_S_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON0_HCLK_VO1_S_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VO1_S_ROOT_CON0_HCLK_VO1_S_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_VO1_S_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON1_OFFSET             (0xEE4U)
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON1_HCLK_VO1_S_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON1_HCLK_VO1_S_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_VO1_S_ROOT_CON1_HCLK_VO1_S_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON1_HCLK_VO1_S_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON1_HCLK_VO1_S_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VO1_S_ROOT_CON1_HCLK_VO1_S_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON1_HCLK_VO1_S_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON1_HCLK_VO1_S_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VO1_S_ROOT_CON1_HCLK_VO1_S_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON1_HCLK_VO1_S_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_VO1_S_ROOT_CON1_HCLK_VO1_S_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_VO1_S_ROOT_CON1_HCLK_VO1_S_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_VO1_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_OFFSET               (0xEE8U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_PCLK_VO1_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_PCLK_VO1_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_VO1_ROOT_CON0_PCLK_VO1_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_PCLK_VO1_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON0_PCLK_VO1_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_VO1_ROOT_CON0_PCLK_VO1_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_VO1_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_OFFSET               (0xEECU)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_PCLK_VO1_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_PCLK_VO1_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_PCLK_VO1_ROOT_CON1_PCLK_VO1_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_PCLK_VO1_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_PCLK_VO1_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_PCLK_VO1_ROOT_CON1_PCLK_VO1_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_PCLK_VO1_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_PCLK_VO1_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_PCLK_VO1_ROOT_CON1_PCLK_VO1_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_PCLK_VO1_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_PCLK_VO1_ROOT_CON1_PCLK_VO1_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_PCLK_VO1_ROOT_CON1_PCLK_VO1_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_VO1_S_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON0_OFFSET             (0xEF0U)
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON0_PCLK_VO1_S_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON0_PCLK_VO1_S_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_VO1_S_ROOT_CON0_PCLK_VO1_S_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON0_PCLK_VO1_S_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON0_PCLK_VO1_S_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_VO1_S_ROOT_CON0_PCLK_VO1_S_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_VO1_S_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON1_OFFSET             (0xEF4U)
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON1_PCLK_VO1_S_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON1_PCLK_VO1_S_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_PCLK_VO1_S_ROOT_CON1_PCLK_VO1_S_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON1_PCLK_VO1_S_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON1_PCLK_VO1_S_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_PCLK_VO1_S_ROOT_CON1_PCLK_VO1_S_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON1_PCLK_VO1_S_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON1_PCLK_VO1_S_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_PCLK_VO1_S_ROOT_CON1_PCLK_VO1_S_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON1_PCLK_VO1_S_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_PCLK_VO1_S_ROOT_CON1_PCLK_VO1_S_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_PCLK_VO1_S_ROOT_CON1_PCLK_VO1_S_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_GPU_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON0_OFFSET               (0xEF8U)
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON0_PCLK_GPU_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON0_PCLK_GPU_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_GPU_ROOT_CON0_PCLK_GPU_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON0_PCLK_GPU_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON0_PCLK_GPU_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_GPU_ROOT_CON0_PCLK_GPU_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_GPU_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON1_OFFSET               (0xEFCU)
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON1_PCLK_GPU_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON1_PCLK_GPU_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_PCLK_GPU_ROOT_CON1_PCLK_GPU_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON1_PCLK_GPU_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON1_PCLK_GPU_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_PCLK_GPU_ROOT_CON1_PCLK_GPU_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON1_PCLK_GPU_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON1_PCLK_GPU_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_PCLK_GPU_ROOT_CON1_PCLK_GPU_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON1_PCLK_GPU_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_PCLK_GPU_ROOT_CON1_PCLK_GPU_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_PCLK_GPU_ROOT_CON1_PCLK_GPU_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_CENTER_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_OFFSET            (0xF00U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_HCLK_CENTER_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_HCLK_CENTER_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_HCLK_CENTER_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_HCLK_CENTER_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_HCLK_CENTER_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_CENTER_ROOT_CON0_HCLK_CENTER_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_CENTER_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_OFFSET            (0xF04U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_HCLK_CENTER_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_HCLK_CENTER_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_HCLK_CENTER_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_HCLK_CENTER_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_HCLK_CENTER_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_HCLK_CENTER_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_HCLK_CENTER_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_HCLK_CENTER_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_HCLK_CENTER_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_HCLK_CENTER_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_HCLK_CENTER_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_CENTER_ROOT_CON1_HCLK_CENTER_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_CENTER_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_OFFSET            (0xF08U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_PCLK_CENTER_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_PCLK_CENTER_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_PCLK_CENTER_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_PCLK_CENTER_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_PCLK_CENTER_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_CENTER_ROOT_CON0_PCLK_CENTER_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_CENTER_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_OFFSET            (0xF0CU)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_PCLK_CENTER_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_PCLK_CENTER_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_PCLK_CENTER_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_PCLK_CENTER_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_PCLK_CENTER_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_PCLK_CENTER_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_PCLK_CENTER_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_PCLK_CENTER_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_PCLK_CENTER_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_PCLK_CENTER_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_PCLK_CENTER_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_PCLK_CENTER_ROOT_CON1_PCLK_CENTER_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_CENTER_S200_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON0_OFFSET       (0xF10U)
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON0_ACLK_CENTER_S200_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON0_ACLK_CENTER_S200_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON0_ACLK_CENTER_S200_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON0_ACLK_CENTER_S200_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON0_ACLK_CENTER_S200_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON0_ACLK_CENTER_S200_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_CENTER_S200_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON1_OFFSET       (0xF14U)
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON1_ACLK_CENTER_S200_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON1_ACLK_CENTER_S200_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON1_ACLK_CENTER_S200_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON1_ACLK_CENTER_S200_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON1_ACLK_CENTER_S200_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON1_ACLK_CENTER_S200_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON1_ACLK_CENTER_S200_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON1_ACLK_CENTER_S200_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON1_ACLK_CENTER_S200_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON1_ACLK_CENTER_S200_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON1_ACLK_CENTER_S200_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_CENTER_S200_ROOT_CON1_ACLK_CENTER_S200_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_SDIO_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON0_OFFSET              (0xF18U)
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON0_HCLK_SDIO_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON0_HCLK_SDIO_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_SDIO_ROOT_CON0_HCLK_SDIO_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON0_HCLK_SDIO_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON0_HCLK_SDIO_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_SDIO_ROOT_CON0_HCLK_SDIO_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_SDIO_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON1_OFFSET              (0xF1CU)
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON1_HCLK_SDIO_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON1_HCLK_SDIO_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_SDIO_ROOT_CON1_HCLK_SDIO_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON1_HCLK_SDIO_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON1_HCLK_SDIO_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_SDIO_ROOT_CON1_HCLK_SDIO_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON1_HCLK_SDIO_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON1_HCLK_SDIO_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_SDIO_ROOT_CON1_HCLK_SDIO_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON1_HCLK_SDIO_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_SDIO_ROOT_CON1_HCLK_SDIO_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_SDIO_ROOT_CON1_HCLK_SDIO_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_RGA3_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON0_OFFSET              (0xF20U)
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON0_HCLK_RGA3_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON0_HCLK_RGA3_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_RGA3_ROOT_CON0_HCLK_RGA3_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON0_HCLK_RGA3_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON0_HCLK_RGA3_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_RGA3_ROOT_CON0_HCLK_RGA3_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_RGA3_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON1_OFFSET              (0xF24U)
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON1_HCLK_RGA3_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON1_HCLK_RGA3_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_RGA3_ROOT_CON1_HCLK_RGA3_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON1_HCLK_RGA3_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON1_HCLK_RGA3_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_RGA3_ROOT_CON1_HCLK_RGA3_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON1_HCLK_RGA3_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON1_HCLK_RGA3_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_RGA3_ROOT_CON1_HCLK_RGA3_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON1_HCLK_RGA3_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_RGA3_ROOT_CON1_HCLK_RGA3_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_RGA3_ROOT_CON1_HCLK_RGA3_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_VO1USB_TOP_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON0_OFFSET        (0xF28U)
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON0_HCLK_VO1USB_TOP_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON0_HCLK_VO1USB_TOP_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON0_HCLK_VO1USB_TOP_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON0_HCLK_VO1USB_TOP_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON0_HCLK_VO1USB_TOP_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON0_HCLK_VO1USB_TOP_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1_OFFSET        (0xF2CU)
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1_HCLK_VO1USB_TOP_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1_HCLK_VO1USB_TOP_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1_HCLK_VO1USB_TOP_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1_HCLK_VO1USB_TOP_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1_HCLK_VO1USB_TOP_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1_HCLK_VO1USB_TOP_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1_HCLK_VO1USB_TOP_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1_HCLK_VO1USB_TOP_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1_HCLK_VO1USB_TOP_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1_HCLK_VO1USB_TOP_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1_HCLK_VO1USB_TOP_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_VO1USB_TOP_ROOT_CON1_HCLK_VO1USB_TOP_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_TOP_M300_ROOT_CON0 */
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON0_OFFSET          (0xF30U)
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON0_ACLK_TOP_M300_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON0_ACLK_TOP_M300_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON0_ACLK_TOP_M300_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON0_ACLK_TOP_M300_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON0_ACLK_TOP_M300_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON0_ACLK_TOP_M300_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_TOP_M300_ROOT_CON1 */
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON1_OFFSET          (0xF34U)
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON1_ACLK_TOP_M300_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON1_ACLK_TOP_M300_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON1_ACLK_TOP_M300_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON1_ACLK_TOP_M300_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON1_ACLK_TOP_M300_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON1_ACLK_TOP_M300_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON1_ACLK_TOP_M300_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON1_ACLK_TOP_M300_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON1_ACLK_TOP_M300_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON1_ACLK_TOP_M300_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON1_ACLK_TOP_M300_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_ACLK_TOP_M300_ROOT_CON1_ACLK_TOP_M300_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_CLK_RKNN_DSU0_SRC_T_CON0 */
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON0_OFFSET         (0xF38U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON0_CLK_RKNN_DSU0_SRC_T_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON0_CLK_RKNN_DSU0_SRC_T_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON0_CLK_RKNN_DSU0_SRC_T_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON0_CLK_RKNN_DSU0_SRC_T_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON0_CLK_RKNN_DSU0_SRC_T_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON0_CLK_RKNN_DSU0_SRC_T_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1 */
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1_OFFSET         (0xF3CU)
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1_CLK_RKNN_DSU0_SRC_T_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1_CLK_RKNN_DSU0_SRC_T_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1_CLK_RKNN_DSU0_SRC_T_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1_CLK_RKNN_DSU0_SRC_T_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1_CLK_RKNN_DSU0_SRC_T_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1_CLK_RKNN_DSU0_SRC_T_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1_CLK_RKNN_DSU0_SRC_T_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1_CLK_RKNN_DSU0_SRC_T_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1_CLK_RKNN_DSU0_SRC_T_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1_CLK_RKNN_DSU0_SRC_T_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1_CLK_RKNN_DSU0_SRC_T_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_CLK_RKNN_DSU0_SRC_T_CON1_CLK_RKNN_DSU0_SRC_T_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_AUDIO_ROOT_CON0 */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_OFFSET             (0xF40U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_HCLK_AUDIO_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_HCLK_AUDIO_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_HCLK_AUDIO_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_HCLK_AUDIO_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_HCLK_AUDIO_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON0_HCLK_AUDIO_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_AUDIO_ROOT_CON1 */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_OFFSET             (0xF44U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_HCLK_AUDIO_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_HCLK_AUDIO_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_HCLK_AUDIO_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_HCLK_AUDIO_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_HCLK_AUDIO_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_HCLK_AUDIO_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_HCLK_AUDIO_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_HCLK_AUDIO_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_HCLK_AUDIO_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_HCLK_AUDIO_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_HCLK_AUDIO_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_HCLK_AUDIO_ROOT_CON1_HCLK_AUDIO_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_AUDIO_ROOT_CON0 */
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON0_OFFSET             (0xF48U)
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON0_PCLK_AUDIO_ROOT_IDLE_TH_SHIFT (0U)
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON0_PCLK_AUDIO_ROOT_IDLE_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_AUDIO_ROOT_CON0_PCLK_AUDIO_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON0_PCLK_AUDIO_ROOT_WAIT_TH_SHIFT (16U)
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON0_PCLK_AUDIO_ROOT_WAIT_TH_MASK (0xFFFFU << CRU_AUTOCS_PCLK_AUDIO_ROOT_CON0_PCLK_AUDIO_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_AUDIO_ROOT_CON1 */
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON1_OFFSET             (0xF4CU)
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON1_PCLK_AUDIO_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON1_PCLK_AUDIO_ROOT_AUTOCS_CTRL_MASK (0xFFFU << CRU_AUTOCS_PCLK_AUDIO_ROOT_CON1_PCLK_AUDIO_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON1_PCLK_AUDIO_ROOT_AUTOCS_EN_SHIFT (12U)
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON1_PCLK_AUDIO_ROOT_AUTOCS_EN_MASK (0x1U << CRU_AUTOCS_PCLK_AUDIO_ROOT_CON1_PCLK_AUDIO_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON1_PCLK_AUDIO_ROOT_SWITCH_EN_SHIFT (13U)
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON1_PCLK_AUDIO_ROOT_SWITCH_EN_MASK (0x1U << CRU_AUTOCS_PCLK_AUDIO_ROOT_CON1_PCLK_AUDIO_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON1_PCLK_AUDIO_ROOT_CLKSEL_CFG_SHIFT (14U)
#define CRU_AUTOCS_PCLK_AUDIO_ROOT_CON1_PCLK_AUDIO_ROOT_CLKSEL_CFG_MASK (0x3U << CRU_AUTOCS_PCLK_AUDIO_ROOT_CON1_PCLK_AUDIO_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/***************************************PHPTOPCRU****************************************/
/* PPLL_CON0 */
#define PHPTOPCRU_PPLL_CON0_OFFSET                         (0x200U)
#define PHPTOPCRU_PPLL_CON0_PPLL_M_SHIFT                   (0U)
#define PHPTOPCRU_PPLL_CON0_PPLL_M_MASK                    (0x3FFU << PHPTOPCRU_PPLL_CON0_PPLL_M_SHIFT)                 /* 0x000003FF */
#define PHPTOPCRU_PPLL_CON0_PPLL_BP_SHIFT                  (15U)
#define PHPTOPCRU_PPLL_CON0_PPLL_BP_MASK                   (0x1U << PHPTOPCRU_PPLL_CON0_PPLL_BP_SHIFT)                  /* 0x00008000 */
/* PPLL_CON1 */
#define PHPTOPCRU_PPLL_CON1_OFFSET                         (0x204U)
#define PHPTOPCRU_PPLL_CON1_PPLL_P_SHIFT                   (0U)
#define PHPTOPCRU_PPLL_CON1_PPLL_P_MASK                    (0x3FU << PHPTOPCRU_PPLL_CON1_PPLL_P_SHIFT)                  /* 0x0000003F */
#define PHPTOPCRU_PPLL_CON1_PPLL_S_SHIFT                   (6U)
#define PHPTOPCRU_PPLL_CON1_PPLL_S_MASK                    (0x7U << PHPTOPCRU_PPLL_CON1_PPLL_S_SHIFT)                   /* 0x000001C0 */
#define PHPTOPCRU_PPLL_CON1_PPLL_RESETB_SHIFT              (13U)
#define PHPTOPCRU_PPLL_CON1_PPLL_RESETB_MASK               (0x1U << PHPTOPCRU_PPLL_CON1_PPLL_RESETB_SHIFT)              /* 0x00002000 */
/* PPLL_CON2 */
#define PHPTOPCRU_PPLL_CON2_OFFSET                         (0x208U)
#define PHPTOPCRU_PPLL_CON2_PPLL_K_SHIFT                   (0U)
#define PHPTOPCRU_PPLL_CON2_PPLL_K_MASK                    (0xFFFFU << PHPTOPCRU_PPLL_CON2_PPLL_K_SHIFT)                /* 0x0000FFFF */
/* PPLL_CON3 */
#define PHPTOPCRU_PPLL_CON3_OFFSET                         (0x20CU)
#define PHPTOPCRU_PPLL_CON3_PPLL_MFR_SHIFT                 (0U)
#define PHPTOPCRU_PPLL_CON3_PPLL_MFR_MASK                  (0xFFU << PHPTOPCRU_PPLL_CON3_PPLL_MFR_SHIFT)                /* 0x000000FF */
#define PHPTOPCRU_PPLL_CON3_PPLL_MRR_SHIFT                 (8U)
#define PHPTOPCRU_PPLL_CON3_PPLL_MRR_MASK                  (0x3FU << PHPTOPCRU_PPLL_CON3_PPLL_MRR_SHIFT)                /* 0x00003F00 */
#define PHPTOPCRU_PPLL_CON3_PPLL_SEL_PF_SHIFT              (14U)
#define PHPTOPCRU_PPLL_CON3_PPLL_SEL_PF_MASK               (0x3U << PHPTOPCRU_PPLL_CON3_PPLL_SEL_PF_SHIFT)              /* 0x0000C000 */
/* PPLL_CON4 */
#define PHPTOPCRU_PPLL_CON4_OFFSET                         (0x210U)
#define PHPTOPCRU_PPLL_CON4_PPLL_SSCG_EN_SHIFT             (0U)
#define PHPTOPCRU_PPLL_CON4_PPLL_SSCG_EN_MASK              (0x1U << PHPTOPCRU_PPLL_CON4_PPLL_SSCG_EN_SHIFT)             /* 0x00000001 */
#define PHPTOPCRU_PPLL_CON4_PPLL_AFC_ENB_SHIFT             (3U)
#define PHPTOPCRU_PPLL_CON4_PPLL_AFC_ENB_MASK              (0x1U << PHPTOPCRU_PPLL_CON4_PPLL_AFC_ENB_SHIFT)             /* 0x00000008 */
#define PHPTOPCRU_PPLL_CON4_PPLL_EXTAFC_SHIFT              (4U)
#define PHPTOPCRU_PPLL_CON4_PPLL_EXTAFC_MASK               (0x1FU << PHPTOPCRU_PPLL_CON4_PPLL_EXTAFC_SHIFT)             /* 0x000001F0 */
#define PHPTOPCRU_PPLL_CON4_PPLL_FEED_EN_SHIFT             (14U)
#define PHPTOPCRU_PPLL_CON4_PPLL_FEED_EN_MASK              (0x1U << PHPTOPCRU_PPLL_CON4_PPLL_FEED_EN_SHIFT)             /* 0x00004000 */
#define PHPTOPCRU_PPLL_CON4_PPLL_FSEL_SHIFT                (15U)
#define PHPTOPCRU_PPLL_CON4_PPLL_FSEL_MASK                 (0x1U << PHPTOPCRU_PPLL_CON4_PPLL_FSEL_SHIFT)                /* 0x00008000 */
/* PPLL_CON5 */
#define PHPTOPCRU_PPLL_CON5_OFFSET                         (0x214U)
#define PHPTOPCRU_PPLL_CON5_PPLL_FOUT_MASK_SHIFT           (0U)
#define PHPTOPCRU_PPLL_CON5_PPLL_FOUT_MASK_MASK            (0x1U << PHPTOPCRU_PPLL_CON5_PPLL_FOUT_MASK_SHIFT)           /* 0x00000001 */
/* PPLL_CON6 */
#define PHPTOPCRU_PPLL_CON6_OFFSET                         (0x218U)
#define PHPTOPCRU_PPLL_CON6_PPLL_AFC_CODE_SHIFT            (10U)
#define PHPTOPCRU_PPLL_CON6_PPLL_AFC_CODE_MASK             (0x1FU << PHPTOPCRU_PPLL_CON6_PPLL_AFC_CODE_SHIFT)           /* 0x00007C00 */
#define PHPTOPCRU_PPLL_CON6_PPLL_LOCK_SHIFT                (15U)
#define PHPTOPCRU_PPLL_CON6_PPLL_LOCK_MASK                 (0x1U << PHPTOPCRU_PPLL_CON6_PPLL_LOCK_SHIFT)                /* 0x00008000 */
/* GATE_CON00 */
#define PHPTOPCRU_GATE_CON00_OFFSET                        (0x800U)
#define PHPTOPCRU_GATE_CON00_PCLK_PHPTOP_CRU_EN_SHIFT      (1U)
#define PHPTOPCRU_GATE_CON00_PCLK_PHPTOP_CRU_EN_MASK       (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PHPTOP_CRU_EN_SHIFT)      /* 0x00000002 */
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_GRF0_EN_SHIFT (2U)
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_GRF0_EN_MASK (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_GRF0_EN_SHIFT) /* 0x00000004 */
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_GRF1_EN_SHIFT (3U)
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_GRF1_EN_MASK (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_GRF1_EN_SHIFT) /* 0x00000008 */
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_GRF2_EN_SHIFT (4U)
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_GRF2_EN_MASK (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_GRF2_EN_SHIFT) /* 0x00000010 */
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_PHY0_EN_SHIFT (5U)
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_PHY0_EN_MASK (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_PHY0_EN_SHIFT) /* 0x00000020 */
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_PHY1_EN_SHIFT (6U)
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_PHY1_EN_MASK (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_PHY1_EN_SHIFT) /* 0x00000040 */
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_PHY2_EN_SHIFT (7U)
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_PHY2_EN_MASK (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PCIE_COMBO_PIPE_PHY2_EN_SHIFT) /* 0x00000080 */
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE3_PHY_EN_SHIFT       (8U)
#define PHPTOPCRU_GATE_CON00_PCLK_PCIE3_PHY_EN_MASK        (0x1U << PHPTOPCRU_GATE_CON00_PCLK_PCIE3_PHY_EN_SHIFT)       /* 0x00000100 */
#define PHPTOPCRU_GATE_CON00_PCLK_APB2ASB_SLV_CHIP_TOP_EN_SHIFT (9U)
#define PHPTOPCRU_GATE_CON00_PCLK_APB2ASB_SLV_CHIP_TOP_EN_MASK (0x1U << PHPTOPCRU_GATE_CON00_PCLK_APB2ASB_SLV_CHIP_TOP_EN_SHIFT) /* 0x00000200 */
/* SOFTRST_CON00 */
#define PHPTOPCRU_SOFTRST_CON00_OFFSET                     (0xA00U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PHPTOP_CRU_SHIFT   (1U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PHPTOP_CRU_MASK    (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_PHPTOP_CRU_SHIFT)   /* 0x00000002 */
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_GRF0_SHIFT (2U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_GRF0_MASK (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_GRF0_SHIFT) /* 0x00000004 */
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_GRF1_SHIFT (3U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_GRF1_MASK (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_GRF1_SHIFT) /* 0x00000008 */
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_GRF2_SHIFT (4U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_GRF2_MASK (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_GRF2_SHIFT) /* 0x00000010 */
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_PHY0_SHIFT (5U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_PHY0_MASK (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_PHY0_SHIFT) /* 0x00000020 */
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_PHY1_SHIFT (6U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_PHY1_MASK (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_PHY1_SHIFT) /* 0x00000040 */
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_PHY2_SHIFT (7U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_PHY2_MASK (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE_COMBO_PIPE_PHY2_SHIFT) /* 0x00000080 */
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE3_PHY_SHIFT    (8U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE3_PHY_MASK     (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_PCIE3_PHY_SHIFT)    /* 0x00000100 */
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_APB2ASB_SLV_CHIP_TOP_SHIFT (9U)
#define PHPTOPCRU_SOFTRST_CON00_PRESETN_APB2ASB_SLV_CHIP_TOP_MASK (0x1U << PHPTOPCRU_SOFTRST_CON00_PRESETN_APB2ASB_SLV_CHIP_TOP_SHIFT) /* 0x00000200 */
#define PHPTOPCRU_SOFTRST_CON00_RESETN_PCIE3_PHY_SHIFT     (10U)
#define PHPTOPCRU_SOFTRST_CON00_RESETN_PCIE3_PHY_MASK      (0x1U << PHPTOPCRU_SOFTRST_CON00_RESETN_PCIE3_PHY_SHIFT)     /* 0x00000400 */
/***************************************SECURECRU****************************************/
/* CLKSEL_CON00 */
#define SECURECRU_CLKSEL_CON00_OFFSET                      (0x300U)
#define SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_58M_SRC_DIV_SHIFT (0U)
#define SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_58M_SRC_DIV_MASK (0x7U << SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_58M_SRC_DIV_SHIFT) /* 0x00000007 */
#define SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_116M_SRC_DIV_SHIFT (3U)
#define SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_116M_SRC_DIV_MASK (0x7U << SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_116M_SRC_DIV_SHIFT) /* 0x00000038 */
#define SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_175M_SRC_DIV_SHIFT (6U)
#define SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_175M_SRC_DIV_MASK (0x7U << SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_175M_SRC_DIV_SHIFT) /* 0x000001C0 */
#define SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_233M_SRC_DIV_SHIFT (9U)
#define SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_233M_SRC_DIV_MASK (0x7U << SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_233M_SRC_DIV_SHIFT) /* 0x00000E00 */
#define SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_350M_SRC_DIV_SHIFT (12U)
#define SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_350M_SRC_DIV_MASK (0x7U << SECURECRU_CLKSEL_CON00_CLK_MATRIX_SEC_350M_SRC_DIV_SHIFT) /* 0x00007000 */
/* CLKSEL_CON01 */
#define SECURECRU_CLKSEL_CON01_OFFSET                      (0x304U)
#define SECURECRU_CLKSEL_CON01_ACLK_SECURE_NS_ROOT_SEL_SHIFT (0U)
#define SECURECRU_CLKSEL_CON01_ACLK_SECURE_NS_ROOT_SEL_MASK (0x3U << SECURECRU_CLKSEL_CON01_ACLK_SECURE_NS_ROOT_SEL_SHIFT) /* 0x00000003 */
#define SECURECRU_CLKSEL_CON01_HCLK_SECURE_NS_ROOT_SEL_SHIFT (2U)
#define SECURECRU_CLKSEL_CON01_HCLK_SECURE_NS_ROOT_SEL_MASK (0x3U << SECURECRU_CLKSEL_CON01_HCLK_SECURE_NS_ROOT_SEL_SHIFT) /* 0x0000000C */
#define SECURECRU_CLKSEL_CON01_ACLK_SECURE_S_ROOT_SEL_SHIFT (4U)
#define SECURECRU_CLKSEL_CON01_ACLK_SECURE_S_ROOT_SEL_MASK (0x3U << SECURECRU_CLKSEL_CON01_ACLK_SECURE_S_ROOT_SEL_SHIFT) /* 0x00000030 */
#define SECURECRU_CLKSEL_CON01_HCLK_SECURE_S_ROOT_SEL_SHIFT (6U)
#define SECURECRU_CLKSEL_CON01_HCLK_SECURE_S_ROOT_SEL_MASK (0x3U << SECURECRU_CLKSEL_CON01_HCLK_SECURE_S_ROOT_SEL_SHIFT) /* 0x000000C0 */
#define SECURECRU_CLKSEL_CON01_PCLK_SECURE_S_ROOT_SEL_SHIFT (8U)
#define SECURECRU_CLKSEL_CON01_PCLK_SECURE_S_ROOT_SEL_MASK (0x3U << SECURECRU_CLKSEL_CON01_PCLK_SECURE_S_ROOT_SEL_SHIFT) /* 0x00000300 */
#define SECURECRU_CLKSEL_CON01_CLK_CRYPTO_CORE_SEL_SHIFT   (10U)
#define SECURECRU_CLKSEL_CON01_CLK_CRYPTO_CORE_SEL_MASK    (0x3U << SECURECRU_CLKSEL_CON01_CLK_CRYPTO_CORE_SEL_SHIFT)   /* 0x00000C00 */
#define SECURECRU_CLKSEL_CON01_CLK_CRYPTO_PKA_SEL_SHIFT    (12U)
#define SECURECRU_CLKSEL_CON01_CLK_CRYPTO_PKA_SEL_MASK     (0x3U << SECURECRU_CLKSEL_CON01_CLK_CRYPTO_PKA_SEL_SHIFT)    /* 0x00003000 */
#define SECURECRU_CLKSEL_CON01_CLK_CRYPTO_RNG_SEL_SHIFT    (14U)
#define SECURECRU_CLKSEL_CON01_CLK_CRYPTO_RNG_SEL_MASK     (0x3U << SECURECRU_CLKSEL_CON01_CLK_CRYPTO_RNG_SEL_SHIFT)    /* 0x0000C000 */
/* CLKSEL_CON02 */
#define SECURECRU_CLKSEL_CON02_OFFSET                      (0x308U)
#define SECURECRU_CLKSEL_CON02_CLK_SCRYPTO_CORE_SEL_SHIFT  (0U)
#define SECURECRU_CLKSEL_CON02_CLK_SCRYPTO_CORE_SEL_MASK   (0x3U << SECURECRU_CLKSEL_CON02_CLK_SCRYPTO_CORE_SEL_SHIFT)  /* 0x00000003 */
#define SECURECRU_CLKSEL_CON02_CLK_SCRYPTO_PKA_SEL_SHIFT   (2U)
#define SECURECRU_CLKSEL_CON02_CLK_SCRYPTO_PKA_SEL_MASK    (0x3U << SECURECRU_CLKSEL_CON02_CLK_SCRYPTO_PKA_SEL_SHIFT)   /* 0x0000000C */
#define SECURECRU_CLKSEL_CON02_CLK_SCRYPTO_RNG_SEL_SHIFT   (4U)
#define SECURECRU_CLKSEL_CON02_CLK_SCRYPTO_RNG_SEL_MASK    (0x3U << SECURECRU_CLKSEL_CON02_CLK_SCRYPTO_RNG_SEL_SHIFT)   /* 0x00000030 */
#define SECURECRU_CLKSEL_CON02_CLK_KEYLADDER_CORE_SEL_SHIFT (6U)
#define SECURECRU_CLKSEL_CON02_CLK_KEYLADDER_CORE_SEL_MASK (0x3U << SECURECRU_CLKSEL_CON02_CLK_KEYLADDER_CORE_SEL_SHIFT) /* 0x000000C0 */
#define SECURECRU_CLKSEL_CON02_CLK_KEYLADDER_RNG_SEL_SHIFT (8U)
#define SECURECRU_CLKSEL_CON02_CLK_KEYLADDER_RNG_SEL_MASK  (0x3U << SECURECRU_CLKSEL_CON02_CLK_KEYLADDER_RNG_SEL_SHIFT) /* 0x00000300 */
#define SECURECRU_CLKSEL_CON02_CLK_STIMER_ROOT_SEL_SHIFT   (10U)
#define SECURECRU_CLKSEL_CON02_CLK_STIMER_ROOT_SEL_MASK    (0x1U << SECURECRU_CLKSEL_CON02_CLK_STIMER_ROOT_SEL_SHIFT)   /* 0x00000400 */
/* CLKSEL_CON03 */
#define SECURECRU_CLKSEL_CON03_OFFSET                      (0x30CU)
#define SECURECRU_CLKSEL_CON03_DCLK_SDMMC_BUFFER_DIV_SHIFT (0U)
#define SECURECRU_CLKSEL_CON03_DCLK_SDMMC_BUFFER_DIV_MASK  (0x1FU << SECURECRU_CLKSEL_CON03_DCLK_SDMMC_BUFFER_DIV_SHIFT) /* 0x0000001F */
#define SECURECRU_CLKSEL_CON03_DCLK_SDMMC_BUFFER_SEL_SHIFT (5U)
#define SECURECRU_CLKSEL_CON03_DCLK_SDMMC_BUFFER_SEL_MASK  (0x1U << SECURECRU_CLKSEL_CON03_DCLK_SDMMC_BUFFER_SEL_SHIFT) /* 0x00000020 */
#define SECURECRU_CLKSEL_CON03_CCLK_SRC_SDMMC_DIV_SHIFT    (6U)
#define SECURECRU_CLKSEL_CON03_CCLK_SRC_SDMMC_DIV_MASK     (0x3FU << SECURECRU_CLKSEL_CON03_CCLK_SRC_SDMMC_DIV_SHIFT)   /* 0x00000FC0 */
#define SECURECRU_CLKSEL_CON03_CCLK_SRC_SDMMC_SEL_SHIFT    (12U)
#define SECURECRU_CLKSEL_CON03_CCLK_SRC_SDMMC_SEL_MASK     (0x3U << SECURECRU_CLKSEL_CON03_CCLK_SRC_SDMMC_SEL_SHIFT)    /* 0x00003000 */
/* GATE_CON00 */
#define SECURECRU_GATE_CON00_OFFSET                        (0x800U)
#define SECURECRU_GATE_CON00_CLK_MATRIX_SEC_50M_SRC_EN_SHIFT (0U)
#define SECURECRU_GATE_CON00_CLK_MATRIX_SEC_50M_SRC_EN_MASK (0x1U << SECURECRU_GATE_CON00_CLK_MATRIX_SEC_50M_SRC_EN_SHIFT) /* 0x00000001 */
#define SECURECRU_GATE_CON00_CLK_MATRIX_SEC_100M_SRC_EN_SHIFT (1U)
#define SECURECRU_GATE_CON00_CLK_MATRIX_SEC_100M_SRC_EN_MASK (0x1U << SECURECRU_GATE_CON00_CLK_MATRIX_SEC_100M_SRC_EN_SHIFT) /* 0x00000002 */
#define SECURECRU_GATE_CON00_CLK_MATRIX_SEC_175M_SRC_EN_SHIFT (2U)
#define SECURECRU_GATE_CON00_CLK_MATRIX_SEC_175M_SRC_EN_MASK (0x1U << SECURECRU_GATE_CON00_CLK_MATRIX_SEC_175M_SRC_EN_SHIFT) /* 0x00000004 */
#define SECURECRU_GATE_CON00_CLK_MATRIX_SEC_200M_SRC_EN_SHIFT (3U)
#define SECURECRU_GATE_CON00_CLK_MATRIX_SEC_200M_SRC_EN_MASK (0x1U << SECURECRU_GATE_CON00_CLK_MATRIX_SEC_200M_SRC_EN_SHIFT) /* 0x00000008 */
#define SECURECRU_GATE_CON00_CLK_MATRIX_SEC_333M_SRC_EN_SHIFT (4U)
#define SECURECRU_GATE_CON00_CLK_MATRIX_SEC_333M_SRC_EN_MASK (0x1U << SECURECRU_GATE_CON00_CLK_MATRIX_SEC_333M_SRC_EN_SHIFT) /* 0x00000010 */
#define SECURECRU_GATE_CON00_ACLK_SECURE_NS_ROOT_EN_SHIFT  (5U)
#define SECURECRU_GATE_CON00_ACLK_SECURE_NS_ROOT_EN_MASK   (0x1U << SECURECRU_GATE_CON00_ACLK_SECURE_NS_ROOT_EN_SHIFT)  /* 0x00000020 */
#define SECURECRU_GATE_CON00_HCLK_SECURE_NS_ROOT_EN_SHIFT  (6U)
#define SECURECRU_GATE_CON00_HCLK_SECURE_NS_ROOT_EN_MASK   (0x1U << SECURECRU_GATE_CON00_HCLK_SECURE_NS_ROOT_EN_SHIFT)  /* 0x00000040 */
#define SECURECRU_GATE_CON00_ACLK_SECURE_S_ROOT_EN_SHIFT   (7U)
#define SECURECRU_GATE_CON00_ACLK_SECURE_S_ROOT_EN_MASK    (0x1U << SECURECRU_GATE_CON00_ACLK_SECURE_S_ROOT_EN_SHIFT)   /* 0x00000080 */
#define SECURECRU_GATE_CON00_HCLK_SECURE_S_ROOT_EN_SHIFT   (8U)
#define SECURECRU_GATE_CON00_HCLK_SECURE_S_ROOT_EN_MASK    (0x1U << SECURECRU_GATE_CON00_HCLK_SECURE_S_ROOT_EN_SHIFT)   /* 0x00000100 */
#define SECURECRU_GATE_CON00_PCLK_SECURE_S_ROOT_EN_SHIFT   (9U)
#define SECURECRU_GATE_CON00_PCLK_SECURE_S_ROOT_EN_MASK    (0x1U << SECURECRU_GATE_CON00_PCLK_SECURE_S_ROOT_EN_SHIFT)   /* 0x00000200 */
#define SECURECRU_GATE_CON00_ACLK_SECURE_NS_BIU_EN_SHIFT   (10U)
#define SECURECRU_GATE_CON00_ACLK_SECURE_NS_BIU_EN_MASK    (0x1U << SECURECRU_GATE_CON00_ACLK_SECURE_NS_BIU_EN_SHIFT)   /* 0x00000400 */
#define SECURECRU_GATE_CON00_HCLK_SECURE_NS_BIU_EN_SHIFT   (11U)
#define SECURECRU_GATE_CON00_HCLK_SECURE_NS_BIU_EN_MASK    (0x1U << SECURECRU_GATE_CON00_HCLK_SECURE_NS_BIU_EN_SHIFT)   /* 0x00000800 */
#define SECURECRU_GATE_CON00_ACLK_SECURE_S_BIU_EN_SHIFT    (12U)
#define SECURECRU_GATE_CON00_ACLK_SECURE_S_BIU_EN_MASK     (0x1U << SECURECRU_GATE_CON00_ACLK_SECURE_S_BIU_EN_SHIFT)    /* 0x00001000 */
#define SECURECRU_GATE_CON00_HCLK_SECURE_S_BIU_EN_SHIFT    (13U)
#define SECURECRU_GATE_CON00_HCLK_SECURE_S_BIU_EN_MASK     (0x1U << SECURECRU_GATE_CON00_HCLK_SECURE_S_BIU_EN_SHIFT)    /* 0x00002000 */
#define SECURECRU_GATE_CON00_PCLK_SECURE_S_BIU_EN_SHIFT    (14U)
#define SECURECRU_GATE_CON00_PCLK_SECURE_S_BIU_EN_MASK     (0x1U << SECURECRU_GATE_CON00_PCLK_SECURE_S_BIU_EN_SHIFT)    /* 0x00004000 */
#define SECURECRU_GATE_CON00_CLK_CRYPTO_CORE_EN_SHIFT      (15U)
#define SECURECRU_GATE_CON00_CLK_CRYPTO_CORE_EN_MASK       (0x1U << SECURECRU_GATE_CON00_CLK_CRYPTO_CORE_EN_SHIFT)      /* 0x00008000 */
/* GATE_CON01 */
#define SECURECRU_GATE_CON01_OFFSET                        (0x804U)
#define SECURECRU_GATE_CON01_CLK_CRYPTO_PKA_EN_SHIFT       (0U)
#define SECURECRU_GATE_CON01_CLK_CRYPTO_PKA_EN_MASK        (0x1U << SECURECRU_GATE_CON01_CLK_CRYPTO_PKA_EN_SHIFT)       /* 0x00000001 */
#define SECURECRU_GATE_CON01_CLK_CRYPTO_RNG_EN_SHIFT       (1U)
#define SECURECRU_GATE_CON01_CLK_CRYPTO_RNG_EN_MASK        (0x1U << SECURECRU_GATE_CON01_CLK_CRYPTO_RNG_EN_SHIFT)       /* 0x00000002 */
#define SECURECRU_GATE_CON01_ACLK_CRYPTO_EN_SHIFT          (2U)
#define SECURECRU_GATE_CON01_ACLK_CRYPTO_EN_MASK           (0x1U << SECURECRU_GATE_CON01_ACLK_CRYPTO_EN_SHIFT)          /* 0x00000004 */
#define SECURECRU_GATE_CON01_HCLK_CRYPTO_EN_SHIFT          (3U)
#define SECURECRU_GATE_CON01_HCLK_CRYPTO_EN_MASK           (0x1U << SECURECRU_GATE_CON01_HCLK_CRYPTO_EN_SHIFT)          /* 0x00000008 */
#define SECURECRU_GATE_CON01_CLK_SCRYPTO_CORE_EN_SHIFT     (4U)
#define SECURECRU_GATE_CON01_CLK_SCRYPTO_CORE_EN_MASK      (0x1U << SECURECRU_GATE_CON01_CLK_SCRYPTO_CORE_EN_SHIFT)     /* 0x00000010 */
#define SECURECRU_GATE_CON01_CLK_SCRYPTO_PKA_EN_SHIFT      (5U)
#define SECURECRU_GATE_CON01_CLK_SCRYPTO_PKA_EN_MASK       (0x1U << SECURECRU_GATE_CON01_CLK_SCRYPTO_PKA_EN_SHIFT)      /* 0x00000020 */
#define SECURECRU_GATE_CON01_CLK_SCRYPTO_RNG_EN_SHIFT      (6U)
#define SECURECRU_GATE_CON01_CLK_SCRYPTO_RNG_EN_MASK       (0x1U << SECURECRU_GATE_CON01_CLK_SCRYPTO_RNG_EN_SHIFT)      /* 0x00000040 */
#define SECURECRU_GATE_CON01_ACLK_SCRYPTO_EN_SHIFT         (7U)
#define SECURECRU_GATE_CON01_ACLK_SCRYPTO_EN_MASK          (0x1U << SECURECRU_GATE_CON01_ACLK_SCRYPTO_EN_SHIFT)         /* 0x00000080 */
#define SECURECRU_GATE_CON01_HCLK_SCRYPTO_EN_SHIFT         (8U)
#define SECURECRU_GATE_CON01_HCLK_SCRYPTO_EN_MASK          (0x1U << SECURECRU_GATE_CON01_HCLK_SCRYPTO_EN_SHIFT)         /* 0x00000100 */
#define SECURECRU_GATE_CON01_CLK_KEYLADDER_CORE_EN_SHIFT   (9U)
#define SECURECRU_GATE_CON01_CLK_KEYLADDER_CORE_EN_MASK    (0x1U << SECURECRU_GATE_CON01_CLK_KEYLADDER_CORE_EN_SHIFT)   /* 0x00000200 */
#define SECURECRU_GATE_CON01_CLK_KEYLADDER_RNG_EN_SHIFT    (10U)
#define SECURECRU_GATE_CON01_CLK_KEYLADDER_RNG_EN_MASK     (0x1U << SECURECRU_GATE_CON01_CLK_KEYLADDER_RNG_EN_SHIFT)    /* 0x00000400 */
#define SECURECRU_GATE_CON01_ACLK_KEYLADDER_EN_SHIFT       (11U)
#define SECURECRU_GATE_CON01_ACLK_KEYLADDER_EN_MASK        (0x1U << SECURECRU_GATE_CON01_ACLK_KEYLADDER_EN_SHIFT)       /* 0x00000800 */
#define SECURECRU_GATE_CON01_HCLK_KEYLADDER_EN_SHIFT       (12U)
#define SECURECRU_GATE_CON01_HCLK_KEYLADDER_EN_MASK        (0x1U << SECURECRU_GATE_CON01_HCLK_KEYLADDER_EN_SHIFT)       /* 0x00001000 */
#define SECURECRU_GATE_CON01_PCLK_OTPC_S_EN_SHIFT          (13U)
#define SECURECRU_GATE_CON01_PCLK_OTPC_S_EN_MASK           (0x1U << SECURECRU_GATE_CON01_PCLK_OTPC_S_EN_SHIFT)          /* 0x00002000 */
#define SECURECRU_GATE_CON01_CLK_OTPC_S_EN_SHIFT           (14U)
#define SECURECRU_GATE_CON01_CLK_OTPC_S_EN_MASK            (0x1U << SECURECRU_GATE_CON01_CLK_OTPC_S_EN_SHIFT)           /* 0x00004000 */
#define SECURECRU_GATE_CON01_PCLK_WDT_S_EN_SHIFT           (15U)
#define SECURECRU_GATE_CON01_PCLK_WDT_S_EN_MASK            (0x1U << SECURECRU_GATE_CON01_PCLK_WDT_S_EN_SHIFT)           /* 0x00008000 */
/* GATE_CON02 */
#define SECURECRU_GATE_CON02_OFFSET                        (0x808U)
#define SECURECRU_GATE_CON02_TCLK_WDT_S_EN_SHIFT           (0U)
#define SECURECRU_GATE_CON02_TCLK_WDT_S_EN_MASK            (0x1U << SECURECRU_GATE_CON02_TCLK_WDT_S_EN_SHIFT)           /* 0x00000001 */
#define SECURECRU_GATE_CON02_HCLK_BOOTROM_EN_SHIFT         (1U)
#define SECURECRU_GATE_CON02_HCLK_BOOTROM_EN_MASK          (0x1U << SECURECRU_GATE_CON02_HCLK_BOOTROM_EN_SHIFT)         /* 0x00000002 */
#define SECURECRU_GATE_CON02_ACLK_DCF_EN_SHIFT             (2U)
#define SECURECRU_GATE_CON02_ACLK_DCF_EN_MASK              (0x1U << SECURECRU_GATE_CON02_ACLK_DCF_EN_SHIFT)             /* 0x00000004 */
#define SECURECRU_GATE_CON02_PCLK_DCF_EN_SHIFT             (3U)
#define SECURECRU_GATE_CON02_PCLK_DCF_EN_MASK              (0x1U << SECURECRU_GATE_CON02_PCLK_DCF_EN_SHIFT)             /* 0x00000008 */
#define SECURECRU_GATE_CON02_PCLK_STIMER0_EN_SHIFT         (4U)
#define SECURECRU_GATE_CON02_PCLK_STIMER0_EN_MASK          (0x1U << SECURECRU_GATE_CON02_PCLK_STIMER0_EN_SHIFT)         /* 0x00000010 */
#define SECURECRU_GATE_CON02_HCLK_BOOTROM_NS_EN_SHIFT      (5U)
#define SECURECRU_GATE_CON02_HCLK_BOOTROM_NS_EN_MASK       (0x1U << SECURECRU_GATE_CON02_HCLK_BOOTROM_NS_EN_SHIFT)      /* 0x00000020 */
#define SECURECRU_GATE_CON02_CLK_STIMER_ROOT_EN_SHIFT      (6U)
#define SECURECRU_GATE_CON02_CLK_STIMER_ROOT_EN_MASK       (0x1U << SECURECRU_GATE_CON02_CLK_STIMER_ROOT_EN_SHIFT)      /* 0x00000040 */
#define SECURECRU_GATE_CON02_CLK_STIMER0_EN_SHIFT          (7U)
#define SECURECRU_GATE_CON02_CLK_STIMER0_EN_MASK           (0x1U << SECURECRU_GATE_CON02_CLK_STIMER0_EN_SHIFT)          /* 0x00000080 */
#define SECURECRU_GATE_CON02_CLK_STIMER1_EN_SHIFT          (8U)
#define SECURECRU_GATE_CON02_CLK_STIMER1_EN_MASK           (0x1U << SECURECRU_GATE_CON02_CLK_STIMER1_EN_SHIFT)          /* 0x00000100 */
#define SECURECRU_GATE_CON02_CLK_STIMER2_EN_SHIFT          (9U)
#define SECURECRU_GATE_CON02_CLK_STIMER2_EN_MASK           (0x1U << SECURECRU_GATE_CON02_CLK_STIMER2_EN_SHIFT)          /* 0x00000200 */
#define SECURECRU_GATE_CON02_CLK_STIMER3_EN_SHIFT          (10U)
#define SECURECRU_GATE_CON02_CLK_STIMER3_EN_MASK           (0x1U << SECURECRU_GATE_CON02_CLK_STIMER3_EN_SHIFT)          /* 0x00000400 */
#define SECURECRU_GATE_CON02_CLK_STIMER4_EN_SHIFT          (11U)
#define SECURECRU_GATE_CON02_CLK_STIMER4_EN_MASK           (0x1U << SECURECRU_GATE_CON02_CLK_STIMER4_EN_SHIFT)          /* 0x00000800 */
#define SECURECRU_GATE_CON02_CLK_STIMER5_EN_SHIFT          (12U)
#define SECURECRU_GATE_CON02_CLK_STIMER5_EN_MASK           (0x1U << SECURECRU_GATE_CON02_CLK_STIMER5_EN_SHIFT)          /* 0x00001000 */
#define SECURECRU_GATE_CON02_PCLK_SCRYPTO_EN_SHIFT         (13U)
#define SECURECRU_GATE_CON02_PCLK_SCRYPTO_EN_MASK          (0x1U << SECURECRU_GATE_CON02_PCLK_SCRYPTO_EN_SHIFT)         /* 0x00002000 */
#define SECURECRU_GATE_CON02_PCLK_KEYLAD_EN_SHIFT          (14U)
#define SECURECRU_GATE_CON02_PCLK_KEYLAD_EN_MASK           (0x1U << SECURECRU_GATE_CON02_PCLK_KEYLAD_EN_SHIFT)          /* 0x00004000 */
#define SECURECRU_GATE_CON02_HCLK_TRNG_S_EN_SHIFT          (15U)
#define SECURECRU_GATE_CON02_HCLK_TRNG_S_EN_MASK           (0x1U << SECURECRU_GATE_CON02_HCLK_TRNG_S_EN_SHIFT)          /* 0x00008000 */
/* GATE_CON03 */
#define SECURECRU_GATE_CON03_OFFSET                        (0x80CU)
#define SECURECRU_GATE_CON03_HCLK_TRNG_NS_EN_SHIFT         (0U)
#define SECURECRU_GATE_CON03_HCLK_TRNG_NS_EN_MASK          (0x1U << SECURECRU_GATE_CON03_HCLK_TRNG_NS_EN_SHIFT)         /* 0x00000001 */
#define SECURECRU_GATE_CON03_DCLK_SDMMC_BUFFER_EN_SHIFT    (1U)
#define SECURECRU_GATE_CON03_DCLK_SDMMC_BUFFER_EN_MASK     (0x1U << SECURECRU_GATE_CON03_DCLK_SDMMC_BUFFER_EN_SHIFT)    /* 0x00000002 */
#define SECURECRU_GATE_CON03_HCLK_SDMMC_EN_SHIFT           (2U)
#define SECURECRU_GATE_CON03_HCLK_SDMMC_EN_MASK            (0x1U << SECURECRU_GATE_CON03_HCLK_SDMMC_EN_SHIFT)           /* 0x00000004 */
#define SECURECRU_GATE_CON03_HCLK_SDMMC_BUFFER_EN_SHIFT    (3U)
#define SECURECRU_GATE_CON03_HCLK_SDMMC_BUFFER_EN_MASK     (0x1U << SECURECRU_GATE_CON03_HCLK_SDMMC_BUFFER_EN_SHIFT)    /* 0x00000008 */
#define SECURECRU_GATE_CON03_CCLK_SRC_SDMMC_EN_SHIFT       (4U)
#define SECURECRU_GATE_CON03_CCLK_SRC_SDMMC_EN_MASK        (0x1U << SECURECRU_GATE_CON03_CCLK_SRC_SDMMC_EN_SHIFT)       /* 0x00000010 */
#define SECURECRU_GATE_CON03_PCLK_TRNG_CHK_EN_SHIFT        (5U)
#define SECURECRU_GATE_CON03_PCLK_TRNG_CHK_EN_MASK         (0x1U << SECURECRU_GATE_CON03_PCLK_TRNG_CHK_EN_SHIFT)        /* 0x00000020 */
#define SECURECRU_GATE_CON03_CLK_TRNG_S_EN_SHIFT           (6U)
#define SECURECRU_GATE_CON03_CLK_TRNG_S_EN_MASK            (0x1U << SECURECRU_GATE_CON03_CLK_TRNG_S_EN_SHIFT)           /* 0x00000040 */
#define SECURECRU_GATE_CON03_PCLK_SECURE_CRU_EN_SHIFT      (7U)
#define SECURECRU_GATE_CON03_PCLK_SECURE_CRU_EN_MASK       (0x1U << SECURECRU_GATE_CON03_PCLK_SECURE_CRU_EN_SHIFT)      /* 0x00000080 */
/* SOFTRST_CON00 */
#define SECURECRU_SOFTRST_CON00_OFFSET                     (0xA00U)
#define SECURECRU_SOFTRST_CON00_ARESETN_SECURE_NS_BIU_SHIFT (10U)
#define SECURECRU_SOFTRST_CON00_ARESETN_SECURE_NS_BIU_MASK (0x1U << SECURECRU_SOFTRST_CON00_ARESETN_SECURE_NS_BIU_SHIFT) /* 0x00000400 */
#define SECURECRU_SOFTRST_CON00_HRESETN_SECURE_NS_BIU_SHIFT (11U)
#define SECURECRU_SOFTRST_CON00_HRESETN_SECURE_NS_BIU_MASK (0x1U << SECURECRU_SOFTRST_CON00_HRESETN_SECURE_NS_BIU_SHIFT) /* 0x00000800 */
#define SECURECRU_SOFTRST_CON00_ARESETN_SECURE_S_BIU_SHIFT (12U)
#define SECURECRU_SOFTRST_CON00_ARESETN_SECURE_S_BIU_MASK  (0x1U << SECURECRU_SOFTRST_CON00_ARESETN_SECURE_S_BIU_SHIFT) /* 0x00001000 */
#define SECURECRU_SOFTRST_CON00_HRESETN_SECURE_S_BIU_SHIFT (13U)
#define SECURECRU_SOFTRST_CON00_HRESETN_SECURE_S_BIU_MASK  (0x1U << SECURECRU_SOFTRST_CON00_HRESETN_SECURE_S_BIU_SHIFT) /* 0x00002000 */
#define SECURECRU_SOFTRST_CON00_PRESETN_SECURE_S_BIU_SHIFT (14U)
#define SECURECRU_SOFTRST_CON00_PRESETN_SECURE_S_BIU_MASK  (0x1U << SECURECRU_SOFTRST_CON00_PRESETN_SECURE_S_BIU_SHIFT) /* 0x00004000 */
#define SECURECRU_SOFTRST_CON00_RESETN_CRYPTO_CORE_SHIFT   (15U)
#define SECURECRU_SOFTRST_CON00_RESETN_CRYPTO_CORE_MASK    (0x1U << SECURECRU_SOFTRST_CON00_RESETN_CRYPTO_CORE_SHIFT)   /* 0x00008000 */
/* SOFTRST_CON01 */
#define SECURECRU_SOFTRST_CON01_OFFSET                     (0xA04U)
#define SECURECRU_SOFTRST_CON01_RESETN_CRYPTO_PKA_SHIFT    (0U)
#define SECURECRU_SOFTRST_CON01_RESETN_CRYPTO_PKA_MASK     (0x1U << SECURECRU_SOFTRST_CON01_RESETN_CRYPTO_PKA_SHIFT)    /* 0x00000001 */
#define SECURECRU_SOFTRST_CON01_RESETN_CRYPTO_RNG_SHIFT    (1U)
#define SECURECRU_SOFTRST_CON01_RESETN_CRYPTO_RNG_MASK     (0x1U << SECURECRU_SOFTRST_CON01_RESETN_CRYPTO_RNG_SHIFT)    /* 0x00000002 */
#define SECURECRU_SOFTRST_CON01_ARESETN_CRYPTO_SHIFT       (2U)
#define SECURECRU_SOFTRST_CON01_ARESETN_CRYPTO_MASK        (0x1U << SECURECRU_SOFTRST_CON01_ARESETN_CRYPTO_SHIFT)       /* 0x00000004 */
#define SECURECRU_SOFTRST_CON01_HRESETN_CRYPTO_SHIFT       (3U)
#define SECURECRU_SOFTRST_CON01_HRESETN_CRYPTO_MASK        (0x1U << SECURECRU_SOFTRST_CON01_HRESETN_CRYPTO_SHIFT)       /* 0x00000008 */
#define SECURECRU_SOFTRST_CON01_RESETN_SCRYPTO_CORE_SHIFT  (4U)
#define SECURECRU_SOFTRST_CON01_RESETN_SCRYPTO_CORE_MASK   (0x1U << SECURECRU_SOFTRST_CON01_RESETN_SCRYPTO_CORE_SHIFT)  /* 0x00000010 */
#define SECURECRU_SOFTRST_CON01_RESETN_SCRYPTO_PKA_SHIFT   (5U)
#define SECURECRU_SOFTRST_CON01_RESETN_SCRYPTO_PKA_MASK    (0x1U << SECURECRU_SOFTRST_CON01_RESETN_SCRYPTO_PKA_SHIFT)   /* 0x00000020 */
#define SECURECRU_SOFTRST_CON01_RESETN_SCRYPTO_RNG_SHIFT   (6U)
#define SECURECRU_SOFTRST_CON01_RESETN_SCRYPTO_RNG_MASK    (0x1U << SECURECRU_SOFTRST_CON01_RESETN_SCRYPTO_RNG_SHIFT)   /* 0x00000040 */
#define SECURECRU_SOFTRST_CON01_ARESETN_SCRYPTO_SHIFT      (7U)
#define SECURECRU_SOFTRST_CON01_ARESETN_SCRYPTO_MASK       (0x1U << SECURECRU_SOFTRST_CON01_ARESETN_SCRYPTO_SHIFT)      /* 0x00000080 */
#define SECURECRU_SOFTRST_CON01_HRESETN_SCRYPTO_SHIFT      (8U)
#define SECURECRU_SOFTRST_CON01_HRESETN_SCRYPTO_MASK       (0x1U << SECURECRU_SOFTRST_CON01_HRESETN_SCRYPTO_SHIFT)      /* 0x00000100 */
#define SECURECRU_SOFTRST_CON01_RESETN_KEYLADDER_CORE_SHIFT (9U)
#define SECURECRU_SOFTRST_CON01_RESETN_KEYLADDER_CORE_MASK (0x1U << SECURECRU_SOFTRST_CON01_RESETN_KEYLADDER_CORE_SHIFT) /* 0x00000200 */
#define SECURECRU_SOFTRST_CON01_RESETN_KEYLADDER_RNG_SHIFT (10U)
#define SECURECRU_SOFTRST_CON01_RESETN_KEYLADDER_RNG_MASK  (0x1U << SECURECRU_SOFTRST_CON01_RESETN_KEYLADDER_RNG_SHIFT) /* 0x00000400 */
#define SECURECRU_SOFTRST_CON01_ARESETN_KEYLADDER_SHIFT    (11U)
#define SECURECRU_SOFTRST_CON01_ARESETN_KEYLADDER_MASK     (0x1U << SECURECRU_SOFTRST_CON01_ARESETN_KEYLADDER_SHIFT)    /* 0x00000800 */
#define SECURECRU_SOFTRST_CON01_HRESETN_KEYLADDER_SHIFT    (12U)
#define SECURECRU_SOFTRST_CON01_HRESETN_KEYLADDER_MASK     (0x1U << SECURECRU_SOFTRST_CON01_HRESETN_KEYLADDER_SHIFT)    /* 0x00001000 */
#define SECURECRU_SOFTRST_CON01_PRESETN_OTPC_S_SHIFT       (13U)
#define SECURECRU_SOFTRST_CON01_PRESETN_OTPC_S_MASK        (0x1U << SECURECRU_SOFTRST_CON01_PRESETN_OTPC_S_SHIFT)       /* 0x00002000 */
#define SECURECRU_SOFTRST_CON01_RESETN_OTPC_S_SHIFT        (14U)
#define SECURECRU_SOFTRST_CON01_RESETN_OTPC_S_MASK         (0x1U << SECURECRU_SOFTRST_CON01_RESETN_OTPC_S_SHIFT)        /* 0x00004000 */
#define SECURECRU_SOFTRST_CON01_PRESETN_WDT_S_SHIFT        (15U)
#define SECURECRU_SOFTRST_CON01_PRESETN_WDT_S_MASK         (0x1U << SECURECRU_SOFTRST_CON01_PRESETN_WDT_S_SHIFT)        /* 0x00008000 */
/* SOFTRST_CON02 */
#define SECURECRU_SOFTRST_CON02_OFFSET                     (0xA08U)
#define SECURECRU_SOFTRST_CON02_TRESETN_WDT_S_SHIFT        (0U)
#define SECURECRU_SOFTRST_CON02_TRESETN_WDT_S_MASK         (0x1U << SECURECRU_SOFTRST_CON02_TRESETN_WDT_S_SHIFT)        /* 0x00000001 */
#define SECURECRU_SOFTRST_CON02_HRESETN_BOOTROM_SHIFT      (1U)
#define SECURECRU_SOFTRST_CON02_HRESETN_BOOTROM_MASK       (0x1U << SECURECRU_SOFTRST_CON02_HRESETN_BOOTROM_SHIFT)      /* 0x00000002 */
#define SECURECRU_SOFTRST_CON02_ARESETN_DCF_SHIFT          (2U)
#define SECURECRU_SOFTRST_CON02_ARESETN_DCF_MASK           (0x1U << SECURECRU_SOFTRST_CON02_ARESETN_DCF_SHIFT)          /* 0x00000004 */
#define SECURECRU_SOFTRST_CON02_PRESETN_DCF_SHIFT          (3U)
#define SECURECRU_SOFTRST_CON02_PRESETN_DCF_MASK           (0x1U << SECURECRU_SOFTRST_CON02_PRESETN_DCF_SHIFT)          /* 0x00000008 */
#define SECURECRU_SOFTRST_CON02_PRESETN_STIMER0_SHIFT      (4U)
#define SECURECRU_SOFTRST_CON02_PRESETN_STIMER0_MASK       (0x1U << SECURECRU_SOFTRST_CON02_PRESETN_STIMER0_SHIFT)      /* 0x00000010 */
#define SECURECRU_SOFTRST_CON02_HRESETN_BOOTROM_NS_SHIFT   (5U)
#define SECURECRU_SOFTRST_CON02_HRESETN_BOOTROM_NS_MASK    (0x1U << SECURECRU_SOFTRST_CON02_HRESETN_BOOTROM_NS_SHIFT)   /* 0x00000020 */
#define SECURECRU_SOFTRST_CON02_RESETN_STIMER0_SHIFT       (7U)
#define SECURECRU_SOFTRST_CON02_RESETN_STIMER0_MASK        (0x1U << SECURECRU_SOFTRST_CON02_RESETN_STIMER0_SHIFT)       /* 0x00000080 */
#define SECURECRU_SOFTRST_CON02_RESETN_STIMER1_SHIFT       (8U)
#define SECURECRU_SOFTRST_CON02_RESETN_STIMER1_MASK        (0x1U << SECURECRU_SOFTRST_CON02_RESETN_STIMER1_SHIFT)       /* 0x00000100 */
#define SECURECRU_SOFTRST_CON02_RESETN_STIMER2_SHIFT       (9U)
#define SECURECRU_SOFTRST_CON02_RESETN_STIMER2_MASK        (0x1U << SECURECRU_SOFTRST_CON02_RESETN_STIMER2_SHIFT)       /* 0x00000200 */
#define SECURECRU_SOFTRST_CON02_RESETN_STIMER3_SHIFT       (10U)
#define SECURECRU_SOFTRST_CON02_RESETN_STIMER3_MASK        (0x1U << SECURECRU_SOFTRST_CON02_RESETN_STIMER3_SHIFT)       /* 0x00000400 */
#define SECURECRU_SOFTRST_CON02_RESETN_STIMER4_SHIFT       (11U)
#define SECURECRU_SOFTRST_CON02_RESETN_STIMER4_MASK        (0x1U << SECURECRU_SOFTRST_CON02_RESETN_STIMER4_SHIFT)       /* 0x00000800 */
#define SECURECRU_SOFTRST_CON02_RESETN_STIMER5_SHIFT       (12U)
#define SECURECRU_SOFTRST_CON02_RESETN_STIMER5_MASK        (0x1U << SECURECRU_SOFTRST_CON02_RESETN_STIMER5_SHIFT)       /* 0x00001000 */
#define SECURECRU_SOFTRST_CON02_PRESETN_SCRYPTO_SHIFT      (13U)
#define SECURECRU_SOFTRST_CON02_PRESETN_SCRYPTO_MASK       (0x1U << SECURECRU_SOFTRST_CON02_PRESETN_SCRYPTO_SHIFT)      /* 0x00002000 */
#define SECURECRU_SOFTRST_CON02_PRESETN_KEYLAD_SHIFT       (14U)
#define SECURECRU_SOFTRST_CON02_PRESETN_KEYLAD_MASK        (0x1U << SECURECRU_SOFTRST_CON02_PRESETN_KEYLAD_SHIFT)       /* 0x00004000 */
#define SECURECRU_SOFTRST_CON02_HRESETN_TRNG_S_SHIFT       (15U)
#define SECURECRU_SOFTRST_CON02_HRESETN_TRNG_S_MASK        (0x1U << SECURECRU_SOFTRST_CON02_HRESETN_TRNG_S_SHIFT)       /* 0x00008000 */
/* SOFTRST_CON03 */
#define SECURECRU_SOFTRST_CON03_OFFSET                     (0xA0CU)
#define SECURECRU_SOFTRST_CON03_HRESETN_TRNG_NS_SHIFT      (0U)
#define SECURECRU_SOFTRST_CON03_HRESETN_TRNG_NS_MASK       (0x1U << SECURECRU_SOFTRST_CON03_HRESETN_TRNG_NS_SHIFT)      /* 0x00000001 */
#define SECURECRU_SOFTRST_CON03_DRESETN_SDMMC_BUFFER_SHIFT (1U)
#define SECURECRU_SOFTRST_CON03_DRESETN_SDMMC_BUFFER_MASK  (0x1U << SECURECRU_SOFTRST_CON03_DRESETN_SDMMC_BUFFER_SHIFT) /* 0x00000002 */
#define SECURECRU_SOFTRST_CON03_HRESETN_SDMMC_SHIFT        (2U)
#define SECURECRU_SOFTRST_CON03_HRESETN_SDMMC_MASK         (0x1U << SECURECRU_SOFTRST_CON03_HRESETN_SDMMC_SHIFT)        /* 0x00000004 */
#define SECURECRU_SOFTRST_CON03_HRESETN_SDMMC_BUFFER_SHIFT (3U)
#define SECURECRU_SOFTRST_CON03_HRESETN_SDMMC_BUFFER_MASK  (0x1U << SECURECRU_SOFTRST_CON03_HRESETN_SDMMC_BUFFER_SHIFT) /* 0x00000008 */
#define SECURECRU_SOFTRST_CON03_RESETN_SDMMC_SHIFT         (4U)
#define SECURECRU_SOFTRST_CON03_RESETN_SDMMC_MASK          (0x1U << SECURECRU_SOFTRST_CON03_RESETN_SDMMC_SHIFT)         /* 0x00000010 */
#define SECURECRU_SOFTRST_CON03_PRESETN_TRNG_CHK_SHIFT     (5U)
#define SECURECRU_SOFTRST_CON03_PRESETN_TRNG_CHK_MASK      (0x1U << SECURECRU_SOFTRST_CON03_PRESETN_TRNG_CHK_SHIFT)     /* 0x00000020 */
#define SECURECRU_SOFTRST_CON03_RESETN_TRNG_S_SHIFT        (6U)
#define SECURECRU_SOFTRST_CON03_RESETN_TRNG_S_MASK         (0x1U << SECURECRU_SOFTRST_CON03_RESETN_TRNG_S_SHIFT)        /* 0x00000040 */
#define SECURECRU_SOFTRST_CON03_PRESETN_SECURE_CRU_SHIFT   (7U)
#define SECURECRU_SOFTRST_CON03_PRESETN_SECURE_CRU_MASK    (0x1U << SECURECRU_SOFTRST_CON03_PRESETN_SECURE_CRU_SHIFT)   /* 0x00000080 */
/* AUTOCS_ACLK_SECURE_NS_ROOT_CON0 */
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON0_OFFSET   (0xD00U)
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON0_ACLK_SECURE_NS_ROOT_IDLE_TH_SHIFT (0U)
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON0_ACLK_SECURE_NS_ROOT_IDLE_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON0_ACLK_SECURE_NS_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON0_ACLK_SECURE_NS_ROOT_WAIT_TH_SHIFT (16U)
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON0_ACLK_SECURE_NS_ROOT_WAIT_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON0_ACLK_SECURE_NS_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_SECURE_NS_ROOT_CON1 */
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON1_OFFSET   (0xD04U)
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON1_ACLK_SECURE_NS_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON1_ACLK_SECURE_NS_ROOT_AUTOCS_CTRL_MASK (0xFFFU << SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON1_ACLK_SECURE_NS_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON1_ACLK_SECURE_NS_ROOT_AUTOCS_EN_SHIFT (12U)
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON1_ACLK_SECURE_NS_ROOT_AUTOCS_EN_MASK (0x1U << SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON1_ACLK_SECURE_NS_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON1_ACLK_SECURE_NS_ROOT_SWITCH_EN_SHIFT (13U)
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON1_ACLK_SECURE_NS_ROOT_SWITCH_EN_MASK (0x1U << SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON1_ACLK_SECURE_NS_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON1_ACLK_SECURE_NS_ROOT_CLKSEL_CFG_SHIFT (14U)
#define SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON1_ACLK_SECURE_NS_ROOT_CLKSEL_CFG_MASK (0x3U << SECURECRU_AUTOCS_ACLK_SECURE_NS_ROOT_CON1_ACLK_SECURE_NS_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_SECURE_NS_ROOT_CON0 */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_OFFSET   (0xD08U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_HCLK_SECURE_NS_ROOT_IDLE_TH_SHIFT (0U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_HCLK_SECURE_NS_ROOT_IDLE_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_HCLK_SECURE_NS_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_HCLK_SECURE_NS_ROOT_WAIT_TH_SHIFT (16U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_HCLK_SECURE_NS_ROOT_WAIT_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON0_HCLK_SECURE_NS_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_SECURE_NS_ROOT_CON1 */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_OFFSET   (0xD0CU)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_HCLK_SECURE_NS_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_HCLK_SECURE_NS_ROOT_AUTOCS_CTRL_MASK (0xFFFU << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_HCLK_SECURE_NS_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_HCLK_SECURE_NS_ROOT_AUTOCS_EN_SHIFT (12U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_HCLK_SECURE_NS_ROOT_AUTOCS_EN_MASK (0x1U << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_HCLK_SECURE_NS_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_HCLK_SECURE_NS_ROOT_SWITCH_EN_SHIFT (13U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_HCLK_SECURE_NS_ROOT_SWITCH_EN_MASK (0x1U << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_HCLK_SECURE_NS_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_HCLK_SECURE_NS_ROOT_CLKSEL_CFG_SHIFT (14U)
#define SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_HCLK_SECURE_NS_ROOT_CLKSEL_CFG_MASK (0x3U << SECURECRU_AUTOCS_HCLK_SECURE_NS_ROOT_CON1_HCLK_SECURE_NS_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_SECURE_S_ROOT_CON0 */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_OFFSET    (0xD10U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_ACLK_SECURE_S_ROOT_IDLE_TH_SHIFT (0U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_ACLK_SECURE_S_ROOT_IDLE_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_ACLK_SECURE_S_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_ACLK_SECURE_S_ROOT_WAIT_TH_SHIFT (16U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_ACLK_SECURE_S_ROOT_WAIT_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON0_ACLK_SECURE_S_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_SECURE_S_ROOT_CON1 */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_OFFSET    (0xD14U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_ACLK_SECURE_S_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_ACLK_SECURE_S_ROOT_AUTOCS_CTRL_MASK (0xFFFU << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_ACLK_SECURE_S_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_ACLK_SECURE_S_ROOT_AUTOCS_EN_SHIFT (12U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_ACLK_SECURE_S_ROOT_AUTOCS_EN_MASK (0x1U << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_ACLK_SECURE_S_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_ACLK_SECURE_S_ROOT_SWITCH_EN_SHIFT (13U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_ACLK_SECURE_S_ROOT_SWITCH_EN_MASK (0x1U << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_ACLK_SECURE_S_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_ACLK_SECURE_S_ROOT_CLKSEL_CFG_SHIFT (14U)
#define SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_ACLK_SECURE_S_ROOT_CLKSEL_CFG_MASK (0x3U << SECURECRU_AUTOCS_ACLK_SECURE_S_ROOT_CON1_ACLK_SECURE_S_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_HCLK_SECURE_S_ROOT_CON0 */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_OFFSET    (0xD18U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_HCLK_SECURE_S_ROOT_IDLE_TH_SHIFT (0U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_HCLK_SECURE_S_ROOT_IDLE_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_HCLK_SECURE_S_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_HCLK_SECURE_S_ROOT_WAIT_TH_SHIFT (16U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_HCLK_SECURE_S_ROOT_WAIT_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON0_HCLK_SECURE_S_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_SECURE_S_ROOT_CON1 */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_OFFSET    (0xD1CU)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_HCLK_SECURE_S_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_HCLK_SECURE_S_ROOT_AUTOCS_CTRL_MASK (0xFFFU << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_HCLK_SECURE_S_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_HCLK_SECURE_S_ROOT_AUTOCS_EN_SHIFT (12U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_HCLK_SECURE_S_ROOT_AUTOCS_EN_MASK (0x1U << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_HCLK_SECURE_S_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_HCLK_SECURE_S_ROOT_SWITCH_EN_SHIFT (13U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_HCLK_SECURE_S_ROOT_SWITCH_EN_MASK (0x1U << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_HCLK_SECURE_S_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_HCLK_SECURE_S_ROOT_CLKSEL_CFG_SHIFT (14U)
#define SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_HCLK_SECURE_S_ROOT_CLKSEL_CFG_MASK (0x3U << SECURECRU_AUTOCS_HCLK_SECURE_S_ROOT_CON1_HCLK_SECURE_S_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_PCLK_SECURE_S_ROOT_CON0 */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_OFFSET    (0xD20U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_PCLK_SECURE_S_ROOT_IDLE_TH_SHIFT (0U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_PCLK_SECURE_S_ROOT_IDLE_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_PCLK_SECURE_S_ROOT_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_PCLK_SECURE_S_ROOT_WAIT_TH_SHIFT (16U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_PCLK_SECURE_S_ROOT_WAIT_TH_MASK (0xFFFFU << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON0_PCLK_SECURE_S_ROOT_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_PCLK_SECURE_S_ROOT_CON1 */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_OFFSET    (0xD24U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_PCLK_SECURE_S_ROOT_AUTOCS_CTRL_SHIFT (0U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_PCLK_SECURE_S_ROOT_AUTOCS_CTRL_MASK (0xFFFU << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_PCLK_SECURE_S_ROOT_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_PCLK_SECURE_S_ROOT_AUTOCS_EN_SHIFT (12U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_PCLK_SECURE_S_ROOT_AUTOCS_EN_MASK (0x1U << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_PCLK_SECURE_S_ROOT_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_PCLK_SECURE_S_ROOT_SWITCH_EN_SHIFT (13U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_PCLK_SECURE_S_ROOT_SWITCH_EN_MASK (0x1U << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_PCLK_SECURE_S_ROOT_SWITCH_EN_SHIFT) /* 0x00002000 */
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_PCLK_SECURE_S_ROOT_CLKSEL_CFG_SHIFT (14U)
#define SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_PCLK_SECURE_S_ROOT_CLKSEL_CFG_MASK (0x3U << SECURECRU_AUTOCS_PCLK_SECURE_S_ROOT_CON1_PCLK_SECURE_S_ROOT_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/****************************************SBUSCRU*****************************************/
/* SPLL_CON0 */
#define SBUSCRU_SPLL_CON0_OFFSET                           (0x220U)
#define SBUSCRU_SPLL_CON0_SPLL_M_SHIFT                     (0U)
#define SBUSCRU_SPLL_CON0_SPLL_M_MASK                      (0x3FFU << SBUSCRU_SPLL_CON0_SPLL_M_SHIFT)                   /* 0x000003FF */
#define SBUSCRU_SPLL_CON0_SPLL_BP_SHIFT                    (15U)
#define SBUSCRU_SPLL_CON0_SPLL_BP_MASK                     (0x1U << SBUSCRU_SPLL_CON0_SPLL_BP_SHIFT)                    /* 0x00008000 */
/* SPLL_CON1 */
#define SBUSCRU_SPLL_CON1_OFFSET                           (0x224U)
#define SBUSCRU_SPLL_CON1_SPLL_P_SHIFT                     (0U)
#define SBUSCRU_SPLL_CON1_SPLL_P_MASK                      (0x3FU << SBUSCRU_SPLL_CON1_SPLL_P_SHIFT)                    /* 0x0000003F */
#define SBUSCRU_SPLL_CON1_SPLL_S_SHIFT                     (6U)
#define SBUSCRU_SPLL_CON1_SPLL_S_MASK                      (0x7U << SBUSCRU_SPLL_CON1_SPLL_S_SHIFT)                     /* 0x000001C0 */
#define SBUSCRU_SPLL_CON1_SPLL_RESETB_SHIFT                (13U)
#define SBUSCRU_SPLL_CON1_SPLL_RESETB_MASK                 (0x1U << SBUSCRU_SPLL_CON1_SPLL_RESETB_SHIFT)                /* 0x00002000 */
/* SPLL_CON4 */
#define SBUSCRU_SPLL_CON4_OFFSET                           (0x228U)
#define SBUSCRU_SPLL_CON4_SPLL_ICP_SHIFT                   (1U)
#define SBUSCRU_SPLL_CON4_SPLL_ICP_MASK                    (0x3U << SBUSCRU_SPLL_CON4_SPLL_ICP_SHIFT)                   /* 0x00000006 */
#define SBUSCRU_SPLL_CON4_SPLL_AFC_ENB_SHIFT               (3U)
#define SBUSCRU_SPLL_CON4_SPLL_AFC_ENB_MASK                (0x1U << SBUSCRU_SPLL_CON4_SPLL_AFC_ENB_SHIFT)               /* 0x00000008 */
#define SBUSCRU_SPLL_CON4_SPLL_EXTAFC_SHIFT                (4U)
#define SBUSCRU_SPLL_CON4_SPLL_EXTAFC_MASK                 (0x1FU << SBUSCRU_SPLL_CON4_SPLL_EXTAFC_SHIFT)               /* 0x000001F0 */
#define SBUSCRU_SPLL_CON4_SPLL_FEED_EN_SHIFT               (14U)
#define SBUSCRU_SPLL_CON4_SPLL_FEED_EN_MASK                (0x1U << SBUSCRU_SPLL_CON4_SPLL_FEED_EN_SHIFT)               /* 0x00004000 */
#define SBUSCRU_SPLL_CON4_SPLL_FSEL_SHIFT                  (15U)
#define SBUSCRU_SPLL_CON4_SPLL_FSEL_MASK                   (0x1U << SBUSCRU_SPLL_CON4_SPLL_FSEL_SHIFT)                  /* 0x00008000 */
/* SPLL_CON5 */
#define SBUSCRU_SPLL_CON5_OFFSET                           (0x230U)
#define SBUSCRU_SPLL_CON5_SPLL_FOUT_MASK_SHIFT             (0U)
#define SBUSCRU_SPLL_CON5_SPLL_FOUT_MASK_MASK              (0x1U << SBUSCRU_SPLL_CON5_SPLL_FOUT_MASK_SHIFT)             /* 0x00000001 */
#define SBUSCRU_SPLL_CON5_SPLL_LOCK_CON_IN_SHIFT           (5U)
#define SBUSCRU_SPLL_CON5_SPLL_LOCK_CON_IN_MASK            (0x3U << SBUSCRU_SPLL_CON5_SPLL_LOCK_CON_IN_SHIFT)           /* 0x00000060 */
#define SBUSCRU_SPLL_CON5_SPLL_LOCK_CON_OUT_SHIFT          (7U)
#define SBUSCRU_SPLL_CON5_SPLL_LOCK_CON_OUT_MASK           (0x3U << SBUSCRU_SPLL_CON5_SPLL_LOCK_CON_OUT_SHIFT)          /* 0x00000180 */
#define SBUSCRU_SPLL_CON5_SPLL_LOCK_CON_DLY_SHIFT          (9U)
#define SBUSCRU_SPLL_CON5_SPLL_LOCK_CON_DLY_MASK           (0x3U << SBUSCRU_SPLL_CON5_SPLL_LOCK_CON_DLY_SHIFT)          /* 0x00000600 */
/* SPLL_CON6 */
#define SBUSCRU_SPLL_CON6_OFFSET                           (0x234U)
#define SBUSCRU_SPLL_CON6_SPLL_AFC_CODE_SHIFT              (10U)
#define SBUSCRU_SPLL_CON6_SPLL_AFC_CODE_MASK               (0x1FU << SBUSCRU_SPLL_CON6_SPLL_AFC_CODE_SHIFT)             /* 0x00007C00 */
#define SBUSCRU_SPLL_CON6_SPLL_LOCK_SHIFT                  (15U)
#define SBUSCRU_SPLL_CON6_SPLL_LOCK_MASK                   (0x1U << SBUSCRU_SPLL_CON6_SPLL_LOCK_SHIFT)                  /* 0x00008000 */
/* MODE_CON00 */
#define SBUSCRU_MODE_CON00_OFFSET                          (0x280U)
#define SBUSCRU_MODE_CON00_CLK_SPLL_MODE_SHIFT             (0U)
#define SBUSCRU_MODE_CON00_CLK_SPLL_MODE_MASK              (0x3U << SBUSCRU_MODE_CON00_CLK_SPLL_MODE_SHIFT)             /* 0x00000003 */
/* CLKSEL_CON00 */
#define SBUSCRU_CLKSEL_CON00_OFFSET                        (0x300U)
#define SBUSCRU_CLKSEL_CON00_PCLK_SBUS_ROOT_DIV_SHIFT      (0U)
#define SBUSCRU_CLKSEL_CON00_PCLK_SBUS_ROOT_DIV_MASK       (0x1FU << SBUSCRU_CLKSEL_CON00_PCLK_SBUS_ROOT_DIV_SHIFT)     /* 0x0000001F */
#define SBUSCRU_CLKSEL_CON00_CLK_MATRIX_SBUS_100M_SRC_DIV_SHIFT (5U)
#define SBUSCRU_CLKSEL_CON00_CLK_MATRIX_SBUS_100M_SRC_DIV_MASK (0x1FU << SBUSCRU_CLKSEL_CON00_CLK_MATRIX_SBUS_100M_SRC_DIV_SHIFT) /* 0x000003E0 */
#define SBUSCRU_CLKSEL_CON00_CLK_MATRIX_SBUS_100M_SRC_SEL_SHIFT (10U)
#define SBUSCRU_CLKSEL_CON00_CLK_MATRIX_SBUS_100M_SRC_SEL_MASK (0x1U << SBUSCRU_CLKSEL_CON00_CLK_MATRIX_SBUS_100M_SRC_SEL_SHIFT) /* 0x00000400 */
#define SBUSCRU_CLKSEL_CON00_CLK_SBUS_TIMER_ROOT_SEL_SHIFT (11U)
#define SBUSCRU_CLKSEL_CON00_CLK_SBUS_TIMER_ROOT_SEL_MASK  (0x1U << SBUSCRU_CLKSEL_CON00_CLK_SBUS_TIMER_ROOT_SEL_SHIFT) /* 0x00000800 */
/* GATE_CON00 */
#define SBUSCRU_GATE_CON00_OFFSET                          (0x800U)
#define SBUSCRU_GATE_CON00_PCLK_SBUS_ROOT_EN_SHIFT         (0U)
#define SBUSCRU_GATE_CON00_PCLK_SBUS_ROOT_EN_MASK          (0x1U << SBUSCRU_GATE_CON00_PCLK_SBUS_ROOT_EN_SHIFT)         /* 0x00000001 */
#define SBUSCRU_GATE_CON00_PCLK_SBUS_BIU_EN_SHIFT          (1U)
#define SBUSCRU_GATE_CON00_PCLK_SBUS_BIU_EN_MASK           (0x1U << SBUSCRU_GATE_CON00_PCLK_SBUS_BIU_EN_SHIFT)          /* 0x00000002 */
#define SBUSCRU_GATE_CON00_PCLK_SBUS_CRU_EN_SHIFT          (2U)
#define SBUSCRU_GATE_CON00_PCLK_SBUS_CRU_EN_MASK           (0x1U << SBUSCRU_GATE_CON00_PCLK_SBUS_CRU_EN_SHIFT)          /* 0x00000004 */
#define SBUSCRU_GATE_CON00_PCLK_SBUS_SGRF_EN_SHIFT         (3U)
#define SBUSCRU_GATE_CON00_PCLK_SBUS_SGRF_EN_MASK          (0x1U << SBUSCRU_GATE_CON00_PCLK_SBUS_SGRF_EN_SHIFT)         /* 0x00000008 */
#define SBUSCRU_GATE_CON00_PCLK_JDBCK_DAP_EN_SHIFT         (4U)
#define SBUSCRU_GATE_CON00_PCLK_JDBCK_DAP_EN_MASK          (0x1U << SBUSCRU_GATE_CON00_PCLK_JDBCK_DAP_EN_SHIFT)         /* 0x00000010 */
#define SBUSCRU_GATE_CON00_CLK_JDBCK_DAP_EN_SHIFT          (5U)
#define SBUSCRU_GATE_CON00_CLK_JDBCK_DAP_EN_MASK           (0x1U << SBUSCRU_GATE_CON00_CLK_JDBCK_DAP_EN_SHIFT)          /* 0x00000020 */
#define SBUSCRU_GATE_CON00_CLK_MATRIX_SBUS_100M_SRC_EN_SHIFT (6U)
#define SBUSCRU_GATE_CON00_CLK_MATRIX_SBUS_100M_SRC_EN_MASK (0x1U << SBUSCRU_GATE_CON00_CLK_MATRIX_SBUS_100M_SRC_EN_SHIFT) /* 0x00000040 */
#define SBUSCRU_GATE_CON00_PCLK_STIMER1_EN_SHIFT           (7U)
#define SBUSCRU_GATE_CON00_PCLK_STIMER1_EN_MASK            (0x1U << SBUSCRU_GATE_CON00_PCLK_STIMER1_EN_SHIFT)           /* 0x00000080 */
#define SBUSCRU_GATE_CON00_CLK_SBUS_TIMER_EN_SHIFT         (8U)
#define SBUSCRU_GATE_CON00_CLK_SBUS_TIMER_EN_MASK          (0x1U << SBUSCRU_GATE_CON00_CLK_SBUS_TIMER_EN_SHIFT)         /* 0x00000100 */
#define SBUSCRU_GATE_CON00_CLK_STIMER6_EN_SHIFT            (9U)
#define SBUSCRU_GATE_CON00_CLK_STIMER6_EN_MASK             (0x1U << SBUSCRU_GATE_CON00_CLK_STIMER6_EN_SHIFT)            /* 0x00000200 */
#define SBUSCRU_GATE_CON00_CLK_STIMER7_EN_SHIFT            (10U)
#define SBUSCRU_GATE_CON00_CLK_STIMER7_EN_MASK             (0x1U << SBUSCRU_GATE_CON00_CLK_STIMER7_EN_SHIFT)            /* 0x00000400 */
#define SBUSCRU_GATE_CON00_CLK_STIMER8_EN_SHIFT            (11U)
#define SBUSCRU_GATE_CON00_CLK_STIMER8_EN_MASK             (0x1U << SBUSCRU_GATE_CON00_CLK_STIMER8_EN_SHIFT)            /* 0x00000800 */
#define SBUSCRU_GATE_CON00_CLK_STIMER9_EN_SHIFT            (12U)
#define SBUSCRU_GATE_CON00_CLK_STIMER9_EN_MASK             (0x1U << SBUSCRU_GATE_CON00_CLK_STIMER9_EN_SHIFT)            /* 0x00001000 */
#define SBUSCRU_GATE_CON00_CLK_STIMER10_EN_SHIFT           (13U)
#define SBUSCRU_GATE_CON00_CLK_STIMER10_EN_MASK            (0x1U << SBUSCRU_GATE_CON00_CLK_STIMER10_EN_SHIFT)           /* 0x00002000 */
#define SBUSCRU_GATE_CON00_CLK_STIMER11_EN_SHIFT           (14U)
#define SBUSCRU_GATE_CON00_CLK_STIMER11_EN_MASK            (0x1U << SBUSCRU_GATE_CON00_CLK_STIMER11_EN_SHIFT)           /* 0x00004000 */
/* SOFTRST_CON00 */
#define SBUSCRU_SOFTRST_CON00_OFFSET                       (0xA00U)
#define SBUSCRU_SOFTRST_CON00_PRESETN_SBUS_BIU_SHIFT       (1U)
#define SBUSCRU_SOFTRST_CON00_PRESETN_SBUS_BIU_MASK        (0x1U << SBUSCRU_SOFTRST_CON00_PRESETN_SBUS_BIU_SHIFT)       /* 0x00000002 */
#define SBUSCRU_SOFTRST_CON00_PRESETN_SBUS_CRU_SHIFT       (2U)
#define SBUSCRU_SOFTRST_CON00_PRESETN_SBUS_CRU_MASK        (0x1U << SBUSCRU_SOFTRST_CON00_PRESETN_SBUS_CRU_SHIFT)       /* 0x00000004 */
#define SBUSCRU_SOFTRST_CON00_PRESETN_SBUS_SGRF_SHIFT      (3U)
#define SBUSCRU_SOFTRST_CON00_PRESETN_SBUS_SGRF_MASK       (0x1U << SBUSCRU_SOFTRST_CON00_PRESETN_SBUS_SGRF_SHIFT)      /* 0x00000008 */
#define SBUSCRU_SOFTRST_CON00_PRESETN_JDBCK_DAP_SHIFT      (4U)
#define SBUSCRU_SOFTRST_CON00_PRESETN_JDBCK_DAP_MASK       (0x1U << SBUSCRU_SOFTRST_CON00_PRESETN_JDBCK_DAP_SHIFT)      /* 0x00000010 */
#define SBUSCRU_SOFTRST_CON00_RESETN_JDBCK_DAP_SHIFT       (5U)
#define SBUSCRU_SOFTRST_CON00_RESETN_JDBCK_DAP_MASK        (0x1U << SBUSCRU_SOFTRST_CON00_RESETN_JDBCK_DAP_SHIFT)       /* 0x00000020 */
#define SBUSCRU_SOFTRST_CON00_PRESETN_STIMER1_SHIFT        (7U)
#define SBUSCRU_SOFTRST_CON00_PRESETN_STIMER1_MASK         (0x1U << SBUSCRU_SOFTRST_CON00_PRESETN_STIMER1_SHIFT)        /* 0x00000080 */
#define SBUSCRU_SOFTRST_CON00_RESETN_STIMER6_SHIFT         (9U)
#define SBUSCRU_SOFTRST_CON00_RESETN_STIMER6_MASK          (0x1U << SBUSCRU_SOFTRST_CON00_RESETN_STIMER6_SHIFT)         /* 0x00000200 */
#define SBUSCRU_SOFTRST_CON00_RESETN_STIMER7_SHIFT         (10U)
#define SBUSCRU_SOFTRST_CON00_RESETN_STIMER7_MASK          (0x1U << SBUSCRU_SOFTRST_CON00_RESETN_STIMER7_SHIFT)         /* 0x00000400 */
#define SBUSCRU_SOFTRST_CON00_RESETN_STIMER8_SHIFT         (11U)
#define SBUSCRU_SOFTRST_CON00_RESETN_STIMER8_MASK          (0x1U << SBUSCRU_SOFTRST_CON00_RESETN_STIMER8_SHIFT)         /* 0x00000800 */
#define SBUSCRU_SOFTRST_CON00_RESETN_STIMER9_SHIFT         (12U)
#define SBUSCRU_SOFTRST_CON00_RESETN_STIMER9_MASK          (0x1U << SBUSCRU_SOFTRST_CON00_RESETN_STIMER9_SHIFT)         /* 0x00001000 */
#define SBUSCRU_SOFTRST_CON00_RESETN_STIMER10_SHIFT        (13U)
#define SBUSCRU_SOFTRST_CON00_RESETN_STIMER10_MASK         (0x1U << SBUSCRU_SOFTRST_CON00_RESETN_STIMER10_SHIFT)        /* 0x00002000 */
#define SBUSCRU_SOFTRST_CON00_RESETN_STIMER11_SHIFT        (14U)
#define SBUSCRU_SOFTRST_CON00_RESETN_STIMER11_MASK         (0x1U << SBUSCRU_SOFTRST_CON00_RESETN_STIMER11_SHIFT)        /* 0x00004000 */
/****************************************PMU1SCRU****************************************/
/* CLKSEL_CON00 */
#define PMU1SCRU_CLKSEL_CON00_OFFSET                       (0x300U)
#define PMU1SCRU_CLKSEL_CON00_HCLK_PMU1_S_ROOT_I_SEL_SHIFT (0U)
#define PMU1SCRU_CLKSEL_CON00_HCLK_PMU1_S_ROOT_I_SEL_MASK  (0x3U << PMU1SCRU_CLKSEL_CON00_HCLK_PMU1_S_ROOT_I_SEL_SHIFT) /* 0x00000003 */
#define PMU1SCRU_CLKSEL_CON00_PCLK_PMU1_S_ROOT_I_SEL_SHIFT (2U)
#define PMU1SCRU_CLKSEL_CON00_PCLK_PMU1_S_ROOT_I_SEL_MASK  (0x3U << PMU1SCRU_CLKSEL_CON00_PCLK_PMU1_S_ROOT_I_SEL_SHIFT) /* 0x0000000C */
/* CLKSEL_CON02 */
#define PMU1SCRU_CLKSEL_CON02_OFFSET                       (0x308U)
#define PMU1SCRU_CLKSEL_CON02_XIN_OSC0_DIV_DIV_SHIFT       (0U)
#define PMU1SCRU_CLKSEL_CON02_XIN_OSC0_DIV_DIV_MASK        (0xFFFFFFFFU << PMU1SCRU_CLKSEL_CON02_XIN_OSC0_DIV_DIV_SHIFT) /* 0xFFFFFFFF */
/* GATE_CON00 */
#define PMU1SCRU_GATE_CON00_OFFSET                         (0x800U)
#define PMU1SCRU_GATE_CON00_HCLK_PMU1_S_ROOT_I_EN_SHIFT    (1U)
#define PMU1SCRU_GATE_CON00_HCLK_PMU1_S_ROOT_I_EN_MASK     (0x1U << PMU1SCRU_GATE_CON00_HCLK_PMU1_S_ROOT_I_EN_SHIFT)    /* 0x00000002 */
#define PMU1SCRU_GATE_CON00_HCLK_PMU1_S_ROOT_EN_SHIFT      (2U)
#define PMU1SCRU_GATE_CON00_HCLK_PMU1_S_ROOT_EN_MASK       (0x1U << PMU1SCRU_GATE_CON00_HCLK_PMU1_S_ROOT_EN_SHIFT)      /* 0x00000004 */
#define PMU1SCRU_GATE_CON00_PCLK_PMU1_S_ROOT_EN_SHIFT      (3U)
#define PMU1SCRU_GATE_CON00_PCLK_PMU1_S_ROOT_EN_MASK       (0x1U << PMU1SCRU_GATE_CON00_PCLK_PMU1_S_ROOT_EN_SHIFT)      /* 0x00000008 */
#define PMU1SCRU_GATE_CON00_HCLK_PMU1_S_BIU_EN_SHIFT       (4U)
#define PMU1SCRU_GATE_CON00_HCLK_PMU1_S_BIU_EN_MASK        (0x1U << PMU1SCRU_GATE_CON00_HCLK_PMU1_S_BIU_EN_SHIFT)       /* 0x00000010 */
#define PMU1SCRU_GATE_CON00_PCLK_PMU1_S_BIU_EN_SHIFT       (5U)
#define PMU1SCRU_GATE_CON00_PCLK_PMU1_S_BIU_EN_MASK        (0x1U << PMU1SCRU_GATE_CON00_PCLK_PMU1_S_BIU_EN_SHIFT)       /* 0x00000020 */
#define PMU1SCRU_GATE_CON00_PCLK_PMU1_OSC_CHK_EN_SHIFT     (6U)
#define PMU1SCRU_GATE_CON00_PCLK_PMU1_OSC_CHK_EN_MASK      (0x1U << PMU1SCRU_GATE_CON00_PCLK_PMU1_OSC_CHK_EN_SHIFT)     /* 0x00000040 */
#define PMU1SCRU_GATE_CON00_HCLK_PMU1_MEM_EN_SHIFT         (7U)
#define PMU1SCRU_GATE_CON00_HCLK_PMU1_MEM_EN_MASK          (0x1U << PMU1SCRU_GATE_CON00_HCLK_PMU1_MEM_EN_SHIFT)         /* 0x00000080 */
#define PMU1SCRU_GATE_CON00_PCLK_PMU1_SGRF_EN_SHIFT        (8U)
#define PMU1SCRU_GATE_CON00_PCLK_PMU1_SGRF_EN_MASK         (0x1U << PMU1SCRU_GATE_CON00_PCLK_PMU1_SGRF_EN_SHIFT)        /* 0x00000100 */
#define PMU1SCRU_GATE_CON00_PCLK_PMU1_CRU_S_EN_SHIFT       (9U)
#define PMU1SCRU_GATE_CON00_PCLK_PMU1_CRU_S_EN_MASK        (0x1U << PMU1SCRU_GATE_CON00_PCLK_PMU1_CRU_S_EN_SHIFT)       /* 0x00000200 */
/* GATE_CON01 */
#define PMU1SCRU_GATE_CON01_OFFSET                         (0x804U)
#define PMU1SCRU_GATE_CON01_XIN_OSC0_DIV_EN_SHIFT          (0U)
#define PMU1SCRU_GATE_CON01_XIN_OSC0_DIV_EN_MASK           (0x1U << PMU1SCRU_GATE_CON01_XIN_OSC0_DIV_EN_SHIFT)          /* 0x00000001 */
#define PMU1SCRU_GATE_CON01_PCLK_PMU0_S_ROOT_EN_SHIFT      (1U)
#define PMU1SCRU_GATE_CON01_PCLK_PMU0_S_ROOT_EN_MASK       (0x1U << PMU1SCRU_GATE_CON01_PCLK_PMU0_S_ROOT_EN_SHIFT)      /* 0x00000002 */
#define PMU1SCRU_GATE_CON01_CLK_PMU0PVTM_EN_SHIFT          (2U)
#define PMU1SCRU_GATE_CON01_CLK_PMU0PVTM_EN_MASK           (0x1U << PMU1SCRU_GATE_CON01_CLK_PMU0PVTM_EN_SHIFT)          /* 0x00000004 */
#define PMU1SCRU_GATE_CON01_PCLK_PMU0PVTM_EN_SHIFT         (3U)
#define PMU1SCRU_GATE_CON01_PCLK_PMU0PVTM_EN_MASK          (0x1U << PMU1SCRU_GATE_CON01_PCLK_PMU0PVTM_EN_SHIFT)         /* 0x00000008 */
#define PMU1SCRU_GATE_CON01_PCLK_PMU0_SGRF_EN_SHIFT        (4U)
#define PMU1SCRU_GATE_CON01_PCLK_PMU0_SGRF_EN_MASK         (0x1U << PMU1SCRU_GATE_CON01_PCLK_PMU0_SGRF_EN_SHIFT)        /* 0x00000010 */
#define PMU1SCRU_GATE_CON01_PCLK_PMU0_SCRKEYGEN_EN_SHIFT   (6U)
#define PMU1SCRU_GATE_CON01_PCLK_PMU0_SCRKEYGEN_EN_MASK    (0x1U << PMU1SCRU_GATE_CON01_PCLK_PMU0_SCRKEYGEN_EN_SHIFT)   /* 0x00000040 */
#define PMU1SCRU_GATE_CON01_PCLK_PMU0_HP_TIMER_EN_SHIFT    (7U)
#define PMU1SCRU_GATE_CON01_PCLK_PMU0_HP_TIMER_EN_MASK     (0x1U << PMU1SCRU_GATE_CON01_PCLK_PMU0_HP_TIMER_EN_SHIFT)    /* 0x00000080 */
#define PMU1SCRU_GATE_CON01_CLK_PMU0_HP_TIMER_EN_SHIFT     (8U)
#define PMU1SCRU_GATE_CON01_CLK_PMU0_HP_TIMER_EN_MASK      (0x1U << PMU1SCRU_GATE_CON01_CLK_PMU0_HP_TIMER_EN_SHIFT)     /* 0x00000100 */
#define PMU1SCRU_GATE_CON01_CLK_PMU0_32K_HP_TIMER_EN_SHIFT (9U)
#define PMU1SCRU_GATE_CON01_CLK_PMU0_32K_HP_TIMER_EN_MASK  (0x1U << PMU1SCRU_GATE_CON01_CLK_PMU0_32K_HP_TIMER_EN_SHIFT) /* 0x00000200 */
/* SOFTRST_CON00 */
#define PMU1SCRU_SOFTRST_CON00_OFFSET                      (0xA00U)
#define PMU1SCRU_SOFTRST_CON00_HRESETN_PMU1_S_BIU_SHIFT    (4U)
#define PMU1SCRU_SOFTRST_CON00_HRESETN_PMU1_S_BIU_MASK     (0x1U << PMU1SCRU_SOFTRST_CON00_HRESETN_PMU1_S_BIU_SHIFT)    /* 0x00000010 */
#define PMU1SCRU_SOFTRST_CON00_PRESETN_PMU1_S_BIU_SHIFT    (5U)
#define PMU1SCRU_SOFTRST_CON00_PRESETN_PMU1_S_BIU_MASK     (0x1U << PMU1SCRU_SOFTRST_CON00_PRESETN_PMU1_S_BIU_SHIFT)    /* 0x00000020 */
#define PMU1SCRU_SOFTRST_CON00_PRESETN_PMU1_OSC_CHK_SHIFT  (6U)
#define PMU1SCRU_SOFTRST_CON00_PRESETN_PMU1_OSC_CHK_MASK   (0x1U << PMU1SCRU_SOFTRST_CON00_PRESETN_PMU1_OSC_CHK_SHIFT)  /* 0x00000040 */
#define PMU1SCRU_SOFTRST_CON00_HRESETN_PMU1_MEM_SHIFT      (7U)
#define PMU1SCRU_SOFTRST_CON00_HRESETN_PMU1_MEM_MASK       (0x1U << PMU1SCRU_SOFTRST_CON00_HRESETN_PMU1_MEM_SHIFT)      /* 0x00000080 */
#define PMU1SCRU_SOFTRST_CON00_PRESETN_PMU1_SGRF_SHIFT     (8U)
#define PMU1SCRU_SOFTRST_CON00_PRESETN_PMU1_SGRF_MASK      (0x1U << PMU1SCRU_SOFTRST_CON00_PRESETN_PMU1_SGRF_SHIFT)     /* 0x00000100 */
#define PMU1SCRU_SOFTRST_CON00_PRESETN_PMU1_CRU_S_SHIFT    (9U)
#define PMU1SCRU_SOFTRST_CON00_PRESETN_PMU1_CRU_S_MASK     (0x1U << PMU1SCRU_SOFTRST_CON00_PRESETN_PMU1_CRU_S_SHIFT)    /* 0x00000200 */
/* SOFTRST_CON01 */
#define PMU1SCRU_SOFTRST_CON01_OFFSET                      (0xA04U)
#define PMU1SCRU_SOFTRST_CON01_RESETN_PMU0PVTM_SHIFT       (2U)
#define PMU1SCRU_SOFTRST_CON01_RESETN_PMU0PVTM_MASK        (0x1U << PMU1SCRU_SOFTRST_CON01_RESETN_PMU0PVTM_SHIFT)       /* 0x00000004 */
#define PMU1SCRU_SOFTRST_CON01_PRESETN_PMU0PVTM_SHIFT      (3U)
#define PMU1SCRU_SOFTRST_CON01_PRESETN_PMU0PVTM_MASK       (0x1U << PMU1SCRU_SOFTRST_CON01_PRESETN_PMU0PVTM_SHIFT)      /* 0x00000008 */
#define PMU1SCRU_SOFTRST_CON01_PRESETN_PMU0_SGRF_SHIFT     (4U)
#define PMU1SCRU_SOFTRST_CON01_PRESETN_PMU0_SGRF_MASK      (0x1U << PMU1SCRU_SOFTRST_CON01_PRESETN_PMU0_SGRF_SHIFT)     /* 0x00000010 */
#define PMU1SCRU_SOFTRST_CON01_PRESETN_PMU0_SGRF_REMAP_SHIFT (5U)
#define PMU1SCRU_SOFTRST_CON01_PRESETN_PMU0_SGRF_REMAP_MASK (0x1U << PMU1SCRU_SOFTRST_CON01_PRESETN_PMU0_SGRF_REMAP_SHIFT) /* 0x00000020 */
#define PMU1SCRU_SOFTRST_CON01_PRESETN_PMU0_HP_TIMER_SHIFT (7U)
#define PMU1SCRU_SOFTRST_CON01_PRESETN_PMU0_HP_TIMER_MASK  (0x1U << PMU1SCRU_SOFTRST_CON01_PRESETN_PMU0_HP_TIMER_SHIFT) /* 0x00000080 */
#define PMU1SCRU_SOFTRST_CON01_RESETN_PMU0_HP_TIMER_SHIFT  (8U)
#define PMU1SCRU_SOFTRST_CON01_RESETN_PMU0_HP_TIMER_MASK   (0x1U << PMU1SCRU_SOFTRST_CON01_RESETN_PMU0_HP_TIMER_SHIFT)  /* 0x00000100 */
#define PMU1SCRU_SOFTRST_CON01_RESETN_PMU0_32K_HP_TIMER_SHIFT (9U)
#define PMU1SCRU_SOFTRST_CON01_RESETN_PMU0_32K_HP_TIMER_MASK (0x1U << PMU1SCRU_SOFTRST_CON01_RESETN_PMU0_32K_HP_TIMER_SHIFT) /* 0x00000200 */
/****************************************PMU1CRU*****************************************/
/* CLKSEL_CON00 */
#define PMU1CRU_CLKSEL_CON00_OFFSET                        (0x300U)
#define PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_50M_SRC_DIV_SHIFT (0U)
#define PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_50M_SRC_DIV_MASK (0xFU << PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_50M_SRC_DIV_SHIFT) /* 0x0000000F */
#define PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_100M_SRC_DIV_SHIFT (4U)
#define PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_100M_SRC_DIV_MASK (0x7U << PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_100M_SRC_DIV_SHIFT) /* 0x00000070 */
#define PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_200M_SRC_DIV_SHIFT (7U)
#define PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_200M_SRC_DIV_MASK (0x7U << PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_200M_SRC_DIV_SHIFT) /* 0x00000380 */
#define PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_300M_SRC_DIV_SHIFT (10U)
#define PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_300M_SRC_DIV_MASK (0x1FU << PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_300M_SRC_DIV_SHIFT) /* 0x00007C00 */
#define PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_300M_SRC_SEL_SHIFT (15U)
#define PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_300M_SRC_SEL_MASK (0x1U << PMU1CRU_CLKSEL_CON00_CLK_MATRIX_PMU1_300M_SRC_SEL_SHIFT) /* 0x00008000 */
/* CLKSEL_CON01 */
#define PMU1CRU_CLKSEL_CON01_OFFSET                        (0x304U)
#define PMU1CRU_CLKSEL_CON01_CLK_MATRIX_PMU1_400M_SRC_DIV_SHIFT (0U)
#define PMU1CRU_CLKSEL_CON01_CLK_MATRIX_PMU1_400M_SRC_DIV_MASK (0x1FU << PMU1CRU_CLKSEL_CON01_CLK_MATRIX_PMU1_400M_SRC_DIV_SHIFT) /* 0x0000001F */
#define PMU1CRU_CLKSEL_CON01_CLK_MATRIX_PMU1_400M_SRC_SEL_SHIFT (5U)
#define PMU1CRU_CLKSEL_CON01_CLK_MATRIX_PMU1_400M_SRC_SEL_MASK (0x1U << PMU1CRU_CLKSEL_CON01_CLK_MATRIX_PMU1_400M_SRC_SEL_SHIFT) /* 0x00000020 */
#define PMU1CRU_CLKSEL_CON01_HCLK_PMU1_ROOT_I_SEL_SHIFT    (6U)
#define PMU1CRU_CLKSEL_CON01_HCLK_PMU1_ROOT_I_SEL_MASK     (0x3U << PMU1CRU_CLKSEL_CON01_HCLK_PMU1_ROOT_I_SEL_SHIFT)    /* 0x000000C0 */
#define PMU1CRU_CLKSEL_CON01_PCLK_PMU1_ROOT_I_SEL_SHIFT    (8U)
#define PMU1CRU_CLKSEL_CON01_PCLK_PMU1_ROOT_I_SEL_MASK     (0x3U << PMU1CRU_CLKSEL_CON01_PCLK_PMU1_ROOT_I_SEL_SHIFT)    /* 0x00000300 */
#define PMU1CRU_CLKSEL_CON01_HCLK_PMU_CM0_ROOT_I_SEL_SHIFT (10U)
#define PMU1CRU_CLKSEL_CON01_HCLK_PMU_CM0_ROOT_I_SEL_MASK  (0x3U << PMU1CRU_CLKSEL_CON01_HCLK_PMU_CM0_ROOT_I_SEL_SHIFT) /* 0x00000C00 */
/* CLKSEL_CON02 */
#define PMU1CRU_CLKSEL_CON02_OFFSET                        (0x308U)
#define PMU1CRU_CLKSEL_CON02_CLK_PMU_CM0_RTC_DIV_SHIFT     (0U)
#define PMU1CRU_CLKSEL_CON02_CLK_PMU_CM0_RTC_DIV_MASK      (0x1FU << PMU1CRU_CLKSEL_CON02_CLK_PMU_CM0_RTC_DIV_SHIFT)    /* 0x0000001F */
#define PMU1CRU_CLKSEL_CON02_CLK_PMU_CM0_RTC_SEL_SHIFT     (5U)
#define PMU1CRU_CLKSEL_CON02_CLK_PMU_CM0_RTC_SEL_MASK      (0x1U << PMU1CRU_CLKSEL_CON02_CLK_PMU_CM0_RTC_SEL_SHIFT)     /* 0x00000020 */
#define PMU1CRU_CLKSEL_CON02_TCLK_PMU1WDT_SEL_SHIFT        (6U)
#define PMU1CRU_CLKSEL_CON02_TCLK_PMU1WDT_SEL_MASK         (0x1U << PMU1CRU_CLKSEL_CON02_TCLK_PMU1WDT_SEL_SHIFT)        /* 0x00000040 */
#define PMU1CRU_CLKSEL_CON02_CLK_PMU1TIMER_ROOT_SEL_SHIFT  (7U)
#define PMU1CRU_CLKSEL_CON02_CLK_PMU1TIMER_ROOT_SEL_MASK   (0x3U << PMU1CRU_CLKSEL_CON02_CLK_PMU1TIMER_ROOT_SEL_SHIFT)  /* 0x00000180 */
#define PMU1CRU_CLKSEL_CON02_CLK_PMU1PWM_SEL_SHIFT         (9U)
#define PMU1CRU_CLKSEL_CON02_CLK_PMU1PWM_SEL_MASK          (0x3U << PMU1CRU_CLKSEL_CON02_CLK_PMU1PWM_SEL_SHIFT)         /* 0x00000600 */
/* CLKSEL_CON03 */
#define PMU1CRU_CLKSEL_CON03_OFFSET                        (0x30CU)
#define PMU1CRU_CLKSEL_CON03_CLK_I2C0_SEL_SHIFT            (6U)
#define PMU1CRU_CLKSEL_CON03_CLK_I2C0_SEL_MASK             (0x1U << PMU1CRU_CLKSEL_CON03_CLK_I2C0_SEL_SHIFT)            /* 0x00000040 */
#define PMU1CRU_CLKSEL_CON03_CLK_UART0_SRC_DIV_SHIFT       (7U)
#define PMU1CRU_CLKSEL_CON03_CLK_UART0_SRC_DIV_MASK        (0x1FU << PMU1CRU_CLKSEL_CON03_CLK_UART0_SRC_DIV_SHIFT)      /* 0x00000F80 */
/* CLKSEL_CON04 */
#define PMU1CRU_CLKSEL_CON04_OFFSET                        (0x310U)
#define PMU1CRU_CLKSEL_CON04_CLK_UART0_FRAC_DIV_SHIFT      (0U)
#define PMU1CRU_CLKSEL_CON04_CLK_UART0_FRAC_DIV_MASK       (0xFFFFFFFFU << PMU1CRU_CLKSEL_CON04_CLK_UART0_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON05 */
#define PMU1CRU_CLKSEL_CON05_OFFSET                        (0x314U)
#define PMU1CRU_CLKSEL_CON05_SCLK_UART0_SEL_SHIFT          (0U)
#define PMU1CRU_CLKSEL_CON05_SCLK_UART0_SEL_MASK           (0x3U << PMU1CRU_CLKSEL_CON05_SCLK_UART0_SEL_SHIFT)          /* 0x00000003 */
#define PMU1CRU_CLKSEL_CON05_CLK_I2S1_8CH_TX_SRC_DIV_SHIFT (2U)
#define PMU1CRU_CLKSEL_CON05_CLK_I2S1_8CH_TX_SRC_DIV_MASK  (0x1FU << PMU1CRU_CLKSEL_CON05_CLK_I2S1_8CH_TX_SRC_DIV_SHIFT) /* 0x0000007C */
/* CLKSEL_CON06 */
#define PMU1CRU_CLKSEL_CON06_OFFSET                        (0x318U)
#define PMU1CRU_CLKSEL_CON06_CLK_I2S1_8CH_TX_FRAC_DIV_SHIFT (0U)
#define PMU1CRU_CLKSEL_CON06_CLK_I2S1_8CH_TX_FRAC_DIV_MASK (0xFFFFFFFFU << PMU1CRU_CLKSEL_CON06_CLK_I2S1_8CH_TX_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON07 */
#define PMU1CRU_CLKSEL_CON07_OFFSET                        (0x31CU)
#define PMU1CRU_CLKSEL_CON07_MCLK_I2S1_8CH_TX_SEL_SHIFT    (0U)
#define PMU1CRU_CLKSEL_CON07_MCLK_I2S1_8CH_TX_SEL_MASK     (0x3U << PMU1CRU_CLKSEL_CON07_MCLK_I2S1_8CH_TX_SEL_SHIFT)    /* 0x00000003 */
#define PMU1CRU_CLKSEL_CON07_CLK_I2S1_8CH_RX_SRC_DIV_SHIFT (2U)
#define PMU1CRU_CLKSEL_CON07_CLK_I2S1_8CH_RX_SRC_DIV_MASK  (0x1FU << PMU1CRU_CLKSEL_CON07_CLK_I2S1_8CH_RX_SRC_DIV_SHIFT) /* 0x0000007C */
/* CLKSEL_CON08 */
#define PMU1CRU_CLKSEL_CON08_OFFSET                        (0x320U)
#define PMU1CRU_CLKSEL_CON08_CLK_I2S1_8CH_RX_FRAC_DIV_SHIFT (0U)
#define PMU1CRU_CLKSEL_CON08_CLK_I2S1_8CH_RX_FRAC_DIV_MASK (0xFFFFFFFFU << PMU1CRU_CLKSEL_CON08_CLK_I2S1_8CH_RX_FRAC_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON09 */
#define PMU1CRU_CLKSEL_CON09_OFFSET                        (0x324U)
#define PMU1CRU_CLKSEL_CON09_MCLK_I2S1_8CH_RX_SEL_SHIFT    (0U)
#define PMU1CRU_CLKSEL_CON09_MCLK_I2S1_8CH_RX_SEL_MASK     (0x3U << PMU1CRU_CLKSEL_CON09_MCLK_I2S1_8CH_RX_SEL_SHIFT)    /* 0x00000003 */
#define PMU1CRU_CLKSEL_CON09_I2S1_8CH_MCLKOUT_SEL_SHIFT    (2U)
#define PMU1CRU_CLKSEL_CON09_I2S1_8CH_MCLKOUT_SEL_MASK     (0x3U << PMU1CRU_CLKSEL_CON09_I2S1_8CH_MCLKOUT_SEL_SHIFT)    /* 0x0000000C */
#define PMU1CRU_CLKSEL_CON09_MCLK_PDM0_SEL_SHIFT           (4U)
#define PMU1CRU_CLKSEL_CON09_MCLK_PDM0_SEL_MASK            (0x1U << PMU1CRU_CLKSEL_CON09_MCLK_PDM0_SEL_SHIFT)           /* 0x00000010 */
#define PMU1CRU_CLKSEL_CON09_CLK_USBDP_COMBO_PHY0_REF_XTAL_DIV_SHIFT (5U)
#define PMU1CRU_CLKSEL_CON09_CLK_USBDP_COMBO_PHY0_REF_XTAL_DIV_MASK (0x1FU << PMU1CRU_CLKSEL_CON09_CLK_USBDP_COMBO_PHY0_REF_XTAL_DIV_SHIFT) /* 0x000003E0 */
#define PMU1CRU_CLKSEL_CON09_CLK_USBDP_COMBO_PHY0_REF_XTAL_SEL_SHIFT (10U)
#define PMU1CRU_CLKSEL_CON09_CLK_USBDP_COMBO_PHY0_REF_XTAL_SEL_MASK (0x1U << PMU1CRU_CLKSEL_CON09_CLK_USBDP_COMBO_PHY0_REF_XTAL_SEL_SHIFT) /* 0x00000400 */
/* CLKSEL_CON12 */
#define PMU1CRU_CLKSEL_CON12_OFFSET                        (0x330U)
#define PMU1CRU_CLKSEL_CON12_CLK_HDPTX0_REF_XTAL_DIV_SHIFT (6U)
#define PMU1CRU_CLKSEL_CON12_CLK_HDPTX0_REF_XTAL_DIV_MASK  (0x1FU << PMU1CRU_CLKSEL_CON12_CLK_HDPTX0_REF_XTAL_DIV_SHIFT) /* 0x000007C0 */
#define PMU1CRU_CLKSEL_CON12_CLK_HDPTX0_REF_XTAL_SEL_SHIFT (11U)
#define PMU1CRU_CLKSEL_CON12_CLK_HDPTX0_REF_XTAL_SEL_MASK  (0x1U << PMU1CRU_CLKSEL_CON12_CLK_HDPTX0_REF_XTAL_SEL_SHIFT) /* 0x00000800 */
/* CLKSEL_CON14 */
#define PMU1CRU_CLKSEL_CON14_OFFSET                        (0x338U)
#define PMU1CRU_CLKSEL_CON14_CLK_REF_MIPI_DCPHY0_DIV_SHIFT (0U)
#define PMU1CRU_CLKSEL_CON14_CLK_REF_MIPI_DCPHY0_DIV_MASK  (0x7FU << PMU1CRU_CLKSEL_CON14_CLK_REF_MIPI_DCPHY0_DIV_SHIFT) /* 0x0000007F */
#define PMU1CRU_CLKSEL_CON14_CLK_REF_MIPI_DCPHY0_SEL_SHIFT (7U)
#define PMU1CRU_CLKSEL_CON14_CLK_REF_MIPI_DCPHY0_SEL_MASK  (0x3U << PMU1CRU_CLKSEL_CON14_CLK_REF_MIPI_DCPHY0_SEL_SHIFT) /* 0x00000180 */
#define PMU1CRU_CLKSEL_CON14_CLK_OTGPHY_U3_0_DIV_SHIFT     (9U)
#define PMU1CRU_CLKSEL_CON14_CLK_OTGPHY_U3_0_DIV_MASK      (0x1FU << PMU1CRU_CLKSEL_CON14_CLK_OTGPHY_U3_0_DIV_SHIFT)    /* 0x00003E00 */
#define PMU1CRU_CLKSEL_CON14_CLK_OTGPHY_U3_0_SEL_SHIFT     (14U)
#define PMU1CRU_CLKSEL_CON14_CLK_OTGPHY_U3_0_SEL_MASK      (0x1U << PMU1CRU_CLKSEL_CON14_CLK_OTGPHY_U3_0_SEL_SHIFT)     /* 0x00004000 */
/* CLKSEL_CON15 */
#define PMU1CRU_CLKSEL_CON15_OFFSET                        (0x33CU)
#define PMU1CRU_CLKSEL_CON15_CLK_CR_PARA_DIV_SHIFT         (0U)
#define PMU1CRU_CLKSEL_CON15_CLK_CR_PARA_DIV_MASK          (0x1FU << PMU1CRU_CLKSEL_CON15_CLK_CR_PARA_DIV_SHIFT)        /* 0x0000001F */
#define PMU1CRU_CLKSEL_CON15_CLK_CR_PARA_SEL_SHIFT         (5U)
#define PMU1CRU_CLKSEL_CON15_CLK_CR_PARA_SEL_MASK          (0x3U << PMU1CRU_CLKSEL_CON15_CLK_CR_PARA_SEL_SHIFT)         /* 0x00000060 */
/* CLKSEL_CON17 */
#define PMU1CRU_CLKSEL_CON17_OFFSET                        (0x344U)
#define PMU1CRU_CLKSEL_CON17_DBCLK_GPIO0_SEL_SHIFT         (0U)
#define PMU1CRU_CLKSEL_CON17_DBCLK_GPIO0_SEL_MASK          (0x1U << PMU1CRU_CLKSEL_CON17_DBCLK_GPIO0_SEL_SHIFT)         /* 0x00000001 */
/* GATE_CON00 */
#define PMU1CRU_GATE_CON00_OFFSET                          (0x800U)
#define PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_50M_SRC_EN_SHIFT (0U)
#define PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_50M_SRC_EN_MASK (0x1U << PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_50M_SRC_EN_SHIFT) /* 0x00000001 */
#define PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_100M_SRC_EN_SHIFT (1U)
#define PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_100M_SRC_EN_MASK (0x1U << PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_100M_SRC_EN_SHIFT) /* 0x00000002 */
#define PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_200M_SRC_EN_SHIFT (2U)
#define PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_200M_SRC_EN_MASK (0x1U << PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_200M_SRC_EN_SHIFT) /* 0x00000004 */
#define PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_300M_SRC_EN_SHIFT (3U)
#define PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_300M_SRC_EN_MASK (0x1U << PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_300M_SRC_EN_SHIFT) /* 0x00000008 */
#define PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_400M_SRC_EN_SHIFT (4U)
#define PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_400M_SRC_EN_MASK (0x1U << PMU1CRU_GATE_CON00_CLK_MATRIX_PMU1_400M_SRC_EN_SHIFT) /* 0x00000010 */
#define PMU1CRU_GATE_CON00_HCLK_PMU1_ROOT_I_EN_SHIFT       (5U)
#define PMU1CRU_GATE_CON00_HCLK_PMU1_ROOT_I_EN_MASK        (0x1U << PMU1CRU_GATE_CON00_HCLK_PMU1_ROOT_I_EN_SHIFT)       /* 0x00000020 */
#define PMU1CRU_GATE_CON00_HCLK_PMU1_ROOT_EN_SHIFT         (6U)
#define PMU1CRU_GATE_CON00_HCLK_PMU1_ROOT_EN_MASK          (0x1U << PMU1CRU_GATE_CON00_HCLK_PMU1_ROOT_EN_SHIFT)         /* 0x00000040 */
#define PMU1CRU_GATE_CON00_PCLK_PMU1_ROOT_I_EN_SHIFT       (7U)
#define PMU1CRU_GATE_CON00_PCLK_PMU1_ROOT_I_EN_MASK        (0x1U << PMU1CRU_GATE_CON00_PCLK_PMU1_ROOT_I_EN_SHIFT)       /* 0x00000080 */
#define PMU1CRU_GATE_CON00_HCLK_PMU_CM0_ROOT_I_EN_SHIFT    (8U)
#define PMU1CRU_GATE_CON00_HCLK_PMU_CM0_ROOT_I_EN_MASK     (0x1U << PMU1CRU_GATE_CON00_HCLK_PMU_CM0_ROOT_I_EN_SHIFT)    /* 0x00000100 */
#define PMU1CRU_GATE_CON00_HCLK_PMU_CM0_ROOT_EN_SHIFT      (9U)
#define PMU1CRU_GATE_CON00_HCLK_PMU_CM0_ROOT_EN_MASK       (0x1U << PMU1CRU_GATE_CON00_HCLK_PMU_CM0_ROOT_EN_SHIFT)      /* 0x00000200 */
#define PMU1CRU_GATE_CON00_HCLK_PMU1_BIU_EN_SHIFT          (10U)
#define PMU1CRU_GATE_CON00_HCLK_PMU1_BIU_EN_MASK           (0x1U << PMU1CRU_GATE_CON00_HCLK_PMU1_BIU_EN_SHIFT)          /* 0x00000400 */
#define PMU1CRU_GATE_CON00_PCLK_PMU1_BIU_EN_SHIFT          (11U)
#define PMU1CRU_GATE_CON00_PCLK_PMU1_BIU_EN_MASK           (0x1U << PMU1CRU_GATE_CON00_PCLK_PMU1_BIU_EN_SHIFT)          /* 0x00000800 */
#define PMU1CRU_GATE_CON00_HCLK_PMU_CM0_BIU_EN_SHIFT       (12U)
#define PMU1CRU_GATE_CON00_HCLK_PMU_CM0_BIU_EN_MASK        (0x1U << PMU1CRU_GATE_CON00_HCLK_PMU_CM0_BIU_EN_SHIFT)       /* 0x00001000 */
#define PMU1CRU_GATE_CON00_FCLK_PMU_CM0_CORE_EN_SHIFT      (13U)
#define PMU1CRU_GATE_CON00_FCLK_PMU_CM0_CORE_EN_MASK       (0x1U << PMU1CRU_GATE_CON00_FCLK_PMU_CM0_CORE_EN_SHIFT)      /* 0x00002000 */
#define PMU1CRU_GATE_CON00_CLK_PMU_CM0_RTC_EN_SHIFT        (15U)
#define PMU1CRU_GATE_CON00_CLK_PMU_CM0_RTC_EN_MASK         (0x1U << PMU1CRU_GATE_CON00_CLK_PMU_CM0_RTC_EN_SHIFT)        /* 0x00008000 */
/* GATE_CON01 */
#define PMU1CRU_GATE_CON01_OFFSET                          (0x804U)
#define PMU1CRU_GATE_CON01_PCLK_PMU1_EN_SHIFT              (0U)
#define PMU1CRU_GATE_CON01_PCLK_PMU1_EN_MASK               (0x1U << PMU1CRU_GATE_CON01_PCLK_PMU1_EN_SHIFT)              /* 0x00000001 */
#define PMU1CRU_GATE_CON01_CLK_DDR_FAIL_SAFE_EN_SHIFT      (1U)
#define PMU1CRU_GATE_CON01_CLK_DDR_FAIL_SAFE_EN_MASK       (0x1U << PMU1CRU_GATE_CON01_CLK_DDR_FAIL_SAFE_EN_SHIFT)      /* 0x00000002 */
#define PMU1CRU_GATE_CON01_PCLK_PMU1_CRU_EN_SHIFT          (2U)
#define PMU1CRU_GATE_CON01_PCLK_PMU1_CRU_EN_MASK           (0x1U << PMU1CRU_GATE_CON01_PCLK_PMU1_CRU_EN_SHIFT)          /* 0x00000004 */
#define PMU1CRU_GATE_CON01_CLK_PMU1_EN_SHIFT               (3U)
#define PMU1CRU_GATE_CON01_CLK_PMU1_EN_MASK                (0x1U << PMU1CRU_GATE_CON01_CLK_PMU1_EN_SHIFT)               /* 0x00000008 */
#define PMU1CRU_GATE_CON01_PCLK_PMU1_GRF_EN_SHIFT          (4U)
#define PMU1CRU_GATE_CON01_PCLK_PMU1_GRF_EN_MASK           (0x1U << PMU1CRU_GATE_CON01_PCLK_PMU1_GRF_EN_SHIFT)          /* 0x00000010 */
#define PMU1CRU_GATE_CON01_PCLK_PMU1_IOC_EN_SHIFT          (5U)
#define PMU1CRU_GATE_CON01_PCLK_PMU1_IOC_EN_MASK           (0x1U << PMU1CRU_GATE_CON01_PCLK_PMU1_IOC_EN_SHIFT)          /* 0x00000020 */
#define PMU1CRU_GATE_CON01_PCLK_PMU1WDT_EN_SHIFT           (6U)
#define PMU1CRU_GATE_CON01_PCLK_PMU1WDT_EN_MASK            (0x1U << PMU1CRU_GATE_CON01_PCLK_PMU1WDT_EN_SHIFT)           /* 0x00000040 */
#define PMU1CRU_GATE_CON01_TCLK_PMU1WDT_EN_SHIFT           (7U)
#define PMU1CRU_GATE_CON01_TCLK_PMU1WDT_EN_MASK            (0x1U << PMU1CRU_GATE_CON01_TCLK_PMU1WDT_EN_SHIFT)           /* 0x00000080 */
#define PMU1CRU_GATE_CON01_PCLK_PMU1TIMER_EN_SHIFT         (8U)
#define PMU1CRU_GATE_CON01_PCLK_PMU1TIMER_EN_MASK          (0x1U << PMU1CRU_GATE_CON01_PCLK_PMU1TIMER_EN_SHIFT)         /* 0x00000100 */
#define PMU1CRU_GATE_CON01_CLK_PMU1TIMER_ROOT_EN_SHIFT     (9U)
#define PMU1CRU_GATE_CON01_CLK_PMU1TIMER_ROOT_EN_MASK      (0x1U << PMU1CRU_GATE_CON01_CLK_PMU1TIMER_ROOT_EN_SHIFT)     /* 0x00000200 */
#define PMU1CRU_GATE_CON01_CLK_PMU1TIMER0_EN_SHIFT         (10U)
#define PMU1CRU_GATE_CON01_CLK_PMU1TIMER0_EN_MASK          (0x1U << PMU1CRU_GATE_CON01_CLK_PMU1TIMER0_EN_SHIFT)         /* 0x00000400 */
#define PMU1CRU_GATE_CON01_CLK_PMU1TIMER1_EN_SHIFT         (11U)
#define PMU1CRU_GATE_CON01_CLK_PMU1TIMER1_EN_MASK          (0x1U << PMU1CRU_GATE_CON01_CLK_PMU1TIMER1_EN_SHIFT)         /* 0x00000800 */
#define PMU1CRU_GATE_CON01_PCLK_PMU1PWM_EN_SHIFT           (12U)
#define PMU1CRU_GATE_CON01_PCLK_PMU1PWM_EN_MASK            (0x1U << PMU1CRU_GATE_CON01_PCLK_PMU1PWM_EN_SHIFT)           /* 0x00001000 */
#define PMU1CRU_GATE_CON01_CLK_PMU1PWM_EN_SHIFT            (13U)
#define PMU1CRU_GATE_CON01_CLK_PMU1PWM_EN_MASK             (0x1U << PMU1CRU_GATE_CON01_CLK_PMU1PWM_EN_SHIFT)            /* 0x00002000 */
#define PMU1CRU_GATE_CON01_CLK_PMU1PWM_CAPTURE_EN_SHIFT    (14U)
#define PMU1CRU_GATE_CON01_CLK_PMU1PWM_CAPTURE_EN_MASK     (0x1U << PMU1CRU_GATE_CON01_CLK_PMU1PWM_CAPTURE_EN_SHIFT)    /* 0x00004000 */
/* GATE_CON02 */
#define PMU1CRU_GATE_CON02_OFFSET                          (0x808U)
#define PMU1CRU_GATE_CON02_PCLK_I2C0_EN_SHIFT              (1U)
#define PMU1CRU_GATE_CON02_PCLK_I2C0_EN_MASK               (0x1U << PMU1CRU_GATE_CON02_PCLK_I2C0_EN_SHIFT)              /* 0x00000002 */
#define PMU1CRU_GATE_CON02_CLK_I2C0_EN_SHIFT               (2U)
#define PMU1CRU_GATE_CON02_CLK_I2C0_EN_MASK                (0x1U << PMU1CRU_GATE_CON02_CLK_I2C0_EN_SHIFT)               /* 0x00000004 */
#define PMU1CRU_GATE_CON02_CLK_UART0_EN_SHIFT              (3U)
#define PMU1CRU_GATE_CON02_CLK_UART0_EN_MASK               (0x1U << PMU1CRU_GATE_CON02_CLK_UART0_EN_SHIFT)              /* 0x00000008 */
#define PMU1CRU_GATE_CON02_CLK_UART0_FRAC_EN_SHIFT         (4U)
#define PMU1CRU_GATE_CON02_CLK_UART0_FRAC_EN_MASK          (0x1U << PMU1CRU_GATE_CON02_CLK_UART0_FRAC_EN_SHIFT)         /* 0x00000010 */
#define PMU1CRU_GATE_CON02_SCLK_UART0_EN_SHIFT             (5U)
#define PMU1CRU_GATE_CON02_SCLK_UART0_EN_MASK              (0x1U << PMU1CRU_GATE_CON02_SCLK_UART0_EN_SHIFT)             /* 0x00000020 */
#define PMU1CRU_GATE_CON02_PCLK_UART0_EN_SHIFT             (6U)
#define PMU1CRU_GATE_CON02_PCLK_UART0_EN_MASK              (0x1U << PMU1CRU_GATE_CON02_PCLK_UART0_EN_SHIFT)             /* 0x00000040 */
#define PMU1CRU_GATE_CON02_HCLK_I2S1_8CH_EN_SHIFT          (7U)
#define PMU1CRU_GATE_CON02_HCLK_I2S1_8CH_EN_MASK           (0x1U << PMU1CRU_GATE_CON02_HCLK_I2S1_8CH_EN_SHIFT)          /* 0x00000080 */
#define PMU1CRU_GATE_CON02_CLK_I2S1_8CH_TX_EN_SHIFT        (8U)
#define PMU1CRU_GATE_CON02_CLK_I2S1_8CH_TX_EN_MASK         (0x1U << PMU1CRU_GATE_CON02_CLK_I2S1_8CH_TX_EN_SHIFT)        /* 0x00000100 */
#define PMU1CRU_GATE_CON02_CLK_I2S1_8CH_FRAC_TX_EN_SHIFT   (9U)
#define PMU1CRU_GATE_CON02_CLK_I2S1_8CH_FRAC_TX_EN_MASK    (0x1U << PMU1CRU_GATE_CON02_CLK_I2S1_8CH_FRAC_TX_EN_SHIFT)   /* 0x00000200 */
#define PMU1CRU_GATE_CON02_MCLK_I2S1_8CH_TX_EN_SHIFT       (10U)
#define PMU1CRU_GATE_CON02_MCLK_I2S1_8CH_TX_EN_MASK        (0x1U << PMU1CRU_GATE_CON02_MCLK_I2S1_8CH_TX_EN_SHIFT)       /* 0x00000400 */
#define PMU1CRU_GATE_CON02_CLK_I2S1_8CH_RX_EN_SHIFT        (11U)
#define PMU1CRU_GATE_CON02_CLK_I2S1_8CH_RX_EN_MASK         (0x1U << PMU1CRU_GATE_CON02_CLK_I2S1_8CH_RX_EN_SHIFT)        /* 0x00000800 */
#define PMU1CRU_GATE_CON02_CLK_I2S1_8CH_FRAC_RX_EN_SHIFT   (12U)
#define PMU1CRU_GATE_CON02_CLK_I2S1_8CH_FRAC_RX_EN_MASK    (0x1U << PMU1CRU_GATE_CON02_CLK_I2S1_8CH_FRAC_RX_EN_SHIFT)   /* 0x00001000 */
#define PMU1CRU_GATE_CON02_MCLK_I2S1_8CH_RX_EN_SHIFT       (13U)
#define PMU1CRU_GATE_CON02_MCLK_I2S1_8CH_RX_EN_MASK        (0x1U << PMU1CRU_GATE_CON02_MCLK_I2S1_8CH_RX_EN_SHIFT)       /* 0x00002000 */
#define PMU1CRU_GATE_CON02_HCLK_PDM0_EN_SHIFT              (14U)
#define PMU1CRU_GATE_CON02_HCLK_PDM0_EN_MASK               (0x1U << PMU1CRU_GATE_CON02_HCLK_PDM0_EN_SHIFT)              /* 0x00004000 */
#define PMU1CRU_GATE_CON02_MCLK_PDM0_EN_SHIFT              (15U)
#define PMU1CRU_GATE_CON02_MCLK_PDM0_EN_MASK               (0x1U << PMU1CRU_GATE_CON02_MCLK_PDM0_EN_SHIFT)              /* 0x00008000 */
/* GATE_CON03 */
#define PMU1CRU_GATE_CON03_OFFSET                          (0x80CU)
#define PMU1CRU_GATE_CON03_HCLK_VAD_EN_SHIFT               (0U)
#define PMU1CRU_GATE_CON03_HCLK_VAD_EN_MASK                (0x1U << PMU1CRU_GATE_CON03_HCLK_VAD_EN_SHIFT)               /* 0x00000001 */
#define PMU1CRU_GATE_CON03_CLK_USBDP_COMBO_PHY0_REF_XTAL_EN_SHIFT (5U)
#define PMU1CRU_GATE_CON03_CLK_USBDP_COMBO_PHY0_REF_XTAL_EN_MASK (0x1U << PMU1CRU_GATE_CON03_CLK_USBDP_COMBO_PHY0_REF_XTAL_EN_SHIFT) /* 0x00000020 */
#define PMU1CRU_GATE_CON03_CLK_HDPTX0_REF_XTAL_EN_SHIFT    (11U)
#define PMU1CRU_GATE_CON03_CLK_HDPTX0_REF_XTAL_EN_MASK     (0x1U << PMU1CRU_GATE_CON03_CLK_HDPTX0_REF_XTAL_EN_SHIFT)    /* 0x00000800 */
/* GATE_CON04 */
#define PMU1CRU_GATE_CON04_OFFSET                          (0x810U)
#define PMU1CRU_GATE_CON04_CLK_REF_MIPI_DCPHY0_EN_SHIFT    (3U)
#define PMU1CRU_GATE_CON04_CLK_REF_MIPI_DCPHY0_EN_MASK     (0x1U << PMU1CRU_GATE_CON04_CLK_REF_MIPI_DCPHY0_EN_SHIFT)    /* 0x00000008 */
#define PMU1CRU_GATE_CON04_CLK_OTGPHY_U3_0_EN_SHIFT        (7U)
#define PMU1CRU_GATE_CON04_CLK_OTGPHY_U3_0_EN_MASK         (0x1U << PMU1CRU_GATE_CON04_CLK_OTGPHY_U3_0_EN_SHIFT)        /* 0x00000080 */
#define PMU1CRU_GATE_CON04_CLK_CR_PARA_EN_SHIFT            (11U)
#define PMU1CRU_GATE_CON04_CLK_CR_PARA_EN_MASK             (0x1U << PMU1CRU_GATE_CON04_CLK_CR_PARA_EN_SHIFT)            /* 0x00000800 */
/* GATE_CON05 */
#define PMU1CRU_GATE_CON05_OFFSET                          (0x814U)
#define PMU1CRU_GATE_CON05_PCLK_PMU0_ROOT_EN_SHIFT         (0U)
#define PMU1CRU_GATE_CON05_PCLK_PMU0_ROOT_EN_MASK          (0x1U << PMU1CRU_GATE_CON05_PCLK_PMU0_ROOT_EN_SHIFT)         /* 0x00000001 */
#define PMU1CRU_GATE_CON05_CLK_PMU0_EN_SHIFT               (1U)
#define PMU1CRU_GATE_CON05_CLK_PMU0_EN_MASK                (0x1U << PMU1CRU_GATE_CON05_CLK_PMU0_EN_SHIFT)               /* 0x00000002 */
#define PMU1CRU_GATE_CON05_PCLK_PMU0_EN_SHIFT              (2U)
#define PMU1CRU_GATE_CON05_PCLK_PMU0_EN_MASK               (0x1U << PMU1CRU_GATE_CON05_PCLK_PMU0_EN_SHIFT)              /* 0x00000004 */
#define PMU1CRU_GATE_CON05_PCLK_PMU0GRF_EN_SHIFT           (3U)
#define PMU1CRU_GATE_CON05_PCLK_PMU0GRF_EN_MASK            (0x1U << PMU1CRU_GATE_CON05_PCLK_PMU0GRF_EN_SHIFT)           /* 0x00000008 */
#define PMU1CRU_GATE_CON05_PCLK_PMU0IOC_EN_SHIFT           (4U)
#define PMU1CRU_GATE_CON05_PCLK_PMU0IOC_EN_MASK            (0x1U << PMU1CRU_GATE_CON05_PCLK_PMU0IOC_EN_SHIFT)           /* 0x00000010 */
#define PMU1CRU_GATE_CON05_PCLK_GPIO0_EN_SHIFT             (5U)
#define PMU1CRU_GATE_CON05_PCLK_GPIO0_EN_MASK              (0x1U << PMU1CRU_GATE_CON05_PCLK_GPIO0_EN_SHIFT)             /* 0x00000020 */
#define PMU1CRU_GATE_CON05_DBCLK_GPIO0_EN_SHIFT            (6U)
#define PMU1CRU_GATE_CON05_DBCLK_GPIO0_EN_MASK             (0x1U << PMU1CRU_GATE_CON05_DBCLK_GPIO0_EN_SHIFT)            /* 0x00000040 */
/* SOFTRST_CON00 */
#define PMU1CRU_SOFTRST_CON00_OFFSET                       (0xA00U)
#define PMU1CRU_SOFTRST_CON00_HRESETN_PMU1_BIU_SHIFT       (10U)
#define PMU1CRU_SOFTRST_CON00_HRESETN_PMU1_BIU_MASK        (0x1U << PMU1CRU_SOFTRST_CON00_HRESETN_PMU1_BIU_SHIFT)       /* 0x00000400 */
#define PMU1CRU_SOFTRST_CON00_PRESETN_PMU1_BIU_SHIFT       (11U)
#define PMU1CRU_SOFTRST_CON00_PRESETN_PMU1_BIU_MASK        (0x1U << PMU1CRU_SOFTRST_CON00_PRESETN_PMU1_BIU_SHIFT)       /* 0x00000800 */
#define PMU1CRU_SOFTRST_CON00_HRESETN_PMU_CM0_BIU_SHIFT    (12U)
#define PMU1CRU_SOFTRST_CON00_HRESETN_PMU_CM0_BIU_MASK     (0x1U << PMU1CRU_SOFTRST_CON00_HRESETN_PMU_CM0_BIU_SHIFT)    /* 0x00001000 */
#define PMU1CRU_SOFTRST_CON00_FRESETN_PMU_CM0_CORE_SHIFT   (13U)
#define PMU1CRU_SOFTRST_CON00_FRESETN_PMU_CM0_CORE_MASK    (0x1U << PMU1CRU_SOFTRST_CON00_FRESETN_PMU_CM0_CORE_SHIFT)   /* 0x00002000 */
#define PMU1CRU_SOFTRST_CON00_TRESETN_PMU1_CM0_JTAG_SHIFT  (14U)
#define PMU1CRU_SOFTRST_CON00_TRESETN_PMU1_CM0_JTAG_MASK   (0x1U << PMU1CRU_SOFTRST_CON00_TRESETN_PMU1_CM0_JTAG_SHIFT)  /* 0x00004000 */
/* SOFTRST_CON01 */
#define PMU1CRU_SOFTRST_CON01_OFFSET                       (0xA04U)
#define PMU1CRU_SOFTRST_CON01_RESETN_DDR_FAIL_SAFE_SHIFT   (1U)
#define PMU1CRU_SOFTRST_CON01_RESETN_DDR_FAIL_SAFE_MASK    (0x1U << PMU1CRU_SOFTRST_CON01_RESETN_DDR_FAIL_SAFE_SHIFT)   /* 0x00000002 */
#define PMU1CRU_SOFTRST_CON01_PRESETN_CRU_PMU1_SHIFT       (2U)
#define PMU1CRU_SOFTRST_CON01_PRESETN_CRU_PMU1_MASK        (0x1U << PMU1CRU_SOFTRST_CON01_PRESETN_CRU_PMU1_SHIFT)       /* 0x00000004 */
#define PMU1CRU_SOFTRST_CON01_PRESETN_PMU1_GRF_SHIFT       (4U)
#define PMU1CRU_SOFTRST_CON01_PRESETN_PMU1_GRF_MASK        (0x1U << PMU1CRU_SOFTRST_CON01_PRESETN_PMU1_GRF_SHIFT)       /* 0x00000010 */
#define PMU1CRU_SOFTRST_CON01_PRESETN_PMU1_IOC_SHIFT       (5U)
#define PMU1CRU_SOFTRST_CON01_PRESETN_PMU1_IOC_MASK        (0x1U << PMU1CRU_SOFTRST_CON01_PRESETN_PMU1_IOC_SHIFT)       /* 0x00000020 */
#define PMU1CRU_SOFTRST_CON01_PRESETN_PMU1WDT_SHIFT        (6U)
#define PMU1CRU_SOFTRST_CON01_PRESETN_PMU1WDT_MASK         (0x1U << PMU1CRU_SOFTRST_CON01_PRESETN_PMU1WDT_SHIFT)        /* 0x00000040 */
#define PMU1CRU_SOFTRST_CON01_TRESETN_PMU1WDT_SHIFT        (7U)
#define PMU1CRU_SOFTRST_CON01_TRESETN_PMU1WDT_MASK         (0x1U << PMU1CRU_SOFTRST_CON01_TRESETN_PMU1WDT_SHIFT)        /* 0x00000080 */
#define PMU1CRU_SOFTRST_CON01_PRESETN_PMU1TIMER_SHIFT      (8U)
#define PMU1CRU_SOFTRST_CON01_PRESETN_PMU1TIMER_MASK       (0x1U << PMU1CRU_SOFTRST_CON01_PRESETN_PMU1TIMER_SHIFT)      /* 0x00000100 */
#define PMU1CRU_SOFTRST_CON01_RESETN_PMU1TIMER0_SHIFT      (10U)
#define PMU1CRU_SOFTRST_CON01_RESETN_PMU1TIMER0_MASK       (0x1U << PMU1CRU_SOFTRST_CON01_RESETN_PMU1TIMER0_SHIFT)      /* 0x00000400 */
#define PMU1CRU_SOFTRST_CON01_RESETN_PMU1TIMER1_SHIFT      (11U)
#define PMU1CRU_SOFTRST_CON01_RESETN_PMU1TIMER1_MASK       (0x1U << PMU1CRU_SOFTRST_CON01_RESETN_PMU1TIMER1_SHIFT)      /* 0x00000800 */
#define PMU1CRU_SOFTRST_CON01_PRESETN_PMU1PWM_SHIFT        (12U)
#define PMU1CRU_SOFTRST_CON01_PRESETN_PMU1PWM_MASK         (0x1U << PMU1CRU_SOFTRST_CON01_PRESETN_PMU1PWM_SHIFT)        /* 0x00001000 */
#define PMU1CRU_SOFTRST_CON01_RESETN_PMU1PWM_SHIFT         (13U)
#define PMU1CRU_SOFTRST_CON01_RESETN_PMU1PWM_MASK          (0x1U << PMU1CRU_SOFTRST_CON01_RESETN_PMU1PWM_SHIFT)         /* 0x00002000 */
/* SOFTRST_CON02 */
#define PMU1CRU_SOFTRST_CON02_OFFSET                       (0xA08U)
#define PMU1CRU_SOFTRST_CON02_PRESETN_I2C0_SHIFT           (1U)
#define PMU1CRU_SOFTRST_CON02_PRESETN_I2C0_MASK            (0x1U << PMU1CRU_SOFTRST_CON02_PRESETN_I2C0_SHIFT)           /* 0x00000002 */
#define PMU1CRU_SOFTRST_CON02_RESETN_I2C0_SHIFT            (2U)
#define PMU1CRU_SOFTRST_CON02_RESETN_I2C0_MASK             (0x1U << PMU1CRU_SOFTRST_CON02_RESETN_I2C0_SHIFT)            /* 0x00000004 */
#define PMU1CRU_SOFTRST_CON02_SRESETN_UART0_SHIFT          (5U)
#define PMU1CRU_SOFTRST_CON02_SRESETN_UART0_MASK           (0x1U << PMU1CRU_SOFTRST_CON02_SRESETN_UART0_SHIFT)          /* 0x00000020 */
#define PMU1CRU_SOFTRST_CON02_PRESETN_UART0_SHIFT          (6U)
#define PMU1CRU_SOFTRST_CON02_PRESETN_UART0_MASK           (0x1U << PMU1CRU_SOFTRST_CON02_PRESETN_UART0_SHIFT)          /* 0x00000040 */
#define PMU1CRU_SOFTRST_CON02_HRESETN_I2S1_8CH_SHIFT       (7U)
#define PMU1CRU_SOFTRST_CON02_HRESETN_I2S1_8CH_MASK        (0x1U << PMU1CRU_SOFTRST_CON02_HRESETN_I2S1_8CH_SHIFT)       /* 0x00000080 */
#define PMU1CRU_SOFTRST_CON02_MRESETN_I2S1_8CH_TX_SHIFT    (10U)
#define PMU1CRU_SOFTRST_CON02_MRESETN_I2S1_8CH_TX_MASK     (0x1U << PMU1CRU_SOFTRST_CON02_MRESETN_I2S1_8CH_TX_SHIFT)    /* 0x00000400 */
#define PMU1CRU_SOFTRST_CON02_MRESETN_I2S1_8CH_RX_SHIFT    (13U)
#define PMU1CRU_SOFTRST_CON02_MRESETN_I2S1_8CH_RX_MASK     (0x1U << PMU1CRU_SOFTRST_CON02_MRESETN_I2S1_8CH_RX_SHIFT)    /* 0x00002000 */
#define PMU1CRU_SOFTRST_CON02_HRESETN_PDM0_SHIFT           (14U)
#define PMU1CRU_SOFTRST_CON02_HRESETN_PDM0_MASK            (0x1U << PMU1CRU_SOFTRST_CON02_HRESETN_PDM0_SHIFT)           /* 0x00004000 */
#define PMU1CRU_SOFTRST_CON02_RESETN_PDM0_SHIFT            (15U)
#define PMU1CRU_SOFTRST_CON02_RESETN_PDM0_MASK             (0x1U << PMU1CRU_SOFTRST_CON02_RESETN_PDM0_SHIFT)            /* 0x00008000 */
/* SOFTRST_CON03 */
#define PMU1CRU_SOFTRST_CON03_OFFSET                       (0xA0CU)
#define PMU1CRU_SOFTRST_CON03_HRESETN_VAD_SHIFT            (0U)
#define PMU1CRU_SOFTRST_CON03_HRESETN_VAD_MASK             (0x1U << PMU1CRU_SOFTRST_CON03_HRESETN_VAD_SHIFT)            /* 0x00000001 */
#define PMU1CRU_SOFTRST_CON03_RESETN_HDPTX0_INIT_SHIFT     (11U)
#define PMU1CRU_SOFTRST_CON03_RESETN_HDPTX0_INIT_MASK      (0x1U << PMU1CRU_SOFTRST_CON03_RESETN_HDPTX0_INIT_SHIFT)     /* 0x00000800 */
#define PMU1CRU_SOFTRST_CON03_RESETN_HDPTX0_CMN_SHIFT      (12U)
#define PMU1CRU_SOFTRST_CON03_RESETN_HDPTX0_CMN_MASK       (0x1U << PMU1CRU_SOFTRST_CON03_RESETN_HDPTX0_CMN_SHIFT)      /* 0x00001000 */
#define PMU1CRU_SOFTRST_CON03_RESETN_HDPTX0_LANE_SHIFT     (13U)
#define PMU1CRU_SOFTRST_CON03_RESETN_HDPTX0_LANE_MASK      (0x1U << PMU1CRU_SOFTRST_CON03_RESETN_HDPTX0_LANE_SHIFT)     /* 0x00002000 */
#define PMU1CRU_SOFTRST_CON03_RESETN_HDPTX1_INIT_SHIFT     (15U)
#define PMU1CRU_SOFTRST_CON03_RESETN_HDPTX1_INIT_MASK      (0x1U << PMU1CRU_SOFTRST_CON03_RESETN_HDPTX1_INIT_SHIFT)     /* 0x00008000 */
/* SOFTRST_CON04 */
#define PMU1CRU_SOFTRST_CON04_OFFSET                       (0xA10U)
#define PMU1CRU_SOFTRST_CON04_RESETN_HDPTX1_CMN_SHIFT      (0U)
#define PMU1CRU_SOFTRST_CON04_RESETN_HDPTX1_CMN_MASK       (0x1U << PMU1CRU_SOFTRST_CON04_RESETN_HDPTX1_CMN_SHIFT)      /* 0x00000001 */
#define PMU1CRU_SOFTRST_CON04_RESETN_HDPTX1_LANE_SHIFT     (1U)
#define PMU1CRU_SOFTRST_CON04_RESETN_HDPTX1_LANE_MASK      (0x1U << PMU1CRU_SOFTRST_CON04_RESETN_HDPTX1_LANE_SHIFT)     /* 0x00000002 */
#define PMU1CRU_SOFTRST_CON04_MRESETN_MIPI_DCPHY0_SHIFT    (3U)
#define PMU1CRU_SOFTRST_CON04_MRESETN_MIPI_DCPHY0_MASK     (0x1U << PMU1CRU_SOFTRST_CON04_MRESETN_MIPI_DCPHY0_SHIFT)    /* 0x00000008 */
#define PMU1CRU_SOFTRST_CON04_SRESETN_MIPI_DCPHY0_SHIFT    (4U)
#define PMU1CRU_SOFTRST_CON04_SRESETN_MIPI_DCPHY0_MASK     (0x1U << PMU1CRU_SOFTRST_CON04_SRESETN_MIPI_DCPHY0_SHIFT)    /* 0x00000010 */
#define PMU1CRU_SOFTRST_CON04_MRESETN_MIPI_DCPHY1_SHIFT    (5U)
#define PMU1CRU_SOFTRST_CON04_MRESETN_MIPI_DCPHY1_MASK     (0x1U << PMU1CRU_SOFTRST_CON04_MRESETN_MIPI_DCPHY1_SHIFT)    /* 0x00000020 */
#define PMU1CRU_SOFTRST_CON04_SRESETN_MIPI_DCPHY1_SHIFT    (6U)
#define PMU1CRU_SOFTRST_CON04_SRESETN_MIPI_DCPHY1_MASK     (0x1U << PMU1CRU_SOFTRST_CON04_SRESETN_MIPI_DCPHY1_SHIFT)    /* 0x00000040 */
#define PMU1CRU_SOFTRST_CON04_RESETN_OTGPHY_U3_0_SHIFT     (7U)
#define PMU1CRU_SOFTRST_CON04_RESETN_OTGPHY_U3_0_MASK      (0x1U << PMU1CRU_SOFTRST_CON04_RESETN_OTGPHY_U3_0_SHIFT)     /* 0x00000080 */
#define PMU1CRU_SOFTRST_CON04_RESETN_OTGPHY_U3_1_SHIFT     (8U)
#define PMU1CRU_SOFTRST_CON04_RESETN_OTGPHY_U3_1_MASK      (0x1U << PMU1CRU_SOFTRST_CON04_RESETN_OTGPHY_U3_1_SHIFT)     /* 0x00000100 */
#define PMU1CRU_SOFTRST_CON04_RESETN_OTGPHY_U2_0_SHIFT     (9U)
#define PMU1CRU_SOFTRST_CON04_RESETN_OTGPHY_U2_0_MASK      (0x1U << PMU1CRU_SOFTRST_CON04_RESETN_OTGPHY_U2_0_SHIFT)     /* 0x00000200 */
#define PMU1CRU_SOFTRST_CON04_RESETN_OTGPHY_U2_1_SHIFT     (10U)
#define PMU1CRU_SOFTRST_CON04_RESETN_OTGPHY_U2_1_MASK      (0x1U << PMU1CRU_SOFTRST_CON04_RESETN_OTGPHY_U2_1_SHIFT)     /* 0x00000400 */
/* SOFTRST_CON05 */
#define PMU1CRU_SOFTRST_CON05_OFFSET                       (0xA14U)
#define PMU1CRU_SOFTRST_CON05_PRESETN_PMU0GRF_SHIFT        (3U)
#define PMU1CRU_SOFTRST_CON05_PRESETN_PMU0GRF_MASK         (0x1U << PMU1CRU_SOFTRST_CON05_PRESETN_PMU0GRF_SHIFT)        /* 0x00000008 */
#define PMU1CRU_SOFTRST_CON05_PRESETN_PMU0IOC_SHIFT        (4U)
#define PMU1CRU_SOFTRST_CON05_PRESETN_PMU0IOC_MASK         (0x1U << PMU1CRU_SOFTRST_CON05_PRESETN_PMU0IOC_SHIFT)        /* 0x00000010 */
#define PMU1CRU_SOFTRST_CON05_PRESETN_GPIO0_SHIFT          (5U)
#define PMU1CRU_SOFTRST_CON05_PRESETN_GPIO0_MASK           (0x1U << PMU1CRU_SOFTRST_CON05_PRESETN_GPIO0_SHIFT)          /* 0x00000020 */
#define PMU1CRU_SOFTRST_CON05_DBRESETN_GPIO0_SHIFT         (6U)
#define PMU1CRU_SOFTRST_CON05_DBRESETN_GPIO0_MASK          (0x1U << PMU1CRU_SOFTRST_CON05_DBRESETN_GPIO0_SHIFT)         /* 0x00000040 */
/* AUTOCS_HCLK_PMU_CM0_ROOT_I_CON0 */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON0_OFFSET     (0xD00U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON0_HCLK_PMU_CM0_ROOT_I_IDLE_TH_SHIFT (0U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON0_HCLK_PMU_CM0_ROOT_I_IDLE_TH_MASK (0xFFFFU << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON0_HCLK_PMU_CM0_ROOT_I_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON0_HCLK_PMU_CM0_ROOT_I_WAIT_TH_SHIFT (16U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON0_HCLK_PMU_CM0_ROOT_I_WAIT_TH_MASK (0xFFFFU << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON0_HCLK_PMU_CM0_ROOT_I_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1 */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1_OFFSET     (0xD04U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1_HCLK_PMU_CM0_ROOT_I_AUTOCS_CTRL_SHIFT (0U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1_HCLK_PMU_CM0_ROOT_I_AUTOCS_CTRL_MASK (0xFFFU << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1_HCLK_PMU_CM0_ROOT_I_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1_HCLK_PMU_CM0_ROOT_I_AUTOCS_EN_SHIFT (12U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1_HCLK_PMU_CM0_ROOT_I_AUTOCS_EN_MASK (0x1U << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1_HCLK_PMU_CM0_ROOT_I_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1_HCLK_PMU_CM0_ROOT_I_SWITCH_EN_SHIFT (13U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1_HCLK_PMU_CM0_ROOT_I_SWITCH_EN_MASK (0x1U << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1_HCLK_PMU_CM0_ROOT_I_SWITCH_EN_SHIFT) /* 0x00002000 */
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1_HCLK_PMU_CM0_ROOT_I_CLKSEL_CFG_SHIFT (14U)
#define PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1_HCLK_PMU_CM0_ROOT_I_CLKSEL_CFG_MASK (0x3U << PMU1CRU_AUTOCS_HCLK_PMU_CM0_ROOT_I_CON1_HCLK_PMU_CM0_ROOT_I_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/****************************************DDR0CRU*****************************************/
/* D0APLL_CON0 */
#define DDR0CRU_D0APLL_CON0_OFFSET                         (0x0U)
#define DDR0CRU_D0APLL_CON0_D0APLL_M_SHIFT                 (0U)
#define DDR0CRU_D0APLL_CON0_D0APLL_M_MASK                  (0x3FFU << DDR0CRU_D0APLL_CON0_D0APLL_M_SHIFT)               /* 0x000003FF */
#define DDR0CRU_D0APLL_CON0_D0APLL_BP_SHIFT                (15U)
#define DDR0CRU_D0APLL_CON0_D0APLL_BP_MASK                 (0x1U << DDR0CRU_D0APLL_CON0_D0APLL_BP_SHIFT)                /* 0x00008000 */
/* D0APLL_CON1 */
#define DDR0CRU_D0APLL_CON1_OFFSET                         (0x4U)
#define DDR0CRU_D0APLL_CON1_D0APLL_P_SHIFT                 (0U)
#define DDR0CRU_D0APLL_CON1_D0APLL_P_MASK                  (0x3FU << DDR0CRU_D0APLL_CON1_D0APLL_P_SHIFT)                /* 0x0000003F */
#define DDR0CRU_D0APLL_CON1_D0APLL_S_SHIFT                 (6U)
#define DDR0CRU_D0APLL_CON1_D0APLL_S_MASK                  (0x7U << DDR0CRU_D0APLL_CON1_D0APLL_S_SHIFT)                 /* 0x000001C0 */
#define DDR0CRU_D0APLL_CON1_D0APLL_RESETB_SHIFT            (13U)
#define DDR0CRU_D0APLL_CON1_D0APLL_RESETB_MASK             (0x1U << DDR0CRU_D0APLL_CON1_D0APLL_RESETB_SHIFT)            /* 0x00002000 */
/* D0APLL_CON2 */
#define DDR0CRU_D0APLL_CON2_OFFSET                         (0x8U)
#define DDR0CRU_D0APLL_CON2_D0APLL_K_SHIFT                 (0U)
#define DDR0CRU_D0APLL_CON2_D0APLL_K_MASK                  (0xFFFFU << DDR0CRU_D0APLL_CON2_D0APLL_K_SHIFT)              /* 0x0000FFFF */
/* D0APLL_CON3 */
#define DDR0CRU_D0APLL_CON3_OFFSET                         (0xCU)
#define DDR0CRU_D0APLL_CON3_D0APLL_MFR_SHIFT               (0U)
#define DDR0CRU_D0APLL_CON3_D0APLL_MFR_MASK                (0xFFU << DDR0CRU_D0APLL_CON3_D0APLL_MFR_SHIFT)              /* 0x000000FF */
#define DDR0CRU_D0APLL_CON3_D0APLL_MRR_SHIFT               (8U)
#define DDR0CRU_D0APLL_CON3_D0APLL_MRR_MASK                (0x3FU << DDR0CRU_D0APLL_CON3_D0APLL_MRR_SHIFT)              /* 0x00003F00 */
#define DDR0CRU_D0APLL_CON3_D0APLL_SEL_PF_SHIFT            (14U)
#define DDR0CRU_D0APLL_CON3_D0APLL_SEL_PF_MASK             (0x3U << DDR0CRU_D0APLL_CON3_D0APLL_SEL_PF_SHIFT)            /* 0x0000C000 */
/* D0APLL_CON4 */
#define DDR0CRU_D0APLL_CON4_OFFSET                         (0x10U)
#define DDR0CRU_D0APLL_CON4_D0APLL_SSCG_EN_SHIFT           (0U)
#define DDR0CRU_D0APLL_CON4_D0APLL_SSCG_EN_MASK            (0x1U << DDR0CRU_D0APLL_CON4_D0APLL_SSCG_EN_SHIFT)           /* 0x00000001 */
#define DDR0CRU_D0APLL_CON4_D0APLL_AFC_ENB_SHIFT           (3U)
#define DDR0CRU_D0APLL_CON4_D0APLL_AFC_ENB_MASK            (0x1U << DDR0CRU_D0APLL_CON4_D0APLL_AFC_ENB_SHIFT)           /* 0x00000008 */
#define DDR0CRU_D0APLL_CON4_D0APLL_EXTAFC_SHIFT            (4U)
#define DDR0CRU_D0APLL_CON4_D0APLL_EXTAFC_MASK             (0x1FU << DDR0CRU_D0APLL_CON4_D0APLL_EXTAFC_SHIFT)           /* 0x000001F0 */
#define DDR0CRU_D0APLL_CON4_D0APLL_FEED_EN_SHIFT           (14U)
#define DDR0CRU_D0APLL_CON4_D0APLL_FEED_EN_MASK            (0x1U << DDR0CRU_D0APLL_CON4_D0APLL_FEED_EN_SHIFT)           /* 0x00004000 */
#define DDR0CRU_D0APLL_CON4_D0APLL_FSEL_SHIFT              (15U)
#define DDR0CRU_D0APLL_CON4_D0APLL_FSEL_MASK               (0x1U << DDR0CRU_D0APLL_CON4_D0APLL_FSEL_SHIFT)              /* 0x00008000 */
/* D0APLL_CON5 */
#define DDR0CRU_D0APLL_CON5_OFFSET                         (0x14U)
#define DDR0CRU_D0APLL_CON5_D0APLL_FOUT_MASK_SHIFT         (0U)
#define DDR0CRU_D0APLL_CON5_D0APLL_FOUT_MASK_MASK          (0x1U << DDR0CRU_D0APLL_CON5_D0APLL_FOUT_MASK_SHIFT)         /* 0x00000001 */
/* D0APLL_CON6 */
#define DDR0CRU_D0APLL_CON6_OFFSET                         (0x18U)
#define DDR0CRU_D0APLL_CON6_D0APLL_AFC_CODE_SHIFT          (10U)
#define DDR0CRU_D0APLL_CON6_D0APLL_AFC_CODE_MASK           (0x1FU << DDR0CRU_D0APLL_CON6_D0APLL_AFC_CODE_SHIFT)         /* 0x00007C00 */
#define DDR0CRU_D0APLL_CON6_D0APLL_LOCK_SHIFT              (15U)
#define DDR0CRU_D0APLL_CON6_D0APLL_LOCK_MASK               (0x1U << DDR0CRU_D0APLL_CON6_D0APLL_LOCK_SHIFT)              /* 0x00008000 */
/* D0BPLL_CON0 */
#define DDR0CRU_D0BPLL_CON0_OFFSET                         (0x20U)
#define DDR0CRU_D0BPLL_CON0_D0BPLL_M_SHIFT                 (0U)
#define DDR0CRU_D0BPLL_CON0_D0BPLL_M_MASK                  (0x3FFU << DDR0CRU_D0BPLL_CON0_D0BPLL_M_SHIFT)               /* 0x000003FF */
#define DDR0CRU_D0BPLL_CON0_D0BPLL_BP_SHIFT                (15U)
#define DDR0CRU_D0BPLL_CON0_D0BPLL_BP_MASK                 (0x1U << DDR0CRU_D0BPLL_CON0_D0BPLL_BP_SHIFT)                /* 0x00008000 */
/* D0BPLL_CON1 */
#define DDR0CRU_D0BPLL_CON1_OFFSET                         (0x24U)
#define DDR0CRU_D0BPLL_CON1_D0BPLL_P_SHIFT                 (0U)
#define DDR0CRU_D0BPLL_CON1_D0BPLL_P_MASK                  (0x3FU << DDR0CRU_D0BPLL_CON1_D0BPLL_P_SHIFT)                /* 0x0000003F */
#define DDR0CRU_D0BPLL_CON1_D0BPLL_S_SHIFT                 (6U)
#define DDR0CRU_D0BPLL_CON1_D0BPLL_S_MASK                  (0x7U << DDR0CRU_D0BPLL_CON1_D0BPLL_S_SHIFT)                 /* 0x000001C0 */
#define DDR0CRU_D0BPLL_CON1_D0BPLL_RESETB_SHIFT            (13U)
#define DDR0CRU_D0BPLL_CON1_D0BPLL_RESETB_MASK             (0x1U << DDR0CRU_D0BPLL_CON1_D0BPLL_RESETB_SHIFT)            /* 0x00002000 */
/* D0BPLL_CON2 */
#define DDR0CRU_D0BPLL_CON2_OFFSET                         (0x28U)
#define DDR0CRU_D0BPLL_CON2_D0BPLL_K_SHIFT                 (0U)
#define DDR0CRU_D0BPLL_CON2_D0BPLL_K_MASK                  (0xFFFFU << DDR0CRU_D0BPLL_CON2_D0BPLL_K_SHIFT)              /* 0x0000FFFF */
/* D0BPLL_CON3 */
#define DDR0CRU_D0BPLL_CON3_OFFSET                         (0x2CU)
#define DDR0CRU_D0BPLL_CON3_D0BPLL_MFR_SHIFT               (0U)
#define DDR0CRU_D0BPLL_CON3_D0BPLL_MFR_MASK                (0xFFU << DDR0CRU_D0BPLL_CON3_D0BPLL_MFR_SHIFT)              /* 0x000000FF */
#define DDR0CRU_D0BPLL_CON3_D0BPLL_MRR_SHIFT               (8U)
#define DDR0CRU_D0BPLL_CON3_D0BPLL_MRR_MASK                (0x3FU << DDR0CRU_D0BPLL_CON3_D0BPLL_MRR_SHIFT)              /* 0x00003F00 */
#define DDR0CRU_D0BPLL_CON3_D0BPLL_SEL_PF_SHIFT            (14U)
#define DDR0CRU_D0BPLL_CON3_D0BPLL_SEL_PF_MASK             (0x3U << DDR0CRU_D0BPLL_CON3_D0BPLL_SEL_PF_SHIFT)            /* 0x0000C000 */
/* D0BPLL_CON4 */
#define DDR0CRU_D0BPLL_CON4_OFFSET                         (0x30U)
#define DDR0CRU_D0BPLL_CON4_D0BPLL_SSCG_EN_SHIFT           (0U)
#define DDR0CRU_D0BPLL_CON4_D0BPLL_SSCG_EN_MASK            (0x1U << DDR0CRU_D0BPLL_CON4_D0BPLL_SSCG_EN_SHIFT)           /* 0x00000001 */
#define DDR0CRU_D0BPLL_CON4_D0BPLL_AFC_ENB_SHIFT           (3U)
#define DDR0CRU_D0BPLL_CON4_D0BPLL_AFC_ENB_MASK            (0x1U << DDR0CRU_D0BPLL_CON4_D0BPLL_AFC_ENB_SHIFT)           /* 0x00000008 */
#define DDR0CRU_D0BPLL_CON4_D0BPLL_EXTAFC_SHIFT            (4U)
#define DDR0CRU_D0BPLL_CON4_D0BPLL_EXTAFC_MASK             (0x1FU << DDR0CRU_D0BPLL_CON4_D0BPLL_EXTAFC_SHIFT)           /* 0x000001F0 */
#define DDR0CRU_D0BPLL_CON4_D0BPLL_FEED_EN_SHIFT           (14U)
#define DDR0CRU_D0BPLL_CON4_D0BPLL_FEED_EN_MASK            (0x1U << DDR0CRU_D0BPLL_CON4_D0BPLL_FEED_EN_SHIFT)           /* 0x00004000 */
#define DDR0CRU_D0BPLL_CON4_D0BPLL_FSEL_SHIFT              (15U)
#define DDR0CRU_D0BPLL_CON4_D0BPLL_FSEL_MASK               (0x1U << DDR0CRU_D0BPLL_CON4_D0BPLL_FSEL_SHIFT)              /* 0x00008000 */
/* D0BPLL_CON5 */
#define DDR0CRU_D0BPLL_CON5_OFFSET                         (0x34U)
#define DDR0CRU_D0BPLL_CON5_D0BPLL_FOUT_MASK_SHIFT         (0U)
#define DDR0CRU_D0BPLL_CON5_D0BPLL_FOUT_MASK_MASK          (0x1U << DDR0CRU_D0BPLL_CON5_D0BPLL_FOUT_MASK_SHIFT)         /* 0x00000001 */
/* D0BPLL_CON6 */
#define DDR0CRU_D0BPLL_CON6_OFFSET                         (0x38U)
#define DDR0CRU_D0BPLL_CON6_D0BPLL_AFC_CODE_SHIFT          (10U)
#define DDR0CRU_D0BPLL_CON6_D0BPLL_AFC_CODE_MASK           (0x1FU << DDR0CRU_D0BPLL_CON6_D0BPLL_AFC_CODE_SHIFT)         /* 0x00007C00 */
#define DDR0CRU_D0BPLL_CON6_D0BPLL_LOCK_SHIFT              (15U)
#define DDR0CRU_D0BPLL_CON6_D0BPLL_LOCK_MASK               (0x1U << DDR0CRU_D0BPLL_CON6_D0BPLL_LOCK_SHIFT)              /* 0x00008000 */
/* CLKSEL_CON00 */
#define DDR0CRU_CLKSEL_CON00_OFFSET                        (0x300U)
#define DDR0CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH0_SEL_SHIFT    (0U)
#define DDR0CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH0_SEL_MASK     (0x1U << DDR0CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH0_SEL_SHIFT)    /* 0x00000001 */
/* GATE_CON00 */
#define DDR0CRU_GATE_CON00_OFFSET                          (0x800U)
#define DDR0CRU_GATE_CON00_PCLK_DDR_CRU_CH0_EN_SHIFT       (3U)
#define DDR0CRU_GATE_CON00_PCLK_DDR_CRU_CH0_EN_MASK        (0x1U << DDR0CRU_GATE_CON00_PCLK_DDR_CRU_CH0_EN_SHIFT)       /* 0x00000008 */
#define DDR0CRU_GATE_CON00_PCLK_DDRPHY_CH0_EN_SHIFT        (4U)
#define DDR0CRU_GATE_CON00_PCLK_DDRPHY_CH0_EN_MASK         (0x1U << DDR0CRU_GATE_CON00_PCLK_DDRPHY_CH0_EN_SHIFT)        /* 0x00000010 */
#define DDR0CRU_GATE_CON00_CLK_OSC_DDRPHY_CH0_EN_SHIFT     (5U)
#define DDR0CRU_GATE_CON00_CLK_OSC_DDRPHY_CH0_EN_MASK      (0x1U << DDR0CRU_GATE_CON00_CLK_OSC_DDRPHY_CH0_EN_SHIFT)     /* 0x00000020 */
/* SOFTRST_CON00 */
#define DDR0CRU_SOFTRST_CON00_OFFSET                       (0xA00U)
#define DDR0CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH0_SHIFT (1U)
#define DDR0CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH0_MASK  (0x1U << DDR0CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH0_SHIFT) /* 0x00000002 */
#define DDR0CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH0_SHIFT    (2U)
#define DDR0CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH0_MASK     (0x1U << DDR0CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH0_SHIFT)    /* 0x00000004 */
#define DDR0CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH0_SHIFT    (3U)
#define DDR0CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH0_MASK     (0x1U << DDR0CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH0_SHIFT)    /* 0x00000008 */
#define DDR0CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH0_SHIFT     (4U)
#define DDR0CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH0_MASK      (0x1U << DDR0CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH0_SHIFT)     /* 0x00000010 */
/****************************************DDR1CRU*****************************************/
/* D1APLL_CON0 */
#define DDR1CRU_D1APLL_CON0_OFFSET                         (0x0U)
#define DDR1CRU_D1APLL_CON0_D1APLL_M_SHIFT                 (0U)
#define DDR1CRU_D1APLL_CON0_D1APLL_M_MASK                  (0x3FFU << DDR1CRU_D1APLL_CON0_D1APLL_M_SHIFT)               /* 0x000003FF */
#define DDR1CRU_D1APLL_CON0_D1APLL_BP_SHIFT                (15U)
#define DDR1CRU_D1APLL_CON0_D1APLL_BP_MASK                 (0x1U << DDR1CRU_D1APLL_CON0_D1APLL_BP_SHIFT)                /* 0x00008000 */
/* D1APLL_CON1 */
#define DDR1CRU_D1APLL_CON1_OFFSET                         (0x4U)
#define DDR1CRU_D1APLL_CON1_D1APLL_P_SHIFT                 (0U)
#define DDR1CRU_D1APLL_CON1_D1APLL_P_MASK                  (0x3FU << DDR1CRU_D1APLL_CON1_D1APLL_P_SHIFT)                /* 0x0000003F */
#define DDR1CRU_D1APLL_CON1_D1APLL_S_SHIFT                 (6U)
#define DDR1CRU_D1APLL_CON1_D1APLL_S_MASK                  (0x7U << DDR1CRU_D1APLL_CON1_D1APLL_S_SHIFT)                 /* 0x000001C0 */
#define DDR1CRU_D1APLL_CON1_D1APLL_RESETB_SHIFT            (13U)
#define DDR1CRU_D1APLL_CON1_D1APLL_RESETB_MASK             (0x1U << DDR1CRU_D1APLL_CON1_D1APLL_RESETB_SHIFT)            /* 0x00002000 */
/* D1APLL_CON2 */
#define DDR1CRU_D1APLL_CON2_OFFSET                         (0x8U)
#define DDR1CRU_D1APLL_CON2_D1APLL_K_SHIFT                 (0U)
#define DDR1CRU_D1APLL_CON2_D1APLL_K_MASK                  (0xFFFFU << DDR1CRU_D1APLL_CON2_D1APLL_K_SHIFT)              /* 0x0000FFFF */
/* D1APLL_CON3 */
#define DDR1CRU_D1APLL_CON3_OFFSET                         (0xCU)
#define DDR1CRU_D1APLL_CON3_D1APLL_MFR_SHIFT               (0U)
#define DDR1CRU_D1APLL_CON3_D1APLL_MFR_MASK                (0xFFU << DDR1CRU_D1APLL_CON3_D1APLL_MFR_SHIFT)              /* 0x000000FF */
#define DDR1CRU_D1APLL_CON3_D1APLL_MRR_SHIFT               (8U)
#define DDR1CRU_D1APLL_CON3_D1APLL_MRR_MASK                (0x3FU << DDR1CRU_D1APLL_CON3_D1APLL_MRR_SHIFT)              /* 0x00003F00 */
#define DDR1CRU_D1APLL_CON3_D1APLL_SEL_PF_SHIFT            (14U)
#define DDR1CRU_D1APLL_CON3_D1APLL_SEL_PF_MASK             (0x3U << DDR1CRU_D1APLL_CON3_D1APLL_SEL_PF_SHIFT)            /* 0x0000C000 */
/* D1APLL_CON4 */
#define DDR1CRU_D1APLL_CON4_OFFSET                         (0x10U)
#define DDR1CRU_D1APLL_CON4_D1APLL_SSCG_EN_SHIFT           (0U)
#define DDR1CRU_D1APLL_CON4_D1APLL_SSCG_EN_MASK            (0x1U << DDR1CRU_D1APLL_CON4_D1APLL_SSCG_EN_SHIFT)           /* 0x00000001 */
#define DDR1CRU_D1APLL_CON4_D1APLL_AFC_ENB_SHIFT           (3U)
#define DDR1CRU_D1APLL_CON4_D1APLL_AFC_ENB_MASK            (0x1U << DDR1CRU_D1APLL_CON4_D1APLL_AFC_ENB_SHIFT)           /* 0x00000008 */
#define DDR1CRU_D1APLL_CON4_D1APLL_EXTAFC_SHIFT            (4U)
#define DDR1CRU_D1APLL_CON4_D1APLL_EXTAFC_MASK             (0x1FU << DDR1CRU_D1APLL_CON4_D1APLL_EXTAFC_SHIFT)           /* 0x000001F0 */
#define DDR1CRU_D1APLL_CON4_D1APLL_FEED_EN_SHIFT           (14U)
#define DDR1CRU_D1APLL_CON4_D1APLL_FEED_EN_MASK            (0x1U << DDR1CRU_D1APLL_CON4_D1APLL_FEED_EN_SHIFT)           /* 0x00004000 */
#define DDR1CRU_D1APLL_CON4_D1APLL_FSEL_SHIFT              (15U)
#define DDR1CRU_D1APLL_CON4_D1APLL_FSEL_MASK               (0x1U << DDR1CRU_D1APLL_CON4_D1APLL_FSEL_SHIFT)              /* 0x00008000 */
/* D1APLL_CON5 */
#define DDR1CRU_D1APLL_CON5_OFFSET                         (0x14U)
#define DDR1CRU_D1APLL_CON5_D1APLL_FOUT_MASK_SHIFT         (0U)
#define DDR1CRU_D1APLL_CON5_D1APLL_FOUT_MASK_MASK          (0x1U << DDR1CRU_D1APLL_CON5_D1APLL_FOUT_MASK_SHIFT)         /* 0x00000001 */
/* D1APLL_CON6 */
#define DDR1CRU_D1APLL_CON6_OFFSET                         (0x18U)
#define DDR1CRU_D1APLL_CON6_D1APLL_AFC_CODE_SHIFT          (10U)
#define DDR1CRU_D1APLL_CON6_D1APLL_AFC_CODE_MASK           (0x1FU << DDR1CRU_D1APLL_CON6_D1APLL_AFC_CODE_SHIFT)         /* 0x00007C00 */
#define DDR1CRU_D1APLL_CON6_D1APLL_LOCK_SHIFT              (15U)
#define DDR1CRU_D1APLL_CON6_D1APLL_LOCK_MASK               (0x1U << DDR1CRU_D1APLL_CON6_D1APLL_LOCK_SHIFT)              /* 0x00008000 */
/* D1BPLL_CON0 */
#define DDR1CRU_D1BPLL_CON0_OFFSET                         (0x20U)
#define DDR1CRU_D1BPLL_CON0_D1BPLL_M_SHIFT                 (0U)
#define DDR1CRU_D1BPLL_CON0_D1BPLL_M_MASK                  (0x3FFU << DDR1CRU_D1BPLL_CON0_D1BPLL_M_SHIFT)               /* 0x000003FF */
#define DDR1CRU_D1BPLL_CON0_D1BPLL_BP_SHIFT                (15U)
#define DDR1CRU_D1BPLL_CON0_D1BPLL_BP_MASK                 (0x1U << DDR1CRU_D1BPLL_CON0_D1BPLL_BP_SHIFT)                /* 0x00008000 */
/* D1BPLL_CON1 */
#define DDR1CRU_D1BPLL_CON1_OFFSET                         (0x24U)
#define DDR1CRU_D1BPLL_CON1_D1BPLL_P_SHIFT                 (0U)
#define DDR1CRU_D1BPLL_CON1_D1BPLL_P_MASK                  (0x3FU << DDR1CRU_D1BPLL_CON1_D1BPLL_P_SHIFT)                /* 0x0000003F */
#define DDR1CRU_D1BPLL_CON1_D1BPLL_S_SHIFT                 (6U)
#define DDR1CRU_D1BPLL_CON1_D1BPLL_S_MASK                  (0x7U << DDR1CRU_D1BPLL_CON1_D1BPLL_S_SHIFT)                 /* 0x000001C0 */
#define DDR1CRU_D1BPLL_CON1_D1BPLL_RESETB_SHIFT            (13U)
#define DDR1CRU_D1BPLL_CON1_D1BPLL_RESETB_MASK             (0x1U << DDR1CRU_D1BPLL_CON1_D1BPLL_RESETB_SHIFT)            /* 0x00002000 */
/* D1BPLL_CON2 */
#define DDR1CRU_D1BPLL_CON2_OFFSET                         (0x28U)
#define DDR1CRU_D1BPLL_CON2_D1BPLL_K_SHIFT                 (0U)
#define DDR1CRU_D1BPLL_CON2_D1BPLL_K_MASK                  (0xFFFFU << DDR1CRU_D1BPLL_CON2_D1BPLL_K_SHIFT)              /* 0x0000FFFF */
/* D1BPLL_CON3 */
#define DDR1CRU_D1BPLL_CON3_OFFSET                         (0x2CU)
#define DDR1CRU_D1BPLL_CON3_D1BPLL_MFR_SHIFT               (0U)
#define DDR1CRU_D1BPLL_CON3_D1BPLL_MFR_MASK                (0xFFU << DDR1CRU_D1BPLL_CON3_D1BPLL_MFR_SHIFT)              /* 0x000000FF */
#define DDR1CRU_D1BPLL_CON3_D1BPLL_MRR_SHIFT               (8U)
#define DDR1CRU_D1BPLL_CON3_D1BPLL_MRR_MASK                (0x3FU << DDR1CRU_D1BPLL_CON3_D1BPLL_MRR_SHIFT)              /* 0x00003F00 */
#define DDR1CRU_D1BPLL_CON3_D1BPLL_SEL_PF_SHIFT            (14U)
#define DDR1CRU_D1BPLL_CON3_D1BPLL_SEL_PF_MASK             (0x3U << DDR1CRU_D1BPLL_CON3_D1BPLL_SEL_PF_SHIFT)            /* 0x0000C000 */
/* D1BPLL_CON4 */
#define DDR1CRU_D1BPLL_CON4_OFFSET                         (0x30U)
#define DDR1CRU_D1BPLL_CON4_D1BPLL_SSCG_EN_SHIFT           (0U)
#define DDR1CRU_D1BPLL_CON4_D1BPLL_SSCG_EN_MASK            (0x1U << DDR1CRU_D1BPLL_CON4_D1BPLL_SSCG_EN_SHIFT)           /* 0x00000001 */
#define DDR1CRU_D1BPLL_CON4_D1BPLL_AFC_ENB_SHIFT           (3U)
#define DDR1CRU_D1BPLL_CON4_D1BPLL_AFC_ENB_MASK            (0x1U << DDR1CRU_D1BPLL_CON4_D1BPLL_AFC_ENB_SHIFT)           /* 0x00000008 */
#define DDR1CRU_D1BPLL_CON4_D1BPLL_EXTAFC_SHIFT            (4U)
#define DDR1CRU_D1BPLL_CON4_D1BPLL_EXTAFC_MASK             (0x1FU << DDR1CRU_D1BPLL_CON4_D1BPLL_EXTAFC_SHIFT)           /* 0x000001F0 */
#define DDR1CRU_D1BPLL_CON4_D1BPLL_FEED_EN_SHIFT           (14U)
#define DDR1CRU_D1BPLL_CON4_D1BPLL_FEED_EN_MASK            (0x1U << DDR1CRU_D1BPLL_CON4_D1BPLL_FEED_EN_SHIFT)           /* 0x00004000 */
#define DDR1CRU_D1BPLL_CON4_D1BPLL_FSEL_SHIFT              (15U)
#define DDR1CRU_D1BPLL_CON4_D1BPLL_FSEL_MASK               (0x1U << DDR1CRU_D1BPLL_CON4_D1BPLL_FSEL_SHIFT)              /* 0x00008000 */
/* D1BPLL_CON5 */
#define DDR1CRU_D1BPLL_CON5_OFFSET                         (0x34U)
#define DDR1CRU_D1BPLL_CON5_D1BPLL_FOUT_MASK_SHIFT         (0U)
#define DDR1CRU_D1BPLL_CON5_D1BPLL_FOUT_MASK_MASK          (0x1U << DDR1CRU_D1BPLL_CON5_D1BPLL_FOUT_MASK_SHIFT)         /* 0x00000001 */
/* D1BPLL_CON6 */
#define DDR1CRU_D1BPLL_CON6_OFFSET                         (0x38U)
#define DDR1CRU_D1BPLL_CON6_D1BPLL_AFC_CODE_SHIFT          (10U)
#define DDR1CRU_D1BPLL_CON6_D1BPLL_AFC_CODE_MASK           (0x1FU << DDR1CRU_D1BPLL_CON6_D1BPLL_AFC_CODE_SHIFT)         /* 0x00007C00 */
#define DDR1CRU_D1BPLL_CON6_D1BPLL_LOCK_SHIFT              (15U)
#define DDR1CRU_D1BPLL_CON6_D1BPLL_LOCK_MASK               (0x1U << DDR1CRU_D1BPLL_CON6_D1BPLL_LOCK_SHIFT)              /* 0x00008000 */
/* CLKSEL_CON00 */
#define DDR1CRU_CLKSEL_CON00_OFFSET                        (0x300U)
#define DDR1CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH1_SEL_SHIFT    (0U)
#define DDR1CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH1_SEL_MASK     (0x1U << DDR1CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH1_SEL_SHIFT)    /* 0x00000001 */
/* GATE_CON00 */
#define DDR1CRU_GATE_CON00_OFFSET                          (0x800U)
#define DDR1CRU_GATE_CON00_PCLK_DDR_CRU_CH1_EN_SHIFT       (3U)
#define DDR1CRU_GATE_CON00_PCLK_DDR_CRU_CH1_EN_MASK        (0x1U << DDR1CRU_GATE_CON00_PCLK_DDR_CRU_CH1_EN_SHIFT)       /* 0x00000008 */
#define DDR1CRU_GATE_CON00_PCLK_DDRPHY_CH1_EN_SHIFT        (4U)
#define DDR1CRU_GATE_CON00_PCLK_DDRPHY_CH1_EN_MASK         (0x1U << DDR1CRU_GATE_CON00_PCLK_DDRPHY_CH1_EN_SHIFT)        /* 0x00000010 */
#define DDR1CRU_GATE_CON00_CLK_OSC_DDRPHY_CH1_EN_SHIFT     (5U)
#define DDR1CRU_GATE_CON00_CLK_OSC_DDRPHY_CH1_EN_MASK      (0x1U << DDR1CRU_GATE_CON00_CLK_OSC_DDRPHY_CH1_EN_SHIFT)     /* 0x00000020 */
/* SOFTRST_CON00 */
#define DDR1CRU_SOFTRST_CON00_OFFSET                       (0xA00U)
#define DDR1CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH1_SHIFT (1U)
#define DDR1CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH1_MASK  (0x1U << DDR1CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH1_SHIFT) /* 0x00000002 */
#define DDR1CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH1_SHIFT    (2U)
#define DDR1CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH1_MASK     (0x1U << DDR1CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH1_SHIFT)    /* 0x00000004 */
#define DDR1CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH1_SHIFT    (3U)
#define DDR1CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH1_MASK     (0x1U << DDR1CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH1_SHIFT)    /* 0x00000008 */
#define DDR1CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH1_SHIFT     (4U)
#define DDR1CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH1_MASK      (0x1U << DDR1CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH1_SHIFT)     /* 0x00000010 */
/****************************************DDR2CRU*****************************************/
/* D2APLL_CON0 */
#define DDR2CRU_D2APLL_CON0_OFFSET                         (0x0U)
#define DDR2CRU_D2APLL_CON0_D2APLL_M_SHIFT                 (0U)
#define DDR2CRU_D2APLL_CON0_D2APLL_M_MASK                  (0x3FFU << DDR2CRU_D2APLL_CON0_D2APLL_M_SHIFT)               /* 0x000003FF */
#define DDR2CRU_D2APLL_CON0_D2APLL_BP_SHIFT                (15U)
#define DDR2CRU_D2APLL_CON0_D2APLL_BP_MASK                 (0x1U << DDR2CRU_D2APLL_CON0_D2APLL_BP_SHIFT)                /* 0x00008000 */
/* D2APLL_CON1 */
#define DDR2CRU_D2APLL_CON1_OFFSET                         (0x4U)
#define DDR2CRU_D2APLL_CON1_D2APLL_P_SHIFT                 (0U)
#define DDR2CRU_D2APLL_CON1_D2APLL_P_MASK                  (0x3FU << DDR2CRU_D2APLL_CON1_D2APLL_P_SHIFT)                /* 0x0000003F */
#define DDR2CRU_D2APLL_CON1_D2APLL_S_SHIFT                 (6U)
#define DDR2CRU_D2APLL_CON1_D2APLL_S_MASK                  (0x7U << DDR2CRU_D2APLL_CON1_D2APLL_S_SHIFT)                 /* 0x000001C0 */
#define DDR2CRU_D2APLL_CON1_D2APLL_RESETB_SHIFT            (13U)
#define DDR2CRU_D2APLL_CON1_D2APLL_RESETB_MASK             (0x1U << DDR2CRU_D2APLL_CON1_D2APLL_RESETB_SHIFT)            /* 0x00002000 */
/* D2APLL_CON2 */
#define DDR2CRU_D2APLL_CON2_OFFSET                         (0x8U)
#define DDR2CRU_D2APLL_CON2_D2APLL_K_SHIFT                 (0U)
#define DDR2CRU_D2APLL_CON2_D2APLL_K_MASK                  (0xFFFFU << DDR2CRU_D2APLL_CON2_D2APLL_K_SHIFT)              /* 0x0000FFFF */
/* D2APLL_CON3 */
#define DDR2CRU_D2APLL_CON3_OFFSET                         (0xCU)
#define DDR2CRU_D2APLL_CON3_D2APLL_MFR_SHIFT               (0U)
#define DDR2CRU_D2APLL_CON3_D2APLL_MFR_MASK                (0xFFU << DDR2CRU_D2APLL_CON3_D2APLL_MFR_SHIFT)              /* 0x000000FF */
#define DDR2CRU_D2APLL_CON3_D2APLL_MRR_SHIFT               (8U)
#define DDR2CRU_D2APLL_CON3_D2APLL_MRR_MASK                (0x3FU << DDR2CRU_D2APLL_CON3_D2APLL_MRR_SHIFT)              /* 0x00003F00 */
#define DDR2CRU_D2APLL_CON3_D2APLL_SEL_PF_SHIFT            (14U)
#define DDR2CRU_D2APLL_CON3_D2APLL_SEL_PF_MASK             (0x3U << DDR2CRU_D2APLL_CON3_D2APLL_SEL_PF_SHIFT)            /* 0x0000C000 */
/* D2APLL_CON4 */
#define DDR2CRU_D2APLL_CON4_OFFSET                         (0x10U)
#define DDR2CRU_D2APLL_CON4_D2APLL_SSCG_EN_SHIFT           (0U)
#define DDR2CRU_D2APLL_CON4_D2APLL_SSCG_EN_MASK            (0x1U << DDR2CRU_D2APLL_CON4_D2APLL_SSCG_EN_SHIFT)           /* 0x00000001 */
#define DDR2CRU_D2APLL_CON4_D2APLL_AFC_ENB_SHIFT           (3U)
#define DDR2CRU_D2APLL_CON4_D2APLL_AFC_ENB_MASK            (0x1U << DDR2CRU_D2APLL_CON4_D2APLL_AFC_ENB_SHIFT)           /* 0x00000008 */
#define DDR2CRU_D2APLL_CON4_D2APLL_EXTAFC_SHIFT            (4U)
#define DDR2CRU_D2APLL_CON4_D2APLL_EXTAFC_MASK             (0x1FU << DDR2CRU_D2APLL_CON4_D2APLL_EXTAFC_SHIFT)           /* 0x000001F0 */
#define DDR2CRU_D2APLL_CON4_D2APLL_FEED_EN_SHIFT           (14U)
#define DDR2CRU_D2APLL_CON4_D2APLL_FEED_EN_MASK            (0x1U << DDR2CRU_D2APLL_CON4_D2APLL_FEED_EN_SHIFT)           /* 0x00004000 */
#define DDR2CRU_D2APLL_CON4_D2APLL_FSEL_SHIFT              (15U)
#define DDR2CRU_D2APLL_CON4_D2APLL_FSEL_MASK               (0x1U << DDR2CRU_D2APLL_CON4_D2APLL_FSEL_SHIFT)              /* 0x00008000 */
/* D2APLL_CON5 */
#define DDR2CRU_D2APLL_CON5_OFFSET                         (0x14U)
#define DDR2CRU_D2APLL_CON5_D2APLL_FOUT_MASK_SHIFT         (0U)
#define DDR2CRU_D2APLL_CON5_D2APLL_FOUT_MASK_MASK          (0x1U << DDR2CRU_D2APLL_CON5_D2APLL_FOUT_MASK_SHIFT)         /* 0x00000001 */
/* D2APLL_CON6 */
#define DDR2CRU_D2APLL_CON6_OFFSET                         (0x18U)
#define DDR2CRU_D2APLL_CON6_D2APLL_AFC_CODE_SHIFT          (10U)
#define DDR2CRU_D2APLL_CON6_D2APLL_AFC_CODE_MASK           (0x1FU << DDR2CRU_D2APLL_CON6_D2APLL_AFC_CODE_SHIFT)         /* 0x00007C00 */
#define DDR2CRU_D2APLL_CON6_D2APLL_LOCK_SHIFT              (15U)
#define DDR2CRU_D2APLL_CON6_D2APLL_LOCK_MASK               (0x1U << DDR2CRU_D2APLL_CON6_D2APLL_LOCK_SHIFT)              /* 0x00008000 */
/* D2BPLL_CON0 */
#define DDR2CRU_D2BPLL_CON0_OFFSET                         (0x20U)
#define DDR2CRU_D2BPLL_CON0_D2BPLL_M_SHIFT                 (0U)
#define DDR2CRU_D2BPLL_CON0_D2BPLL_M_MASK                  (0x3FFU << DDR2CRU_D2BPLL_CON0_D2BPLL_M_SHIFT)               /* 0x000003FF */
#define DDR2CRU_D2BPLL_CON0_D2BPLL_BP_SHIFT                (15U)
#define DDR2CRU_D2BPLL_CON0_D2BPLL_BP_MASK                 (0x1U << DDR2CRU_D2BPLL_CON0_D2BPLL_BP_SHIFT)                /* 0x00008000 */
/* D2BPLL_CON1 */
#define DDR2CRU_D2BPLL_CON1_OFFSET                         (0x24U)
#define DDR2CRU_D2BPLL_CON1_D2BPLL_P_SHIFT                 (0U)
#define DDR2CRU_D2BPLL_CON1_D2BPLL_P_MASK                  (0x3FU << DDR2CRU_D2BPLL_CON1_D2BPLL_P_SHIFT)                /* 0x0000003F */
#define DDR2CRU_D2BPLL_CON1_D2BPLL_S_SHIFT                 (6U)
#define DDR2CRU_D2BPLL_CON1_D2BPLL_S_MASK                  (0x7U << DDR2CRU_D2BPLL_CON1_D2BPLL_S_SHIFT)                 /* 0x000001C0 */
#define DDR2CRU_D2BPLL_CON1_D2BPLL_RESETB_SHIFT            (13U)
#define DDR2CRU_D2BPLL_CON1_D2BPLL_RESETB_MASK             (0x1U << DDR2CRU_D2BPLL_CON1_D2BPLL_RESETB_SHIFT)            /* 0x00002000 */
/* D2BPLL_CON2 */
#define DDR2CRU_D2BPLL_CON2_OFFSET                         (0x28U)
#define DDR2CRU_D2BPLL_CON2_D2BPLL_K_SHIFT                 (0U)
#define DDR2CRU_D2BPLL_CON2_D2BPLL_K_MASK                  (0xFFFFU << DDR2CRU_D2BPLL_CON2_D2BPLL_K_SHIFT)              /* 0x0000FFFF */
/* D2BPLL_CON3 */
#define DDR2CRU_D2BPLL_CON3_OFFSET                         (0x2CU)
#define DDR2CRU_D2BPLL_CON3_D2BPLL_MFR_SHIFT               (0U)
#define DDR2CRU_D2BPLL_CON3_D2BPLL_MFR_MASK                (0xFFU << DDR2CRU_D2BPLL_CON3_D2BPLL_MFR_SHIFT)              /* 0x000000FF */
#define DDR2CRU_D2BPLL_CON3_D2BPLL_MRR_SHIFT               (8U)
#define DDR2CRU_D2BPLL_CON3_D2BPLL_MRR_MASK                (0x3FU << DDR2CRU_D2BPLL_CON3_D2BPLL_MRR_SHIFT)              /* 0x00003F00 */
#define DDR2CRU_D2BPLL_CON3_D2BPLL_SEL_PF_SHIFT            (14U)
#define DDR2CRU_D2BPLL_CON3_D2BPLL_SEL_PF_MASK             (0x3U << DDR2CRU_D2BPLL_CON3_D2BPLL_SEL_PF_SHIFT)            /* 0x0000C000 */
/* D2BPLL_CON4 */
#define DDR2CRU_D2BPLL_CON4_OFFSET                         (0x30U)
#define DDR2CRU_D2BPLL_CON4_D2BPLL_SSCG_EN_SHIFT           (0U)
#define DDR2CRU_D2BPLL_CON4_D2BPLL_SSCG_EN_MASK            (0x1U << DDR2CRU_D2BPLL_CON4_D2BPLL_SSCG_EN_SHIFT)           /* 0x00000001 */
#define DDR2CRU_D2BPLL_CON4_D2BPLL_AFC_ENB_SHIFT           (3U)
#define DDR2CRU_D2BPLL_CON4_D2BPLL_AFC_ENB_MASK            (0x1U << DDR2CRU_D2BPLL_CON4_D2BPLL_AFC_ENB_SHIFT)           /* 0x00000008 */
#define DDR2CRU_D2BPLL_CON4_D2BPLL_EXTAFC_SHIFT            (4U)
#define DDR2CRU_D2BPLL_CON4_D2BPLL_EXTAFC_MASK             (0x1FU << DDR2CRU_D2BPLL_CON4_D2BPLL_EXTAFC_SHIFT)           /* 0x000001F0 */
#define DDR2CRU_D2BPLL_CON4_D2BPLL_FEED_EN_SHIFT           (14U)
#define DDR2CRU_D2BPLL_CON4_D2BPLL_FEED_EN_MASK            (0x1U << DDR2CRU_D2BPLL_CON4_D2BPLL_FEED_EN_SHIFT)           /* 0x00004000 */
#define DDR2CRU_D2BPLL_CON4_D2BPLL_FSEL_SHIFT              (15U)
#define DDR2CRU_D2BPLL_CON4_D2BPLL_FSEL_MASK               (0x1U << DDR2CRU_D2BPLL_CON4_D2BPLL_FSEL_SHIFT)              /* 0x00008000 */
/* D2BPLL_CON5 */
#define DDR2CRU_D2BPLL_CON5_OFFSET                         (0x34U)
#define DDR2CRU_D2BPLL_CON5_D2BPLL_FOUT_MASK_SHIFT         (0U)
#define DDR2CRU_D2BPLL_CON5_D2BPLL_FOUT_MASK_MASK          (0x1U << DDR2CRU_D2BPLL_CON5_D2BPLL_FOUT_MASK_SHIFT)         /* 0x00000001 */
/* D2BPLL_CON6 */
#define DDR2CRU_D2BPLL_CON6_OFFSET                         (0x38U)
#define DDR2CRU_D2BPLL_CON6_D2BPLL_AFC_CODE_SHIFT          (10U)
#define DDR2CRU_D2BPLL_CON6_D2BPLL_AFC_CODE_MASK           (0x1FU << DDR2CRU_D2BPLL_CON6_D2BPLL_AFC_CODE_SHIFT)         /* 0x00007C00 */
#define DDR2CRU_D2BPLL_CON6_D2BPLL_LOCK_SHIFT              (15U)
#define DDR2CRU_D2BPLL_CON6_D2BPLL_LOCK_MASK               (0x1U << DDR2CRU_D2BPLL_CON6_D2BPLL_LOCK_SHIFT)              /* 0x00008000 */
/* CLKSEL_CON00 */
#define DDR2CRU_CLKSEL_CON00_OFFSET                        (0x300U)
#define DDR2CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH2_SEL_SHIFT    (0U)
#define DDR2CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH2_SEL_MASK     (0x1U << DDR2CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH2_SEL_SHIFT)    /* 0x00000001 */
/* GATE_CON00 */
#define DDR2CRU_GATE_CON00_OFFSET                          (0x800U)
#define DDR2CRU_GATE_CON00_PCLK_DDR_CRU_CH2_EN_SHIFT       (3U)
#define DDR2CRU_GATE_CON00_PCLK_DDR_CRU_CH2_EN_MASK        (0x1U << DDR2CRU_GATE_CON00_PCLK_DDR_CRU_CH2_EN_SHIFT)       /* 0x00000008 */
#define DDR2CRU_GATE_CON00_PCLK_DDRPHY_CH2_EN_SHIFT        (4U)
#define DDR2CRU_GATE_CON00_PCLK_DDRPHY_CH2_EN_MASK         (0x1U << DDR2CRU_GATE_CON00_PCLK_DDRPHY_CH2_EN_SHIFT)        /* 0x00000010 */
#define DDR2CRU_GATE_CON00_CLK_OSC_DDRPHY_CH2_EN_SHIFT     (5U)
#define DDR2CRU_GATE_CON00_CLK_OSC_DDRPHY_CH2_EN_MASK      (0x1U << DDR2CRU_GATE_CON00_CLK_OSC_DDRPHY_CH2_EN_SHIFT)     /* 0x00000020 */
/* SOFTRST_CON00 */
#define DDR2CRU_SOFTRST_CON00_OFFSET                       (0xA00U)
#define DDR2CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH2_SHIFT (1U)
#define DDR2CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH2_MASK  (0x1U << DDR2CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH2_SHIFT) /* 0x00000002 */
#define DDR2CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH2_SHIFT    (2U)
#define DDR2CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH2_MASK     (0x1U << DDR2CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH2_SHIFT)    /* 0x00000004 */
#define DDR2CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH2_SHIFT    (3U)
#define DDR2CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH2_MASK     (0x1U << DDR2CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH2_SHIFT)    /* 0x00000008 */
#define DDR2CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH2_SHIFT     (4U)
#define DDR2CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH2_MASK      (0x1U << DDR2CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH2_SHIFT)     /* 0x00000010 */
/****************************************DDR3CRU*****************************************/
/* D3APLL_CON0 */
#define DDR3CRU_D3APLL_CON0_OFFSET                         (0x0U)
#define DDR3CRU_D3APLL_CON0_D3APLL_M_SHIFT                 (0U)
#define DDR3CRU_D3APLL_CON0_D3APLL_M_MASK                  (0x3FFU << DDR3CRU_D3APLL_CON0_D3APLL_M_SHIFT)               /* 0x000003FF */
#define DDR3CRU_D3APLL_CON0_D3APLL_BP_SHIFT                (15U)
#define DDR3CRU_D3APLL_CON0_D3APLL_BP_MASK                 (0x1U << DDR3CRU_D3APLL_CON0_D3APLL_BP_SHIFT)                /* 0x00008000 */
/* D3APLL_CON1 */
#define DDR3CRU_D3APLL_CON1_OFFSET                         (0x4U)
#define DDR3CRU_D3APLL_CON1_D3APLL_P_SHIFT                 (0U)
#define DDR3CRU_D3APLL_CON1_D3APLL_P_MASK                  (0x3FU << DDR3CRU_D3APLL_CON1_D3APLL_P_SHIFT)                /* 0x0000003F */
#define DDR3CRU_D3APLL_CON1_D3APLL_S_SHIFT                 (6U)
#define DDR3CRU_D3APLL_CON1_D3APLL_S_MASK                  (0x7U << DDR3CRU_D3APLL_CON1_D3APLL_S_SHIFT)                 /* 0x000001C0 */
#define DDR3CRU_D3APLL_CON1_D3APLL_RESETB_SHIFT            (13U)
#define DDR3CRU_D3APLL_CON1_D3APLL_RESETB_MASK             (0x1U << DDR3CRU_D3APLL_CON1_D3APLL_RESETB_SHIFT)            /* 0x00002000 */
/* D3APLL_CON2 */
#define DDR3CRU_D3APLL_CON2_OFFSET                         (0x8U)
#define DDR3CRU_D3APLL_CON2_D3APLL_K_SHIFT                 (0U)
#define DDR3CRU_D3APLL_CON2_D3APLL_K_MASK                  (0xFFFFU << DDR3CRU_D3APLL_CON2_D3APLL_K_SHIFT)              /* 0x0000FFFF */
/* D3APLL_CON3 */
#define DDR3CRU_D3APLL_CON3_OFFSET                         (0xCU)
#define DDR3CRU_D3APLL_CON3_D3APLL_MFR_SHIFT               (0U)
#define DDR3CRU_D3APLL_CON3_D3APLL_MFR_MASK                (0xFFU << DDR3CRU_D3APLL_CON3_D3APLL_MFR_SHIFT)              /* 0x000000FF */
#define DDR3CRU_D3APLL_CON3_D3APLL_MRR_SHIFT               (8U)
#define DDR3CRU_D3APLL_CON3_D3APLL_MRR_MASK                (0x3FU << DDR3CRU_D3APLL_CON3_D3APLL_MRR_SHIFT)              /* 0x00003F00 */
#define DDR3CRU_D3APLL_CON3_D3APLL_SEL_PF_SHIFT            (14U)
#define DDR3CRU_D3APLL_CON3_D3APLL_SEL_PF_MASK             (0x3U << DDR3CRU_D3APLL_CON3_D3APLL_SEL_PF_SHIFT)            /* 0x0000C000 */
/* D3APLL_CON4 */
#define DDR3CRU_D3APLL_CON4_OFFSET                         (0x10U)
#define DDR3CRU_D3APLL_CON4_D3APLL_SSCG_EN_SHIFT           (0U)
#define DDR3CRU_D3APLL_CON4_D3APLL_SSCG_EN_MASK            (0x1U << DDR3CRU_D3APLL_CON4_D3APLL_SSCG_EN_SHIFT)           /* 0x00000001 */
#define DDR3CRU_D3APLL_CON4_D3APLL_AFC_ENB_SHIFT           (3U)
#define DDR3CRU_D3APLL_CON4_D3APLL_AFC_ENB_MASK            (0x1U << DDR3CRU_D3APLL_CON4_D3APLL_AFC_ENB_SHIFT)           /* 0x00000008 */
#define DDR3CRU_D3APLL_CON4_D3APLL_EXTAFC_SHIFT            (4U)
#define DDR3CRU_D3APLL_CON4_D3APLL_EXTAFC_MASK             (0x1FU << DDR3CRU_D3APLL_CON4_D3APLL_EXTAFC_SHIFT)           /* 0x000001F0 */
#define DDR3CRU_D3APLL_CON4_D3APLL_FEED_EN_SHIFT           (14U)
#define DDR3CRU_D3APLL_CON4_D3APLL_FEED_EN_MASK            (0x1U << DDR3CRU_D3APLL_CON4_D3APLL_FEED_EN_SHIFT)           /* 0x00004000 */
#define DDR3CRU_D3APLL_CON4_D3APLL_FSEL_SHIFT              (15U)
#define DDR3CRU_D3APLL_CON4_D3APLL_FSEL_MASK               (0x1U << DDR3CRU_D3APLL_CON4_D3APLL_FSEL_SHIFT)              /* 0x00008000 */
/* D3APLL_CON5 */
#define DDR3CRU_D3APLL_CON5_OFFSET                         (0x14U)
#define DDR3CRU_D3APLL_CON5_D3APLL_FOUT_MASK_SHIFT         (0U)
#define DDR3CRU_D3APLL_CON5_D3APLL_FOUT_MASK_MASK          (0x1U << DDR3CRU_D3APLL_CON5_D3APLL_FOUT_MASK_SHIFT)         /* 0x00000001 */
/* D3APLL_CON6 */
#define DDR3CRU_D3APLL_CON6_OFFSET                         (0x18U)
#define DDR3CRU_D3APLL_CON6_D3APLL_AFC_CODE_SHIFT          (10U)
#define DDR3CRU_D3APLL_CON6_D3APLL_AFC_CODE_MASK           (0x1FU << DDR3CRU_D3APLL_CON6_D3APLL_AFC_CODE_SHIFT)         /* 0x00007C00 */
#define DDR3CRU_D3APLL_CON6_D3APLL_LOCK_SHIFT              (15U)
#define DDR3CRU_D3APLL_CON6_D3APLL_LOCK_MASK               (0x1U << DDR3CRU_D3APLL_CON6_D3APLL_LOCK_SHIFT)              /* 0x00008000 */
/* D3BPLL_CON0 */
#define DDR3CRU_D3BPLL_CON0_OFFSET                         (0x20U)
#define DDR3CRU_D3BPLL_CON0_D3BPLL_M_SHIFT                 (0U)
#define DDR3CRU_D3BPLL_CON0_D3BPLL_M_MASK                  (0x3FFU << DDR3CRU_D3BPLL_CON0_D3BPLL_M_SHIFT)               /* 0x000003FF */
#define DDR3CRU_D3BPLL_CON0_D3BPLL_BP_SHIFT                (15U)
#define DDR3CRU_D3BPLL_CON0_D3BPLL_BP_MASK                 (0x1U << DDR3CRU_D3BPLL_CON0_D3BPLL_BP_SHIFT)                /* 0x00008000 */
/* D3BPLL_CON1 */
#define DDR3CRU_D3BPLL_CON1_OFFSET                         (0x24U)
#define DDR3CRU_D3BPLL_CON1_D3BPLL_P_SHIFT                 (0U)
#define DDR3CRU_D3BPLL_CON1_D3BPLL_P_MASK                  (0x3FU << DDR3CRU_D3BPLL_CON1_D3BPLL_P_SHIFT)                /* 0x0000003F */
#define DDR3CRU_D3BPLL_CON1_D3BPLL_S_SHIFT                 (6U)
#define DDR3CRU_D3BPLL_CON1_D3BPLL_S_MASK                  (0x7U << DDR3CRU_D3BPLL_CON1_D3BPLL_S_SHIFT)                 /* 0x000001C0 */
#define DDR3CRU_D3BPLL_CON1_D3BPLL_RESETB_SHIFT            (13U)
#define DDR3CRU_D3BPLL_CON1_D3BPLL_RESETB_MASK             (0x1U << DDR3CRU_D3BPLL_CON1_D3BPLL_RESETB_SHIFT)            /* 0x00002000 */
/* D3BPLL_CON2 */
#define DDR3CRU_D3BPLL_CON2_OFFSET                         (0x28U)
#define DDR3CRU_D3BPLL_CON2_D3BPLL_K_SHIFT                 (0U)
#define DDR3CRU_D3BPLL_CON2_D3BPLL_K_MASK                  (0xFFFFU << DDR3CRU_D3BPLL_CON2_D3BPLL_K_SHIFT)              /* 0x0000FFFF */
/* D3BPLL_CON3 */
#define DDR3CRU_D3BPLL_CON3_OFFSET                         (0x2CU)
#define DDR3CRU_D3BPLL_CON3_D3BPLL_MFR_SHIFT               (0U)
#define DDR3CRU_D3BPLL_CON3_D3BPLL_MFR_MASK                (0xFFU << DDR3CRU_D3BPLL_CON3_D3BPLL_MFR_SHIFT)              /* 0x000000FF */
#define DDR3CRU_D3BPLL_CON3_D3BPLL_MRR_SHIFT               (8U)
#define DDR3CRU_D3BPLL_CON3_D3BPLL_MRR_MASK                (0x3FU << DDR3CRU_D3BPLL_CON3_D3BPLL_MRR_SHIFT)              /* 0x00003F00 */
#define DDR3CRU_D3BPLL_CON3_D3BPLL_SEL_PF_SHIFT            (14U)
#define DDR3CRU_D3BPLL_CON3_D3BPLL_SEL_PF_MASK             (0x3U << DDR3CRU_D3BPLL_CON3_D3BPLL_SEL_PF_SHIFT)            /* 0x0000C000 */
/* D3BPLL_CON4 */
#define DDR3CRU_D3BPLL_CON4_OFFSET                         (0x30U)
#define DDR3CRU_D3BPLL_CON4_D3BPLL_SSCG_EN_SHIFT           (0U)
#define DDR3CRU_D3BPLL_CON4_D3BPLL_SSCG_EN_MASK            (0x1U << DDR3CRU_D3BPLL_CON4_D3BPLL_SSCG_EN_SHIFT)           /* 0x00000001 */
#define DDR3CRU_D3BPLL_CON4_D3BPLL_AFC_ENB_SHIFT           (3U)
#define DDR3CRU_D3BPLL_CON4_D3BPLL_AFC_ENB_MASK            (0x1U << DDR3CRU_D3BPLL_CON4_D3BPLL_AFC_ENB_SHIFT)           /* 0x00000008 */
#define DDR3CRU_D3BPLL_CON4_D3BPLL_EXTAFC_SHIFT            (4U)
#define DDR3CRU_D3BPLL_CON4_D3BPLL_EXTAFC_MASK             (0x1FU << DDR3CRU_D3BPLL_CON4_D3BPLL_EXTAFC_SHIFT)           /* 0x000001F0 */
#define DDR3CRU_D3BPLL_CON4_D3BPLL_FEED_EN_SHIFT           (14U)
#define DDR3CRU_D3BPLL_CON4_D3BPLL_FEED_EN_MASK            (0x1U << DDR3CRU_D3BPLL_CON4_D3BPLL_FEED_EN_SHIFT)           /* 0x00004000 */
#define DDR3CRU_D3BPLL_CON4_D3BPLL_FSEL_SHIFT              (15U)
#define DDR3CRU_D3BPLL_CON4_D3BPLL_FSEL_MASK               (0x1U << DDR3CRU_D3BPLL_CON4_D3BPLL_FSEL_SHIFT)              /* 0x00008000 */
/* D3BPLL_CON5 */
#define DDR3CRU_D3BPLL_CON5_OFFSET                         (0x34U)
#define DDR3CRU_D3BPLL_CON5_D3BPLL_FOUT_MASK_SHIFT         (0U)
#define DDR3CRU_D3BPLL_CON5_D3BPLL_FOUT_MASK_MASK          (0x1U << DDR3CRU_D3BPLL_CON5_D3BPLL_FOUT_MASK_SHIFT)         /* 0x00000001 */
/* D3BPLL_CON6 */
#define DDR3CRU_D3BPLL_CON6_OFFSET                         (0x38U)
#define DDR3CRU_D3BPLL_CON6_D3BPLL_AFC_CODE_SHIFT          (10U)
#define DDR3CRU_D3BPLL_CON6_D3BPLL_AFC_CODE_MASK           (0x1FU << DDR3CRU_D3BPLL_CON6_D3BPLL_AFC_CODE_SHIFT)         /* 0x00007C00 */
#define DDR3CRU_D3BPLL_CON6_D3BPLL_LOCK_SHIFT              (15U)
#define DDR3CRU_D3BPLL_CON6_D3BPLL_LOCK_MASK               (0x1U << DDR3CRU_D3BPLL_CON6_D3BPLL_LOCK_SHIFT)              /* 0x00008000 */
/* CLKSEL_CON00 */
#define DDR3CRU_CLKSEL_CON00_OFFSET                        (0x300U)
#define DDR3CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH3_SEL_SHIFT    (0U)
#define DDR3CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH3_SEL_MASK     (0x1U << DDR3CRU_CLKSEL_CON00_CLK_DDRPHY2X_CH3_SEL_SHIFT)    /* 0x00000001 */
/* GATE_CON00 */
#define DDR3CRU_GATE_CON00_OFFSET                          (0x800U)
#define DDR3CRU_GATE_CON00_PCLK_DDR_CRU_CH3_EN_SHIFT       (3U)
#define DDR3CRU_GATE_CON00_PCLK_DDR_CRU_CH3_EN_MASK        (0x1U << DDR3CRU_GATE_CON00_PCLK_DDR_CRU_CH3_EN_SHIFT)       /* 0x00000008 */
#define DDR3CRU_GATE_CON00_PCLK_DDRPHY_CH3_EN_SHIFT        (4U)
#define DDR3CRU_GATE_CON00_PCLK_DDRPHY_CH3_EN_MASK         (0x1U << DDR3CRU_GATE_CON00_PCLK_DDRPHY_CH3_EN_SHIFT)        /* 0x00000010 */
#define DDR3CRU_GATE_CON00_CLK_OSC_DDRPHY_CH3_EN_SHIFT     (5U)
#define DDR3CRU_GATE_CON00_CLK_OSC_DDRPHY_CH3_EN_MASK      (0x1U << DDR3CRU_GATE_CON00_CLK_OSC_DDRPHY_CH3_EN_SHIFT)     /* 0x00000020 */
/* SOFTRST_CON00 */
#define DDR3CRU_SOFTRST_CON00_OFFSET                       (0xA00U)
#define DDR3CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH3_SHIFT (1U)
#define DDR3CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH3_MASK  (0x1U << DDR3CRU_SOFTRST_CON00_RESETN_DDRPHY2XDIV_CH3_SHIFT) /* 0x00000002 */
#define DDR3CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH3_SHIFT    (2U)
#define DDR3CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH3_MASK     (0x1U << DDR3CRU_SOFTRST_CON00_RESETN_DDRPHY2X_CH3_SHIFT)    /* 0x00000004 */
#define DDR3CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH3_SHIFT    (3U)
#define DDR3CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH3_MASK     (0x1U << DDR3CRU_SOFTRST_CON00_PRESETN_DDR_CRU_CH3_SHIFT)    /* 0x00000008 */
#define DDR3CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH3_SHIFT     (4U)
#define DDR3CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH3_MASK      (0x1U << DDR3CRU_SOFTRST_CON00_PRESETN_DDRPHY_CH3_SHIFT)     /* 0x00000010 */
/**************************************BIGCORE0CRU***************************************/
/* B0PLL_CON0 */
#define BIGCORE0CRU_B0PLL_CON0_OFFSET                      (0x0U)
#define BIGCORE0CRU_B0PLL_CON0_B0PLL_M_SHIFT               (0U)
#define BIGCORE0CRU_B0PLL_CON0_B0PLL_M_MASK                (0x3FFU << BIGCORE0CRU_B0PLL_CON0_B0PLL_M_SHIFT)             /* 0x000003FF */
#define BIGCORE0CRU_B0PLL_CON0_B0PLL_BP_SHIFT              (15U)
#define BIGCORE0CRU_B0PLL_CON0_B0PLL_BP_MASK               (0x1U << BIGCORE0CRU_B0PLL_CON0_B0PLL_BP_SHIFT)              /* 0x00008000 */
/* B0PLL_CON1 */
#define BIGCORE0CRU_B0PLL_CON1_OFFSET                      (0x4U)
#define BIGCORE0CRU_B0PLL_CON1_B0PLL_P_SHIFT               (0U)
#define BIGCORE0CRU_B0PLL_CON1_B0PLL_P_MASK                (0x3FU << BIGCORE0CRU_B0PLL_CON1_B0PLL_P_SHIFT)              /* 0x0000003F */
#define BIGCORE0CRU_B0PLL_CON1_B0PLL_S_SHIFT               (6U)
#define BIGCORE0CRU_B0PLL_CON1_B0PLL_S_MASK                (0x7U << BIGCORE0CRU_B0PLL_CON1_B0PLL_S_SHIFT)               /* 0x000001C0 */
#define BIGCORE0CRU_B0PLL_CON1_B0PLL_RESETB_SHIFT          (13U)
#define BIGCORE0CRU_B0PLL_CON1_B0PLL_RESETB_MASK           (0x1U << BIGCORE0CRU_B0PLL_CON1_B0PLL_RESETB_SHIFT)          /* 0x00002000 */
/* B0PLL_CON4 */
#define BIGCORE0CRU_B0PLL_CON4_OFFSET                      (0x8U)
#define BIGCORE0CRU_B0PLL_CON4_B0PLL_ICP_SHIFT             (1U)
#define BIGCORE0CRU_B0PLL_CON4_B0PLL_ICP_MASK              (0x3U << BIGCORE0CRU_B0PLL_CON4_B0PLL_ICP_SHIFT)             /* 0x00000006 */
#define BIGCORE0CRU_B0PLL_CON4_B0PLL_AFC_ENB_SHIFT         (3U)
#define BIGCORE0CRU_B0PLL_CON4_B0PLL_AFC_ENB_MASK          (0x1U << BIGCORE0CRU_B0PLL_CON4_B0PLL_AFC_ENB_SHIFT)         /* 0x00000008 */
#define BIGCORE0CRU_B0PLL_CON4_B0PLL_EXTAFC_SHIFT          (4U)
#define BIGCORE0CRU_B0PLL_CON4_B0PLL_EXTAFC_MASK           (0x1FU << BIGCORE0CRU_B0PLL_CON4_B0PLL_EXTAFC_SHIFT)         /* 0x000001F0 */
#define BIGCORE0CRU_B0PLL_CON4_B0PLL_FEED_EN_SHIFT         (14U)
#define BIGCORE0CRU_B0PLL_CON4_B0PLL_FEED_EN_MASK          (0x1U << BIGCORE0CRU_B0PLL_CON4_B0PLL_FEED_EN_SHIFT)         /* 0x00004000 */
#define BIGCORE0CRU_B0PLL_CON4_B0PLL_FSEL_SHIFT            (15U)
#define BIGCORE0CRU_B0PLL_CON4_B0PLL_FSEL_MASK             (0x1U << BIGCORE0CRU_B0PLL_CON4_B0PLL_FSEL_SHIFT)            /* 0x00008000 */
/* B0PLL_CON5 */
#define BIGCORE0CRU_B0PLL_CON5_OFFSET                      (0x10U)
#define BIGCORE0CRU_B0PLL_CON5_B0PLL_FOUT_MASK_SHIFT       (0U)
#define BIGCORE0CRU_B0PLL_CON5_B0PLL_FOUT_MASK_MASK        (0x1U << BIGCORE0CRU_B0PLL_CON5_B0PLL_FOUT_MASK_SHIFT)       /* 0x00000001 */
#define BIGCORE0CRU_B0PLL_CON5_B0PLL_LOCK_CON_IN_SHIFT     (5U)
#define BIGCORE0CRU_B0PLL_CON5_B0PLL_LOCK_CON_IN_MASK      (0x3U << BIGCORE0CRU_B0PLL_CON5_B0PLL_LOCK_CON_IN_SHIFT)     /* 0x00000060 */
#define BIGCORE0CRU_B0PLL_CON5_B0PLL_LOCK_CON_OUT_SHIFT    (7U)
#define BIGCORE0CRU_B0PLL_CON5_B0PLL_LOCK_CON_OUT_MASK     (0x3U << BIGCORE0CRU_B0PLL_CON5_B0PLL_LOCK_CON_OUT_SHIFT)    /* 0x00000180 */
#define BIGCORE0CRU_B0PLL_CON5_B0PLL_LOCK_CON_DLY_SHIFT    (9U)
#define BIGCORE0CRU_B0PLL_CON5_B0PLL_LOCK_CON_DLY_MASK     (0x3U << BIGCORE0CRU_B0PLL_CON5_B0PLL_LOCK_CON_DLY_SHIFT)    /* 0x00000600 */
/* B0PLL_CON6 */
#define BIGCORE0CRU_B0PLL_CON6_OFFSET                      (0x14U)
#define BIGCORE0CRU_B0PLL_CON6_B0PLL_AFC_CODE_SHIFT        (10U)
#define BIGCORE0CRU_B0PLL_CON6_B0PLL_AFC_CODE_MASK         (0x1FU << BIGCORE0CRU_B0PLL_CON6_B0PLL_AFC_CODE_SHIFT)       /* 0x00007C00 */
#define BIGCORE0CRU_B0PLL_CON6_B0PLL_LOCK_SHIFT            (15U)
#define BIGCORE0CRU_B0PLL_CON6_B0PLL_LOCK_MASK             (0x1U << BIGCORE0CRU_B0PLL_CON6_B0PLL_LOCK_SHIFT)            /* 0x00008000 */
/* MODE_CON00 */
#define BIGCORE0CRU_MODE_CON00_OFFSET                      (0x280U)
#define BIGCORE0CRU_MODE_CON00_CLK_B0PLL_MODE_SHIFT        (0U)
#define BIGCORE0CRU_MODE_CON00_CLK_B0PLL_MODE_MASK         (0x3U << BIGCORE0CRU_MODE_CON00_CLK_B0PLL_MODE_SHIFT)        /* 0x00000003 */
/* CLKSEL_CON00 */
#define BIGCORE0CRU_CLKSEL_CON00_OFFSET                    (0x300U)
#define BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B01_SLOW_SRC_SEL_SHIFT (0U)
#define BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B01_SLOW_SRC_SEL_MASK (0x1U << BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B01_SLOW_SRC_SEL_SHIFT) /* 0x00000001 */
#define BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B01_GPLL_SRC_DIV_SHIFT (1U)
#define BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B01_GPLL_SRC_DIV_MASK (0x1FU << BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B01_GPLL_SRC_DIV_SHIFT) /* 0x0000003E */
#define BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B01_SRC_SEL_SHIFT (6U)
#define BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B01_SRC_SEL_MASK (0x3U << BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B01_SRC_SEL_SHIFT) /* 0x000000C0 */
#define BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B0_UC_DIV_SHIFT  (8U)
#define BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B0_UC_DIV_MASK   (0x1FU << BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B0_UC_DIV_SHIFT) /* 0x00001F00 */
#define BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B0_SEL_SHIFT     (13U)
#define BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B0_SEL_MASK      (0x3U << BIGCORE0CRU_CLKSEL_CON00_CLK_CORE_B0_SEL_SHIFT)     /* 0x00006000 */
/* CLKSEL_CON01 */
#define BIGCORE0CRU_CLKSEL_CON01_OFFSET                    (0x304U)
#define BIGCORE0CRU_CLKSEL_CON01_CLK_CORE_B1_UC_DIV_SHIFT  (0U)
#define BIGCORE0CRU_CLKSEL_CON01_CLK_CORE_B1_UC_DIV_MASK   (0x1FU << BIGCORE0CRU_CLKSEL_CON01_CLK_CORE_B1_UC_DIV_SHIFT) /* 0x0000001F */
#define BIGCORE0CRU_CLKSEL_CON01_CLK_CORE_B1_SEL_SHIFT     (5U)
#define BIGCORE0CRU_CLKSEL_CON01_CLK_CORE_B1_SEL_MASK      (0x3U << BIGCORE0CRU_CLKSEL_CON01_CLK_CORE_B1_SEL_SHIFT)     /* 0x00000060 */
#define BIGCORE0CRU_CLKSEL_CON01_CLK_TESTOUT_B0_DIV_SHIFT  (7U)
#define BIGCORE0CRU_CLKSEL_CON01_CLK_TESTOUT_B0_DIV_MASK   (0x3FU << BIGCORE0CRU_CLKSEL_CON01_CLK_TESTOUT_B0_DIV_SHIFT) /* 0x00001F80 */
#define BIGCORE0CRU_CLKSEL_CON01_CLK_TESTOUT_B0_SEL_SHIFT  (13U)
#define BIGCORE0CRU_CLKSEL_CON01_CLK_TESTOUT_B0_SEL_MASK   (0x1U << BIGCORE0CRU_CLKSEL_CON01_CLK_TESTOUT_B0_SEL_SHIFT)  /* 0x00002000 */
#define BIGCORE0CRU_CLKSEL_CON01_REFCLK_BIGCORE0_PVTPLL_SEL_SHIFT (14U)
#define BIGCORE0CRU_CLKSEL_CON01_REFCLK_BIGCORE0_PVTPLL_SEL_MASK (0x1U << BIGCORE0CRU_CLKSEL_CON01_REFCLK_BIGCORE0_PVTPLL_SEL_SHIFT) /* 0x00004000 */
/* CLKSEL_CON02 */
#define BIGCORE0CRU_CLKSEL_CON02_OFFSET                    (0x308U)
#define BIGCORE0CRU_CLKSEL_CON02_PCLK_BIGCORE0_ROOT_SEL_SHIFT (0U)
#define BIGCORE0CRU_CLKSEL_CON02_PCLK_BIGCORE0_ROOT_SEL_MASK (0x3U << BIGCORE0CRU_CLKSEL_CON02_PCLK_BIGCORE0_ROOT_SEL_SHIFT) /* 0x00000003 */
#define BIGCORE0CRU_CLKSEL_CON02_CLK_CORE_B01_PVTPLL_T_SEL_SHIFT (2U)
#define BIGCORE0CRU_CLKSEL_CON02_CLK_CORE_B01_PVTPLL_T_SEL_MASK (0x1U << BIGCORE0CRU_CLKSEL_CON02_CLK_CORE_B01_PVTPLL_T_SEL_SHIFT) /* 0x00000004 */
/* GATE_CON00 */
#define BIGCORE0CRU_GATE_CON00_OFFSET                      (0x800U)
#define BIGCORE0CRU_GATE_CON00_CLK_CORE_B01_I_EN_SHIFT     (1U)
#define BIGCORE0CRU_GATE_CON00_CLK_CORE_B01_I_EN_MASK      (0x1U << BIGCORE0CRU_GATE_CON00_CLK_CORE_B01_I_EN_SHIFT)     /* 0x00000002 */
#define BIGCORE0CRU_GATE_CON00_CLK_CORE_B0_CLEAN_EN_SHIFT  (2U)
#define BIGCORE0CRU_GATE_CON00_CLK_CORE_B0_CLEAN_EN_MASK   (0x1U << BIGCORE0CRU_GATE_CON00_CLK_CORE_B0_CLEAN_EN_SHIFT)  /* 0x00000004 */
#define BIGCORE0CRU_GATE_CON00_CLK_CORE_B0_UC_EN_SHIFT     (3U)
#define BIGCORE0CRU_GATE_CON00_CLK_CORE_B0_UC_EN_MASK      (0x1U << BIGCORE0CRU_GATE_CON00_CLK_CORE_B0_UC_EN_SHIFT)     /* 0x00000008 */
#define BIGCORE0CRU_GATE_CON00_CLK_CORE_B1_CLEAN_EN_SHIFT  (6U)
#define BIGCORE0CRU_GATE_CON00_CLK_CORE_B1_CLEAN_EN_MASK   (0x1U << BIGCORE0CRU_GATE_CON00_CLK_CORE_B1_CLEAN_EN_SHIFT)  /* 0x00000040 */
#define BIGCORE0CRU_GATE_CON00_CLK_CORE_B1_UC_EN_SHIFT     (7U)
#define BIGCORE0CRU_GATE_CON00_CLK_CORE_B1_UC_EN_MASK      (0x1U << BIGCORE0CRU_GATE_CON00_CLK_CORE_B1_UC_EN_SHIFT)     /* 0x00000080 */
#define BIGCORE0CRU_GATE_CON00_CLK_TESTOUT_B0_EN_SHIFT     (10U)
#define BIGCORE0CRU_GATE_CON00_CLK_TESTOUT_B0_EN_MASK      (0x1U << BIGCORE0CRU_GATE_CON00_CLK_TESTOUT_B0_EN_SHIFT)     /* 0x00000400 */
#define BIGCORE0CRU_GATE_CON00_REFCLK_BIGCORE0_PVTPLL_EN_SHIFT (11U)
#define BIGCORE0CRU_GATE_CON00_REFCLK_BIGCORE0_PVTPLL_EN_MASK (0x1U << BIGCORE0CRU_GATE_CON00_REFCLK_BIGCORE0_PVTPLL_EN_SHIFT) /* 0x00000800 */
#define BIGCORE0CRU_GATE_CON00_CLK_BIGCORE0_PVTM_EN_SHIFT  (12U)
#define BIGCORE0CRU_GATE_CON00_CLK_BIGCORE0_PVTM_EN_MASK   (0x1U << BIGCORE0CRU_GATE_CON00_CLK_BIGCORE0_PVTM_EN_SHIFT)  /* 0x00001000 */
#define BIGCORE0CRU_GATE_CON00_CLK_CORE_BIGCORE0_PVTM_EN_SHIFT (13U)
#define BIGCORE0CRU_GATE_CON00_CLK_CORE_BIGCORE0_PVTM_EN_MASK (0x1U << BIGCORE0CRU_GATE_CON00_CLK_CORE_BIGCORE0_PVTM_EN_SHIFT) /* 0x00002000 */
#define BIGCORE0CRU_GATE_CON00_PCLK_BIGCORE0_ROOT_EN_SHIFT (14U)
#define BIGCORE0CRU_GATE_CON00_PCLK_BIGCORE0_ROOT_EN_MASK  (0x1U << BIGCORE0CRU_GATE_CON00_PCLK_BIGCORE0_ROOT_EN_SHIFT) /* 0x00004000 */
#define BIGCORE0CRU_GATE_CON00_PCLK_BIGCORE0_BIU_EN_SHIFT  (15U)
#define BIGCORE0CRU_GATE_CON00_PCLK_BIGCORE0_BIU_EN_MASK   (0x1U << BIGCORE0CRU_GATE_CON00_PCLK_BIGCORE0_BIU_EN_SHIFT)  /* 0x00008000 */
/* GATE_CON01 */
#define BIGCORE0CRU_GATE_CON01_OFFSET                      (0x804U)
#define BIGCORE0CRU_GATE_CON01_PCLK_BIGCORE0_PVTM_EN_SHIFT (0U)
#define BIGCORE0CRU_GATE_CON01_PCLK_BIGCORE0_PVTM_EN_MASK  (0x1U << BIGCORE0CRU_GATE_CON01_PCLK_BIGCORE0_PVTM_EN_SHIFT) /* 0x00000001 */
#define BIGCORE0CRU_GATE_CON01_PCLK_BIGCORE0_GRF_EN_SHIFT  (1U)
#define BIGCORE0CRU_GATE_CON01_PCLK_BIGCORE0_GRF_EN_MASK   (0x1U << BIGCORE0CRU_GATE_CON01_PCLK_BIGCORE0_GRF_EN_SHIFT)  /* 0x00000002 */
#define BIGCORE0CRU_GATE_CON01_PCLK_BIGCORE0_CRU_EN_SHIFT  (2U)
#define BIGCORE0CRU_GATE_CON01_PCLK_BIGCORE0_CRU_EN_MASK   (0x1U << BIGCORE0CRU_GATE_CON01_PCLK_BIGCORE0_CRU_EN_SHIFT)  /* 0x00000004 */
#define BIGCORE0CRU_GATE_CON01_PCLK_BIGCORE0_CPUBOOST_EN_SHIFT (3U)
#define BIGCORE0CRU_GATE_CON01_PCLK_BIGCORE0_CPUBOOST_EN_MASK (0x1U << BIGCORE0CRU_GATE_CON01_PCLK_BIGCORE0_CPUBOOST_EN_SHIFT) /* 0x00000008 */
#define BIGCORE0CRU_GATE_CON01_CLK_24M_BIGCORE0_CPUBOOST_EN_SHIFT (4U)
#define BIGCORE0CRU_GATE_CON01_CLK_24M_BIGCORE0_CPUBOOST_EN_MASK (0x1U << BIGCORE0CRU_GATE_CON01_CLK_24M_BIGCORE0_CPUBOOST_EN_SHIFT) /* 0x00000010 */
/* SOFTRST_CON00 */
#define BIGCORE0CRU_SOFTRST_CON00_OFFSET                   (0xA00U)
#define BIGCORE0CRU_SOFTRST_CON00_NCPUPORESET_B0_SHIFT     (4U)
#define BIGCORE0CRU_SOFTRST_CON00_NCPUPORESET_B0_MASK      (0x1U << BIGCORE0CRU_SOFTRST_CON00_NCPUPORESET_B0_SHIFT)     /* 0x00000010 */
#define BIGCORE0CRU_SOFTRST_CON00_NCORERESET_B0_SHIFT      (5U)
#define BIGCORE0CRU_SOFTRST_CON00_NCORERESET_B0_MASK       (0x1U << BIGCORE0CRU_SOFTRST_CON00_NCORERESET_B0_SHIFT)      /* 0x00000020 */
#define BIGCORE0CRU_SOFTRST_CON00_NCPUPORESET_B1_SHIFT     (8U)
#define BIGCORE0CRU_SOFTRST_CON00_NCPUPORESET_B1_MASK      (0x1U << BIGCORE0CRU_SOFTRST_CON00_NCPUPORESET_B1_SHIFT)     /* 0x00000100 */
#define BIGCORE0CRU_SOFTRST_CON00_NCORERESET_B1_SHIFT      (9U)
#define BIGCORE0CRU_SOFTRST_CON00_NCORERESET_B1_MASK       (0x1U << BIGCORE0CRU_SOFTRST_CON00_NCORERESET_B1_SHIFT)      /* 0x00000200 */
#define BIGCORE0CRU_SOFTRST_CON00_RESETN_BIGCORE0_PVTPLL_SHIFT (11U)
#define BIGCORE0CRU_SOFTRST_CON00_RESETN_BIGCORE0_PVTPLL_MASK (0x1U << BIGCORE0CRU_SOFTRST_CON00_RESETN_BIGCORE0_PVTPLL_SHIFT) /* 0x00000800 */
#define BIGCORE0CRU_SOFTRST_CON00_RESETN_BIGCORE0_PVTM_SHIFT (12U)
#define BIGCORE0CRU_SOFTRST_CON00_RESETN_BIGCORE0_PVTM_MASK (0x1U << BIGCORE0CRU_SOFTRST_CON00_RESETN_BIGCORE0_PVTM_SHIFT) /* 0x00001000 */
#define BIGCORE0CRU_SOFTRST_CON00_PRESETN_BIGCORE0_BIU_SHIFT (15U)
#define BIGCORE0CRU_SOFTRST_CON00_PRESETN_BIGCORE0_BIU_MASK (0x1U << BIGCORE0CRU_SOFTRST_CON00_PRESETN_BIGCORE0_BIU_SHIFT) /* 0x00008000 */
/* SOFTRST_CON01 */
#define BIGCORE0CRU_SOFTRST_CON01_OFFSET                   (0xA04U)
#define BIGCORE0CRU_SOFTRST_CON01_PRESETN_BIGCORE0_PVTM_SHIFT (0U)
#define BIGCORE0CRU_SOFTRST_CON01_PRESETN_BIGCORE0_PVTM_MASK (0x1U << BIGCORE0CRU_SOFTRST_CON01_PRESETN_BIGCORE0_PVTM_SHIFT) /* 0x00000001 */
#define BIGCORE0CRU_SOFTRST_CON01_PRESETN_BIGCORE0_GRF_SHIFT (1U)
#define BIGCORE0CRU_SOFTRST_CON01_PRESETN_BIGCORE0_GRF_MASK (0x1U << BIGCORE0CRU_SOFTRST_CON01_PRESETN_BIGCORE0_GRF_SHIFT) /* 0x00000002 */
#define BIGCORE0CRU_SOFTRST_CON01_PRESETN_BIGCORE0_CRU_SHIFT (2U)
#define BIGCORE0CRU_SOFTRST_CON01_PRESETN_BIGCORE0_CRU_MASK (0x1U << BIGCORE0CRU_SOFTRST_CON01_PRESETN_BIGCORE0_CRU_SHIFT) /* 0x00000004 */
#define BIGCORE0CRU_SOFTRST_CON01_PRESETN_BIGCORE0_CPUBOOST_SHIFT (3U)
#define BIGCORE0CRU_SOFTRST_CON01_PRESETN_BIGCORE0_CPUBOOST_MASK (0x1U << BIGCORE0CRU_SOFTRST_CON01_PRESETN_BIGCORE0_CPUBOOST_SHIFT) /* 0x00000008 */
#define BIGCORE0CRU_SOFTRST_CON01_RESETN_24M_BIGCORE0_CPUBOOST_SHIFT (4U)
#define BIGCORE0CRU_SOFTRST_CON01_RESETN_24M_BIGCORE0_CPUBOOST_MASK (0x1U << BIGCORE0CRU_SOFTRST_CON01_RESETN_24M_BIGCORE0_CPUBOOST_SHIFT) /* 0x00000010 */
/* SMOTH_DIVFREE_CON04 */
#define BIGCORE0CRU_SMOTH_DIVFREE_CON04_OFFSET             (0xCC0U)
#define BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_STEP_SHIFT (0U)
#define BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_STEP_MASK (0x1FU << BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_STEP_SHIFT) /* 0x0000001F */
#define BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_SMDIV_CLK_OFF_SHIFT (13U)
#define BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_SMDIV_CLK_OFF_MASK (0x1U << BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_GATE_SMTH_EN_SHIFT (14U)
#define BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_GATE_SMTH_EN_MASK (0x1U << BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_BYPASS_SHIFT (15U)
#define BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_BYPASS_MASK (0x1U << BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_BYPASS_SHIFT) /* 0x00008000 */
#define BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_FREQ_KEEP_SHIFT (16U)
#define BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_FREQ_KEEP_MASK (0xFFFFU << BIGCORE0CRU_SMOTH_DIVFREE_CON04_CLK_CORE_B0_UC_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* SMOTH_DIVFREE_CON05 */
#define BIGCORE0CRU_SMOTH_DIVFREE_CON05_OFFSET             (0xCC4U)
#define BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_STEP_SHIFT (0U)
#define BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_STEP_MASK (0x1FU << BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_STEP_SHIFT) /* 0x0000001F */
#define BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_SMDIV_CLK_OFF_SHIFT (13U)
#define BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_SMDIV_CLK_OFF_MASK (0x1U << BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_GATE_SMTH_EN_SHIFT (14U)
#define BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_GATE_SMTH_EN_MASK (0x1U << BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_BYPASS_SHIFT (15U)
#define BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_BYPASS_MASK (0x1U << BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_BYPASS_SHIFT) /* 0x00008000 */
#define BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_FREQ_KEEP_SHIFT (16U)
#define BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_FREQ_KEEP_MASK (0xFFFFU << BIGCORE0CRU_SMOTH_DIVFREE_CON05_CLK_CORE_B1_UC_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_CORE_B01_I_CON0 */
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON0_OFFSET      (0xD00U)
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON0_CLK_CORE_B01_I_IDLE_TH_SHIFT (0U)
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON0_CLK_CORE_B01_I_IDLE_TH_MASK (0xFFFFU << BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON0_CLK_CORE_B01_I_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON0_CLK_CORE_B01_I_WAIT_TH_SHIFT (16U)
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON0_CLK_CORE_B01_I_WAIT_TH_MASK (0xFFFFU << BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON0_CLK_CORE_B01_I_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_CORE_B01_I_CON1 */
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON1_OFFSET      (0xD04U)
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON1_CLK_CORE_B01_I_AUTOCS_CTRL_SHIFT (0U)
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON1_CLK_CORE_B01_I_AUTOCS_CTRL_MASK (0xFFFU << BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON1_CLK_CORE_B01_I_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON1_CLK_CORE_B01_I_AUTOCS_EN_SHIFT (12U)
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON1_CLK_CORE_B01_I_AUTOCS_EN_MASK (0x1U << BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON1_CLK_CORE_B01_I_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON1_CLK_CORE_B01_I_SWITCH_EN_SHIFT (13U)
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON1_CLK_CORE_B01_I_SWITCH_EN_MASK (0x1U << BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON1_CLK_CORE_B01_I_SWITCH_EN_SHIFT) /* 0x00002000 */
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON1_CLK_CORE_B01_I_CLKSEL_CFG_SHIFT (14U)
#define BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON1_CLK_CORE_B01_I_CLKSEL_CFG_MASK (0x3U << BIGCORE0CRU_AUTOCS_CLK_CORE_B01_I_CON1_CLK_CORE_B01_I_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/**************************************BIGCORE1CRU***************************************/
/* B1PLL_CON0 */
#define BIGCORE1CRU_B1PLL_CON0_OFFSET                      (0x20U)
#define BIGCORE1CRU_B1PLL_CON0_B1PLL_M_SHIFT               (0U)
#define BIGCORE1CRU_B1PLL_CON0_B1PLL_M_MASK                (0x3FFU << BIGCORE1CRU_B1PLL_CON0_B1PLL_M_SHIFT)             /* 0x000003FF */
#define BIGCORE1CRU_B1PLL_CON0_B1PLL_BP_SHIFT              (15U)
#define BIGCORE1CRU_B1PLL_CON0_B1PLL_BP_MASK               (0x1U << BIGCORE1CRU_B1PLL_CON0_B1PLL_BP_SHIFT)              /* 0x00008000 */
/* B1PLL_CON1 */
#define BIGCORE1CRU_B1PLL_CON1_OFFSET                      (0x24U)
#define BIGCORE1CRU_B1PLL_CON1_B1PLL_P_SHIFT               (0U)
#define BIGCORE1CRU_B1PLL_CON1_B1PLL_P_MASK                (0x3FU << BIGCORE1CRU_B1PLL_CON1_B1PLL_P_SHIFT)              /* 0x0000003F */
#define BIGCORE1CRU_B1PLL_CON1_B1PLL_S_SHIFT               (6U)
#define BIGCORE1CRU_B1PLL_CON1_B1PLL_S_MASK                (0x7U << BIGCORE1CRU_B1PLL_CON1_B1PLL_S_SHIFT)               /* 0x000001C0 */
#define BIGCORE1CRU_B1PLL_CON1_B1PLL_RESETB_SHIFT          (13U)
#define BIGCORE1CRU_B1PLL_CON1_B1PLL_RESETB_MASK           (0x1U << BIGCORE1CRU_B1PLL_CON1_B1PLL_RESETB_SHIFT)          /* 0x00002000 */
/* B1PLL_CON4 */
#define BIGCORE1CRU_B1PLL_CON4_OFFSET                      (0x28U)
#define BIGCORE1CRU_B1PLL_CON4_B1PLL_ICP_SHIFT             (1U)
#define BIGCORE1CRU_B1PLL_CON4_B1PLL_ICP_MASK              (0x3U << BIGCORE1CRU_B1PLL_CON4_B1PLL_ICP_SHIFT)             /* 0x00000006 */
#define BIGCORE1CRU_B1PLL_CON4_B1PLL_AFC_ENB_SHIFT         (3U)
#define BIGCORE1CRU_B1PLL_CON4_B1PLL_AFC_ENB_MASK          (0x1U << BIGCORE1CRU_B1PLL_CON4_B1PLL_AFC_ENB_SHIFT)         /* 0x00000008 */
#define BIGCORE1CRU_B1PLL_CON4_B1PLL_EXTAFC_SHIFT          (4U)
#define BIGCORE1CRU_B1PLL_CON4_B1PLL_EXTAFC_MASK           (0x1FU << BIGCORE1CRU_B1PLL_CON4_B1PLL_EXTAFC_SHIFT)         /* 0x000001F0 */
#define BIGCORE1CRU_B1PLL_CON4_B1PLL_FEED_EN_SHIFT         (14U)
#define BIGCORE1CRU_B1PLL_CON4_B1PLL_FEED_EN_MASK          (0x1U << BIGCORE1CRU_B1PLL_CON4_B1PLL_FEED_EN_SHIFT)         /* 0x00004000 */
#define BIGCORE1CRU_B1PLL_CON4_B1PLL_FSEL_SHIFT            (15U)
#define BIGCORE1CRU_B1PLL_CON4_B1PLL_FSEL_MASK             (0x1U << BIGCORE1CRU_B1PLL_CON4_B1PLL_FSEL_SHIFT)            /* 0x00008000 */
/* B1PLL_CON5 */
#define BIGCORE1CRU_B1PLL_CON5_OFFSET                      (0x30U)
#define BIGCORE1CRU_B1PLL_CON5_B1PLL_FOUT_MASK_SHIFT       (0U)
#define BIGCORE1CRU_B1PLL_CON5_B1PLL_FOUT_MASK_MASK        (0x1U << BIGCORE1CRU_B1PLL_CON5_B1PLL_FOUT_MASK_SHIFT)       /* 0x00000001 */
#define BIGCORE1CRU_B1PLL_CON5_B1PLL_LOCK_CON_IN_SHIFT     (5U)
#define BIGCORE1CRU_B1PLL_CON5_B1PLL_LOCK_CON_IN_MASK      (0x3U << BIGCORE1CRU_B1PLL_CON5_B1PLL_LOCK_CON_IN_SHIFT)     /* 0x00000060 */
#define BIGCORE1CRU_B1PLL_CON5_B1PLL_LOCK_CON_OUT_SHIFT    (7U)
#define BIGCORE1CRU_B1PLL_CON5_B1PLL_LOCK_CON_OUT_MASK     (0x3U << BIGCORE1CRU_B1PLL_CON5_B1PLL_LOCK_CON_OUT_SHIFT)    /* 0x00000180 */
#define BIGCORE1CRU_B1PLL_CON5_B1PLL_LOCK_CON_DLY_SHIFT    (9U)
#define BIGCORE1CRU_B1PLL_CON5_B1PLL_LOCK_CON_DLY_MASK     (0x3U << BIGCORE1CRU_B1PLL_CON5_B1PLL_LOCK_CON_DLY_SHIFT)    /* 0x00000600 */
/* B1PLL_CON6 */
#define BIGCORE1CRU_B1PLL_CON6_OFFSET                      (0x34U)
#define BIGCORE1CRU_B1PLL_CON6_B1PLL_AFC_CODE_SHIFT        (10U)
#define BIGCORE1CRU_B1PLL_CON6_B1PLL_AFC_CODE_MASK         (0x1FU << BIGCORE1CRU_B1PLL_CON6_B1PLL_AFC_CODE_SHIFT)       /* 0x00007C00 */
#define BIGCORE1CRU_B1PLL_CON6_B1PLL_LOCK_SHIFT            (15U)
#define BIGCORE1CRU_B1PLL_CON6_B1PLL_LOCK_MASK             (0x1U << BIGCORE1CRU_B1PLL_CON6_B1PLL_LOCK_SHIFT)            /* 0x00008000 */
/* MODE_CON00 */
#define BIGCORE1CRU_MODE_CON00_OFFSET                      (0x280U)
#define BIGCORE1CRU_MODE_CON00_CLK_B1PLL_MODE_SHIFT        (0U)
#define BIGCORE1CRU_MODE_CON00_CLK_B1PLL_MODE_MASK         (0x3U << BIGCORE1CRU_MODE_CON00_CLK_B1PLL_MODE_SHIFT)        /* 0x00000003 */
/* CLKSEL_CON00 */
#define BIGCORE1CRU_CLKSEL_CON00_OFFSET                    (0x300U)
#define BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B23_SLOW_SRC_SEL_SHIFT (0U)
#define BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B23_SLOW_SRC_SEL_MASK (0x1U << BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B23_SLOW_SRC_SEL_SHIFT) /* 0x00000001 */
#define BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B23_GPLL_SRC_DIV_SHIFT (1U)
#define BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B23_GPLL_SRC_DIV_MASK (0x1FU << BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B23_GPLL_SRC_DIV_SHIFT) /* 0x0000003E */
#define BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B23_SRC_SEL_SHIFT (6U)
#define BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B23_SRC_SEL_MASK (0x3U << BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B23_SRC_SEL_SHIFT) /* 0x000000C0 */
#define BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B2_UC_DIV_SHIFT  (8U)
#define BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B2_UC_DIV_MASK   (0x1FU << BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B2_UC_DIV_SHIFT) /* 0x00001F00 */
#define BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B2_SEL_SHIFT     (13U)
#define BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B2_SEL_MASK      (0x3U << BIGCORE1CRU_CLKSEL_CON00_CLK_CORE_B2_SEL_SHIFT)     /* 0x00006000 */
/* CLKSEL_CON01 */
#define BIGCORE1CRU_CLKSEL_CON01_OFFSET                    (0x304U)
#define BIGCORE1CRU_CLKSEL_CON01_CLK_CORE_B3_UC_DIV_SHIFT  (0U)
#define BIGCORE1CRU_CLKSEL_CON01_CLK_CORE_B3_UC_DIV_MASK   (0x1FU << BIGCORE1CRU_CLKSEL_CON01_CLK_CORE_B3_UC_DIV_SHIFT) /* 0x0000001F */
#define BIGCORE1CRU_CLKSEL_CON01_CLK_CORE_B3_SEL_SHIFT     (5U)
#define BIGCORE1CRU_CLKSEL_CON01_CLK_CORE_B3_SEL_MASK      (0x3U << BIGCORE1CRU_CLKSEL_CON01_CLK_CORE_B3_SEL_SHIFT)     /* 0x00000060 */
#define BIGCORE1CRU_CLKSEL_CON01_CLK_TESTOUT_B1_DIV_SHIFT  (7U)
#define BIGCORE1CRU_CLKSEL_CON01_CLK_TESTOUT_B1_DIV_MASK   (0x3FU << BIGCORE1CRU_CLKSEL_CON01_CLK_TESTOUT_B1_DIV_SHIFT) /* 0x00001F80 */
#define BIGCORE1CRU_CLKSEL_CON01_CLK_TESTOUT_B1_SEL_SHIFT  (13U)
#define BIGCORE1CRU_CLKSEL_CON01_CLK_TESTOUT_B1_SEL_MASK   (0x1U << BIGCORE1CRU_CLKSEL_CON01_CLK_TESTOUT_B1_SEL_SHIFT)  /* 0x00002000 */
#define BIGCORE1CRU_CLKSEL_CON01_REFCLK_BIGCORE1_PVTPLL_SEL_SHIFT (14U)
#define BIGCORE1CRU_CLKSEL_CON01_REFCLK_BIGCORE1_PVTPLL_SEL_MASK (0x1U << BIGCORE1CRU_CLKSEL_CON01_REFCLK_BIGCORE1_PVTPLL_SEL_SHIFT) /* 0x00004000 */
/* CLKSEL_CON02 */
#define BIGCORE1CRU_CLKSEL_CON02_OFFSET                    (0x308U)
#define BIGCORE1CRU_CLKSEL_CON02_PCLK_BIGCORE1_ROOT_SEL_SHIFT (0U)
#define BIGCORE1CRU_CLKSEL_CON02_PCLK_BIGCORE1_ROOT_SEL_MASK (0x3U << BIGCORE1CRU_CLKSEL_CON02_PCLK_BIGCORE1_ROOT_SEL_SHIFT) /* 0x00000003 */
#define BIGCORE1CRU_CLKSEL_CON02_CLK_CORE_B23PVTPLL_T_SEL_SHIFT (2U)
#define BIGCORE1CRU_CLKSEL_CON02_CLK_CORE_B23PVTPLL_T_SEL_MASK (0x1U << BIGCORE1CRU_CLKSEL_CON02_CLK_CORE_B23PVTPLL_T_SEL_SHIFT) /* 0x00000004 */
/* GATE_CON00 */
#define BIGCORE1CRU_GATE_CON00_OFFSET                      (0x800U)
#define BIGCORE1CRU_GATE_CON00_CLK_CORE_B23_I_EN_SHIFT     (1U)
#define BIGCORE1CRU_GATE_CON00_CLK_CORE_B23_I_EN_MASK      (0x1U << BIGCORE1CRU_GATE_CON00_CLK_CORE_B23_I_EN_SHIFT)     /* 0x00000002 */
#define BIGCORE1CRU_GATE_CON00_CLK_CORE_B2_CLEAN_EN_SHIFT  (2U)
#define BIGCORE1CRU_GATE_CON00_CLK_CORE_B2_CLEAN_EN_MASK   (0x1U << BIGCORE1CRU_GATE_CON00_CLK_CORE_B2_CLEAN_EN_SHIFT)  /* 0x00000004 */
#define BIGCORE1CRU_GATE_CON00_CLK_CORE_B2_UC_EN_SHIFT     (3U)
#define BIGCORE1CRU_GATE_CON00_CLK_CORE_B2_UC_EN_MASK      (0x1U << BIGCORE1CRU_GATE_CON00_CLK_CORE_B2_UC_EN_SHIFT)     /* 0x00000008 */
#define BIGCORE1CRU_GATE_CON00_CLK_CORE_B3_CLEAN_EN_SHIFT  (6U)
#define BIGCORE1CRU_GATE_CON00_CLK_CORE_B3_CLEAN_EN_MASK   (0x1U << BIGCORE1CRU_GATE_CON00_CLK_CORE_B3_CLEAN_EN_SHIFT)  /* 0x00000040 */
#define BIGCORE1CRU_GATE_CON00_CLK_CORE_B3_UC_EN_SHIFT     (7U)
#define BIGCORE1CRU_GATE_CON00_CLK_CORE_B3_UC_EN_MASK      (0x1U << BIGCORE1CRU_GATE_CON00_CLK_CORE_B3_UC_EN_SHIFT)     /* 0x00000080 */
#define BIGCORE1CRU_GATE_CON00_CLK_TESTOUT_B1_EN_SHIFT     (10U)
#define BIGCORE1CRU_GATE_CON00_CLK_TESTOUT_B1_EN_MASK      (0x1U << BIGCORE1CRU_GATE_CON00_CLK_TESTOUT_B1_EN_SHIFT)     /* 0x00000400 */
#define BIGCORE1CRU_GATE_CON00_REFCLK_BIGCORE1_PVTPLL_EN_SHIFT (11U)
#define BIGCORE1CRU_GATE_CON00_REFCLK_BIGCORE1_PVTPLL_EN_MASK (0x1U << BIGCORE1CRU_GATE_CON00_REFCLK_BIGCORE1_PVTPLL_EN_SHIFT) /* 0x00000800 */
#define BIGCORE1CRU_GATE_CON00_CLK_BIGCORE1_PVTM_EN_SHIFT  (12U)
#define BIGCORE1CRU_GATE_CON00_CLK_BIGCORE1_PVTM_EN_MASK   (0x1U << BIGCORE1CRU_GATE_CON00_CLK_BIGCORE1_PVTM_EN_SHIFT)  /* 0x00001000 */
#define BIGCORE1CRU_GATE_CON00_CLK_CORE_BIGCORE1_PVTM_EN_SHIFT (13U)
#define BIGCORE1CRU_GATE_CON00_CLK_CORE_BIGCORE1_PVTM_EN_MASK (0x1U << BIGCORE1CRU_GATE_CON00_CLK_CORE_BIGCORE1_PVTM_EN_SHIFT) /* 0x00002000 */
#define BIGCORE1CRU_GATE_CON00_PCLK_BIGCORE1_ROOT_EN_SHIFT (14U)
#define BIGCORE1CRU_GATE_CON00_PCLK_BIGCORE1_ROOT_EN_MASK  (0x1U << BIGCORE1CRU_GATE_CON00_PCLK_BIGCORE1_ROOT_EN_SHIFT) /* 0x00004000 */
#define BIGCORE1CRU_GATE_CON00_PCLK_BIGCORE1_BIU_EN_SHIFT  (15U)
#define BIGCORE1CRU_GATE_CON00_PCLK_BIGCORE1_BIU_EN_MASK   (0x1U << BIGCORE1CRU_GATE_CON00_PCLK_BIGCORE1_BIU_EN_SHIFT)  /* 0x00008000 */
/* GATE_CON01 */
#define BIGCORE1CRU_GATE_CON01_OFFSET                      (0x804U)
#define BIGCORE1CRU_GATE_CON01_PCLK_BIGCORE1_PVTM_EN_SHIFT (0U)
#define BIGCORE1CRU_GATE_CON01_PCLK_BIGCORE1_PVTM_EN_MASK  (0x1U << BIGCORE1CRU_GATE_CON01_PCLK_BIGCORE1_PVTM_EN_SHIFT) /* 0x00000001 */
#define BIGCORE1CRU_GATE_CON01_PCLK_BIGCORE1_GRF_EN_SHIFT  (1U)
#define BIGCORE1CRU_GATE_CON01_PCLK_BIGCORE1_GRF_EN_MASK   (0x1U << BIGCORE1CRU_GATE_CON01_PCLK_BIGCORE1_GRF_EN_SHIFT)  /* 0x00000002 */
#define BIGCORE1CRU_GATE_CON01_PCLK_BIGCORE1_CRU_EN_SHIFT  (2U)
#define BIGCORE1CRU_GATE_CON01_PCLK_BIGCORE1_CRU_EN_MASK   (0x1U << BIGCORE1CRU_GATE_CON01_PCLK_BIGCORE1_CRU_EN_SHIFT)  /* 0x00000004 */
#define BIGCORE1CRU_GATE_CON01_PCLK_BIGCORE1_CPUBOOST_EN_SHIFT (3U)
#define BIGCORE1CRU_GATE_CON01_PCLK_BIGCORE1_CPUBOOST_EN_MASK (0x1U << BIGCORE1CRU_GATE_CON01_PCLK_BIGCORE1_CPUBOOST_EN_SHIFT) /* 0x00000008 */
#define BIGCORE1CRU_GATE_CON01_CLK_24M_BIGCORE1_CPUBOOST_EN_SHIFT (4U)
#define BIGCORE1CRU_GATE_CON01_CLK_24M_BIGCORE1_CPUBOOST_EN_MASK (0x1U << BIGCORE1CRU_GATE_CON01_CLK_24M_BIGCORE1_CPUBOOST_EN_SHIFT) /* 0x00000010 */
/* SOFTRST_CON00 */
#define BIGCORE1CRU_SOFTRST_CON00_OFFSET                   (0xA00U)
#define BIGCORE1CRU_SOFTRST_CON00_NCPUPORESET_B2_SHIFT     (4U)
#define BIGCORE1CRU_SOFTRST_CON00_NCPUPORESET_B2_MASK      (0x1U << BIGCORE1CRU_SOFTRST_CON00_NCPUPORESET_B2_SHIFT)     /* 0x00000010 */
#define BIGCORE1CRU_SOFTRST_CON00_NCORERESET_B2_SHIFT      (5U)
#define BIGCORE1CRU_SOFTRST_CON00_NCORERESET_B2_MASK       (0x1U << BIGCORE1CRU_SOFTRST_CON00_NCORERESET_B2_SHIFT)      /* 0x00000020 */
#define BIGCORE1CRU_SOFTRST_CON00_NCPUPORESET_B3_SHIFT     (8U)
#define BIGCORE1CRU_SOFTRST_CON00_NCPUPORESET_B3_MASK      (0x1U << BIGCORE1CRU_SOFTRST_CON00_NCPUPORESET_B3_SHIFT)     /* 0x00000100 */
#define BIGCORE1CRU_SOFTRST_CON00_NCORERESET_B3_SHIFT      (9U)
#define BIGCORE1CRU_SOFTRST_CON00_NCORERESET_B3_MASK       (0x1U << BIGCORE1CRU_SOFTRST_CON00_NCORERESET_B3_SHIFT)      /* 0x00000200 */
#define BIGCORE1CRU_SOFTRST_CON00_RESETN_BIGCORE1_PVTPLL_SHIFT (11U)
#define BIGCORE1CRU_SOFTRST_CON00_RESETN_BIGCORE1_PVTPLL_MASK (0x1U << BIGCORE1CRU_SOFTRST_CON00_RESETN_BIGCORE1_PVTPLL_SHIFT) /* 0x00000800 */
#define BIGCORE1CRU_SOFTRST_CON00_RESETN_BIGCORE1_PVTM_SHIFT (12U)
#define BIGCORE1CRU_SOFTRST_CON00_RESETN_BIGCORE1_PVTM_MASK (0x1U << BIGCORE1CRU_SOFTRST_CON00_RESETN_BIGCORE1_PVTM_SHIFT) /* 0x00001000 */
#define BIGCORE1CRU_SOFTRST_CON00_PRESETN_BIGCORE1_BIU_SHIFT (15U)
#define BIGCORE1CRU_SOFTRST_CON00_PRESETN_BIGCORE1_BIU_MASK (0x1U << BIGCORE1CRU_SOFTRST_CON00_PRESETN_BIGCORE1_BIU_SHIFT) /* 0x00008000 */
/* SOFTRST_CON01 */
#define BIGCORE1CRU_SOFTRST_CON01_OFFSET                   (0xA04U)
#define BIGCORE1CRU_SOFTRST_CON01_PRESETN_BIGCORE1_PVTM_SHIFT (0U)
#define BIGCORE1CRU_SOFTRST_CON01_PRESETN_BIGCORE1_PVTM_MASK (0x1U << BIGCORE1CRU_SOFTRST_CON01_PRESETN_BIGCORE1_PVTM_SHIFT) /* 0x00000001 */
#define BIGCORE1CRU_SOFTRST_CON01_PRESETN_BIGCORE1_GRF_SHIFT (1U)
#define BIGCORE1CRU_SOFTRST_CON01_PRESETN_BIGCORE1_GRF_MASK (0x1U << BIGCORE1CRU_SOFTRST_CON01_PRESETN_BIGCORE1_GRF_SHIFT) /* 0x00000002 */
#define BIGCORE1CRU_SOFTRST_CON01_PRESETN_BIGCORE1_CRU_SHIFT (2U)
#define BIGCORE1CRU_SOFTRST_CON01_PRESETN_BIGCORE1_CRU_MASK (0x1U << BIGCORE1CRU_SOFTRST_CON01_PRESETN_BIGCORE1_CRU_SHIFT) /* 0x00000004 */
#define BIGCORE1CRU_SOFTRST_CON01_PRESETN_BIGCORE1_CPUBOOST_SHIFT (3U)
#define BIGCORE1CRU_SOFTRST_CON01_PRESETN_BIGCORE1_CPUBOOST_MASK (0x1U << BIGCORE1CRU_SOFTRST_CON01_PRESETN_BIGCORE1_CPUBOOST_SHIFT) /* 0x00000008 */
#define BIGCORE1CRU_SOFTRST_CON01_RESETN_24M_BIGCORE1_CPUBOOST_SHIFT (4U)
#define BIGCORE1CRU_SOFTRST_CON01_RESETN_24M_BIGCORE1_CPUBOOST_MASK (0x1U << BIGCORE1CRU_SOFTRST_CON01_RESETN_24M_BIGCORE1_CPUBOOST_SHIFT) /* 0x00000010 */
/* SMOTH_DIVFREE_CON06 */
#define BIGCORE1CRU_SMOTH_DIVFREE_CON06_OFFSET             (0xCC0U)
#define BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_STEP_SHIFT (0U)
#define BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_STEP_MASK (0x1FU << BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_STEP_SHIFT) /* 0x0000001F */
#define BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_SMDIV_CLK_OFF_SHIFT (13U)
#define BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_SMDIV_CLK_OFF_MASK (0x1U << BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_GATE_SMTH_EN_SHIFT (14U)
#define BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_GATE_SMTH_EN_MASK (0x1U << BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_BYPASS_SHIFT (15U)
#define BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_BYPASS_MASK (0x1U << BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_BYPASS_SHIFT) /* 0x00008000 */
#define BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_FREQ_KEEP_SHIFT (16U)
#define BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_FREQ_KEEP_MASK (0xFFFFU << BIGCORE1CRU_SMOTH_DIVFREE_CON06_CLK_CORE_B2_UC_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* SMOTH_DIVFREE_CON07 */
#define BIGCORE1CRU_SMOTH_DIVFREE_CON07_OFFSET             (0xCC4U)
#define BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_STEP_SHIFT (0U)
#define BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_STEP_MASK (0x1FU << BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_STEP_SHIFT) /* 0x0000001F */
#define BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_SMDIV_CLK_OFF_SHIFT (13U)
#define BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_SMDIV_CLK_OFF_MASK (0x1U << BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_GATE_SMTH_EN_SHIFT (14U)
#define BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_GATE_SMTH_EN_MASK (0x1U << BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_BYPASS_SHIFT (15U)
#define BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_BYPASS_MASK (0x1U << BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_BYPASS_SHIFT) /* 0x00008000 */
#define BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_FREQ_KEEP_SHIFT (16U)
#define BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_FREQ_KEEP_MASK (0xFFFFU << BIGCORE1CRU_SMOTH_DIVFREE_CON07_CLK_CORE_B3_UC_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_CORE_B23_I_CON0 */
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON0_OFFSET      (0xD00U)
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON0_CLK_CORE_B23_I_IDLE_TH_SHIFT (0U)
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON0_CLK_CORE_B23_I_IDLE_TH_MASK (0xFFFFU << BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON0_CLK_CORE_B23_I_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON0_CLK_CORE_B23_I_WAIT_TH_SHIFT (16U)
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON0_CLK_CORE_B23_I_WAIT_TH_MASK (0xFFFFU << BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON0_CLK_CORE_B23_I_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_CORE_B23_I_CON1 */
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON1_OFFSET      (0xD04U)
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON1_CLK_CORE_B23_I_AUTOCS_CTRL_SHIFT (0U)
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON1_CLK_CORE_B23_I_AUTOCS_CTRL_MASK (0xFFFU << BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON1_CLK_CORE_B23_I_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON1_CLK_CORE_B23_I_AUTOCS_EN_SHIFT (12U)
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON1_CLK_CORE_B23_I_AUTOCS_EN_MASK (0x1U << BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON1_CLK_CORE_B23_I_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON1_CLK_CORE_B23_I_SWITCH_EN_SHIFT (13U)
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON1_CLK_CORE_B23_I_SWITCH_EN_MASK (0x1U << BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON1_CLK_CORE_B23_I_SWITCH_EN_SHIFT) /* 0x00002000 */
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON1_CLK_CORE_B23_I_CLKSEL_CFG_SHIFT (14U)
#define BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON1_CLK_CORE_B23_I_CLKSEL_CFG_MASK (0x3U << BIGCORE1CRU_AUTOCS_CLK_CORE_B23_I_CON1_CLK_CORE_B23_I_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/*****************************************DSUCRU*****************************************/
/* LPLL_CON0 */
#define DSUCRU_LPLL_CON0_OFFSET                            (0x40U)
#define DSUCRU_LPLL_CON0_LPLL_M_SHIFT                      (0U)
#define DSUCRU_LPLL_CON0_LPLL_M_MASK                       (0x3FFU << DSUCRU_LPLL_CON0_LPLL_M_SHIFT)                    /* 0x000003FF */
#define DSUCRU_LPLL_CON0_LPLL_BP_SHIFT                     (15U)
#define DSUCRU_LPLL_CON0_LPLL_BP_MASK                      (0x1U << DSUCRU_LPLL_CON0_LPLL_BP_SHIFT)                     /* 0x00008000 */
/* LPLL_CON1 */
#define DSUCRU_LPLL_CON1_OFFSET                            (0x44U)
#define DSUCRU_LPLL_CON1_LPLL_P_SHIFT                      (0U)
#define DSUCRU_LPLL_CON1_LPLL_P_MASK                       (0x3FU << DSUCRU_LPLL_CON1_LPLL_P_SHIFT)                     /* 0x0000003F */
#define DSUCRU_LPLL_CON1_LPLL_S_SHIFT                      (6U)
#define DSUCRU_LPLL_CON1_LPLL_S_MASK                       (0x7U << DSUCRU_LPLL_CON1_LPLL_S_SHIFT)                      /* 0x000001C0 */
#define DSUCRU_LPLL_CON1_LPLL_RESETB_SHIFT                 (13U)
#define DSUCRU_LPLL_CON1_LPLL_RESETB_MASK                  (0x1U << DSUCRU_LPLL_CON1_LPLL_RESETB_SHIFT)                 /* 0x00002000 */
/* LPLL_CON4 */
#define DSUCRU_LPLL_CON4_OFFSET                            (0x48U)
#define DSUCRU_LPLL_CON4_LPLL_ICP_SHIFT                    (1U)
#define DSUCRU_LPLL_CON4_LPLL_ICP_MASK                     (0x3U << DSUCRU_LPLL_CON4_LPLL_ICP_SHIFT)                    /* 0x00000006 */
#define DSUCRU_LPLL_CON4_LPLL_AFC_ENB_SHIFT                (3U)
#define DSUCRU_LPLL_CON4_LPLL_AFC_ENB_MASK                 (0x1U << DSUCRU_LPLL_CON4_LPLL_AFC_ENB_SHIFT)                /* 0x00000008 */
#define DSUCRU_LPLL_CON4_LPLL_EXTAFC_SHIFT                 (4U)
#define DSUCRU_LPLL_CON4_LPLL_EXTAFC_MASK                  (0x1FU << DSUCRU_LPLL_CON4_LPLL_EXTAFC_SHIFT)                /* 0x000001F0 */
#define DSUCRU_LPLL_CON4_LPLL_FEED_EN_SHIFT                (14U)
#define DSUCRU_LPLL_CON4_LPLL_FEED_EN_MASK                 (0x1U << DSUCRU_LPLL_CON4_LPLL_FEED_EN_SHIFT)                /* 0x00004000 */
#define DSUCRU_LPLL_CON4_LPLL_FSEL_SHIFT                   (15U)
#define DSUCRU_LPLL_CON4_LPLL_FSEL_MASK                    (0x1U << DSUCRU_LPLL_CON4_LPLL_FSEL_SHIFT)                   /* 0x00008000 */
/* LPLL_CON5 */
#define DSUCRU_LPLL_CON5_OFFSET                            (0x50U)
#define DSUCRU_LPLL_CON5_LPLL_FOUT_MASK_SHIFT              (0U)
#define DSUCRU_LPLL_CON5_LPLL_FOUT_MASK_MASK               (0x1U << DSUCRU_LPLL_CON5_LPLL_FOUT_MASK_SHIFT)              /* 0x00000001 */
#define DSUCRU_LPLL_CON5_LPLL_LOCK_CON_IN_SHIFT            (5U)
#define DSUCRU_LPLL_CON5_LPLL_LOCK_CON_IN_MASK             (0x3U << DSUCRU_LPLL_CON5_LPLL_LOCK_CON_IN_SHIFT)            /* 0x00000060 */
#define DSUCRU_LPLL_CON5_LPLL_LOCK_CON_OUT_SHIFT           (7U)
#define DSUCRU_LPLL_CON5_LPLL_LOCK_CON_OUT_MASK            (0x3U << DSUCRU_LPLL_CON5_LPLL_LOCK_CON_OUT_SHIFT)           /* 0x00000180 */
#define DSUCRU_LPLL_CON5_LPLL_LOCK_CON_DLY_SHIFT           (9U)
#define DSUCRU_LPLL_CON5_LPLL_LOCK_CON_DLY_MASK            (0x3U << DSUCRU_LPLL_CON5_LPLL_LOCK_CON_DLY_SHIFT)           /* 0x00000600 */
/* LPLL_CON6 */
#define DSUCRU_LPLL_CON6_OFFSET                            (0x54U)
#define DSUCRU_LPLL_CON6_LPLL_AFC_CODE_SHIFT               (10U)
#define DSUCRU_LPLL_CON6_LPLL_AFC_CODE_MASK                (0x1FU << DSUCRU_LPLL_CON6_LPLL_AFC_CODE_SHIFT)              /* 0x00007C00 */
#define DSUCRU_LPLL_CON6_LPLL_LOCK_SHIFT                   (15U)
#define DSUCRU_LPLL_CON6_LPLL_LOCK_MASK                    (0x1U << DSUCRU_LPLL_CON6_LPLL_LOCK_SHIFT)                   /* 0x00008000 */
/* MODE_CON00 */
#define DSUCRU_MODE_CON00_OFFSET                           (0x280U)
#define DSUCRU_MODE_CON00_CLK_LPLL_MODE_SHIFT              (0U)
#define DSUCRU_MODE_CON00_CLK_LPLL_MODE_MASK               (0x3U << DSUCRU_MODE_CON00_CLK_LPLL_MODE_SHIFT)              /* 0x00000003 */
/* CLKSEL_CON00 */
#define DSUCRU_CLKSEL_CON00_OFFSET                         (0x300U)
#define DSUCRU_CLKSEL_CON00_SCLK_DSU_DF_SRC_DIV_SHIFT      (7U)
#define DSUCRU_CLKSEL_CON00_SCLK_DSU_DF_SRC_DIV_MASK       (0x1FU << DSUCRU_CLKSEL_CON00_SCLK_DSU_DF_SRC_DIV_SHIFT)     /* 0x00000F80 */
#define DSUCRU_CLKSEL_CON00_SCLK_DSU_DF_SRC_SEL_SHIFT      (12U)
#define DSUCRU_CLKSEL_CON00_SCLK_DSU_DF_SRC_SEL_MASK       (0x3U << DSUCRU_CLKSEL_CON00_SCLK_DSU_DF_SRC_SEL_SHIFT)      /* 0x00003000 */
/* CLKSEL_CON01 */
#define DSUCRU_CLKSEL_CON01_OFFSET                         (0x304U)
#define DSUCRU_CLKSEL_CON01_SCLK_DSU_SRC_T_SEL_SHIFT       (0U)
#define DSUCRU_CLKSEL_CON01_SCLK_DSU_SRC_T_SEL_MASK        (0x1U << DSUCRU_CLKSEL_CON01_SCLK_DSU_SRC_T_SEL_SHIFT)       /* 0x00000001 */
#define DSUCRU_CLKSEL_CON01_ACLKM_DSU_DIV_SHIFT            (1U)
#define DSUCRU_CLKSEL_CON01_ACLKM_DSU_DIV_MASK             (0x1FU << DSUCRU_CLKSEL_CON01_ACLKM_DSU_DIV_SHIFT)           /* 0x0000003E */
#define DSUCRU_CLKSEL_CON01_ACLKS_DSU_DIV_SHIFT            (6U)
#define DSUCRU_CLKSEL_CON01_ACLKS_DSU_DIV_MASK             (0x1FU << DSUCRU_CLKSEL_CON01_ACLKS_DSU_DIV_SHIFT)           /* 0x000007C0 */
#define DSUCRU_CLKSEL_CON01_ACLK_MP_DSU_DIV_SHIFT          (11U)
#define DSUCRU_CLKSEL_CON01_ACLK_MP_DSU_DIV_MASK           (0x1FU << DSUCRU_CLKSEL_CON01_ACLK_MP_DSU_DIV_SHIFT)         /* 0x0000F800 */
/* CLKSEL_CON02 */
#define DSUCRU_CLKSEL_CON02_OFFSET                         (0x308U)
#define DSUCRU_CLKSEL_CON02_PERIPHCLK_DSU_DIV_SHIFT        (0U)
#define DSUCRU_CLKSEL_CON02_PERIPHCLK_DSU_DIV_MASK         (0x1FU << DSUCRU_CLKSEL_CON02_PERIPHCLK_DSU_DIV_SHIFT)       /* 0x0000001F */
#define DSUCRU_CLKSEL_CON02_CNTCLK_DSU_DIV_SHIFT           (5U)
#define DSUCRU_CLKSEL_CON02_CNTCLK_DSU_DIV_MASK            (0x1FU << DSUCRU_CLKSEL_CON02_CNTCLK_DSU_DIV_SHIFT)          /* 0x000003E0 */
#define DSUCRU_CLKSEL_CON02_TSCLK_DSU_DIV_SHIFT            (10U)
#define DSUCRU_CLKSEL_CON02_TSCLK_DSU_DIV_MASK             (0x1FU << DSUCRU_CLKSEL_CON02_TSCLK_DSU_DIV_SHIFT)           /* 0x00007C00 */
/* CLKSEL_CON03 */
#define DSUCRU_CLKSEL_CON03_OFFSET                         (0x30CU)
#define DSUCRU_CLKSEL_CON03_ATCLK_DSU_DIV_SHIFT            (0U)
#define DSUCRU_CLKSEL_CON03_ATCLK_DSU_DIV_MASK             (0x1FU << DSUCRU_CLKSEL_CON03_ATCLK_DSU_DIV_SHIFT)           /* 0x0000001F */
#define DSUCRU_CLKSEL_CON03_GICCLK_DSU_T_DIV_SHIFT         (5U)
#define DSUCRU_CLKSEL_CON03_GICCLK_DSU_T_DIV_MASK          (0x1FU << DSUCRU_CLKSEL_CON03_GICCLK_DSU_T_DIV_SHIFT)        /* 0x000003E0 */
/* CLKSEL_CON04 */
#define DSUCRU_CLKSEL_CON04_OFFSET                         (0x310U)
#define DSUCRU_CLKSEL_CON04_PCLK_DSU_ROOT_DIV_SHIFT        (0U)
#define DSUCRU_CLKSEL_CON04_PCLK_DSU_ROOT_DIV_MASK         (0x1FU << DSUCRU_CLKSEL_CON04_PCLK_DSU_ROOT_DIV_SHIFT)       /* 0x0000001F */
#define DSUCRU_CLKSEL_CON04_PCLK_DSU_ROOT_SEL_SHIFT        (5U)
#define DSUCRU_CLKSEL_CON04_PCLK_DSU_ROOT_SEL_MASK         (0x3U << DSUCRU_CLKSEL_CON04_PCLK_DSU_ROOT_SEL_SHIFT)        /* 0x00000060 */
#define DSUCRU_CLKSEL_CON04_PCLK_DSU_NS_ROOT_SEL_SHIFT     (7U)
#define DSUCRU_CLKSEL_CON04_PCLK_DSU_NS_ROOT_SEL_MASK      (0x3U << DSUCRU_CLKSEL_CON04_PCLK_DSU_NS_ROOT_SEL_SHIFT)     /* 0x00000180 */
#define DSUCRU_CLKSEL_CON04_REFCLK_LITCORE_PVTPLL_SEL_SHIFT (9U)
#define DSUCRU_CLKSEL_CON04_REFCLK_LITCORE_PVTPLL_SEL_MASK (0x1U << DSUCRU_CLKSEL_CON04_REFCLK_LITCORE_PVTPLL_SEL_SHIFT) /* 0x00000200 */
#define DSUCRU_CLKSEL_CON04_REFCLK_DSU_PVTPLL_SEL_SHIFT    (10U)
#define DSUCRU_CLKSEL_CON04_REFCLK_DSU_PVTPLL_SEL_MASK     (0x1U << DSUCRU_CLKSEL_CON04_REFCLK_DSU_PVTPLL_SEL_SHIFT)    /* 0x00000400 */
#define DSUCRU_CLKSEL_CON04_PCLK_DSU_S_ROOT_SEL_SHIFT      (11U)
#define DSUCRU_CLKSEL_CON04_PCLK_DSU_S_ROOT_SEL_MASK       (0x3U << DSUCRU_CLKSEL_CON04_PCLK_DSU_S_ROOT_SEL_SHIFT)      /* 0x00001800 */
/* CLKSEL_CON05 */
#define DSUCRU_CLKSEL_CON05_OFFSET                         (0x314U)
#define DSUCRU_CLKSEL_CON05_CLK_TESTOUT_L_DIV_SHIFT        (0U)
#define DSUCRU_CLKSEL_CON05_CLK_TESTOUT_L_DIV_MASK         (0x3FU << DSUCRU_CLKSEL_CON05_CLK_TESTOUT_L_DIV_SHIFT)       /* 0x0000003F */
#define DSUCRU_CLKSEL_CON05_CLK_TESTOUT_L_SEL_SHIFT        (6U)
#define DSUCRU_CLKSEL_CON05_CLK_TESTOUT_L_SEL_MASK         (0x3U << DSUCRU_CLKSEL_CON05_CLK_TESTOUT_L_SEL_SHIFT)        /* 0x000000C0 */
#define DSUCRU_CLKSEL_CON05_CLK_CORE_L_SLOW_SRC_SEL_SHIFT  (8U)
#define DSUCRU_CLKSEL_CON05_CLK_CORE_L_SLOW_SRC_SEL_MASK   (0x1U << DSUCRU_CLKSEL_CON05_CLK_CORE_L_SLOW_SRC_SEL_SHIFT)  /* 0x00000100 */
#define DSUCRU_CLKSEL_CON05_CLK_CORE_L_GPLL_SRC_DIV_SHIFT  (9U)
#define DSUCRU_CLKSEL_CON05_CLK_CORE_L_GPLL_SRC_DIV_MASK   (0x1FU << DSUCRU_CLKSEL_CON05_CLK_CORE_L_GPLL_SRC_DIV_SHIFT) /* 0x00003E00 */
#define DSUCRU_CLKSEL_CON05_CLK_CORE_L_SRC_SEL_SHIFT       (14U)
#define DSUCRU_CLKSEL_CON05_CLK_CORE_L_SRC_SEL_MASK        (0x3U << DSUCRU_CLKSEL_CON05_CLK_CORE_L_SRC_SEL_SHIFT)       /* 0x0000C000 */
/* CLKSEL_CON06 */
#define DSUCRU_CLKSEL_CON06_OFFSET                         (0x318U)
#define DSUCRU_CLKSEL_CON06_CLK_CORE_L0_UC_DIV_SHIFT       (0U)
#define DSUCRU_CLKSEL_CON06_CLK_CORE_L0_UC_DIV_MASK        (0x1FU << DSUCRU_CLKSEL_CON06_CLK_CORE_L0_UC_DIV_SHIFT)      /* 0x0000001F */
#define DSUCRU_CLKSEL_CON06_CLK_CORE_L0_SEL_SHIFT          (5U)
#define DSUCRU_CLKSEL_CON06_CLK_CORE_L0_SEL_MASK           (0x3U << DSUCRU_CLKSEL_CON06_CLK_CORE_L0_SEL_SHIFT)          /* 0x00000060 */
#define DSUCRU_CLKSEL_CON06_CLK_CORE_L1_UC_DIV_SHIFT       (7U)
#define DSUCRU_CLKSEL_CON06_CLK_CORE_L1_UC_DIV_MASK        (0x1FU << DSUCRU_CLKSEL_CON06_CLK_CORE_L1_UC_DIV_SHIFT)      /* 0x00000F80 */
#define DSUCRU_CLKSEL_CON06_CLK_CORE_L1_SEL_SHIFT          (12U)
#define DSUCRU_CLKSEL_CON06_CLK_CORE_L1_SEL_MASK           (0x3U << DSUCRU_CLKSEL_CON06_CLK_CORE_L1_SEL_SHIFT)          /* 0x00003000 */
/* CLKSEL_CON07 */
#define DSUCRU_CLKSEL_CON07_OFFSET                         (0x31CU)
#define DSUCRU_CLKSEL_CON07_CLK_CORE_L2_UC_DIV_SHIFT       (0U)
#define DSUCRU_CLKSEL_CON07_CLK_CORE_L2_UC_DIV_MASK        (0x1FU << DSUCRU_CLKSEL_CON07_CLK_CORE_L2_UC_DIV_SHIFT)      /* 0x0000001F */
#define DSUCRU_CLKSEL_CON07_CLK_CORE_L2_SEL_SHIFT          (5U)
#define DSUCRU_CLKSEL_CON07_CLK_CORE_L2_SEL_MASK           (0x3U << DSUCRU_CLKSEL_CON07_CLK_CORE_L2_SEL_SHIFT)          /* 0x00000060 */
#define DSUCRU_CLKSEL_CON07_CLK_CORE_L3_UC_DIV_SHIFT       (7U)
#define DSUCRU_CLKSEL_CON07_CLK_CORE_L3_UC_DIV_MASK        (0x1FU << DSUCRU_CLKSEL_CON07_CLK_CORE_L3_UC_DIV_SHIFT)      /* 0x00000F80 */
#define DSUCRU_CLKSEL_CON07_CLK_CORE_L3_SEL_SHIFT          (12U)
#define DSUCRU_CLKSEL_CON07_CLK_CORE_L3_SEL_MASK           (0x3U << DSUCRU_CLKSEL_CON07_CLK_CORE_L3_SEL_SHIFT)          /* 0x00003000 */
#define DSUCRU_CLKSEL_CON07_CLK_CORE_L_PVTPLL_T_SEL_SHIFT  (14U)
#define DSUCRU_CLKSEL_CON07_CLK_CORE_L_PVTPLL_T_SEL_MASK   (0x1U << DSUCRU_CLKSEL_CON07_CLK_CORE_L_PVTPLL_T_SEL_SHIFT)  /* 0x00004000 */
#define DSUCRU_CLKSEL_CON07_CLK_DSU_PVTPLL_T_SEL_SHIFT     (15U)
#define DSUCRU_CLKSEL_CON07_CLK_DSU_PVTPLL_T_SEL_MASK      (0x1U << DSUCRU_CLKSEL_CON07_CLK_DSU_PVTPLL_T_SEL_SHIFT)     /* 0x00008000 */
/* GATE_CON00 */
#define DSUCRU_GATE_CON00_OFFSET                           (0x800U)
#define DSUCRU_GATE_CON00_SCLK_DSU_DF_SRC_EN_SHIFT         (0U)
#define DSUCRU_GATE_CON00_SCLK_DSU_DF_SRC_EN_MASK          (0x1U << DSUCRU_GATE_CON00_SCLK_DSU_DF_SRC_EN_SHIFT)         /* 0x00000001 */
#define DSUCRU_GATE_CON00_SCLK_DSU_DF_DIV2_SRC_EN_SHIFT    (1U)
#define DSUCRU_GATE_CON00_SCLK_DSU_DF_DIV2_SRC_EN_MASK     (0x1U << DSUCRU_GATE_CON00_SCLK_DSU_DF_DIV2_SRC_EN_SHIFT)    /* 0x00000002 */
#define DSUCRU_GATE_CON00_SCLK_DSU_NP5_SRC_EN_SHIFT        (2U)
#define DSUCRU_GATE_CON00_SCLK_DSU_NP5_SRC_EN_MASK         (0x1U << DSUCRU_GATE_CON00_SCLK_DSU_NP5_SRC_EN_SHIFT)        /* 0x00000004 */
#define DSUCRU_GATE_CON00_SCLK_DSU_NP5_DIV2_SRC_EN_SHIFT   (3U)
#define DSUCRU_GATE_CON00_SCLK_DSU_NP5_DIV2_SRC_EN_MASK    (0x1U << DSUCRU_GATE_CON00_SCLK_DSU_NP5_DIV2_SRC_EN_SHIFT)   /* 0x00000008 */
#define DSUCRU_GATE_CON00_SCLK_DSU_SRC_EN_SHIFT            (4U)
#define DSUCRU_GATE_CON00_SCLK_DSU_SRC_EN_MASK             (0x1U << DSUCRU_GATE_CON00_SCLK_DSU_SRC_EN_SHIFT)            /* 0x00000010 */
#define DSUCRU_GATE_CON00_SCLK_DSU_SRC_T_EN_SHIFT          (5U)
#define DSUCRU_GATE_CON00_SCLK_DSU_SRC_T_EN_MASK           (0x1U << DSUCRU_GATE_CON00_SCLK_DSU_SRC_T_EN_SHIFT)          /* 0x00000020 */
#define DSUCRU_GATE_CON00_SCLK_DSU_EN_SHIFT                (6U)
#define DSUCRU_GATE_CON00_SCLK_DSU_EN_MASK                 (0x1U << DSUCRU_GATE_CON00_SCLK_DSU_EN_SHIFT)                /* 0x00000040 */
#define DSUCRU_GATE_CON00_ACLKM_DSU_EN_SHIFT               (8U)
#define DSUCRU_GATE_CON00_ACLKM_DSU_EN_MASK                (0x1U << DSUCRU_GATE_CON00_ACLKM_DSU_EN_SHIFT)               /* 0x00000100 */
#define DSUCRU_GATE_CON00_ACLKS_DSU_EN_SHIFT               (9U)
#define DSUCRU_GATE_CON00_ACLKS_DSU_EN_MASK                (0x1U << DSUCRU_GATE_CON00_ACLKS_DSU_EN_SHIFT)               /* 0x00000200 */
#define DSUCRU_GATE_CON00_ACLK_M_DSU_BIU_EN_SHIFT          (10U)
#define DSUCRU_GATE_CON00_ACLK_M_DSU_BIU_EN_MASK           (0x1U << DSUCRU_GATE_CON00_ACLK_M_DSU_BIU_EN_SHIFT)          /* 0x00000400 */
#define DSUCRU_GATE_CON00_ACLK_S_DSU_BIU_EN_SHIFT          (11U)
#define DSUCRU_GATE_CON00_ACLK_S_DSU_BIU_EN_MASK           (0x1U << DSUCRU_GATE_CON00_ACLK_S_DSU_BIU_EN_SHIFT)          /* 0x00000800 */
#define DSUCRU_GATE_CON00_ACLK_MP_DSU_EN_SHIFT             (12U)
#define DSUCRU_GATE_CON00_ACLK_MP_DSU_EN_MASK              (0x1U << DSUCRU_GATE_CON00_ACLK_MP_DSU_EN_SHIFT)             /* 0x00001000 */
#define DSUCRU_GATE_CON00_PERIPHCLK_DSU_EN_SHIFT           (13U)
#define DSUCRU_GATE_CON00_PERIPHCLK_DSU_EN_MASK            (0x1U << DSUCRU_GATE_CON00_PERIPHCLK_DSU_EN_SHIFT)           /* 0x00002000 */
#define DSUCRU_GATE_CON00_CNTCLK_DSU_EN_SHIFT              (14U)
#define DSUCRU_GATE_CON00_CNTCLK_DSU_EN_MASK               (0x1U << DSUCRU_GATE_CON00_CNTCLK_DSU_EN_SHIFT)              /* 0x00004000 */
#define DSUCRU_GATE_CON00_TSCLK_DSU_EN_SHIFT               (15U)
#define DSUCRU_GATE_CON00_TSCLK_DSU_EN_MASK                (0x1U << DSUCRU_GATE_CON00_TSCLK_DSU_EN_SHIFT)               /* 0x00008000 */
/* GATE_CON01 */
#define DSUCRU_GATE_CON01_OFFSET                           (0x804U)
#define DSUCRU_GATE_CON01_ATCLK_DSU_EN_SHIFT               (0U)
#define DSUCRU_GATE_CON01_ATCLK_DSU_EN_MASK                (0x1U << DSUCRU_GATE_CON01_ATCLK_DSU_EN_SHIFT)               /* 0x00000001 */
#define DSUCRU_GATE_CON01_GICCLK_DSU_T_EN_SHIFT            (1U)
#define DSUCRU_GATE_CON01_GICCLK_DSU_T_EN_MASK             (0x1U << DSUCRU_GATE_CON01_GICCLK_DSU_T_EN_SHIFT)            /* 0x00000002 */
#define DSUCRU_GATE_CON01_ACLK_ADB_DSU_EN_SHIFT            (2U)
#define DSUCRU_GATE_CON01_ACLK_ADB_DSU_EN_MASK             (0x1U << DSUCRU_GATE_CON01_ACLK_ADB_DSU_EN_SHIFT)            /* 0x00000004 */
#define DSUCRU_GATE_CON01_PCLK_DSU_ROOT_EN_SHIFT           (3U)
#define DSUCRU_GATE_CON01_PCLK_DSU_ROOT_EN_MASK            (0x1U << DSUCRU_GATE_CON01_PCLK_DSU_ROOT_EN_SHIFT)           /* 0x00000008 */
#define DSUCRU_GATE_CON01_PCLK_DSU_NS_ROOT_EN_SHIFT        (4U)
#define DSUCRU_GATE_CON01_PCLK_DSU_NS_ROOT_EN_MASK         (0x1U << DSUCRU_GATE_CON01_PCLK_DSU_NS_ROOT_EN_SHIFT)        /* 0x00000010 */
#define DSUCRU_GATE_CON01_PCLK_DSU_BIU_EN_SHIFT            (5U)
#define DSUCRU_GATE_CON01_PCLK_DSU_BIU_EN_MASK             (0x1U << DSUCRU_GATE_CON01_PCLK_DSU_BIU_EN_SHIFT)            /* 0x00000020 */
#define DSUCRU_GATE_CON01_PCLK_DSU_EN_SHIFT                (6U)
#define DSUCRU_GATE_CON01_PCLK_DSU_EN_MASK                 (0x1U << DSUCRU_GATE_CON01_PCLK_DSU_EN_SHIFT)                /* 0x00000040 */
#define DSUCRU_GATE_CON01_PCLK_DBG_EN_SHIFT                (7U)
#define DSUCRU_GATE_CON01_PCLK_DBG_EN_MASK                 (0x1U << DSUCRU_GATE_CON01_PCLK_DBG_EN_SHIFT)                /* 0x00000080 */
#define DSUCRU_GATE_CON01_PCLK_S_DAPLITE_EN_SHIFT          (8U)
#define DSUCRU_GATE_CON01_PCLK_S_DAPLITE_EN_MASK           (0x1U << DSUCRU_GATE_CON01_PCLK_S_DAPLITE_EN_SHIFT)          /* 0x00000100 */
#define DSUCRU_GATE_CON01_PCLK_M_DAPLITE_EN_SHIFT          (9U)
#define DSUCRU_GATE_CON01_PCLK_M_DAPLITE_EN_MASK           (0x1U << DSUCRU_GATE_CON01_PCLK_M_DAPLITE_EN_SHIFT)          /* 0x00000200 */
#define DSUCRU_GATE_CON01_PCLK_M_DAPLITE_BIU_EN_SHIFT      (10U)
#define DSUCRU_GATE_CON01_PCLK_M_DAPLITE_BIU_EN_MASK       (0x1U << DSUCRU_GATE_CON01_PCLK_M_DAPLITE_BIU_EN_SHIFT)      /* 0x00000400 */
#define DSUCRU_GATE_CON01_PCLK_DSU_GRF_EN_SHIFT            (11U)
#define DSUCRU_GATE_CON01_PCLK_DSU_GRF_EN_MASK             (0x1U << DSUCRU_GATE_CON01_PCLK_DSU_GRF_EN_SHIFT)            /* 0x00000800 */
#define DSUCRU_GATE_CON01_REFCLK_LITCORE_PVTPLL_EN_SHIFT   (14U)
#define DSUCRU_GATE_CON01_REFCLK_LITCORE_PVTPLL_EN_MASK    (0x1U << DSUCRU_GATE_CON01_REFCLK_LITCORE_PVTPLL_EN_SHIFT)   /* 0x00004000 */
#define DSUCRU_GATE_CON01_REFCLK_DSU_PVTPLL_EN_SHIFT       (15U)
#define DSUCRU_GATE_CON01_REFCLK_DSU_PVTPLL_EN_MASK        (0x1U << DSUCRU_GATE_CON01_REFCLK_DSU_PVTPLL_EN_SHIFT)       /* 0x00008000 */
/* GATE_CON02 */
#define DSUCRU_GATE_CON02_OFFSET                           (0x808U)
#define DSUCRU_GATE_CON02_CLK_LITCORE_PVTM_EN_SHIFT        (0U)
#define DSUCRU_GATE_CON02_CLK_LITCORE_PVTM_EN_MASK         (0x1U << DSUCRU_GATE_CON02_CLK_LITCORE_PVTM_EN_SHIFT)        /* 0x00000001 */
#define DSUCRU_GATE_CON02_CLK_CORE_LITCORE_PVTM_EN_SHIFT   (1U)
#define DSUCRU_GATE_CON02_CLK_CORE_LITCORE_PVTM_EN_MASK    (0x1U << DSUCRU_GATE_CON02_CLK_CORE_LITCORE_PVTM_EN_SHIFT)   /* 0x00000002 */
#define DSUCRU_GATE_CON02_PCLK_DSU_S_ROOT_EN_SHIFT         (2U)
#define DSUCRU_GATE_CON02_PCLK_DSU_S_ROOT_EN_MASK          (0x1U << DSUCRU_GATE_CON02_PCLK_DSU_S_ROOT_EN_SHIFT)         /* 0x00000004 */
#define DSUCRU_GATE_CON02_PCLK_DSU_S_BIU_EN_SHIFT          (3U)
#define DSUCRU_GATE_CON02_PCLK_DSU_S_BIU_EN_MASK           (0x1U << DSUCRU_GATE_CON02_PCLK_DSU_S_BIU_EN_SHIFT)          /* 0x00000008 */
#define DSUCRU_GATE_CON02_PCLK_DSU_SGRF_EN_SHIFT           (4U)
#define DSUCRU_GATE_CON02_PCLK_DSU_SGRF_EN_MASK            (0x1U << DSUCRU_GATE_CON02_PCLK_DSU_SGRF_EN_SHIFT)           /* 0x00000010 */
#define DSUCRU_GATE_CON02_CLK_TESTOUT_L_EN_SHIFT           (5U)
#define DSUCRU_GATE_CON02_CLK_TESTOUT_L_EN_MASK            (0x1U << DSUCRU_GATE_CON02_CLK_TESTOUT_L_EN_SHIFT)           /* 0x00000020 */
#define DSUCRU_GATE_CON02_PCLK_LITCORE_PVTM_EN_SHIFT       (6U)
#define DSUCRU_GATE_CON02_PCLK_LITCORE_PVTM_EN_MASK        (0x1U << DSUCRU_GATE_CON02_PCLK_LITCORE_PVTM_EN_SHIFT)       /* 0x00000040 */
#define DSUCRU_GATE_CON02_PCLK_LITCORE_GRF_EN_SHIFT        (7U)
#define DSUCRU_GATE_CON02_PCLK_LITCORE_GRF_EN_MASK         (0x1U << DSUCRU_GATE_CON02_PCLK_LITCORE_GRF_EN_SHIFT)        /* 0x00000080 */
#define DSUCRU_GATE_CON02_PCLK_DSU_CRU_EN_SHIFT            (8U)
#define DSUCRU_GATE_CON02_PCLK_DSU_CRU_EN_MASK             (0x1U << DSUCRU_GATE_CON02_PCLK_DSU_CRU_EN_SHIFT)            /* 0x00000100 */
#define DSUCRU_GATE_CON02_PCLK_LITCORE_CPUBOOST_EN_SHIFT   (9U)
#define DSUCRU_GATE_CON02_PCLK_LITCORE_CPUBOOST_EN_MASK    (0x1U << DSUCRU_GATE_CON02_PCLK_LITCORE_CPUBOOST_EN_SHIFT)   /* 0x00000200 */
#define DSUCRU_GATE_CON02_CLK_24M_LITCORE_CPUBOOST_EN_SHIFT (10U)
#define DSUCRU_GATE_CON02_CLK_24M_LITCORE_CPUBOOST_EN_MASK (0x1U << DSUCRU_GATE_CON02_CLK_24M_LITCORE_CPUBOOST_EN_SHIFT) /* 0x00000400 */
#define DSUCRU_GATE_CON02_CLK_CORE_L0_CLEAN_EN_SHIFT       (11U)
#define DSUCRU_GATE_CON02_CLK_CORE_L0_CLEAN_EN_MASK        (0x1U << DSUCRU_GATE_CON02_CLK_CORE_L0_CLEAN_EN_SHIFT)       /* 0x00000800 */
#define DSUCRU_GATE_CON02_CLK_CORE_L1_CLEAN_EN_SHIFT       (12U)
#define DSUCRU_GATE_CON02_CLK_CORE_L1_CLEAN_EN_MASK        (0x1U << DSUCRU_GATE_CON02_CLK_CORE_L1_CLEAN_EN_SHIFT)       /* 0x00001000 */
#define DSUCRU_GATE_CON02_CLK_CORE_L2_CLEAN_EN_SHIFT       (13U)
#define DSUCRU_GATE_CON02_CLK_CORE_L2_CLEAN_EN_MASK        (0x1U << DSUCRU_GATE_CON02_CLK_CORE_L2_CLEAN_EN_SHIFT)       /* 0x00002000 */
#define DSUCRU_GATE_CON02_CLK_CORE_L3_CLEAN_EN_SHIFT       (14U)
#define DSUCRU_GATE_CON02_CLK_CORE_L3_CLEAN_EN_MASK        (0x1U << DSUCRU_GATE_CON02_CLK_CORE_L3_CLEAN_EN_SHIFT)       /* 0x00004000 */
#define DSUCRU_GATE_CON02_CLK_CORE_L_DIV2_SRC_EN_SHIFT     (15U)
#define DSUCRU_GATE_CON02_CLK_CORE_L_DIV2_SRC_EN_MASK      (0x1U << DSUCRU_GATE_CON02_CLK_CORE_L_DIV2_SRC_EN_SHIFT)     /* 0x00008000 */
/* GATE_CON03 */
#define DSUCRU_GATE_CON03_OFFSET                           (0x80CU)
#define DSUCRU_GATE_CON03_CLK_CORE_L_EN_SHIFT              (0U)
#define DSUCRU_GATE_CON03_CLK_CORE_L_EN_MASK               (0x1U << DSUCRU_GATE_CON03_CLK_CORE_L_EN_SHIFT)              /* 0x00000001 */
#define DSUCRU_GATE_CON03_CLK_CORE_L0_UC_EN_SHIFT          (1U)
#define DSUCRU_GATE_CON03_CLK_CORE_L0_UC_EN_MASK           (0x1U << DSUCRU_GATE_CON03_CLK_CORE_L0_UC_EN_SHIFT)          /* 0x00000002 */
#define DSUCRU_GATE_CON03_CLK_CORE_L1_UC_EN_SHIFT          (4U)
#define DSUCRU_GATE_CON03_CLK_CORE_L1_UC_EN_MASK           (0x1U << DSUCRU_GATE_CON03_CLK_CORE_L1_UC_EN_SHIFT)          /* 0x00000010 */
#define DSUCRU_GATE_CON03_CLK_CORE_L2_UC_EN_SHIFT          (7U)
#define DSUCRU_GATE_CON03_CLK_CORE_L2_UC_EN_MASK           (0x1U << DSUCRU_GATE_CON03_CLK_CORE_L2_UC_EN_SHIFT)          /* 0x00000080 */
#define DSUCRU_GATE_CON03_CLK_CORE_L3_UC_EN_SHIFT          (10U)
#define DSUCRU_GATE_CON03_CLK_CORE_L3_UC_EN_MASK           (0x1U << DSUCRU_GATE_CON03_CLK_CORE_L3_UC_EN_SHIFT)          /* 0x00000400 */
#define DSUCRU_GATE_CON03_ACLK_MP_DSU_BIU_EN_SHIFT         (13U)
#define DSUCRU_GATE_CON03_ACLK_MP_DSU_BIU_EN_MASK          (0x1U << DSUCRU_GATE_CON03_ACLK_MP_DSU_BIU_EN_SHIFT)         /* 0x00002000 */
#define DSUCRU_GATE_CON03_GICCLK_DSU_EN_SHIFT              (14U)
#define DSUCRU_GATE_CON03_GICCLK_DSU_EN_MASK               (0x1U << DSUCRU_GATE_CON03_GICCLK_DSU_EN_SHIFT)              /* 0x00004000 */
/* SOFTRST_CON00 */
#define DSUCRU_SOFTRST_CON00_OFFSET                        (0xA00U)
#define DSUCRU_SOFTRST_CON00_NSPORESET_DSU_SHIFT           (6U)
#define DSUCRU_SOFTRST_CON00_NSPORESET_DSU_MASK            (0x1U << DSUCRU_SOFTRST_CON00_NSPORESET_DSU_SHIFT)           /* 0x00000040 */
#define DSUCRU_SOFTRST_CON00_NSRESET_DSU_SHIFT             (7U)
#define DSUCRU_SOFTRST_CON00_NSRESET_DSU_MASK              (0x1U << DSUCRU_SOFTRST_CON00_NSRESET_DSU_SHIFT)             /* 0x00000080 */
#define DSUCRU_SOFTRST_CON00_ARESETN_M_DSU_BIU_SHIFT       (10U)
#define DSUCRU_SOFTRST_CON00_ARESETN_M_DSU_BIU_MASK        (0x1U << DSUCRU_SOFTRST_CON00_ARESETN_M_DSU_BIU_SHIFT)       /* 0x00000400 */
#define DSUCRU_SOFTRST_CON00_ARESETN_S_DSU_BIU_SHIFT       (11U)
#define DSUCRU_SOFTRST_CON00_ARESETN_S_DSU_BIU_MASK        (0x1U << DSUCRU_SOFTRST_CON00_ARESETN_S_DSU_BIU_SHIFT)       /* 0x00000800 */
#define DSUCRU_SOFTRST_CON00_NPERIPHRESET_DSU_SHIFT        (13U)
#define DSUCRU_SOFTRST_CON00_NPERIPHRESET_DSU_MASK         (0x1U << DSUCRU_SOFTRST_CON00_NPERIPHRESET_DSU_SHIFT)        /* 0x00002000 */
/* SOFTRST_CON01 */
#define DSUCRU_SOFTRST_CON01_OFFSET                        (0xA04U)
#define DSUCRU_SOFTRST_CON01_NATRESET_DSU_SHIFT            (0U)
#define DSUCRU_SOFTRST_CON01_NATRESET_DSU_MASK             (0x1U << DSUCRU_SOFTRST_CON01_NATRESET_DSU_SHIFT)            /* 0x00000001 */
#define DSUCRU_SOFTRST_CON01_ARESETN_ADB_DSU_SHIFT         (2U)
#define DSUCRU_SOFTRST_CON01_ARESETN_ADB_DSU_MASK          (0x1U << DSUCRU_SOFTRST_CON01_ARESETN_ADB_DSU_SHIFT)         /* 0x00000004 */
#define DSUCRU_SOFTRST_CON01_PRESETN_DSU_BIU_SHIFT         (5U)
#define DSUCRU_SOFTRST_CON01_PRESETN_DSU_BIU_MASK          (0x1U << DSUCRU_SOFTRST_CON01_PRESETN_DSU_BIU_SHIFT)         /* 0x00000020 */
#define DSUCRU_SOFTRST_CON01_NPRESET_DSU_SHIFT             (6U)
#define DSUCRU_SOFTRST_CON01_NPRESET_DSU_MASK              (0x1U << DSUCRU_SOFTRST_CON01_NPRESET_DSU_SHIFT)             /* 0x00000040 */
#define DSUCRU_SOFTRST_CON01_PRESETN_DBG_SHIFT             (7U)
#define DSUCRU_SOFTRST_CON01_PRESETN_DBG_MASK              (0x1U << DSUCRU_SOFTRST_CON01_PRESETN_DBG_SHIFT)             /* 0x00000080 */
#define DSUCRU_SOFTRST_CON01_PRESETN_S_DAPLITE_SHIFT       (8U)
#define DSUCRU_SOFTRST_CON01_PRESETN_S_DAPLITE_MASK        (0x1U << DSUCRU_SOFTRST_CON01_PRESETN_S_DAPLITE_SHIFT)       /* 0x00000100 */
#define DSUCRU_SOFTRST_CON01_PRESETN_M_DAPLITE_SHIFT       (9U)
#define DSUCRU_SOFTRST_CON01_PRESETN_M_DAPLITE_MASK        (0x1U << DSUCRU_SOFTRST_CON01_PRESETN_M_DAPLITE_SHIFT)       /* 0x00000200 */
#define DSUCRU_SOFTRST_CON01_PRESETN_M_DAPLITE_BIU_SHIFT   (10U)
#define DSUCRU_SOFTRST_CON01_PRESETN_M_DAPLITE_BIU_MASK    (0x1U << DSUCRU_SOFTRST_CON01_PRESETN_M_DAPLITE_BIU_SHIFT)   /* 0x00000400 */
#define DSUCRU_SOFTRST_CON01_PRESETN_DSU_GRF_SHIFT         (11U)
#define DSUCRU_SOFTRST_CON01_PRESETN_DSU_GRF_MASK          (0x1U << DSUCRU_SOFTRST_CON01_PRESETN_DSU_GRF_SHIFT)         /* 0x00000800 */
#define DSUCRU_SOFTRST_CON01_PORESETN_JTAG_SHIFT           (12U)
#define DSUCRU_SOFTRST_CON01_PORESETN_JTAG_MASK            (0x1U << DSUCRU_SOFTRST_CON01_PORESETN_JTAG_SHIFT)           /* 0x00001000 */
#define DSUCRU_SOFTRST_CON01_NTRESET_JTAG_SHIFT            (13U)
#define DSUCRU_SOFTRST_CON01_NTRESET_JTAG_MASK             (0x1U << DSUCRU_SOFTRST_CON01_NTRESET_JTAG_SHIFT)            /* 0x00002000 */
#define DSUCRU_SOFTRST_CON01_RESETN_LITCORE_PVTPLL_SHIFT   (14U)
#define DSUCRU_SOFTRST_CON01_RESETN_LITCORE_PVTPLL_MASK    (0x1U << DSUCRU_SOFTRST_CON01_RESETN_LITCORE_PVTPLL_SHIFT)   /* 0x00004000 */
#define DSUCRU_SOFTRST_CON01_RESETN_DSU_PVTPLL_SHIFT       (15U)
#define DSUCRU_SOFTRST_CON01_RESETN_DSU_PVTPLL_MASK        (0x1U << DSUCRU_SOFTRST_CON01_RESETN_DSU_PVTPLL_SHIFT)       /* 0x00008000 */
/* SOFTRST_CON02 */
#define DSUCRU_SOFTRST_CON02_OFFSET                        (0xA08U)
#define DSUCRU_SOFTRST_CON02_RESETN_LITCORE_PVTM_SHIFT     (0U)
#define DSUCRU_SOFTRST_CON02_RESETN_LITCORE_PVTM_MASK      (0x1U << DSUCRU_SOFTRST_CON02_RESETN_LITCORE_PVTM_SHIFT)     /* 0x00000001 */
#define DSUCRU_SOFTRST_CON02_PRESETN_DSU_S_BIU_SHIFT       (3U)
#define DSUCRU_SOFTRST_CON02_PRESETN_DSU_S_BIU_MASK        (0x1U << DSUCRU_SOFTRST_CON02_PRESETN_DSU_S_BIU_SHIFT)       /* 0x00000008 */
#define DSUCRU_SOFTRST_CON02_PRESETN_DSU_SGRF_SHIFT        (4U)
#define DSUCRU_SOFTRST_CON02_PRESETN_DSU_SGRF_MASK         (0x1U << DSUCRU_SOFTRST_CON02_PRESETN_DSU_SGRF_SHIFT)        /* 0x00000010 */
#define DSUCRU_SOFTRST_CON02_PRESETN_LITCORE_PVTM_SHIFT    (6U)
#define DSUCRU_SOFTRST_CON02_PRESETN_LITCORE_PVTM_MASK     (0x1U << DSUCRU_SOFTRST_CON02_PRESETN_LITCORE_PVTM_SHIFT)    /* 0x00000040 */
#define DSUCRU_SOFTRST_CON02_PRESETN_LITCORE_GRF_SHIFT     (7U)
#define DSUCRU_SOFTRST_CON02_PRESETN_LITCORE_GRF_MASK      (0x1U << DSUCRU_SOFTRST_CON02_PRESETN_LITCORE_GRF_SHIFT)     /* 0x00000080 */
#define DSUCRU_SOFTRST_CON02_PRESETN_DSU_CRU_SHIFT         (8U)
#define DSUCRU_SOFTRST_CON02_PRESETN_DSU_CRU_MASK          (0x1U << DSUCRU_SOFTRST_CON02_PRESETN_DSU_CRU_SHIFT)         /* 0x00000100 */
#define DSUCRU_SOFTRST_CON02_PRESETN_LITCORE_CPUBOOST_SHIFT (9U)
#define DSUCRU_SOFTRST_CON02_PRESETN_LITCORE_CPUBOOST_MASK (0x1U << DSUCRU_SOFTRST_CON02_PRESETN_LITCORE_CPUBOOST_SHIFT) /* 0x00000200 */
#define DSUCRU_SOFTRST_CON02_RESETN_24M_LITCORE_CPUBOOST_SHIFT (10U)
#define DSUCRU_SOFTRST_CON02_RESETN_24M_LITCORE_CPUBOOST_MASK (0x1U << DSUCRU_SOFTRST_CON02_RESETN_24M_LITCORE_CPUBOOST_SHIFT) /* 0x00000400 */
/* SOFTRST_CON03 */
#define DSUCRU_SOFTRST_CON03_OFFSET                        (0xA0CU)
#define DSUCRU_SOFTRST_CON03_NCPUPORESET_L0_SHIFT          (2U)
#define DSUCRU_SOFTRST_CON03_NCPUPORESET_L0_MASK           (0x1U << DSUCRU_SOFTRST_CON03_NCPUPORESET_L0_SHIFT)          /* 0x00000004 */
#define DSUCRU_SOFTRST_CON03_NCORERESET_L0_SHIFT           (3U)
#define DSUCRU_SOFTRST_CON03_NCORERESET_L0_MASK            (0x1U << DSUCRU_SOFTRST_CON03_NCORERESET_L0_SHIFT)           /* 0x00000008 */
#define DSUCRU_SOFTRST_CON03_NCPUPORESET_L1_SHIFT          (5U)
#define DSUCRU_SOFTRST_CON03_NCPUPORESET_L1_MASK           (0x1U << DSUCRU_SOFTRST_CON03_NCPUPORESET_L1_SHIFT)          /* 0x00000020 */
#define DSUCRU_SOFTRST_CON03_NCORERESET_L1_SHIFT           (6U)
#define DSUCRU_SOFTRST_CON03_NCORERESET_L1_MASK            (0x1U << DSUCRU_SOFTRST_CON03_NCORERESET_L1_SHIFT)           /* 0x00000040 */
#define DSUCRU_SOFTRST_CON03_NCPUPORESET_L2_SHIFT          (8U)
#define DSUCRU_SOFTRST_CON03_NCPUPORESET_L2_MASK           (0x1U << DSUCRU_SOFTRST_CON03_NCPUPORESET_L2_SHIFT)          /* 0x00000100 */
#define DSUCRU_SOFTRST_CON03_NCORERESET_L2_SHIFT           (9U)
#define DSUCRU_SOFTRST_CON03_NCORERESET_L2_MASK            (0x1U << DSUCRU_SOFTRST_CON03_NCORERESET_L2_SHIFT)           /* 0x00000200 */
#define DSUCRU_SOFTRST_CON03_NCPUPORESET_L3_SHIFT          (11U)
#define DSUCRU_SOFTRST_CON03_NCPUPORESET_L3_MASK           (0x1U << DSUCRU_SOFTRST_CON03_NCPUPORESET_L3_SHIFT)          /* 0x00000800 */
#define DSUCRU_SOFTRST_CON03_NCORERESET_L3_SHIFT           (12U)
#define DSUCRU_SOFTRST_CON03_NCORERESET_L3_MASK            (0x1U << DSUCRU_SOFTRST_CON03_NCORERESET_L3_SHIFT)           /* 0x00001000 */
#define DSUCRU_SOFTRST_CON03_ARESETN_MP_DSU_BIU_SHIFT      (13U)
#define DSUCRU_SOFTRST_CON03_ARESETN_MP_DSU_BIU_MASK       (0x1U << DSUCRU_SOFTRST_CON03_ARESETN_MP_DSU_BIU_SHIFT)      /* 0x00002000 */
#define DSUCRU_SOFTRST_CON03_NGICRESET_DSU_SHIFT           (14U)
#define DSUCRU_SOFTRST_CON03_NGICRESET_DSU_MASK            (0x1U << DSUCRU_SOFTRST_CON03_NGICRESET_DSU_SHIFT)           /* 0x00004000 */
/* AUTOCS_ACLK_M_DSU_BIU_CON0 */
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON0_OFFSET           (0xD00U)
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON0_ACLK_M_DSU_BIU_IDLE_TH_SHIFT (0U)
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON0_ACLK_M_DSU_BIU_IDLE_TH_MASK (0xFFFFU << DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON0_ACLK_M_DSU_BIU_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON0_ACLK_M_DSU_BIU_WAIT_TH_SHIFT (16U)
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON0_ACLK_M_DSU_BIU_WAIT_TH_MASK (0xFFFFU << DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON0_ACLK_M_DSU_BIU_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_M_DSU_BIU_CON1 */
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON1_OFFSET           (0xD04U)
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON1_ACLK_M_DSU_BIU_AUTOCS_CTRL_SHIFT (0U)
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON1_ACLK_M_DSU_BIU_AUTOCS_CTRL_MASK (0xFFFU << DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON1_ACLK_M_DSU_BIU_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON1_ACLK_M_DSU_BIU_AUTOCS_EN_SHIFT (12U)
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON1_ACLK_M_DSU_BIU_AUTOCS_EN_MASK (0x1U << DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON1_ACLK_M_DSU_BIU_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON1_ACLK_M_DSU_BIU_SWITCH_EN_SHIFT (13U)
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON1_ACLK_M_DSU_BIU_SWITCH_EN_MASK (0x1U << DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON1_ACLK_M_DSU_BIU_SWITCH_EN_SHIFT) /* 0x00002000 */
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON1_ACLK_M_DSU_BIU_CLKSEL_CFG_SHIFT (14U)
#define DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON1_ACLK_M_DSU_BIU_CLKSEL_CFG_MASK (0x3U << DSUCRU_AUTOCS_ACLK_M_DSU_BIU_CON1_ACLK_M_DSU_BIU_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_S_DSU_BIU_CON0 */
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON0_OFFSET           (0xD08U)
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON0_ACLK_S_DSU_BIU_IDLE_TH_SHIFT (0U)
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON0_ACLK_S_DSU_BIU_IDLE_TH_MASK (0xFFFFU << DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON0_ACLK_S_DSU_BIU_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON0_ACLK_S_DSU_BIU_WAIT_TH_SHIFT (16U)
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON0_ACLK_S_DSU_BIU_WAIT_TH_MASK (0xFFFFU << DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON0_ACLK_S_DSU_BIU_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_S_DSU_BIU_CON1 */
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON1_OFFSET           (0xD0CU)
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON1_ACLK_S_DSU_BIU_AUTOCS_CTRL_SHIFT (0U)
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON1_ACLK_S_DSU_BIU_AUTOCS_CTRL_MASK (0xFFFU << DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON1_ACLK_S_DSU_BIU_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON1_ACLK_S_DSU_BIU_AUTOCS_EN_SHIFT (12U)
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON1_ACLK_S_DSU_BIU_AUTOCS_EN_MASK (0x1U << DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON1_ACLK_S_DSU_BIU_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON1_ACLK_S_DSU_BIU_SWITCH_EN_SHIFT (13U)
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON1_ACLK_S_DSU_BIU_SWITCH_EN_MASK (0x1U << DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON1_ACLK_S_DSU_BIU_SWITCH_EN_SHIFT) /* 0x00002000 */
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON1_ACLK_S_DSU_BIU_CLKSEL_CFG_SHIFT (14U)
#define DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON1_ACLK_S_DSU_BIU_CLKSEL_CFG_MASK (0x3U << DSUCRU_AUTOCS_ACLK_S_DSU_BIU_CON1_ACLK_S_DSU_BIU_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_ACLK_MP_DSU_BIU_CON0 */
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON0_OFFSET          (0xD10U)
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON0_ACLK_MP_DSU_BIU_IDLE_TH_SHIFT (0U)
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON0_ACLK_MP_DSU_BIU_IDLE_TH_MASK (0xFFFFU << DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON0_ACLK_MP_DSU_BIU_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON0_ACLK_MP_DSU_BIU_WAIT_TH_SHIFT (16U)
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON0_ACLK_MP_DSU_BIU_WAIT_TH_MASK (0xFFFFU << DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON0_ACLK_MP_DSU_BIU_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_ACLK_MP_DSU_BIU_CON1 */
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON1_OFFSET          (0xD14U)
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON1_ACLK_MP_DSU_BIU_AUTOCS_CTRL_SHIFT (0U)
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON1_ACLK_MP_DSU_BIU_AUTOCS_CTRL_MASK (0xFFFU << DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON1_ACLK_MP_DSU_BIU_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON1_ACLK_MP_DSU_BIU_AUTOCS_EN_SHIFT (12U)
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON1_ACLK_MP_DSU_BIU_AUTOCS_EN_MASK (0x1U << DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON1_ACLK_MP_DSU_BIU_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON1_ACLK_MP_DSU_BIU_SWITCH_EN_SHIFT (13U)
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON1_ACLK_MP_DSU_BIU_SWITCH_EN_MASK (0x1U << DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON1_ACLK_MP_DSU_BIU_SWITCH_EN_SHIFT) /* 0x00002000 */
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON1_ACLK_MP_DSU_BIU_CLKSEL_CFG_SHIFT (14U)
#define DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON1_ACLK_MP_DSU_BIU_CLKSEL_CFG_MASK (0x3U << DSUCRU_AUTOCS_ACLK_MP_DSU_BIU_CON1_ACLK_MP_DSU_BIU_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_SCLK_DSU_SRC_CON0 */
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON0_OFFSET             (0xD18U)
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON0_SCLK_DSU_SRC_IDLE_TH_SHIFT (0U)
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON0_SCLK_DSU_SRC_IDLE_TH_MASK (0xFFFFU << DSUCRU_AUTOCS_SCLK_DSU_SRC_CON0_SCLK_DSU_SRC_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON0_SCLK_DSU_SRC_WAIT_TH_SHIFT (16U)
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON0_SCLK_DSU_SRC_WAIT_TH_MASK (0xFFFFU << DSUCRU_AUTOCS_SCLK_DSU_SRC_CON0_SCLK_DSU_SRC_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_SCLK_DSU_SRC_CON1 */
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON1_OFFSET             (0xD1CU)
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON1_SCLK_DSU_SRC_AUTOCS_CTRL_SHIFT (0U)
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON1_SCLK_DSU_SRC_AUTOCS_CTRL_MASK (0xFFFU << DSUCRU_AUTOCS_SCLK_DSU_SRC_CON1_SCLK_DSU_SRC_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON1_SCLK_DSU_SRC_AUTOCS_EN_SHIFT (12U)
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON1_SCLK_DSU_SRC_AUTOCS_EN_MASK (0x1U << DSUCRU_AUTOCS_SCLK_DSU_SRC_CON1_SCLK_DSU_SRC_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON1_SCLK_DSU_SRC_SWITCH_EN_SHIFT (13U)
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON1_SCLK_DSU_SRC_SWITCH_EN_MASK (0x1U << DSUCRU_AUTOCS_SCLK_DSU_SRC_CON1_SCLK_DSU_SRC_SWITCH_EN_SHIFT) /* 0x00002000 */
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON1_SCLK_DSU_SRC_CLKSEL_CFG_SHIFT (14U)
#define DSUCRU_AUTOCS_SCLK_DSU_SRC_CON1_SCLK_DSU_SRC_CLKSEL_CFG_MASK (0x3U << DSUCRU_AUTOCS_SCLK_DSU_SRC_CON1_SCLK_DSU_SRC_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* AUTOCS_CLK_CORE_L_CON0 */
#define DSUCRU_AUTOCS_CLK_CORE_L_CON0_OFFSET               (0xD20U)
#define DSUCRU_AUTOCS_CLK_CORE_L_CON0_CLK_CORE_L_IDLE_TH_SHIFT (0U)
#define DSUCRU_AUTOCS_CLK_CORE_L_CON0_CLK_CORE_L_IDLE_TH_MASK (0xFFFFU << DSUCRU_AUTOCS_CLK_CORE_L_CON0_CLK_CORE_L_IDLE_TH_SHIFT) /* 0x0000FFFF */
#define DSUCRU_AUTOCS_CLK_CORE_L_CON0_CLK_CORE_L_WAIT_TH_SHIFT (16U)
#define DSUCRU_AUTOCS_CLK_CORE_L_CON0_CLK_CORE_L_WAIT_TH_MASK (0xFFFFU << DSUCRU_AUTOCS_CLK_CORE_L_CON0_CLK_CORE_L_WAIT_TH_SHIFT) /* 0xFFFF0000 */
/* AUTOCS_CLK_CORE_L_CON1 */
#define DSUCRU_AUTOCS_CLK_CORE_L_CON1_OFFSET               (0xD24U)
#define DSUCRU_AUTOCS_CLK_CORE_L_CON1_CLK_CORE_L_AUTOCS_CTRL_SHIFT (0U)
#define DSUCRU_AUTOCS_CLK_CORE_L_CON1_CLK_CORE_L_AUTOCS_CTRL_MASK (0xFFFU << DSUCRU_AUTOCS_CLK_CORE_L_CON1_CLK_CORE_L_AUTOCS_CTRL_SHIFT) /* 0x00000FFF */
#define DSUCRU_AUTOCS_CLK_CORE_L_CON1_CLK_CORE_L_AUTOCS_EN_SHIFT (12U)
#define DSUCRU_AUTOCS_CLK_CORE_L_CON1_CLK_CORE_L_AUTOCS_EN_MASK (0x1U << DSUCRU_AUTOCS_CLK_CORE_L_CON1_CLK_CORE_L_AUTOCS_EN_SHIFT) /* 0x00001000 */
#define DSUCRU_AUTOCS_CLK_CORE_L_CON1_CLK_CORE_L_SWITCH_EN_SHIFT (13U)
#define DSUCRU_AUTOCS_CLK_CORE_L_CON1_CLK_CORE_L_SWITCH_EN_MASK (0x1U << DSUCRU_AUTOCS_CLK_CORE_L_CON1_CLK_CORE_L_SWITCH_EN_SHIFT) /* 0x00002000 */
#define DSUCRU_AUTOCS_CLK_CORE_L_CON1_CLK_CORE_L_CLKSEL_CFG_SHIFT (14U)
#define DSUCRU_AUTOCS_CLK_CORE_L_CON1_CLK_CORE_L_CLKSEL_CFG_MASK (0x3U << DSUCRU_AUTOCS_CLK_CORE_L_CON1_CLK_CORE_L_CLKSEL_CFG_SHIFT) /* 0x0000C000 */
/* QCHANNEL_CON00 */
#define DSUCRU_QCHANNEL_CON00_OFFSET                       (0xF00U)
#define DSUCRU_QCHANNEL_CON00_SCLK_DSU_QC_EN_SHIFT         (0U)
#define DSUCRU_QCHANNEL_CON00_SCLK_DSU_QC_EN_MASK          (0x1U << DSUCRU_QCHANNEL_CON00_SCLK_DSU_QC_EN_SHIFT)         /* 0x00000001 */
#define DSUCRU_QCHANNEL_CON00_SCLK_DSU_QC_GATE_EN_SHIFT    (1U)
#define DSUCRU_QCHANNEL_CON00_SCLK_DSU_QC_GATE_EN_MASK     (0x1U << DSUCRU_QCHANNEL_CON00_SCLK_DSU_QC_GATE_EN_SHIFT)    /* 0x00000002 */
#define DSUCRU_QCHANNEL_CON00_ATCLK_DSU_QC_EN_SHIFT        (2U)
#define DSUCRU_QCHANNEL_CON00_ATCLK_DSU_QC_EN_MASK         (0x1U << DSUCRU_QCHANNEL_CON00_ATCLK_DSU_QC_EN_SHIFT)        /* 0x00000004 */
#define DSUCRU_QCHANNEL_CON00_ATCLK_DSU_QC_GATE_EN_SHIFT   (3U)
#define DSUCRU_QCHANNEL_CON00_ATCLK_DSU_QC_GATE_EN_MASK    (0x1U << DSUCRU_QCHANNEL_CON00_ATCLK_DSU_QC_GATE_EN_SHIFT)   /* 0x00000008 */
#define DSUCRU_QCHANNEL_CON00_GICCLK_DSU_QC_EN_SHIFT       (4U)
#define DSUCRU_QCHANNEL_CON00_GICCLK_DSU_QC_EN_MASK        (0x1U << DSUCRU_QCHANNEL_CON00_GICCLK_DSU_QC_EN_SHIFT)       /* 0x00000010 */
#define DSUCRU_QCHANNEL_CON00_GICCLK_DSU_QC_GATE_EN_SHIFT  (5U)
#define DSUCRU_QCHANNEL_CON00_GICCLK_DSU_QC_GATE_EN_MASK   (0x1U << DSUCRU_QCHANNEL_CON00_GICCLK_DSU_QC_GATE_EN_SHIFT)  /* 0x00000020 */
#define DSUCRU_QCHANNEL_CON00_ACLK_ADB_DSU_QC_EN_SHIFT     (6U)
#define DSUCRU_QCHANNEL_CON00_ACLK_ADB_DSU_QC_EN_MASK      (0x1U << DSUCRU_QCHANNEL_CON00_ACLK_ADB_DSU_QC_EN_SHIFT)     /* 0x00000040 */
#define DSUCRU_QCHANNEL_CON00_ACLK_ADB_DSU_QC_GATE_EN_SHIFT (7U)
#define DSUCRU_QCHANNEL_CON00_ACLK_ADB_DSU_QC_GATE_EN_MASK (0x1U << DSUCRU_QCHANNEL_CON00_ACLK_ADB_DSU_QC_GATE_EN_SHIFT) /* 0x00000080 */
#define DSUCRU_QCHANNEL_CON00_PCLK_DSU_QC_EN_SHIFT         (8U)
#define DSUCRU_QCHANNEL_CON00_PCLK_DSU_QC_EN_MASK          (0x1U << DSUCRU_QCHANNEL_CON00_PCLK_DSU_QC_EN_SHIFT)         /* 0x00000100 */
#define DSUCRU_QCHANNEL_CON00_PCLK_DSU_QC_GATE_EN_SHIFT    (9U)
#define DSUCRU_QCHANNEL_CON00_PCLK_DSU_QC_GATE_EN_MASK     (0x1U << DSUCRU_QCHANNEL_CON00_PCLK_DSU_QC_GATE_EN_SHIFT)    /* 0x00000200 */
#define DSUCRU_QCHANNEL_CON00_PCLK_DBG_QC_EN_SHIFT         (10U)
#define DSUCRU_QCHANNEL_CON00_PCLK_DBG_QC_EN_MASK          (0x1U << DSUCRU_QCHANNEL_CON00_PCLK_DBG_QC_EN_SHIFT)         /* 0x00000400 */
#define DSUCRU_QCHANNEL_CON00_PCLK_DBG_QC_GATE_EN_SHIFT    (11U)
#define DSUCRU_QCHANNEL_CON00_PCLK_DBG_QC_GATE_EN_MASK     (0x1U << DSUCRU_QCHANNEL_CON00_PCLK_DBG_QC_GATE_EN_SHIFT)    /* 0x00000800 */
/* SMOTH_DIVFREE_CON00 */
#define DSUCRU_SMOTH_DIVFREE_CON00_OFFSET                  (0xF10U)
#define DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_STEP_SHIFT (0U)
#define DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_STEP_MASK (0x1FU << DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_STEP_SHIFT) /* 0x0000001F */
#define DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_SMDIV_CLK_OFF_SHIFT (13U)
#define DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_SMDIV_CLK_OFF_MASK (0x1U << DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_GATE_SMTH_EN_SHIFT (14U)
#define DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_GATE_SMTH_EN_MASK (0x1U << DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_BYPASS_SHIFT (15U)
#define DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_BYPASS_MASK (0x1U << DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_BYPASS_SHIFT) /* 0x00008000 */
#define DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_FREQ_KEEP_SHIFT (16U)
#define DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_FREQ_KEEP_MASK (0xFFFFU << DSUCRU_SMOTH_DIVFREE_CON00_CLK_CORE_L0_UC_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* SMOTH_DIVFREE_CON01 */
#define DSUCRU_SMOTH_DIVFREE_CON01_OFFSET                  (0xF14U)
#define DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_STEP_SHIFT (0U)
#define DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_STEP_MASK (0x1FU << DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_STEP_SHIFT) /* 0x0000001F */
#define DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_SMDIV_CLK_OFF_SHIFT (13U)
#define DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_SMDIV_CLK_OFF_MASK (0x1U << DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_GATE_SMTH_EN_SHIFT (14U)
#define DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_GATE_SMTH_EN_MASK (0x1U << DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_BYPASS_SHIFT (15U)
#define DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_BYPASS_MASK (0x1U << DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_BYPASS_SHIFT) /* 0x00008000 */
#define DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_FREQ_KEEP_SHIFT (16U)
#define DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_FREQ_KEEP_MASK (0xFFFFU << DSUCRU_SMOTH_DIVFREE_CON01_CLK_CORE_L1_UC_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* SMOTH_DIVFREE_CON02 */
#define DSUCRU_SMOTH_DIVFREE_CON02_OFFSET                  (0xF18U)
#define DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_STEP_SHIFT (0U)
#define DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_STEP_MASK (0x1FU << DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_STEP_SHIFT) /* 0x0000001F */
#define DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_SMDIV_CLK_OFF_SHIFT (13U)
#define DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_SMDIV_CLK_OFF_MASK (0x1U << DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_GATE_SMTH_EN_SHIFT (14U)
#define DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_GATE_SMTH_EN_MASK (0x1U << DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_BYPASS_SHIFT (15U)
#define DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_BYPASS_MASK (0x1U << DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_BYPASS_SHIFT) /* 0x00008000 */
#define DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_FREQ_KEEP_SHIFT (16U)
#define DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_FREQ_KEEP_MASK (0xFFFFU << DSUCRU_SMOTH_DIVFREE_CON02_CLK_CORE_L2_UC_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/* SMOTH_DIVFREE_CON03 */
#define DSUCRU_SMOTH_DIVFREE_CON03_OFFSET                  (0xF1CU)
#define DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_STEP_SHIFT (0U)
#define DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_STEP_MASK (0x1FU << DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_STEP_SHIFT) /* 0x0000001F */
#define DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_SMDIV_CLK_OFF_SHIFT (13U)
#define DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_SMDIV_CLK_OFF_MASK (0x1U << DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_SMDIV_CLK_OFF_SHIFT) /* 0x00002000 */
#define DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_GATE_SMTH_EN_SHIFT (14U)
#define DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_GATE_SMTH_EN_MASK (0x1U << DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_GATE_SMTH_EN_SHIFT) /* 0x00004000 */
#define DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_BYPASS_SHIFT (15U)
#define DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_BYPASS_MASK (0x1U << DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_BYPASS_SHIFT) /* 0x00008000 */
#define DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_FREQ_KEEP_SHIFT (16U)
#define DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_FREQ_KEEP_MASK (0xFFFFU << DSUCRU_SMOTH_DIVFREE_CON03_CLK_CORE_L3_UC_FREQ_KEEP_SHIFT) /* 0xFFFF0000 */
/******************************************UART******************************************/
/* RBR */
#define UART_RBR_OFFSET                                    (0x0U)
#define UART_RBR                                           (0x0U)
#define UART_RBR_DATA_INPUT_SHIFT                          (0U)
#define UART_RBR_DATA_INPUT_MASK                           (0xFFU << UART_RBR_DATA_INPUT_SHIFT)                         /* 0x000000FF */
/* DLL */
#define UART_DLL_OFFSET                                    (0x0U)
#define UART_DLL_BAUD_RATE_DIVISOR_L_SHIFT                 (0U)
#define UART_DLL_BAUD_RATE_DIVISOR_L_MASK                  (0xFFU << UART_DLL_BAUD_RATE_DIVISOR_L_SHIFT)                /* 0x000000FF */
/* THR */
#define UART_THR_OFFSET                                    (0x0U)
#define UART_THR_DATA_OUTPUT_SHIFT                         (0U)
#define UART_THR_DATA_OUTPUT_MASK                          (0xFFU << UART_THR_DATA_OUTPUT_SHIFT)                        /* 0x000000FF */
/* DLH */
#define UART_DLH_OFFSET                                    (0x4U)
#define UART_DLH_BAUD_RATE_DIVISOR_H_SHIFT                 (0U)
#define UART_DLH_BAUD_RATE_DIVISOR_H_MASK                  (0xFFU << UART_DLH_BAUD_RATE_DIVISOR_H_SHIFT)                /* 0x000000FF */
/* IER */
#define UART_IER_OFFSET                                    (0x4U)
#define UART_IER_RECEIVE_DATA_AVAILABLE_INT_EN_SHIFT       (0U)
#define UART_IER_RECEIVE_DATA_AVAILABLE_INT_EN_MASK        (0x1U << UART_IER_RECEIVE_DATA_AVAILABLE_INT_EN_SHIFT)       /* 0x00000001 */
#define UART_IER_TRANS_HOLD_EMPTY_INT_EN_SHIFT             (1U)
#define UART_IER_TRANS_HOLD_EMPTY_INT_EN_MASK              (0x1U << UART_IER_TRANS_HOLD_EMPTY_INT_EN_SHIFT)             /* 0x00000002 */
#define UART_IER_RECEIVE_LINE_STATUS_INT_EN_SHIFT          (2U)
#define UART_IER_RECEIVE_LINE_STATUS_INT_EN_MASK           (0x1U << UART_IER_RECEIVE_LINE_STATUS_INT_EN_SHIFT)          /* 0x00000004 */
#define UART_IER_MODEM_STATUS_INT_EN_SHIFT                 (3U)
#define UART_IER_MODEM_STATUS_INT_EN_MASK                  (0x1U << UART_IER_MODEM_STATUS_INT_EN_SHIFT)                 /* 0x00000008 */
#define UART_IER_PROG_THRE_INT_EN_SHIFT                    (7U)
#define UART_IER_PROG_THRE_INT_EN_MASK                     (0x1U << UART_IER_PROG_THRE_INT_EN_SHIFT)                    /* 0x00000080 */
/* FCR */
#define UART_FCR_OFFSET                                    (0x8U)
#define UART_FCR_FIFO_EN_SHIFT                             (0U)
#define UART_FCR_FIFO_EN_MASK                              (0x1U << UART_FCR_FIFO_EN_SHIFT)                             /* 0x00000001 */
#define UART_FCR_RCVR_FIFO_RESET_SHIFT                     (1U)
#define UART_FCR_RCVR_FIFO_RESET_MASK                      (0x1U << UART_FCR_RCVR_FIFO_RESET_SHIFT)                     /* 0x00000002 */
#define UART_FCR_XMIT_FIFO_RESET_SHIFT                     (2U)
#define UART_FCR_XMIT_FIFO_RESET_MASK                      (0x1U << UART_FCR_XMIT_FIFO_RESET_SHIFT)                     /* 0x00000004 */
#define UART_FCR_DMA_MODE_SHIFT                            (3U)
#define UART_FCR_DMA_MODE_MASK                             (0x1U << UART_FCR_DMA_MODE_SHIFT)                            /* 0x00000008 */
#define UART_FCR_TX_EMPTY_TRIGGER_SHIFT                    (4U)
#define UART_FCR_TX_EMPTY_TRIGGER_MASK                     (0x3U << UART_FCR_TX_EMPTY_TRIGGER_SHIFT)                    /* 0x00000030 */
#define UART_FCR_RCVR_TRIGGER_SHIFT                        (6U)
#define UART_FCR_RCVR_TRIGGER_MASK                         (0x3U << UART_FCR_RCVR_TRIGGER_SHIFT)                        /* 0x000000C0 */
/* IIR */
#define UART_IIR_OFFSET                                    (0x8U)
#define UART_IIR                                           (0x1U)
#define UART_IIR_INT_ID_SHIFT                              (0U)
#define UART_IIR_INT_ID_MASK                               (0xFU << UART_IIR_INT_ID_SHIFT)                              /* 0x0000000F */
#define UART_IIR_FIFOS_EN_SHIFT                            (6U)
#define UART_IIR_FIFOS_EN_MASK                             (0x3U << UART_IIR_FIFOS_EN_SHIFT)                            /* 0x000000C0 */
/* LCR */
#define UART_LCR_OFFSET                                    (0xCU)
#define UART_LCR_DATA_LENGTH_SEL_SHIFT                     (0U)
#define UART_LCR_DATA_LENGTH_SEL_MASK                      (0x3U << UART_LCR_DATA_LENGTH_SEL_SHIFT)                     /* 0x00000003 */
#define UART_LCR_STOP_BITS_NUM_SHIFT                       (2U)
#define UART_LCR_STOP_BITS_NUM_MASK                        (0x1U << UART_LCR_STOP_BITS_NUM_SHIFT)                       /* 0x00000004 */
#define UART_LCR_PARITY_EN_SHIFT                           (3U)
#define UART_LCR_PARITY_EN_MASK                            (0x1U << UART_LCR_PARITY_EN_SHIFT)                           /* 0x00000008 */
#define UART_LCR_EVEN_PARITY_SEL_SHIFT                     (4U)
#define UART_LCR_EVEN_PARITY_SEL_MASK                      (0x1U << UART_LCR_EVEN_PARITY_SEL_SHIFT)                     /* 0x00000010 */
#define UART_LCR_BREAK_CTRL_SHIFT                          (6U)
#define UART_LCR_BREAK_CTRL_MASK                           (0x1U << UART_LCR_BREAK_CTRL_SHIFT)                          /* 0x00000040 */
#define UART_LCR_DIV_LAT_ACCESS_SHIFT                      (7U)
#define UART_LCR_DIV_LAT_ACCESS_MASK                       (0x1U << UART_LCR_DIV_LAT_ACCESS_SHIFT)                      /* 0x00000080 */
/* MCR */
#define UART_MCR_OFFSET                                    (0x10U)
#define UART_MCR_DATA_TERMINAL_READY_SHIFT                 (0U)
#define UART_MCR_DATA_TERMINAL_READY_MASK                  (0x1U << UART_MCR_DATA_TERMINAL_READY_SHIFT)                 /* 0x00000001 */
#define UART_MCR_REQ_TO_SEND_SHIFT                         (1U)
#define UART_MCR_REQ_TO_SEND_MASK                          (0x1U << UART_MCR_REQ_TO_SEND_SHIFT)                         /* 0x00000002 */
#define UART_MCR_OUT1_SHIFT                                (2U)
#define UART_MCR_OUT1_MASK                                 (0x1U << UART_MCR_OUT1_SHIFT)                                /* 0x00000004 */
#define UART_MCR_OUT2_SHIFT                                (3U)
#define UART_MCR_OUT2_MASK                                 (0x1U << UART_MCR_OUT2_SHIFT)                                /* 0x00000008 */
#define UART_MCR_LOOPBACK_SHIFT                            (4U)
#define UART_MCR_LOOPBACK_MASK                             (0x1U << UART_MCR_LOOPBACK_SHIFT)                            /* 0x00000010 */
#define UART_MCR_AUTO_FLOW_CTRL_EN_SHIFT                   (5U)
#define UART_MCR_AUTO_FLOW_CTRL_EN_MASK                    (0x1U << UART_MCR_AUTO_FLOW_CTRL_EN_SHIFT)                   /* 0x00000020 */
#define UART_MCR_SIR_MODE_EN_SHIFT                         (6U)
#define UART_MCR_SIR_MODE_EN_MASK                          (0x1U << UART_MCR_SIR_MODE_EN_SHIFT)                         /* 0x00000040 */
/* LSR */
#define UART_LSR_OFFSET                                    (0x14U)
#define UART_LSR                                           (0x60U)
#define UART_LSR_DATA_READY_SHIFT                          (0U)
#define UART_LSR_DATA_READY_MASK                           (0x1U << UART_LSR_DATA_READY_SHIFT)                          /* 0x00000001 */
#define UART_LSR_OVERRUN_ERROR_SHIFT                       (1U)
#define UART_LSR_OVERRUN_ERROR_MASK                        (0x1U << UART_LSR_OVERRUN_ERROR_SHIFT)                       /* 0x00000002 */
#define UART_LSR_PARITY_EROR_SHIFT                         (2U)
#define UART_LSR_PARITY_EROR_MASK                          (0x1U << UART_LSR_PARITY_EROR_SHIFT)                         /* 0x00000004 */
#define UART_LSR_FRAMING_ERROR_SHIFT                       (3U)
#define UART_LSR_FRAMING_ERROR_MASK                        (0x1U << UART_LSR_FRAMING_ERROR_SHIFT)                       /* 0x00000008 */
#define UART_LSR_BREAK_INT_SHIFT                           (4U)
#define UART_LSR_BREAK_INT_MASK                            (0x1U << UART_LSR_BREAK_INT_SHIFT)                           /* 0x00000010 */
#define UART_LSR_TRANS_HOLD_REG_EMPTY_SHIFT                (5U)
#define UART_LSR_TRANS_HOLD_REG_EMPTY_MASK                 (0x1U << UART_LSR_TRANS_HOLD_REG_EMPTY_SHIFT)                /* 0x00000020 */
#define UART_LSR_TRANS_EMPTY_SHIFT                         (6U)
#define UART_LSR_TRANS_EMPTY_MASK                          (0x1U << UART_LSR_TRANS_EMPTY_SHIFT)                         /* 0x00000040 */
#define UART_LSR_RECEIVER_FIFO_ERROR_SHIFT                 (7U)
#define UART_LSR_RECEIVER_FIFO_ERROR_MASK                  (0x1U << UART_LSR_RECEIVER_FIFO_ERROR_SHIFT)                 /* 0x00000080 */
/* MSR */
#define UART_MSR_OFFSET                                    (0x18U)
#define UART_MSR                                           (0x0U)
#define UART_MSR_DELTA_CLEAR_TO_SEND_SHIFT                 (0U)
#define UART_MSR_DELTA_CLEAR_TO_SEND_MASK                  (0x1U << UART_MSR_DELTA_CLEAR_TO_SEND_SHIFT)                 /* 0x00000001 */
#define UART_MSR_DELTA_DATA_SET_READY_SHIFT                (1U)
#define UART_MSR_DELTA_DATA_SET_READY_MASK                 (0x1U << UART_MSR_DELTA_DATA_SET_READY_SHIFT)                /* 0x00000002 */
#define UART_MSR_TRAILING_EDGE_RING_INDICATOR_SHIFT        (2U)
#define UART_MSR_TRAILING_EDGE_RING_INDICATOR_MASK         (0x1U << UART_MSR_TRAILING_EDGE_RING_INDICATOR_SHIFT)        /* 0x00000004 */
#define UART_MSR_DELTA_DATA_CARRIER_DETECT_SHIFT           (3U)
#define UART_MSR_DELTA_DATA_CARRIER_DETECT_MASK            (0x1U << UART_MSR_DELTA_DATA_CARRIER_DETECT_SHIFT)           /* 0x00000008 */
#define UART_MSR_CLEAR_TO_SEND_SHIFT                       (4U)
#define UART_MSR_CLEAR_TO_SEND_MASK                        (0x1U << UART_MSR_CLEAR_TO_SEND_SHIFT)                       /* 0x00000010 */
#define UART_MSR_DATA_SET_READY_SHIFT                      (5U)
#define UART_MSR_DATA_SET_READY_MASK                       (0x1U << UART_MSR_DATA_SET_READY_SHIFT)                      /* 0x00000020 */
#define UART_MSR_RING_INDICATOR_SHIFT                      (6U)
#define UART_MSR_RING_INDICATOR_MASK                       (0x1U << UART_MSR_RING_INDICATOR_SHIFT)                      /* 0x00000040 */
#define UART_MSR_DATA_CARRIOR_DETECT_SHIFT                 (7U)
#define UART_MSR_DATA_CARRIOR_DETECT_MASK                  (0x1U << UART_MSR_DATA_CARRIOR_DETECT_SHIFT)                 /* 0x00000080 */
/* SCR */
#define UART_SCR_OFFSET                                    (0x1CU)
#define UART_SCR_TEMP_STORE_SPACE_SHIFT                    (0U)
#define UART_SCR_TEMP_STORE_SPACE_MASK                     (0xFFU << UART_SCR_TEMP_STORE_SPACE_SHIFT)                   /* 0x000000FF */
/* SRBR */
#define UART_SRBR_OFFSET                                   (0x30U)
#define UART_SRBR                                          (0x0U)
#define UART_SRBR_SHADOW_RBR_SHIFT                         (0U)
#define UART_SRBR_SHADOW_RBR_MASK                          (0xFFU << UART_SRBR_SHADOW_RBR_SHIFT)                        /* 0x000000FF */
/* STHR */
#define UART_STHR_OFFSET                                   (0x30U)
#define UART_STHR_SHADOW_THR_SHIFT                         (0U)
#define UART_STHR_SHADOW_THR_MASK                          (0xFFU << UART_STHR_SHADOW_THR_SHIFT)                        /* 0x000000FF */
/* FAR */
#define UART_FAR_OFFSET                                    (0x70U)
#define UART_FAR_FIFO_ACCESS_TEST_EN_SHIFT                 (0U)
#define UART_FAR_FIFO_ACCESS_TEST_EN_MASK                  (0x1U << UART_FAR_FIFO_ACCESS_TEST_EN_SHIFT)                 /* 0x00000001 */
/* TFR */
#define UART_TFR_OFFSET                                    (0x74U)
#define UART_TFR                                           (0x0U)
#define UART_TFR_TRANS_FIFO_READ_SHIFT                     (0U)
#define UART_TFR_TRANS_FIFO_READ_MASK                      (0xFFU << UART_TFR_TRANS_FIFO_READ_SHIFT)                    /* 0x000000FF */
/* RFW */
#define UART_RFW_OFFSET                                    (0x78U)
#define UART_RFW_RECEIVE_FIFO_WRITE_SHIFT                  (0U)
#define UART_RFW_RECEIVE_FIFO_WRITE_MASK                   (0xFFU << UART_RFW_RECEIVE_FIFO_WRITE_SHIFT)                 /* 0x000000FF */
#define UART_RFW_RECEIVE_FIFO_PARITY_ERROR_SHIFT           (8U)
#define UART_RFW_RECEIVE_FIFO_PARITY_ERROR_MASK            (0x1U << UART_RFW_RECEIVE_FIFO_PARITY_ERROR_SHIFT)           /* 0x00000100 */
#define UART_RFW_RECEIVE_FIFO_FRAMING_ERROR_SHIFT          (9U)
#define UART_RFW_RECEIVE_FIFO_FRAMING_ERROR_MASK           (0x1U << UART_RFW_RECEIVE_FIFO_FRAMING_ERROR_SHIFT)          /* 0x00000200 */
/* USR */
#define UART_USR_OFFSET                                    (0x7CU)
#define UART_USR                                           (0x6U)
#define UART_USR_UART_BUSY_SHIFT                           (0U)
#define UART_USR_UART_BUSY_MASK                            (0x1U << UART_USR_UART_BUSY_SHIFT)                           /* 0x00000001 */
#define UART_USR_TRANS_FIFO_NOT_FULL_SHIFT                 (1U)
#define UART_USR_TRANS_FIFO_NOT_FULL_MASK                  (0x1U << UART_USR_TRANS_FIFO_NOT_FULL_SHIFT)                 /* 0x00000002 */
#define UART_USR_TRASN_FIFO_EMPTY_SHIFT                    (2U)
#define UART_USR_TRASN_FIFO_EMPTY_MASK                     (0x1U << UART_USR_TRASN_FIFO_EMPTY_SHIFT)                    /* 0x00000004 */
#define UART_USR_RECEIVE_FIFO_NOT_EMPTY_SHIFT              (3U)
#define UART_USR_RECEIVE_FIFO_NOT_EMPTY_MASK               (0x1U << UART_USR_RECEIVE_FIFO_NOT_EMPTY_SHIFT)              /* 0x00000008 */
#define UART_USR_RECEIVE_FIFO_FULL_SHIFT                   (4U)
#define UART_USR_RECEIVE_FIFO_FULL_MASK                    (0x1U << UART_USR_RECEIVE_FIFO_FULL_SHIFT)                   /* 0x00000010 */
/* TFL */
#define UART_TFL_OFFSET                                    (0x80U)
#define UART_TFL                                           (0x0U)
#define UART_TFL_TRANS_FIFO_LEVEL_SHIFT                    (0U)
#define UART_TFL_TRANS_FIFO_LEVEL_MASK                     (0x3FU << UART_TFL_TRANS_FIFO_LEVEL_SHIFT)                   /* 0x0000003F */
/* RFL */
#define UART_RFL_OFFSET                                    (0x84U)
#define UART_RFL                                           (0x0U)
#define UART_RFL_RECEIVE_FIFO_LEVEL_SHIFT                  (0U)
#define UART_RFL_RECEIVE_FIFO_LEVEL_MASK                   (0x3FU << UART_RFL_RECEIVE_FIFO_LEVEL_SHIFT)                 /* 0x0000003F */
/* SRR */
#define UART_SRR_OFFSET                                    (0x88U)
#define UART_SRR_UART_RESET_SHIFT                          (0U)
#define UART_SRR_UART_RESET_MASK                           (0x1U << UART_SRR_UART_RESET_SHIFT)                          /* 0x00000001 */
#define UART_SRR_RCVR_FIFO_RESET_SHIFT                     (1U)
#define UART_SRR_RCVR_FIFO_RESET_MASK                      (0x1U << UART_SRR_RCVR_FIFO_RESET_SHIFT)                     /* 0x00000002 */
#define UART_SRR_XMIT_FIFO_RESET_SHIFT                     (2U)
#define UART_SRR_XMIT_FIFO_RESET_MASK                      (0x1U << UART_SRR_XMIT_FIFO_RESET_SHIFT)                     /* 0x00000004 */
/* SRTS */
#define UART_SRTS_OFFSET                                   (0x8CU)
#define UART_SRTS_SHADOW_REQ_TO_SEND_SHIFT                 (0U)
#define UART_SRTS_SHADOW_REQ_TO_SEND_MASK                  (0x1U << UART_SRTS_SHADOW_REQ_TO_SEND_SHIFT)                 /* 0x00000001 */
/* SBCR */
#define UART_SBCR_OFFSET                                   (0x90U)
#define UART_SBCR_SHADOW_BREAK_CTRL_SHIFT                  (0U)
#define UART_SBCR_SHADOW_BREAK_CTRL_MASK                   (0x1U << UART_SBCR_SHADOW_BREAK_CTRL_SHIFT)                  /* 0x00000001 */
/* SDMAM */
#define UART_SDMAM_OFFSET                                  (0x94U)
#define UART_SDMAM_SHADOW_DMA_MODE_SHIFT                   (0U)
#define UART_SDMAM_SHADOW_DMA_MODE_MASK                    (0x1U << UART_SDMAM_SHADOW_DMA_MODE_SHIFT)                   /* 0x00000001 */
/* SFE */
#define UART_SFE_OFFSET                                    (0x98U)
#define UART_SFE_SHADOW_FIFO_EN_SHIFT                      (0U)
#define UART_SFE_SHADOW_FIFO_EN_MASK                       (0x1U << UART_SFE_SHADOW_FIFO_EN_SHIFT)                      /* 0x00000001 */
/* SRT */
#define UART_SRT_OFFSET                                    (0x9CU)
#define UART_SRT_SHADOW_RCVR_TRIGGER_SHIFT                 (0U)
#define UART_SRT_SHADOW_RCVR_TRIGGER_MASK                  (0x3U << UART_SRT_SHADOW_RCVR_TRIGGER_SHIFT)                 /* 0x00000003 */
/* STET */
#define UART_STET_OFFSET                                   (0xA0U)
#define UART_STET_SHADOW_TX_EMPTY_TRIGGER_SHIFT            (0U)
#define UART_STET_SHADOW_TX_EMPTY_TRIGGER_MASK             (0x3U << UART_STET_SHADOW_TX_EMPTY_TRIGGER_SHIFT)            /* 0x00000003 */
/* HTX */
#define UART_HTX_OFFSET                                    (0xA4U)
#define UART_HTX_HALT_TX_EN_SHIFT                          (0U)
#define UART_HTX_HALT_TX_EN_MASK                           (0x1U << UART_HTX_HALT_TX_EN_SHIFT)                          /* 0x00000001 */
/* DMASA */
#define UART_DMASA_OFFSET                                  (0xA8U)
#define UART_DMASA_DMA_SOFTWARE_ACK_SHIFT                  (0U)
#define UART_DMASA_DMA_SOFTWARE_ACK_MASK                   (0x1U << UART_DMASA_DMA_SOFTWARE_ACK_SHIFT)                  /* 0x00000001 */
/* CPR */
#define UART_CPR_OFFSET                                    (0xF4U)
#define UART_CPR                                           (0x0U)
#define UART_CPR_APB_DATA_WIDTH_SHIFT                      (0U)
#define UART_CPR_APB_DATA_WIDTH_MASK                       (0x3U << UART_CPR_APB_DATA_WIDTH_SHIFT)                      /* 0x00000003 */
#define UART_CPR_AFCE_MODE_SHIFT                           (4U)
#define UART_CPR_AFCE_MODE_MASK                            (0x1U << UART_CPR_AFCE_MODE_SHIFT)                           /* 0x00000010 */
#define UART_CPR_THRE_MODE_SHIFT                           (5U)
#define UART_CPR_THRE_MODE_MASK                            (0x1U << UART_CPR_THRE_MODE_SHIFT)                           /* 0x00000020 */
#define UART_CPR_SIR_MODE_SHIFT                            (6U)
#define UART_CPR_SIR_MODE_MASK                             (0x1U << UART_CPR_SIR_MODE_SHIFT)                            /* 0x00000040 */
#define UART_CPR_SIR_LP_MODE_SHIFT                         (7U)
#define UART_CPR_SIR_LP_MODE_MASK                          (0x1U << UART_CPR_SIR_LP_MODE_SHIFT)                         /* 0x00000080 */
#define UART_CPR_NEW_FEAT_SHIFT                            (8U)
#define UART_CPR_NEW_FEAT_MASK                             (0x1U << UART_CPR_NEW_FEAT_SHIFT)                            /* 0x00000100 */
#define UART_CPR_FIFO_ACCESS_SHIFT                         (9U)
#define UART_CPR_FIFO_ACCESS_MASK                          (0x1U << UART_CPR_FIFO_ACCESS_SHIFT)                         /* 0x00000200 */
#define UART_CPR_FIFO_STAT_SHIFT                           (10U)
#define UART_CPR_FIFO_STAT_MASK                            (0x1U << UART_CPR_FIFO_STAT_SHIFT)                           /* 0x00000400 */
#define UART_CPR_SHADOW_SHIFT                              (11U)
#define UART_CPR_SHADOW_MASK                               (0x1U << UART_CPR_SHADOW_SHIFT)                              /* 0x00000800 */
#define UART_CPR_UART_ADD_ENCODED_PARAMS_SHIFT             (12U)
#define UART_CPR_UART_ADD_ENCODED_PARAMS_MASK              (0x1U << UART_CPR_UART_ADD_ENCODED_PARAMS_SHIFT)             /* 0x00001000 */
#define UART_CPR_DMA_EXTRA_SHIFT                           (13U)
#define UART_CPR_DMA_EXTRA_MASK                            (0x1U << UART_CPR_DMA_EXTRA_SHIFT)                           /* 0x00002000 */
#define UART_CPR_FIFO_MODE_SHIFT                           (16U)
#define UART_CPR_FIFO_MODE_MASK                            (0xFFU << UART_CPR_FIFO_MODE_SHIFT)                          /* 0x00FF0000 */
/* UCV */
#define UART_UCV_OFFSET                                    (0xF8U)
#define UART_UCV                                           (0x330372AU)
#define UART_UCV_VER_SHIFT                                 (0U)
#define UART_UCV_VER_MASK                                  (0xFFFFFFFFU << UART_UCV_VER_SHIFT)                          /* 0xFFFFFFFF */
/* CTR */
#define UART_CTR_OFFSET                                    (0xFCU)
#define UART_CTR                                           (0x44570110U)
#define UART_CTR_PERIPHERAL_ID_SHIFT                       (0U)
#define UART_CTR_PERIPHERAL_ID_MASK                        (0xFFFFFFFFU << UART_CTR_PERIPHERAL_ID_SHIFT)                /* 0xFFFFFFFF */
/******************************************GPIO******************************************/
/* SWPORT_DR_L */
#define GPIO_SWPORT_DR_L_OFFSET                            (0x0U)
#define GPIO_SWPORT_DR_L_SWPORT_DR_LOW_SHIFT               (0U)
#define GPIO_SWPORT_DR_L_SWPORT_DR_LOW_MASK                (0xFFFFU << GPIO_SWPORT_DR_L_SWPORT_DR_LOW_SHIFT)            /* 0x0000FFFF */
/* SWPORT_DR_H */
#define GPIO_SWPORT_DR_H_OFFSET                            (0x4U)
#define GPIO_SWPORT_DR_H_SWPORT_DR_HIGH_SHIFT              (0U)
#define GPIO_SWPORT_DR_H_SWPORT_DR_HIGH_MASK               (0xFFFFU << GPIO_SWPORT_DR_H_SWPORT_DR_HIGH_SHIFT)           /* 0x0000FFFF */
/* SWPORT_DDR_L */
#define GPIO_SWPORT_DDR_L_OFFSET                           (0x8U)
#define GPIO_SWPORT_DDR_L_SWPORT_DDR_LOW_SHIFT             (0U)
#define GPIO_SWPORT_DDR_L_SWPORT_DDR_LOW_MASK              (0xFFFFU << GPIO_SWPORT_DDR_L_SWPORT_DDR_LOW_SHIFT)          /* 0x0000FFFF */
/* SWPORT_DDR_H */
#define GPIO_SWPORT_DDR_H_OFFSET                           (0xCU)
#define GPIO_SWPORT_DDR_H_SWPORT_DDR_HIGH_SHIFT            (0U)
#define GPIO_SWPORT_DDR_H_SWPORT_DDR_HIGH_MASK             (0xFFFFU << GPIO_SWPORT_DDR_H_SWPORT_DDR_HIGH_SHIFT)         /* 0x0000FFFF */
/* INT_EN_L */
#define GPIO_INT_EN_L_OFFSET                               (0x10U)
#define GPIO_INT_EN_L_INT_EN_LOW_SHIFT                     (0U)
#define GPIO_INT_EN_L_INT_EN_LOW_MASK                      (0xFFFFU << GPIO_INT_EN_L_INT_EN_LOW_SHIFT)                  /* 0x0000FFFF */
/* INT_EN_H */
#define GPIO_INT_EN_H_OFFSET                               (0x14U)
#define GPIO_INT_EN_H_INT_EN_HIGH_SHIFT                    (0U)
#define GPIO_INT_EN_H_INT_EN_HIGH_MASK                     (0xFFFFU << GPIO_INT_EN_H_INT_EN_HIGH_SHIFT)                 /* 0x0000FFFF */
/* INT_MASK_L */
#define GPIO_INT_MASK_L_OFFSET                             (0x18U)
#define GPIO_INT_MASK_L_INT_MASK_LOW_SHIFT                 (0U)
#define GPIO_INT_MASK_L_INT_MASK_LOW_MASK                  (0xFFFFU << GPIO_INT_MASK_L_INT_MASK_LOW_SHIFT)              /* 0x0000FFFF */
/* INT_MASK_H */
#define GPIO_INT_MASK_H_OFFSET                             (0x1CU)
#define GPIO_INT_MASK_H_INT_MASK_HIGH_SHIFT                (0U)
#define GPIO_INT_MASK_H_INT_MASK_HIGH_MASK                 (0xFFFFU << GPIO_INT_MASK_H_INT_MASK_HIGH_SHIFT)             /* 0x0000FFFF */
/* INT_TYPE_L */
#define GPIO_INT_TYPE_L_OFFSET                             (0x20U)
#define GPIO_INT_TYPE_L_INT_TYPE_LOW_SHIFT                 (0U)
#define GPIO_INT_TYPE_L_INT_TYPE_LOW_MASK                  (0xFFFFU << GPIO_INT_TYPE_L_INT_TYPE_LOW_SHIFT)              /* 0x0000FFFF */
/* INT_TYPE_H */
#define GPIO_INT_TYPE_H_OFFSET                             (0x24U)
#define GPIO_INT_TYPE_H_INT_TYPE_HIGH_SHIFT                (0U)
#define GPIO_INT_TYPE_H_INT_TYPE_HIGH_MASK                 (0xFFFFU << GPIO_INT_TYPE_H_INT_TYPE_HIGH_SHIFT)             /* 0x0000FFFF */
/* INT_POLARITY_L */
#define GPIO_INT_POLARITY_L_OFFSET                         (0x28U)
#define GPIO_INT_POLARITY_L_INT_POLARITY_LOW_SHIFT         (0U)
#define GPIO_INT_POLARITY_L_INT_POLARITY_LOW_MASK          (0xFFFFU << GPIO_INT_POLARITY_L_INT_POLARITY_LOW_SHIFT)      /* 0x0000FFFF */
/* INT_POLARITY_H */
#define GPIO_INT_POLARITY_H_OFFSET                         (0x2CU)
#define GPIO_INT_POLARITY_H_INT_POLARITY_HIGH_SHIFT        (0U)
#define GPIO_INT_POLARITY_H_INT_POLARITY_HIGH_MASK         (0xFFFFU << GPIO_INT_POLARITY_H_INT_POLARITY_HIGH_SHIFT)     /* 0x0000FFFF */
/* INT_BOTHEDGE_L */
#define GPIO_INT_BOTHEDGE_L_OFFSET                         (0x30U)
#define GPIO_INT_BOTHEDGE_L_INT_BOTHEDGE_LOW_SHIFT         (0U)
#define GPIO_INT_BOTHEDGE_L_INT_BOTHEDGE_LOW_MASK          (0xFFFFU << GPIO_INT_BOTHEDGE_L_INT_BOTHEDGE_LOW_SHIFT)      /* 0x0000FFFF */
/* INT_BOTHEDGE_H */
#define GPIO_INT_BOTHEDGE_H_OFFSET                         (0x34U)
#define GPIO_INT_BOTHEDGE_H_INT_BOTHEDGE_HIGH_SHIFT        (0U)
#define GPIO_INT_BOTHEDGE_H_INT_BOTHEDGE_HIGH_MASK         (0xFFFFU << GPIO_INT_BOTHEDGE_H_INT_BOTHEDGE_HIGH_SHIFT)     /* 0x0000FFFF */
/* DEBOUNCE_L */
#define GPIO_DEBOUNCE_L_OFFSET                             (0x38U)
#define GPIO_DEBOUNCE_L_DEBOUNCE_LOW_SHIFT                 (0U)
#define GPIO_DEBOUNCE_L_DEBOUNCE_LOW_MASK                  (0xFFFFU << GPIO_DEBOUNCE_L_DEBOUNCE_LOW_SHIFT)              /* 0x0000FFFF */
/* DEBOUNCE_H */
#define GPIO_DEBOUNCE_H_OFFSET                             (0x3CU)
#define GPIO_DEBOUNCE_H_DEBOUNCE_HIGH_SHIFT                (0U)
#define GPIO_DEBOUNCE_H_DEBOUNCE_HIGH_MASK                 (0xFFFFU << GPIO_DEBOUNCE_H_DEBOUNCE_HIGH_SHIFT)             /* 0x0000FFFF */
/* DBCLK_DIV_EN_L */
#define GPIO_DBCLK_DIV_EN_L_OFFSET                         (0x40U)
#define GPIO_DBCLK_DIV_EN_L_DBCLK_DIV_EN_LOW_SHIFT         (0U)
#define GPIO_DBCLK_DIV_EN_L_DBCLK_DIV_EN_LOW_MASK          (0xFFFFU << GPIO_DBCLK_DIV_EN_L_DBCLK_DIV_EN_LOW_SHIFT)      /* 0x0000FFFF */
/* DBCLK_DIV_EN_H */
#define GPIO_DBCLK_DIV_EN_H_OFFSET                         (0x44U)
#define GPIO_DBCLK_DIV_EN_H_DBCLK_DIV_EN_HIGH_SHIFT        (0U)
#define GPIO_DBCLK_DIV_EN_H_DBCLK_DIV_EN_HIGH_MASK         (0xFFFFU << GPIO_DBCLK_DIV_EN_H_DBCLK_DIV_EN_HIGH_SHIFT)     /* 0x0000FFFF */
/* DBCLK_DIV_CON */
#define GPIO_DBCLK_DIV_CON_OFFSET                          (0x48U)
#define GPIO_DBCLK_DIV_CON_DBCLK_DIV_CON_SHIFT             (0U)
#define GPIO_DBCLK_DIV_CON_DBCLK_DIV_CON_MASK              (0xFFFFFFU << GPIO_DBCLK_DIV_CON_DBCLK_DIV_CON_SHIFT)        /* 0x00FFFFFF */
/* INT_STATUS */
#define GPIO_INT_STATUS_OFFSET                             (0x50U)
#define GPIO_INT_STATUS                                    (0x0U)
#define GPIO_INT_STATUS_INT_STATUS_SHIFT                   (0U)
#define GPIO_INT_STATUS_INT_STATUS_MASK                    (0xFFFFFFFFU << GPIO_INT_STATUS_INT_STATUS_SHIFT)            /* 0xFFFFFFFF */
/* INT_RAWSTATUS */
#define GPIO_INT_RAWSTATUS_OFFSET                          (0x58U)
#define GPIO_INT_RAWSTATUS                                 (0x0U)
#define GPIO_INT_RAWSTATUS_INT_RAWSTATUS_SHIFT             (0U)
#define GPIO_INT_RAWSTATUS_INT_RAWSTATUS_MASK              (0xFFFFFFFFU << GPIO_INT_RAWSTATUS_INT_RAWSTATUS_SHIFT)      /* 0xFFFFFFFF */
/* PORT_EOI_L */
#define GPIO_PORT_EOI_L_OFFSET                             (0x60U)
#define GPIO_PORT_EOI_L_PORT_EOI_LOW_SHIFT                 (0U)
#define GPIO_PORT_EOI_L_PORT_EOI_LOW_MASK                  (0xFFFFU << GPIO_PORT_EOI_L_PORT_EOI_LOW_SHIFT)              /* 0x0000FFFF */
/* PORT_EOI_H */
#define GPIO_PORT_EOI_H_OFFSET                             (0x64U)
#define GPIO_PORT_EOI_H_PORT_EOI_HIGH_SHIFT                (0U)
#define GPIO_PORT_EOI_H_PORT_EOI_HIGH_MASK                 (0xFFFFU << GPIO_PORT_EOI_H_PORT_EOI_HIGH_SHIFT)             /* 0x0000FFFF */
/* EXT_PORT */
#define GPIO_EXT_PORT_OFFSET                               (0x70U)
#define GPIO_EXT_PORT                                      (0x0U)
#define GPIO_EXT_PORT_EXT_PORT_SHIFT                       (0U)
#define GPIO_EXT_PORT_EXT_PORT_MASK                        (0xFFFFFFFFU << GPIO_EXT_PORT_EXT_PORT_SHIFT)                /* 0xFFFFFFFF */
/* VER_ID */
#define GPIO_VER_ID_OFFSET                                 (0x78U)
#define GPIO_VER_ID                                        (0x101157CU)
#define GPIO_VER_ID_VER_ID_SHIFT                           (0U)
#define GPIO_VER_ID_VER_ID_MASK                            (0xFFFFFFFFU << GPIO_VER_ID_VER_ID_SHIFT)                    /* 0xFFFFFFFF */
/* GPIO_REG_GROUP_L */
#define GPIO_GPIO_REG_GROUP_L_OFFSET                       (0x100U)
#define GPIO_GPIO_REG_GROUP_L_GPIO_REG_GROUP_LOW_SHIFT     (0U)
#define GPIO_GPIO_REG_GROUP_L_GPIO_REG_GROUP_LOW_MASK      (0xFFFFU << GPIO_GPIO_REG_GROUP_L_GPIO_REG_GROUP_LOW_SHIFT)  /* 0x0000FFFF */
/* GPIO_REG_GROUP_H */
#define GPIO_GPIO_REG_GROUP_H_OFFSET                       (0x104U)
#define GPIO_GPIO_REG_GROUP_H_GPIO_REG_GROUP_HIGH_SHIFT    (0U)
#define GPIO_GPIO_REG_GROUP_H_GPIO_REG_GROUP_HIGH_MASK     (0xFFFFU << GPIO_GPIO_REG_GROUP_H_GPIO_REG_GROUP_HIGH_SHIFT) /* 0x0000FFFF */
/* GPIO_VIRTUAL_EN */
#define GPIO_GPIO_VIRTUAL_EN_OFFSET                        (0x108U)
#define GPIO_GPIO_VIRTUAL_EN_GPIO_VIRTUAL_EN_SHIFT         (0U)
#define GPIO_GPIO_VIRTUAL_EN_GPIO_VIRTUAL_EN_MASK          (0x1U << GPIO_GPIO_VIRTUAL_EN_GPIO_VIRTUAL_EN_SHIFT)         /* 0x00000001 */
/******************************************PMU*******************************************/
/* PWR_CON0 */
#define PMU_PWR_CON0_OFFSET                                (0x0U)
#define PMU_PWR_CON0_POWERMODE0_EN_SHIFT                   (0U)
#define PMU_PWR_CON0_POWERMODE0_EN_MASK                    (0x1U << PMU_PWR_CON0_POWERMODE0_EN_SHIFT)                   /* 0x00000001 */
#define PMU_PWR_CON0_PMU1_PWR_BYPASS_SHIFT                 (1U)
#define PMU_PWR_CON0_PMU1_PWR_BYPASS_MASK                  (0x1U << PMU_PWR_CON0_PMU1_PWR_BYPASS_SHIFT)                 /* 0x00000002 */
#define PMU_PWR_CON0_PMU1_BUS_BYPASS_SHIFT                 (2U)
#define PMU_PWR_CON0_PMU1_BUS_BYPASS_MASK                  (0x1U << PMU_PWR_CON0_PMU1_BUS_BYPASS_SHIFT)                 /* 0x00000004 */
#define PMU_PWR_CON0_WAKEUP_BYPASS_SHIFT                   (3U)
#define PMU_PWR_CON0_WAKEUP_BYPASS_MASK                    (0x1U << PMU_PWR_CON0_WAKEUP_BYPASS_SHIFT)                   /* 0x00000008 */
#define PMU_PWR_CON0_PMIC_BYPASS_SHIFT                     (4U)
#define PMU_PWR_CON0_PMIC_BYPASS_MASK                      (0x1U << PMU_PWR_CON0_PMIC_BYPASS_SHIFT)                     /* 0x00000010 */
#define PMU_PWR_CON0_RESET_BYPASS_SHIFT                    (5U)
#define PMU_PWR_CON0_RESET_BYPASS_MASK                     (0x1U << PMU_PWR_CON0_RESET_BYPASS_SHIFT)                    /* 0x00000020 */
#define PMU_PWR_CON0_FREQ_SWITCH_BYPASS_SHIFT              (6U)
#define PMU_PWR_CON0_FREQ_SWITCH_BYPASS_MASK               (0x1U << PMU_PWR_CON0_FREQ_SWITCH_BYPASS_SHIFT)              /* 0x00000040 */
#define PMU_PWR_CON0_OSC_DIS_BYPASS_SHIFT                  (7U)
#define PMU_PWR_CON0_OSC_DIS_BYPASS_MASK                   (0x1U << PMU_PWR_CON0_OSC_DIS_BYPASS_SHIFT)                  /* 0x00000080 */
#define PMU_PWR_CON0_PMU1_PWR_GATE_ENA_SHIFT               (8U)
#define PMU_PWR_CON0_PMU1_PWR_GATE_ENA_MASK                (0x1U << PMU_PWR_CON0_PMU1_PWR_GATE_ENA_SHIFT)               /* 0x00000100 */
#define PMU_PWR_CON0_PMU1_PWR_GATE_SFTENA_SHIFT            (9U)
#define PMU_PWR_CON0_PMU1_PWR_GATE_SFTENA_MASK             (0x1U << PMU_PWR_CON0_PMU1_PWR_GATE_SFTENA_SHIFT)            /* 0x00000200 */
#define PMU_PWR_CON0_PMU1_MEMPWR_GATE_SFTENA_SHIFT         (10U)
#define PMU_PWR_CON0_PMU1_MEMPWR_GATE_SFTENA_MASK          (0x1U << PMU_PWR_CON0_PMU1_MEMPWR_GATE_SFTENA_SHIFT)         /* 0x00000400 */
#define PMU_PWR_CON0_PMU1_BUS_IDLE_ENA_SHIFT               (11U)
#define PMU_PWR_CON0_PMU1_BUS_IDLE_ENA_MASK                (0x1U << PMU_PWR_CON0_PMU1_BUS_IDLE_ENA_SHIFT)               /* 0x00000800 */
#define PMU_PWR_CON0_PMU1_BUS_IDLE_SFTENA_SHIFT            (12U)
#define PMU_PWR_CON0_PMU1_BUS_IDLE_SFTENA_MASK             (0x1U << PMU_PWR_CON0_PMU1_BUS_IDLE_SFTENA_SHIFT)            /* 0x00001000 */
#define PMU_PWR_CON0_BIU_AUTO_PMU1_SHIFT                   (13U)
#define PMU_PWR_CON0_BIU_AUTO_PMU1_MASK                    (0x1U << PMU_PWR_CON0_BIU_AUTO_PMU1_SHIFT)                   /* 0x00002000 */
#define PMU_PWR_CON0_POWER_OFF_IO_ENA_SHIFT                (14U)
#define PMU_PWR_CON0_POWER_OFF_IO_ENA_MASK                 (0x1U << PMU_PWR_CON0_POWER_OFF_IO_ENA_SHIFT)                /* 0x00004000 */
/* WAKEUP_INT_CON_P0 */
#define PMU_WAKEUP_INT_CON_P0_OFFSET                       (0x8U)
#define PMU_WAKEUP_INT_CON_P0_WAKEUP_INT_EN_SHIFT          (0U)
#define PMU_WAKEUP_INT_CON_P0_WAKEUP_INT_EN_MASK           (0x1U << PMU_WAKEUP_INT_CON_P0_WAKEUP_INT_EN_SHIFT)          /* 0x00000001 */
/* WAKEUP_INT_STS_P0 */
#define PMU_WAKEUP_INT_STS_P0_OFFSET                       (0xCU)
#define PMU_WAKEUP_INT_STS_P0                              (0x0U)
#define PMU_WAKEUP_INT_STS_P0_WAKEUP_INT_ST_SHIFT          (0U)
#define PMU_WAKEUP_INT_STS_P0_WAKEUP_INT_ST_MASK           (0x1U << PMU_WAKEUP_INT_STS_P0_WAKEUP_INT_ST_SHIFT)          /* 0x00000001 */
/* PMIC_STABLE_CNT_P0 */
#define PMU_PMIC_STABLE_CNT_P0_OFFSET                      (0x10U)
#define PMU_PMIC_STABLE_CNT_P0_PMIC_STABLE_CNT_SHIFT       (0U)
#define PMU_PMIC_STABLE_CNT_P0_PMIC_STABLE_CNT_MASK        (0xFFFFFU << PMU_PMIC_STABLE_CNT_P0_PMIC_STABLE_CNT_SHIFT)   /* 0x000FFFFF */
/* WAKEUP_RST_CLR_CNT_P0 */
#define PMU_WAKEUP_RST_CLR_CNT_P0_OFFSET                   (0x14U)
#define PMU_WAKEUP_RST_CLR_CNT_P0_WAKEUP_RST_CLR_CNT_SHIFT (0U)
#define PMU_WAKEUP_RST_CLR_CNT_P0_WAKEUP_RST_CLR_CNT_MASK  (0xFFFFFU << PMU_WAKEUP_RST_CLR_CNT_P0_WAKEUP_RST_CLR_CNT_SHIFT) /* 0x000FFFFF */
/* OSC_STABLE_CNT_P0 */
#define PMU_OSC_STABLE_CNT_P0_OFFSET                       (0x18U)
#define PMU_OSC_STABLE_CNT_P0_OSC_STABLE_CNT_SHIFT         (0U)
#define PMU_OSC_STABLE_CNT_P0_OSC_STABLE_CNT_MASK          (0xFFFFFU << PMU_OSC_STABLE_CNT_P0_OSC_STABLE_CNT_SHIFT)     /* 0x000FFFFF */
/* PMU1_PWR_CHAIN_STABLE_CON */
#define PMU_PMU1_PWR_CHAIN_STABLE_CON_OFFSET               (0x1CU)
#define PMU_PMU1_PWR_CHAIN_STABLE_CON_PMU1_PWR_UP_STABLE_EN_SHIFT (0U)
#define PMU_PMU1_PWR_CHAIN_STABLE_CON_PMU1_PWR_UP_STABLE_EN_MASK (0x1U << PMU_PMU1_PWR_CHAIN_STABLE_CON_PMU1_PWR_UP_STABLE_EN_SHIFT) /* 0x00000001 */
#define PMU_PMU1_PWR_CHAIN_STABLE_CON_PMU1_PWR_UP_STABLE_CNT_SHIFT (1U)
#define PMU_PMU1_PWR_CHAIN_STABLE_CON_PMU1_PWR_UP_STABLE_CNT_MASK (0x1FU << PMU_PMU1_PWR_CHAIN_STABLE_CON_PMU1_PWR_UP_STABLE_CNT_SHIFT) /* 0x0000003E */
#define PMU_PMU1_PWR_CHAIN_STABLE_CON_PMU1_PWR_DWN_STABLE_EN_SHIFT (8U)
#define PMU_PMU1_PWR_CHAIN_STABLE_CON_PMU1_PWR_DWN_STABLE_EN_MASK (0x1U << PMU_PMU1_PWR_CHAIN_STABLE_CON_PMU1_PWR_DWN_STABLE_EN_SHIFT) /* 0x00000100 */
#define PMU_PMU1_PWR_CHAIN_STABLE_CON_PMU1_PWR_DWN_STABLE_CNT_SHIFT (9U)
#define PMU_PMU1_PWR_CHAIN_STABLE_CON_PMU1_PWR_DWN_STABLE_CNT_MASK (0x1FU << PMU_PMU1_PWR_CHAIN_STABLE_CON_PMU1_PWR_DWN_STABLE_CNT_SHIFT) /* 0x00003E00 */
/* DDR_RET_CON0_P0 */
#define PMU_DDR_RET_CON0_P0_OFFSET                         (0x20U)
#define PMU_DDR_RET_CON0_P0_DDRIO_RETON_ENTER_ENA_SHIFT    (0U)
#define PMU_DDR_RET_CON0_P0_DDRIO_RETON_ENTER_ENA_MASK     (0xFU << PMU_DDR_RET_CON0_P0_DDRIO_RETON_ENTER_ENA_SHIFT)    /* 0x0000000F */
#define PMU_DDR_RET_CON0_P0_DDRIO_RSTIOV_ENTER_ENA_SHIFT   (4U)
#define PMU_DDR_RET_CON0_P0_DDRIO_RSTIOV_ENTER_ENA_MASK    (0xFU << PMU_DDR_RET_CON0_P0_DDRIO_RSTIOV_ENTER_ENA_SHIFT)   /* 0x000000F0 */
#define PMU_DDR_RET_CON0_P0_DDRIO_RETON_EXIT_ENA_SHIFT     (8U)
#define PMU_DDR_RET_CON0_P0_DDRIO_RETON_EXIT_ENA_MASK      (0xFU << PMU_DDR_RET_CON0_P0_DDRIO_RETON_EXIT_ENA_SHIFT)     /* 0x00000F00 */
#define PMU_DDR_RET_CON0_P0_DDRIO_RSTIOV_EXIT_ENA_SHIFT    (12U)
#define PMU_DDR_RET_CON0_P0_DDRIO_RSTIOV_EXIT_ENA_MASK     (0xFU << PMU_DDR_RET_CON0_P0_DDRIO_RSTIOV_EXIT_ENA_SHIFT)    /* 0x0000F000 */
/* DDR_RET_CON1_P0 */
#define PMU_DDR_RET_CON1_P0_OFFSET                         (0x24U)
#define PMU_DDR_RET_CON1_P0_DDRIO_RETON_ENTER_SFTENA_SHIFT (0U)
#define PMU_DDR_RET_CON1_P0_DDRIO_RETON_ENTER_SFTENA_MASK  (0xFU << PMU_DDR_RET_CON1_P0_DDRIO_RETON_ENTER_SFTENA_SHIFT) /* 0x0000000F */
#define PMU_DDR_RET_CON1_P0_DDRIO_RSTIOV_ENTER_SFTENA_SHIFT (4U)
#define PMU_DDR_RET_CON1_P0_DDRIO_RSTIOV_ENTER_SFTENA_MASK (0xFU << PMU_DDR_RET_CON1_P0_DDRIO_RSTIOV_ENTER_SFTENA_SHIFT) /* 0x000000F0 */
#define PMU_DDR_RET_CON1_P0_DDRIO_RETON_EXIT_SFTENA_SHIFT  (8U)
#define PMU_DDR_RET_CON1_P0_DDRIO_RETON_EXIT_SFTENA_MASK   (0xFU << PMU_DDR_RET_CON1_P0_DDRIO_RETON_EXIT_SFTENA_SHIFT)  /* 0x00000F00 */
#define PMU_DDR_RET_CON1_P0_DDRIO_RSTIOV_EXIT_SFTENA_SHIFT (12U)
#define PMU_DDR_RET_CON1_P0_DDRIO_RSTIOV_EXIT_SFTENA_MASK  (0xFU << PMU_DDR_RET_CON1_P0_DDRIO_RSTIOV_EXIT_SFTENA_SHIFT) /* 0x0000F000 */
/* INFO_TX_CON */
#define PMU_INFO_TX_CON_OFFSET                             (0x30U)
#define PMU_INFO_TX_CON_INFO_TX_INTV_TIME_SHIFT            (0U)
#define PMU_INFO_TX_CON_INFO_TX_INTV_TIME_MASK             (0xFFU << PMU_INFO_TX_CON_INFO_TX_INTV_TIME_SHIFT)           /* 0x000000FF */
#define PMU_INFO_TX_CON_INFO_TX_EN_SHIFT                   (8U)
#define PMU_INFO_TX_CON_INFO_TX_EN_MASK                    (0x1U << PMU_INFO_TX_CON_INFO_TX_EN_SHIFT)                   /* 0x00000100 */
/* VERSION */
#define PMU_VERSION_OFFSET                                 (0x4000U)
#define PMU_VERSION                                        (0x3588U)
#define PMU_VERSION_VERSION_SHIFT                          (0U)
#define PMU_VERSION_VERSION_MASK                           (0xFFFFFFFFU << PMU_VERSION_VERSION_SHIFT)                   /* 0xFFFFFFFF */
/* PWR_CON1 */
#define PMU_PWR_CON1_OFFSET                                (0x4004U)
#define PMU_PWR_CON1_POWERMODE1_EN_SHIFT                   (0U)
#define PMU_PWR_CON1_POWERMODE1_EN_MASK                    (0x1U << PMU_PWR_CON1_POWERMODE1_EN_SHIFT)                   /* 0x00000001 */
#define PMU_PWR_CON1_DSU_BYPASS_SHIFT                      (1U)
#define PMU_PWR_CON1_DSU_BYPASS_MASK                       (0x1U << PMU_PWR_CON1_DSU_BYPASS_SHIFT)                      /* 0x00000002 */
#define PMU_PWR_CON1_BUS_BYPASS_SHIFT                      (4U)
#define PMU_PWR_CON1_BUS_BYPASS_MASK                       (0x1U << PMU_PWR_CON1_BUS_BYPASS_SHIFT)                      /* 0x00000010 */
#define PMU_PWR_CON1_DDR_BYPASS_SHIFT                      (5U)
#define PMU_PWR_CON1_DDR_BYPASS_MASK                       (0x1U << PMU_PWR_CON1_DDR_BYPASS_SHIFT)                      /* 0x00000020 */
#define PMU_PWR_CON1_PWRGATE_BYPASS_SHIFT                  (6U)
#define PMU_PWR_CON1_PWRGATE_BYPASS_MASK                   (0x1U << PMU_PWR_CON1_PWRGATE_BYPASS_SHIFT)                  /* 0x00000040 */
#define PMU_PWR_CON1_CRU_BYPASS_SHIFT                      (7U)
#define PMU_PWR_CON1_CRU_BYPASS_MASK                       (0x1U << PMU_PWR_CON1_CRU_BYPASS_SHIFT)                      /* 0x00000080 */
#define PMU_PWR_CON1_QCH_BYPASS_SHIFT                      (8U)
#define PMU_PWR_CON1_QCH_BYPASS_MASK                       (0x1U << PMU_PWR_CON1_QCH_BYPASS_SHIFT)                      /* 0x00000100 */
#define PMU_PWR_CON1_CORE_BYPASS_SHIFT                     (9U)
#define PMU_PWR_CON1_CORE_BYPASS_MASK                      (0x7U << PMU_PWR_CON1_CORE_BYPASS_SHIFT)                     /* 0x00000E00 */
#define PMU_PWR_CON1_WFI_BYPASS_SHIFT                      (12U)
#define PMU_PWR_CON1_WFI_BYPASS_MASK                       (0x1U << PMU_PWR_CON1_WFI_BYPASS_SHIFT)                      /* 0x00001000 */
/* GLB_POWER_STS */
#define PMU_GLB_POWER_STS_OFFSET                           (0x4008U)
#define PMU_GLB_POWER_STS                                  (0x0U)
#define PMU_GLB_POWER_STS_POWER_STATE_SHIFT                (0U)
#define PMU_GLB_POWER_STS_POWER_STATE_MASK                 (0xFU << PMU_GLB_POWER_STS_POWER_STATE_SHIFT)                /* 0x0000000F */
/* INT_MASK_CON */
#define PMU_INT_MASK_CON_OFFSET                            (0x400CU)
#define PMU_INT_MASK_CON_GLB_INT_MASK_SHIFT                (0U)
#define PMU_INT_MASK_CON_GLB_INT_MASK_MASK                 (0x1U << PMU_INT_MASK_CON_GLB_INT_MASK_SHIFT)                /* 0x00000001 */
/* WAKEUP_INT_CON */
#define PMU_WAKEUP_INT_CON_OFFSET                          (0x4010U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU0_INT_EN_SHIFT        (0U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU0_INT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_CPU0_INT_EN_SHIFT)        /* 0x00000001 */
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU1_INT_EN_SHIFT        (1U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU1_INT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_CPU1_INT_EN_SHIFT)        /* 0x00000002 */
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU2_INT_EN_SHIFT        (2U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU2_INT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_CPU2_INT_EN_SHIFT)        /* 0x00000004 */
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU3_INT_EN_SHIFT        (3U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU3_INT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_CPU3_INT_EN_SHIFT)        /* 0x00000008 */
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU4_INT_EN_SHIFT        (4U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU4_INT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_CPU4_INT_EN_SHIFT)        /* 0x00000010 */
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU5_INT_EN_SHIFT        (5U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU5_INT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_CPU5_INT_EN_SHIFT)        /* 0x00000020 */
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU6_INT_EN_SHIFT        (6U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU6_INT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_CPU6_INT_EN_SHIFT)        /* 0x00000040 */
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU7_INT_EN_SHIFT        (7U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU7_INT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_CPU7_INT_EN_SHIFT)        /* 0x00000080 */
#define PMU_WAKEUP_INT_CON_WAKEUP_GPIO0_INT_EN_SHIFT       (8U)
#define PMU_WAKEUP_INT_CON_WAKEUP_GPIO0_INT_EN_MASK        (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_GPIO0_INT_EN_SHIFT)       /* 0x00000100 */
#define PMU_WAKEUP_INT_CON_WAKEUP_SDMMC_INT_EN_SHIFT       (9U)
#define PMU_WAKEUP_INT_CON_WAKEUP_SDMMC_INT_EN_MASK        (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_SDMMC_INT_EN_SHIFT)       /* 0x00000200 */
#define PMU_WAKEUP_INT_CON_WAKEUP_SDIO_INT_EN_SHIFT        (10U)
#define PMU_WAKEUP_INT_CON_WAKEUP_SDIO_INT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_SDIO_INT_EN_SHIFT)        /* 0x00000400 */
#define PMU_WAKEUP_INT_CON_WAKEUP_USB_INT_EN_SHIFT         (11U)
#define PMU_WAKEUP_INT_CON_WAKEUP_USB_INT_EN_MASK          (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_USB_INT_EN_SHIFT)         /* 0x00000800 */
#define PMU_WAKEUP_INT_CON_WAKEUP_UART0_INT_EN_SHIFT       (12U)
#define PMU_WAKEUP_INT_CON_WAKEUP_UART0_INT_EN_MASK        (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_UART0_INT_EN_SHIFT)       /* 0x00001000 */
#define PMU_WAKEUP_INT_CON_WAKEUP_VAD_INT_EN_SHIFT         (13U)
#define PMU_WAKEUP_INT_CON_WAKEUP_VAD_INT_EN_MASK          (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_VAD_INT_EN_SHIFT)         /* 0x00002000 */
#define PMU_WAKEUP_INT_CON_WAKEUP_TIMER_INT_EN_SHIFT       (14U)
#define PMU_WAKEUP_INT_CON_WAKEUP_TIMER_INT_EN_MASK        (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_TIMER_INT_EN_SHIFT)       /* 0x00004000 */
#define PMU_WAKEUP_INT_CON_WAKEUP_SYS_INT_EN_SHIFT         (15U)
#define PMU_WAKEUP_INT_CON_WAKEUP_SYS_INT_EN_MASK          (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_SYS_INT_EN_SHIFT)         /* 0x00008000 */
#define PMU_WAKEUP_INT_CON_WAKEUP_TIMEOUT_EN_SHIFT         (16U)
#define PMU_WAKEUP_INT_CON_WAKEUP_TIMEOUT_EN_MASK          (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_TIMEOUT_EN_SHIFT)         /* 0x00010000 */
/* WAKEUP_INT_STS */
#define PMU_WAKEUP_INT_STS_OFFSET                          (0x4014U)
#define PMU_WAKEUP_INT_STS                                 (0x0U)
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU0_INT_ST_SHIFT        (0U)
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU0_INT_ST_MASK         (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_CPU0_INT_ST_SHIFT)        /* 0x00000001 */
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU1_INT_ST_SHIFT        (1U)
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU1_INT_ST_MASK         (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_CPU1_INT_ST_SHIFT)        /* 0x00000002 */
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU2_INT_ST_SHIFT        (2U)
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU2_INT_ST_MASK         (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_CPU2_INT_ST_SHIFT)        /* 0x00000004 */
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU3_INT_ST_SHIFT        (3U)
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU3_INT_ST_MASK         (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_CPU3_INT_ST_SHIFT)        /* 0x00000008 */
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU4_INT_ST_SHIFT        (4U)
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU4_INT_ST_MASK         (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_CPU4_INT_ST_SHIFT)        /* 0x00000010 */
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU5_INT_ST_SHIFT        (5U)
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU5_INT_ST_MASK         (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_CPU5_INT_ST_SHIFT)        /* 0x00000020 */
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU6_INT_ST_SHIFT        (6U)
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU6_INT_ST_MASK         (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_CPU6_INT_ST_SHIFT)        /* 0x00000040 */
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU7_INT_ST_SHIFT        (7U)
#define PMU_WAKEUP_INT_STS_WAKEUP_CPU7_INT_ST_MASK         (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_CPU7_INT_ST_SHIFT)        /* 0x00000080 */
#define PMU_WAKEUP_INT_STS_WAKEUP_GPIO0_INT_ST_SHIFT       (8U)
#define PMU_WAKEUP_INT_STS_WAKEUP_GPIO0_INT_ST_MASK        (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_GPIO0_INT_ST_SHIFT)       /* 0x00000100 */
#define PMU_WAKEUP_INT_STS_WAKEUP_SDMMC_INT_ST_SHIFT       (9U)
#define PMU_WAKEUP_INT_STS_WAKEUP_SDMMC_INT_ST_MASK        (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_SDMMC_INT_ST_SHIFT)       /* 0x00000200 */
#define PMU_WAKEUP_INT_STS_WAKEUP_SDIO_INT_ST_SHIFT        (10U)
#define PMU_WAKEUP_INT_STS_WAKEUP_SDIO_INT_ST_MASK         (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_SDIO_INT_ST_SHIFT)        /* 0x00000400 */
#define PMU_WAKEUP_INT_STS_WAKEUP_USB_INT_ST_SHIFT         (11U)
#define PMU_WAKEUP_INT_STS_WAKEUP_USB_INT_ST_MASK          (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_USB_INT_ST_SHIFT)         /* 0x00000800 */
#define PMU_WAKEUP_INT_STS_WAKEUP_UART0_INT_ST_SHIFT       (12U)
#define PMU_WAKEUP_INT_STS_WAKEUP_UART0_INT_ST_MASK        (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_UART0_INT_ST_SHIFT)       /* 0x00001000 */
#define PMU_WAKEUP_INT_STS_WAKEUP_VAD_INT_ST_SHIFT         (13U)
#define PMU_WAKEUP_INT_STS_WAKEUP_VAD_INT_ST_MASK          (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_VAD_INT_ST_SHIFT)         /* 0x00002000 */
#define PMU_WAKEUP_INT_STS_WAKEUP_TIMER_INT_ST_SHIFT       (14U)
#define PMU_WAKEUP_INT_STS_WAKEUP_TIMER_INT_ST_MASK        (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_TIMER_INT_ST_SHIFT)       /* 0x00004000 */
#define PMU_WAKEUP_INT_STS_WAKEUP_SYS_INT_ST_SHIFT         (15U)
#define PMU_WAKEUP_INT_STS_WAKEUP_SYS_INT_ST_MASK          (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_SYS_INT_ST_SHIFT)         /* 0x00008000 */
#define PMU_WAKEUP_INT_STS_WAKEUP_TIMEOUT_ST_SHIFT         (16U)
#define PMU_WAKEUP_INT_STS_WAKEUP_TIMEOUT_ST_MASK          (0x1U << PMU_WAKEUP_INT_STS_WAKEUP_TIMEOUT_ST_SHIFT)         /* 0x00010000 */
/* DDR_CH0_PWR_CON */
#define PMU_DDR_CH0_PWR_CON_OFFSET                         (0x4020U)
#define PMU_DDR_CH0_PWR_CON_DDR_SREF_C_ENA_SHIFT           (0U)
#define PMU_DDR_CH0_PWR_CON_DDR_SREF_C_ENA_MASK            (0x1U << PMU_DDR_CH0_PWR_CON_DDR_SREF_C_ENA_SHIFT)           /* 0x00000001 */
#define PMU_DDR_CH0_PWR_CON_DDR_SREF_A_ENA_SHIFT           (1U)
#define PMU_DDR_CH0_PWR_CON_DDR_SREF_A_ENA_MASK            (0x1U << PMU_DDR_CH0_PWR_CON_DDR_SREF_A_ENA_SHIFT)           /* 0x00000002 */
#define PMU_DDR_CH0_PWR_CON_DDRIO_RETON_ENTER_ENA_SHIFT    (2U)
#define PMU_DDR_CH0_PWR_CON_DDRIO_RETON_ENTER_ENA_MASK     (0x1U << PMU_DDR_CH0_PWR_CON_DDRIO_RETON_ENTER_ENA_SHIFT)    /* 0x00000004 */
#define PMU_DDR_CH0_PWR_CON_DDRIO_RETON_EXIT_ENA_SHIFT     (5U)
#define PMU_DDR_CH0_PWR_CON_DDRIO_RETON_EXIT_ENA_MASK      (0x1U << PMU_DDR_CH0_PWR_CON_DDRIO_RETON_EXIT_ENA_SHIFT)     /* 0x00000020 */
#define PMU_DDR_CH0_PWR_CON_DDRIO_RSTIOV_ENTER_ENA_SHIFT   (6U)
#define PMU_DDR_CH0_PWR_CON_DDRIO_RSTIOV_ENTER_ENA_MASK    (0x1U << PMU_DDR_CH0_PWR_CON_DDRIO_RSTIOV_ENTER_ENA_SHIFT)   /* 0x00000040 */
#define PMU_DDR_CH0_PWR_CON_DDRIO_RSTIOV_EXIT_ENA_SHIFT    (7U)
#define PMU_DDR_CH0_PWR_CON_DDRIO_RSTIOV_EXIT_ENA_MASK     (0x1U << PMU_DDR_CH0_PWR_CON_DDRIO_RSTIOV_EXIT_ENA_SHIFT)    /* 0x00000080 */
#define PMU_DDR_CH0_PWR_CON_DDRCTL_A_AUTO_GATING_ENA_SHIFT (8U)
#define PMU_DDR_CH0_PWR_CON_DDRCTL_A_AUTO_GATING_ENA_MASK  (0x1U << PMU_DDR_CH0_PWR_CON_DDRCTL_A_AUTO_GATING_ENA_SHIFT) /* 0x00000100 */
#define PMU_DDR_CH0_PWR_CON_DDRCTL_C_AUTO_GATING_ENA_SHIFT (9U)
#define PMU_DDR_CH0_PWR_CON_DDRCTL_C_AUTO_GATING_ENA_MASK  (0x1U << PMU_DDR_CH0_PWR_CON_DDRCTL_C_AUTO_GATING_ENA_SHIFT) /* 0x00000200 */
#define PMU_DDR_CH0_PWR_CON_DDRPHY_AUTO_GATING_ENA_SHIFT   (10U)
#define PMU_DDR_CH0_PWR_CON_DDRPHY_AUTO_GATING_ENA_MASK    (0x1U << PMU_DDR_CH0_PWR_CON_DDRPHY_AUTO_GATING_ENA_SHIFT)   /* 0x00000400 */
/* DDR_CH1_PWR_CON */
#define PMU_DDR_CH1_PWR_CON_OFFSET                         (0x4024U)
#define PMU_DDR_CH1_PWR_CON_DDR_SREF_C_ENA_SHIFT           (0U)
#define PMU_DDR_CH1_PWR_CON_DDR_SREF_C_ENA_MASK            (0x1U << PMU_DDR_CH1_PWR_CON_DDR_SREF_C_ENA_SHIFT)           /* 0x00000001 */
#define PMU_DDR_CH1_PWR_CON_DDR_SREF_A_ENA_SHIFT           (1U)
#define PMU_DDR_CH1_PWR_CON_DDR_SREF_A_ENA_MASK            (0x1U << PMU_DDR_CH1_PWR_CON_DDR_SREF_A_ENA_SHIFT)           /* 0x00000002 */
#define PMU_DDR_CH1_PWR_CON_DDRIO_RETON_ENTER_ENA_SHIFT    (2U)
#define PMU_DDR_CH1_PWR_CON_DDRIO_RETON_ENTER_ENA_MASK     (0x1U << PMU_DDR_CH1_PWR_CON_DDRIO_RETON_ENTER_ENA_SHIFT)    /* 0x00000004 */
#define PMU_DDR_CH1_PWR_CON_DDRIO_RETON_EXIT_ENA_SHIFT     (5U)
#define PMU_DDR_CH1_PWR_CON_DDRIO_RETON_EXIT_ENA_MASK      (0x1U << PMU_DDR_CH1_PWR_CON_DDRIO_RETON_EXIT_ENA_SHIFT)     /* 0x00000020 */
#define PMU_DDR_CH1_PWR_CON_DDRIO_RSTIOV_ENTER_ENA_SHIFT   (6U)
#define PMU_DDR_CH1_PWR_CON_DDRIO_RSTIOV_ENTER_ENA_MASK    (0x1U << PMU_DDR_CH1_PWR_CON_DDRIO_RSTIOV_ENTER_ENA_SHIFT)   /* 0x00000040 */
#define PMU_DDR_CH1_PWR_CON_DDRIO_RSTIOV_EXIT_ENA_SHIFT    (7U)
#define PMU_DDR_CH1_PWR_CON_DDRIO_RSTIOV_EXIT_ENA_MASK     (0x1U << PMU_DDR_CH1_PWR_CON_DDRIO_RSTIOV_EXIT_ENA_SHIFT)    /* 0x00000080 */
#define PMU_DDR_CH1_PWR_CON_DDRCTL_A_AUTO_GATING_ENA_SHIFT (8U)
#define PMU_DDR_CH1_PWR_CON_DDRCTL_A_AUTO_GATING_ENA_MASK  (0x1U << PMU_DDR_CH1_PWR_CON_DDRCTL_A_AUTO_GATING_ENA_SHIFT) /* 0x00000100 */
#define PMU_DDR_CH1_PWR_CON_DDRCTL_C_AUTO_GATING_ENA_SHIFT (9U)
#define PMU_DDR_CH1_PWR_CON_DDRCTL_C_AUTO_GATING_ENA_MASK  (0x1U << PMU_DDR_CH1_PWR_CON_DDRCTL_C_AUTO_GATING_ENA_SHIFT) /* 0x00000200 */
#define PMU_DDR_CH1_PWR_CON_DDRPHY_AUTO_GATING_ENA_SHIFT   (10U)
#define PMU_DDR_CH1_PWR_CON_DDRPHY_AUTO_GATING_ENA_MASK    (0x1U << PMU_DDR_CH1_PWR_CON_DDRPHY_AUTO_GATING_ENA_SHIFT)   /* 0x00000400 */
/* DDR_CH2_PWR_CON */
#define PMU_DDR_CH2_PWR_CON_OFFSET                         (0x4028U)
#define PMU_DDR_CH2_PWR_CON_DDR_SREF_C_ENA_SHIFT           (0U)
#define PMU_DDR_CH2_PWR_CON_DDR_SREF_C_ENA_MASK            (0x1U << PMU_DDR_CH2_PWR_CON_DDR_SREF_C_ENA_SHIFT)           /* 0x00000001 */
#define PMU_DDR_CH2_PWR_CON_DDR_SREF_A_ENA_SHIFT           (1U)
#define PMU_DDR_CH2_PWR_CON_DDR_SREF_A_ENA_MASK            (0x1U << PMU_DDR_CH2_PWR_CON_DDR_SREF_A_ENA_SHIFT)           /* 0x00000002 */
#define PMU_DDR_CH2_PWR_CON_DDRIO_RETON_ENTER_ENA_SHIFT    (2U)
#define PMU_DDR_CH2_PWR_CON_DDRIO_RETON_ENTER_ENA_MASK     (0x1U << PMU_DDR_CH2_PWR_CON_DDRIO_RETON_ENTER_ENA_SHIFT)    /* 0x00000004 */
#define PMU_DDR_CH2_PWR_CON_DDRIO_RETON_EXIT_ENA_SHIFT     (5U)
#define PMU_DDR_CH2_PWR_CON_DDRIO_RETON_EXIT_ENA_MASK      (0x1U << PMU_DDR_CH2_PWR_CON_DDRIO_RETON_EXIT_ENA_SHIFT)     /* 0x00000020 */
#define PMU_DDR_CH2_PWR_CON_DDRIO_RSTIOV_ENTER_ENA_SHIFT   (6U)
#define PMU_DDR_CH2_PWR_CON_DDRIO_RSTIOV_ENTER_ENA_MASK    (0x1U << PMU_DDR_CH2_PWR_CON_DDRIO_RSTIOV_ENTER_ENA_SHIFT)   /* 0x00000040 */
#define PMU_DDR_CH2_PWR_CON_DDRIO_RSTIOV_EXIT_ENA_SHIFT    (7U)
#define PMU_DDR_CH2_PWR_CON_DDRIO_RSTIOV_EXIT_ENA_MASK     (0x1U << PMU_DDR_CH2_PWR_CON_DDRIO_RSTIOV_EXIT_ENA_SHIFT)    /* 0x00000080 */
#define PMU_DDR_CH2_PWR_CON_DDRCTL_A_AUTO_GATING_ENA_SHIFT (8U)
#define PMU_DDR_CH2_PWR_CON_DDRCTL_A_AUTO_GATING_ENA_MASK  (0x1U << PMU_DDR_CH2_PWR_CON_DDRCTL_A_AUTO_GATING_ENA_SHIFT) /* 0x00000100 */
#define PMU_DDR_CH2_PWR_CON_DDRCTL_C_AUTO_GATING_ENA_SHIFT (9U)
#define PMU_DDR_CH2_PWR_CON_DDRCTL_C_AUTO_GATING_ENA_MASK  (0x1U << PMU_DDR_CH2_PWR_CON_DDRCTL_C_AUTO_GATING_ENA_SHIFT) /* 0x00000200 */
#define PMU_DDR_CH2_PWR_CON_DDRPHY_AUTO_GATING_ENA_SHIFT   (10U)
#define PMU_DDR_CH2_PWR_CON_DDRPHY_AUTO_GATING_ENA_MASK    (0x1U << PMU_DDR_CH2_PWR_CON_DDRPHY_AUTO_GATING_ENA_SHIFT)   /* 0x00000400 */
/* DDR_CH3_PWR_CON */
#define PMU_DDR_CH3_PWR_CON_OFFSET                         (0x402CU)
#define PMU_DDR_CH3_PWR_CON_DDR_SREF_C_ENA_SHIFT           (0U)
#define PMU_DDR_CH3_PWR_CON_DDR_SREF_C_ENA_MASK            (0x1U << PMU_DDR_CH3_PWR_CON_DDR_SREF_C_ENA_SHIFT)           /* 0x00000001 */
#define PMU_DDR_CH3_PWR_CON_DDR_SREF_A_ENA_SHIFT           (1U)
#define PMU_DDR_CH3_PWR_CON_DDR_SREF_A_ENA_MASK            (0x1U << PMU_DDR_CH3_PWR_CON_DDR_SREF_A_ENA_SHIFT)           /* 0x00000002 */
#define PMU_DDR_CH3_PWR_CON_DDRIO_RETON_ENTER_ENA_SHIFT    (2U)
#define PMU_DDR_CH3_PWR_CON_DDRIO_RETON_ENTER_ENA_MASK     (0x1U << PMU_DDR_CH3_PWR_CON_DDRIO_RETON_ENTER_ENA_SHIFT)    /* 0x00000004 */
#define PMU_DDR_CH3_PWR_CON_DDRIO_RETON_EXIT_ENA_SHIFT     (5U)
#define PMU_DDR_CH3_PWR_CON_DDRIO_RETON_EXIT_ENA_MASK      (0x1U << PMU_DDR_CH3_PWR_CON_DDRIO_RETON_EXIT_ENA_SHIFT)     /* 0x00000020 */
#define PMU_DDR_CH3_PWR_CON_DDRIO_RSTIOV_ENTER_ENA_SHIFT   (6U)
#define PMU_DDR_CH3_PWR_CON_DDRIO_RSTIOV_ENTER_ENA_MASK    (0x1U << PMU_DDR_CH3_PWR_CON_DDRIO_RSTIOV_ENTER_ENA_SHIFT)   /* 0x00000040 */
#define PMU_DDR_CH3_PWR_CON_DDRIO_RSTIOV_EXIT_ENA_SHIFT    (7U)
#define PMU_DDR_CH3_PWR_CON_DDRIO_RSTIOV_EXIT_ENA_MASK     (0x1U << PMU_DDR_CH3_PWR_CON_DDRIO_RSTIOV_EXIT_ENA_SHIFT)    /* 0x00000080 */
#define PMU_DDR_CH3_PWR_CON_DDRCTL_A_AUTO_GATING_ENA_SHIFT (8U)
#define PMU_DDR_CH3_PWR_CON_DDRCTL_A_AUTO_GATING_ENA_MASK  (0x1U << PMU_DDR_CH3_PWR_CON_DDRCTL_A_AUTO_GATING_ENA_SHIFT) /* 0x00000100 */
#define PMU_DDR_CH3_PWR_CON_DDRCTL_C_AUTO_GATING_ENA_SHIFT (9U)
#define PMU_DDR_CH3_PWR_CON_DDRCTL_C_AUTO_GATING_ENA_MASK  (0x1U << PMU_DDR_CH3_PWR_CON_DDRCTL_C_AUTO_GATING_ENA_SHIFT) /* 0x00000200 */
#define PMU_DDR_CH3_PWR_CON_DDRPHY_AUTO_GATING_ENA_SHIFT   (10U)
#define PMU_DDR_CH3_PWR_CON_DDRPHY_AUTO_GATING_ENA_MASK    (0x1U << PMU_DDR_CH3_PWR_CON_DDRPHY_AUTO_GATING_ENA_SHIFT)   /* 0x00000400 */
/* DDR_CH0_PWR_SFTCON */
#define PMU_DDR_CH0_PWR_SFTCON_OFFSET                      (0x4030U)
#define PMU_DDR_CH0_PWR_SFTCON_DDR_SREF_C_SFTENA_SHIFT     (0U)
#define PMU_DDR_CH0_PWR_SFTCON_DDR_SREF_C_SFTENA_MASK      (0x1U << PMU_DDR_CH0_PWR_SFTCON_DDR_SREF_C_SFTENA_SHIFT)     /* 0x00000001 */
#define PMU_DDR_CH0_PWR_SFTCON_DDR_SREF_A_SFTENA_SHIFT     (1U)
#define PMU_DDR_CH0_PWR_SFTCON_DDR_SREF_A_SFTENA_MASK      (0x1U << PMU_DDR_CH0_PWR_SFTCON_DDR_SREF_A_SFTENA_SHIFT)     /* 0x00000002 */
#define PMU_DDR_CH0_PWR_SFTCON_DDRIO_RETON_ENTER_SFTENA_SHIFT (2U)
#define PMU_DDR_CH0_PWR_SFTCON_DDRIO_RETON_ENTER_SFTENA_MASK (0x1U << PMU_DDR_CH0_PWR_SFTCON_DDRIO_RETON_ENTER_SFTENA_SHIFT) /* 0x00000004 */
#define PMU_DDR_CH0_PWR_SFTCON_DDRIO_RETON_EXIT_SFTENA_SHIFT (5U)
#define PMU_DDR_CH0_PWR_SFTCON_DDRIO_RETON_EXIT_SFTENA_MASK (0x1U << PMU_DDR_CH0_PWR_SFTCON_DDRIO_RETON_EXIT_SFTENA_SHIFT) /* 0x00000020 */
#define PMU_DDR_CH0_PWR_SFTCON_DDRIO_RSTIOV_ENTER_SFTENA_SHIFT (6U)
#define PMU_DDR_CH0_PWR_SFTCON_DDRIO_RSTIOV_ENTER_SFTENA_MASK (0x1U << PMU_DDR_CH0_PWR_SFTCON_DDRIO_RSTIOV_ENTER_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_DDR_CH0_PWR_SFTCON_DDRIO_RSTIOV_EXIT_SFTENA_SHIFT (7U)
#define PMU_DDR_CH0_PWR_SFTCON_DDRIO_RSTIOV_EXIT_SFTENA_MASK (0x1U << PMU_DDR_CH0_PWR_SFTCON_DDRIO_RSTIOV_EXIT_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_DDR_CH0_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_ENTER_SHIFT (8U)
#define PMU_DDR_CH0_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_ENTER_MASK (0x1U << PMU_DDR_CH0_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_ENTER_SHIFT) /* 0x00000100 */
#define PMU_DDR_CH0_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_EXIT_SHIFT (9U)
#define PMU_DDR_CH0_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_EXIT_MASK (0x1U << PMU_DDR_CH0_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_EXIT_SHIFT) /* 0x00000200 */
#define PMU_DDR_CH0_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_EXIT_SHIFT (10U)
#define PMU_DDR_CH0_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_EXIT_MASK (0x1U << PMU_DDR_CH0_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_EXIT_SHIFT) /* 0x00000400 */
#define PMU_DDR_CH0_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_ENTER_SHIFT (11U)
#define PMU_DDR_CH0_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_ENTER_MASK (0x1U << PMU_DDR_CH0_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_ENTER_SHIFT) /* 0x00000800 */
/* DDR_CH1_PWR_SFTCON */
#define PMU_DDR_CH1_PWR_SFTCON_OFFSET                      (0x4034U)
#define PMU_DDR_CH1_PWR_SFTCON_DDR_SREF_C_SFTENA_SHIFT     (0U)
#define PMU_DDR_CH1_PWR_SFTCON_DDR_SREF_C_SFTENA_MASK      (0x1U << PMU_DDR_CH1_PWR_SFTCON_DDR_SREF_C_SFTENA_SHIFT)     /* 0x00000001 */
#define PMU_DDR_CH1_PWR_SFTCON_DDR_SREF_A_SFTENA_SHIFT     (1U)
#define PMU_DDR_CH1_PWR_SFTCON_DDR_SREF_A_SFTENA_MASK      (0x1U << PMU_DDR_CH1_PWR_SFTCON_DDR_SREF_A_SFTENA_SHIFT)     /* 0x00000002 */
#define PMU_DDR_CH1_PWR_SFTCON_DDRIO_RETON_ENTER_SFTENA_SHIFT (2U)
#define PMU_DDR_CH1_PWR_SFTCON_DDRIO_RETON_ENTER_SFTENA_MASK (0x1U << PMU_DDR_CH1_PWR_SFTCON_DDRIO_RETON_ENTER_SFTENA_SHIFT) /* 0x00000004 */
#define PMU_DDR_CH1_PWR_SFTCON_DDRIO_RETON_EXIT_SFTENA_SHIFT (5U)
#define PMU_DDR_CH1_PWR_SFTCON_DDRIO_RETON_EXIT_SFTENA_MASK (0x1U << PMU_DDR_CH1_PWR_SFTCON_DDRIO_RETON_EXIT_SFTENA_SHIFT) /* 0x00000020 */
#define PMU_DDR_CH1_PWR_SFTCON_DDRIO_RSTIOV_ENTER_SFTENA_SHIFT (6U)
#define PMU_DDR_CH1_PWR_SFTCON_DDRIO_RSTIOV_ENTER_SFTENA_MASK (0x1U << PMU_DDR_CH1_PWR_SFTCON_DDRIO_RSTIOV_ENTER_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_DDR_CH1_PWR_SFTCON_DDRIO_RSTIOV_EXIT_SFTENA_SHIFT (7U)
#define PMU_DDR_CH1_PWR_SFTCON_DDRIO_RSTIOV_EXIT_SFTENA_MASK (0x1U << PMU_DDR_CH1_PWR_SFTCON_DDRIO_RSTIOV_EXIT_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_DDR_CH1_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_ENTER_SHIFT (8U)
#define PMU_DDR_CH1_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_ENTER_MASK (0x1U << PMU_DDR_CH1_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_ENTER_SHIFT) /* 0x00000100 */
#define PMU_DDR_CH1_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_EXIT_SHIFT (9U)
#define PMU_DDR_CH1_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_EXIT_MASK (0x1U << PMU_DDR_CH1_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_EXIT_SHIFT) /* 0x00000200 */
#define PMU_DDR_CH1_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_EXIT_SHIFT (10U)
#define PMU_DDR_CH1_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_EXIT_MASK (0x1U << PMU_DDR_CH1_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_EXIT_SHIFT) /* 0x00000400 */
#define PMU_DDR_CH1_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_ENTER_SHIFT (11U)
#define PMU_DDR_CH1_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_ENTER_MASK (0x1U << PMU_DDR_CH1_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_ENTER_SHIFT) /* 0x00000800 */
/* DDR_CH2_PWR_SFTCON */
#define PMU_DDR_CH2_PWR_SFTCON_OFFSET                      (0x4038U)
#define PMU_DDR_CH2_PWR_SFTCON_DDR_SREF_C_SFTENA_SHIFT     (0U)
#define PMU_DDR_CH2_PWR_SFTCON_DDR_SREF_C_SFTENA_MASK      (0x1U << PMU_DDR_CH2_PWR_SFTCON_DDR_SREF_C_SFTENA_SHIFT)     /* 0x00000001 */
#define PMU_DDR_CH2_PWR_SFTCON_DDR_SREF_A_SFTENA_SHIFT     (1U)
#define PMU_DDR_CH2_PWR_SFTCON_DDR_SREF_A_SFTENA_MASK      (0x1U << PMU_DDR_CH2_PWR_SFTCON_DDR_SREF_A_SFTENA_SHIFT)     /* 0x00000002 */
#define PMU_DDR_CH2_PWR_SFTCON_DDRIO_RETON_ENTER_SFTENA_SHIFT (2U)
#define PMU_DDR_CH2_PWR_SFTCON_DDRIO_RETON_ENTER_SFTENA_MASK (0x1U << PMU_DDR_CH2_PWR_SFTCON_DDRIO_RETON_ENTER_SFTENA_SHIFT) /* 0x00000004 */
#define PMU_DDR_CH2_PWR_SFTCON_DDRIO_RETON_EXIT_SFTENA_SHIFT (5U)
#define PMU_DDR_CH2_PWR_SFTCON_DDRIO_RETON_EXIT_SFTENA_MASK (0x1U << PMU_DDR_CH2_PWR_SFTCON_DDRIO_RETON_EXIT_SFTENA_SHIFT) /* 0x00000020 */
#define PMU_DDR_CH2_PWR_SFTCON_DDRIO_RSTIOV_ENTER_SFTENA_SHIFT (6U)
#define PMU_DDR_CH2_PWR_SFTCON_DDRIO_RSTIOV_ENTER_SFTENA_MASK (0x1U << PMU_DDR_CH2_PWR_SFTCON_DDRIO_RSTIOV_ENTER_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_DDR_CH2_PWR_SFTCON_DDRIO_RSTIOV_EXIT_SFTENA_SHIFT (7U)
#define PMU_DDR_CH2_PWR_SFTCON_DDRIO_RSTIOV_EXIT_SFTENA_MASK (0x1U << PMU_DDR_CH2_PWR_SFTCON_DDRIO_RSTIOV_EXIT_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_DDR_CH2_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_ENTER_SHIFT (8U)
#define PMU_DDR_CH2_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_ENTER_MASK (0x1U << PMU_DDR_CH2_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_ENTER_SHIFT) /* 0x00000100 */
#define PMU_DDR_CH2_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_EXIT_SHIFT (9U)
#define PMU_DDR_CH2_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_EXIT_MASK (0x1U << PMU_DDR_CH2_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_EXIT_SHIFT) /* 0x00000200 */
#define PMU_DDR_CH2_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_EXIT_SHIFT (10U)
#define PMU_DDR_CH2_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_EXIT_MASK (0x1U << PMU_DDR_CH2_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_EXIT_SHIFT) /* 0x00000400 */
#define PMU_DDR_CH2_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_ENTER_SHIFT (11U)
#define PMU_DDR_CH2_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_ENTER_MASK (0x1U << PMU_DDR_CH2_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_ENTER_SHIFT) /* 0x00000800 */
/* DDR_CH3_PWR_SFTCON */
#define PMU_DDR_CH3_PWR_SFTCON_OFFSET                      (0x403CU)
#define PMU_DDR_CH3_PWR_SFTCON_DDR_SREF_C_SFTENA_SHIFT     (0U)
#define PMU_DDR_CH3_PWR_SFTCON_DDR_SREF_C_SFTENA_MASK      (0x1U << PMU_DDR_CH3_PWR_SFTCON_DDR_SREF_C_SFTENA_SHIFT)     /* 0x00000001 */
#define PMU_DDR_CH3_PWR_SFTCON_DDR_SREF_A_SFTENA_SHIFT     (1U)
#define PMU_DDR_CH3_PWR_SFTCON_DDR_SREF_A_SFTENA_MASK      (0x1U << PMU_DDR_CH3_PWR_SFTCON_DDR_SREF_A_SFTENA_SHIFT)     /* 0x00000002 */
#define PMU_DDR_CH3_PWR_SFTCON_DDRIO_RETON_ENTER_SFTENA_SHIFT (2U)
#define PMU_DDR_CH3_PWR_SFTCON_DDRIO_RETON_ENTER_SFTENA_MASK (0x1U << PMU_DDR_CH3_PWR_SFTCON_DDRIO_RETON_ENTER_SFTENA_SHIFT) /* 0x00000004 */
#define PMU_DDR_CH3_PWR_SFTCON_DDRIO_RETON_EXIT_SFTENA_SHIFT (5U)
#define PMU_DDR_CH3_PWR_SFTCON_DDRIO_RETON_EXIT_SFTENA_MASK (0x1U << PMU_DDR_CH3_PWR_SFTCON_DDRIO_RETON_EXIT_SFTENA_SHIFT) /* 0x00000020 */
#define PMU_DDR_CH3_PWR_SFTCON_DDRIO_RSTIOV_ENTER_SFTENA_SHIFT (6U)
#define PMU_DDR_CH3_PWR_SFTCON_DDRIO_RSTIOV_ENTER_SFTENA_MASK (0x1U << PMU_DDR_CH3_PWR_SFTCON_DDRIO_RSTIOV_ENTER_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_DDR_CH3_PWR_SFTCON_DDRIO_RSTIOV_EXIT_SFTENA_SHIFT (7U)
#define PMU_DDR_CH3_PWR_SFTCON_DDRIO_RSTIOV_EXIT_SFTENA_MASK (0x1U << PMU_DDR_CH3_PWR_SFTCON_DDRIO_RSTIOV_EXIT_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_DDR_CH3_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_ENTER_SHIFT (8U)
#define PMU_DDR_CH3_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_ENTER_MASK (0x1U << PMU_DDR_CH3_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_ENTER_SHIFT) /* 0x00000100 */
#define PMU_DDR_CH3_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_EXIT_SHIFT (9U)
#define PMU_DDR_CH3_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_EXIT_MASK (0x1U << PMU_DDR_CH3_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_EXIT_SHIFT) /* 0x00000200 */
#define PMU_DDR_CH3_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_EXIT_SHIFT (10U)
#define PMU_DDR_CH3_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_EXIT_MASK (0x1U << PMU_DDR_CH3_PWR_SFTCON_DDRCTL_A_ACTIVE_WAIT_EXIT_SHIFT) /* 0x00000400 */
#define PMU_DDR_CH3_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_ENTER_SHIFT (11U)
#define PMU_DDR_CH3_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_ENTER_MASK (0x1U << PMU_DDR_CH3_PWR_SFTCON_DDRCTL_C_ACTIVE_WAIT_ENTER_SHIFT) /* 0x00000800 */
/* DDR_POWER_STS */
#define PMU_DDR_POWER_STS_OFFSET                           (0x4040U)
#define PMU_DDR_POWER_STS                                  (0x0U)
#define PMU_DDR_POWER_STS_DDR_POWER_STATE_SHIFT            (0U)
#define PMU_DDR_POWER_STS_DDR_POWER_STATE_MASK             (0xFU << PMU_DDR_POWER_STS_DDR_POWER_STATE_SHIFT)            /* 0x0000000F */
/* DDR_STS */
#define PMU_DDR_STS_OFFSET                                 (0x4044U)
#define PMU_DDR_STS                                        (0x0U)
#define PMU_DDR_STS_DDRCTRL_CH0_C_SYSACK_SHIFT             (0U)
#define PMU_DDR_STS_DDRCTRL_CH0_C_SYSACK_MASK              (0x1U << PMU_DDR_STS_DDRCTRL_CH0_C_SYSACK_SHIFT)             /* 0x00000001 */
#define PMU_DDR_STS_DDRCTRL_CH0_C_SYSACTIVE_SHIFT          (1U)
#define PMU_DDR_STS_DDRCTRL_CH0_C_SYSACTIVE_MASK           (0x1U << PMU_DDR_STS_DDRCTRL_CH0_C_SYSACTIVE_SHIFT)          /* 0x00000002 */
#define PMU_DDR_STS_DDR_CH0_IO_RETON_SHIFT                 (2U)
#define PMU_DDR_STS_DDR_CH0_IO_RETON_MASK                  (0x1U << PMU_DDR_STS_DDR_CH0_IO_RETON_SHIFT)                 /* 0x00000004 */
#define PMU_DDR_STS_DDRCTRL_CH0_A_SYSACK_SHIFT             (3U)
#define PMU_DDR_STS_DDRCTRL_CH0_A_SYSACK_MASK              (0x1U << PMU_DDR_STS_DDRCTRL_CH0_A_SYSACK_SHIFT)             /* 0x00000008 */
#define PMU_DDR_STS_DDRCTRL_CH0_A_SYSACTIVE_SHIFT          (4U)
#define PMU_DDR_STS_DDRCTRL_CH0_A_SYSACTIVE_MASK           (0x1U << PMU_DDR_STS_DDRCTRL_CH0_A_SYSACTIVE_SHIFT)          /* 0x00000010 */
#define PMU_DDR_STS_DDR_CH0_IO_RSTIOV_SHIFT                (5U)
#define PMU_DDR_STS_DDR_CH0_IO_RSTIOV_MASK                 (0x1U << PMU_DDR_STS_DDR_CH0_IO_RSTIOV_SHIFT)                /* 0x00000020 */
#define PMU_DDR_STS_DDRCTRL_CH1_C_SYSACK_SHIFT             (8U)
#define PMU_DDR_STS_DDRCTRL_CH1_C_SYSACK_MASK              (0x1U << PMU_DDR_STS_DDRCTRL_CH1_C_SYSACK_SHIFT)             /* 0x00000100 */
#define PMU_DDR_STS_DDRCTRL_CH1_C_SYSACTIVE_SHIFT          (9U)
#define PMU_DDR_STS_DDRCTRL_CH1_C_SYSACTIVE_MASK           (0x1U << PMU_DDR_STS_DDRCTRL_CH1_C_SYSACTIVE_SHIFT)          /* 0x00000200 */
#define PMU_DDR_STS_DDR_CH1_IO_RETON_SHIFT                 (10U)
#define PMU_DDR_STS_DDR_CH1_IO_RETON_MASK                  (0x1U << PMU_DDR_STS_DDR_CH1_IO_RETON_SHIFT)                 /* 0x00000400 */
#define PMU_DDR_STS_DDRCTRL_CH1_A_SYSACK_SHIFT             (11U)
#define PMU_DDR_STS_DDRCTRL_CH1_A_SYSACK_MASK              (0x1U << PMU_DDR_STS_DDRCTRL_CH1_A_SYSACK_SHIFT)             /* 0x00000800 */
#define PMU_DDR_STS_DDRCTRL_CH1_A_SYSACTIVE_SHIFT          (12U)
#define PMU_DDR_STS_DDRCTRL_CH1_A_SYSACTIVE_MASK           (0x1U << PMU_DDR_STS_DDRCTRL_CH1_A_SYSACTIVE_SHIFT)          /* 0x00001000 */
#define PMU_DDR_STS_DDR_CH1_IO_RSTIOV_SHIFT                (13U)
#define PMU_DDR_STS_DDR_CH1_IO_RSTIOV_MASK                 (0x1U << PMU_DDR_STS_DDR_CH1_IO_RSTIOV_SHIFT)                /* 0x00002000 */
#define PMU_DDR_STS_DDRCTRL_CH2_C_SYSACK_SHIFT             (16U)
#define PMU_DDR_STS_DDRCTRL_CH2_C_SYSACK_MASK              (0x1U << PMU_DDR_STS_DDRCTRL_CH2_C_SYSACK_SHIFT)             /* 0x00010000 */
#define PMU_DDR_STS_DDRCTRL_CH2_C_SYSACTIVE_SHIFT          (17U)
#define PMU_DDR_STS_DDRCTRL_CH2_C_SYSACTIVE_MASK           (0x1U << PMU_DDR_STS_DDRCTRL_CH2_C_SYSACTIVE_SHIFT)          /* 0x00020000 */
#define PMU_DDR_STS_DDR_CH2_IO_RETON_SHIFT                 (18U)
#define PMU_DDR_STS_DDR_CH2_IO_RETON_MASK                  (0x1U << PMU_DDR_STS_DDR_CH2_IO_RETON_SHIFT)                 /* 0x00040000 */
#define PMU_DDR_STS_DDRCTRL_CH2_A_SYSACK_SHIFT             (19U)
#define PMU_DDR_STS_DDRCTRL_CH2_A_SYSACK_MASK              (0x1U << PMU_DDR_STS_DDRCTRL_CH2_A_SYSACK_SHIFT)             /* 0x00080000 */
#define PMU_DDR_STS_DDRCTRL_CH2_A_SYSACTIVE_SHIFT          (20U)
#define PMU_DDR_STS_DDRCTRL_CH2_A_SYSACTIVE_MASK           (0x1U << PMU_DDR_STS_DDRCTRL_CH2_A_SYSACTIVE_SHIFT)          /* 0x00100000 */
#define PMU_DDR_STS_DDR_CH2_IO_RSTIOV_SHIFT                (21U)
#define PMU_DDR_STS_DDR_CH2_IO_RSTIOV_MASK                 (0x1U << PMU_DDR_STS_DDR_CH2_IO_RSTIOV_SHIFT)                /* 0x00200000 */
#define PMU_DDR_STS_DDRCTRL_CH3_C_SYSACK_SHIFT             (24U)
#define PMU_DDR_STS_DDRCTRL_CH3_C_SYSACK_MASK              (0x1U << PMU_DDR_STS_DDRCTRL_CH3_C_SYSACK_SHIFT)             /* 0x01000000 */
#define PMU_DDR_STS_DDRCTRL_CH3_C_SYSACTIVE_SHIFT          (25U)
#define PMU_DDR_STS_DDRCTRL_CH3_C_SYSACTIVE_MASK           (0x1U << PMU_DDR_STS_DDRCTRL_CH3_C_SYSACTIVE_SHIFT)          /* 0x02000000 */
#define PMU_DDR_STS_DDR_CH3_IO_RETON_SHIFT                 (26U)
#define PMU_DDR_STS_DDR_CH3_IO_RETON_MASK                  (0x1U << PMU_DDR_STS_DDR_CH3_IO_RETON_SHIFT)                 /* 0x04000000 */
#define PMU_DDR_STS_DDRCTRL_CH3_A_SYSACK_SHIFT             (27U)
#define PMU_DDR_STS_DDRCTRL_CH3_A_SYSACK_MASK              (0x1U << PMU_DDR_STS_DDRCTRL_CH3_A_SYSACK_SHIFT)             /* 0x08000000 */
#define PMU_DDR_STS_DDRCTRL_CH3_A_SYSACTIVE_SHIFT          (28U)
#define PMU_DDR_STS_DDRCTRL_CH3_A_SYSACTIVE_MASK           (0x1U << PMU_DDR_STS_DDRCTRL_CH3_A_SYSACTIVE_SHIFT)          /* 0x10000000 */
#define PMU_DDR_STS_DDR_CH3_IO_RSTIOV_SHIFT                (29U)
#define PMU_DDR_STS_DDR_CH3_IO_RSTIOV_MASK                 (0x1U << PMU_DDR_STS_DDR_CH3_IO_RSTIOV_SHIFT)                /* 0x20000000 */
/* CRU_PWR_CON */
#define PMU_CRU_PWR_CON_OFFSET                             (0x4050U)
#define PMU_CRU_PWR_CON_ALIVE_32K_ENA_SHIFT                (0U)
#define PMU_CRU_PWR_CON_ALIVE_32K_ENA_MASK                 (0x1U << PMU_CRU_PWR_CON_ALIVE_32K_ENA_SHIFT)                /* 0x00000001 */
#define PMU_CRU_PWR_CON_OSC_DIS_ENA_SHIFT                  (1U)
#define PMU_CRU_PWR_CON_OSC_DIS_ENA_MASK                   (0x1U << PMU_CRU_PWR_CON_OSC_DIS_ENA_SHIFT)                  /* 0x00000002 */
#define PMU_CRU_PWR_CON_WAKEUP_RST_ENA_SHIFT               (2U)
#define PMU_CRU_PWR_CON_WAKEUP_RST_ENA_MASK                (0x1U << PMU_CRU_PWR_CON_WAKEUP_RST_ENA_SHIFT)               /* 0x00000004 */
#define PMU_CRU_PWR_CON_INPUT_CLAMP_ENA_SHIFT              (3U)
#define PMU_CRU_PWR_CON_INPUT_CLAMP_ENA_MASK               (0x1U << PMU_CRU_PWR_CON_INPUT_CLAMP_ENA_SHIFT)              /* 0x00000008 */
#define PMU_CRU_PWR_CON_ALIVE_OSC_ENA_SHIFT                (4U)
#define PMU_CRU_PWR_CON_ALIVE_OSC_ENA_MASK                 (0x1U << PMU_CRU_PWR_CON_ALIVE_OSC_ENA_SHIFT)                /* 0x00000010 */
#define PMU_CRU_PWR_CON_POWER_OFF_ENA_SHIFT                (5U)
#define PMU_CRU_PWR_CON_POWER_OFF_ENA_MASK                 (0x1U << PMU_CRU_PWR_CON_POWER_OFF_ENA_SHIFT)                /* 0x00000020 */
#define PMU_CRU_PWR_CON_PWM_SWITCH_ENA_SHIFT               (6U)
#define PMU_CRU_PWR_CON_PWM_SWITCH_ENA_MASK                (0x1U << PMU_CRU_PWR_CON_PWM_SWITCH_ENA_SHIFT)               /* 0x00000040 */
#define PMU_CRU_PWR_CON_PWM_GPIO_IOE_ENA_SHIFT             (7U)
#define PMU_CRU_PWR_CON_PWM_GPIO_IOE_ENA_MASK              (0x1U << PMU_CRU_PWR_CON_PWM_GPIO_IOE_ENA_SHIFT)             /* 0x00000080 */
#define PMU_CRU_PWR_CON_PWM_SWITCH_IOUT_SHIFT              (8U)
#define PMU_CRU_PWR_CON_PWM_SWITCH_IOUT_MASK               (0x1U << PMU_CRU_PWR_CON_PWM_SWITCH_IOUT_SHIFT)              /* 0x00000100 */
#define PMU_CRU_PWR_CON_PD_BUS_CLK_SRC_GATE_ENA_SHIFT      (9U)
#define PMU_CRU_PWR_CON_PD_BUS_CLK_SRC_GATE_ENA_MASK       (0x1U << PMU_CRU_PWR_CON_PD_BUS_CLK_SRC_GATE_ENA_SHIFT)      /* 0x00000200 */
#define PMU_CRU_PWR_CON_POWER_OFF_IO_ENA_SHIFT             (10U)
#define PMU_CRU_PWR_CON_POWER_OFF_IO_ENA_MASK              (0x1U << PMU_CRU_PWR_CON_POWER_OFF_IO_ENA_SHIFT)             /* 0x00000400 */
/* CRU_PWR_SFTCON */
#define PMU_CRU_PWR_SFTCON_OFFSET                          (0x4054U)
#define PMU_CRU_PWR_SFTCON_ALIVE_32K_SFTENA_SHIFT          (0U)
#define PMU_CRU_PWR_SFTCON_ALIVE_32K_SFTENA_MASK           (0x1U << PMU_CRU_PWR_SFTCON_ALIVE_32K_SFTENA_SHIFT)          /* 0x00000001 */
#define PMU_CRU_PWR_SFTCON_OSC_DIS_SFTENA_SHIFT            (1U)
#define PMU_CRU_PWR_SFTCON_OSC_DIS_SFTENA_MASK             (0x1U << PMU_CRU_PWR_SFTCON_OSC_DIS_SFTENA_SHIFT)            /* 0x00000002 */
#define PMU_CRU_PWR_SFTCON_WAKEUP_RST_SFTENA_SHIFT         (2U)
#define PMU_CRU_PWR_SFTCON_WAKEUP_RST_SFTENA_MASK          (0x1U << PMU_CRU_PWR_SFTCON_WAKEUP_RST_SFTENA_SHIFT)         /* 0x00000004 */
#define PMU_CRU_PWR_SFTCON_INPUT_CLAMP_SFTENA_SHIFT        (3U)
#define PMU_CRU_PWR_SFTCON_INPUT_CLAMP_SFTENA_MASK         (0x1U << PMU_CRU_PWR_SFTCON_INPUT_CLAMP_SFTENA_SHIFT)        /* 0x00000008 */
#define PMU_CRU_PWR_SFTCON_ALIVE_OSC_SFTENA_SHIFT          (4U)
#define PMU_CRU_PWR_SFTCON_ALIVE_OSC_SFTENA_MASK           (0x1U << PMU_CRU_PWR_SFTCON_ALIVE_OSC_SFTENA_SHIFT)          /* 0x00000010 */
#define PMU_CRU_PWR_SFTCON_POWER_OFF_SFTENA_SHIFT          (5U)
#define PMU_CRU_PWR_SFTCON_POWER_OFF_SFTENA_MASK           (0x1U << PMU_CRU_PWR_SFTCON_POWER_OFF_SFTENA_SHIFT)          /* 0x00000020 */
#define PMU_CRU_PWR_SFTCON_POWER_OFF_IO_SFTENA_SHIFT       (6U)
#define PMU_CRU_PWR_SFTCON_POWER_OFF_IO_SFTENA_MASK        (0x1U << PMU_CRU_PWR_SFTCON_POWER_OFF_IO_SFTENA_SHIFT)       /* 0x00000040 */
/* CRU_POWER_STS */
#define PMU_CRU_POWER_STS_OFFSET                           (0x4058U)
#define PMU_CRU_POWER_STS                                  (0x0U)
#define PMU_CRU_POWER_STS_CRU_POWER_STATE_SHIFT            (0U)
#define PMU_CRU_POWER_STS_CRU_POWER_STATE_MASK             (0xFU << PMU_CRU_POWER_STS_CRU_POWER_STATE_SHIFT)            /* 0x0000000F */
/* PLLPD_CON0 */
#define PMU_PLLPD_CON0_OFFSET                              (0x4060U)
#define PMU_PLLPD_CON0_B0PLL_PD_ENA_SHIFT                  (0U)
#define PMU_PLLPD_CON0_B0PLL_PD_ENA_MASK                   (0x1U << PMU_PLLPD_CON0_B0PLL_PD_ENA_SHIFT)                  /* 0x00000001 */
#define PMU_PLLPD_CON0_B1PLL_PD_ENA_SHIFT                  (1U)
#define PMU_PLLPD_CON0_B1PLL_PD_ENA_MASK                   (0x1U << PMU_PLLPD_CON0_B1PLL_PD_ENA_SHIFT)                  /* 0x00000002 */
#define PMU_PLLPD_CON0_LPLL_PD_ENA_SHIFT                   (2U)
#define PMU_PLLPD_CON0_LPLL_PD_ENA_MASK                    (0x1U << PMU_PLLPD_CON0_LPLL_PD_ENA_SHIFT)                   /* 0x00000004 */
#define PMU_PLLPD_CON0_D0APLL_PD_ENA_SHIFT                 (3U)
#define PMU_PLLPD_CON0_D0APLL_PD_ENA_MASK                  (0x1U << PMU_PLLPD_CON0_D0APLL_PD_ENA_SHIFT)                 /* 0x00000008 */
#define PMU_PLLPD_CON0_D0BPLL_PD_ENA_SHIFT                 (4U)
#define PMU_PLLPD_CON0_D0BPLL_PD_ENA_MASK                  (0x1U << PMU_PLLPD_CON0_D0BPLL_PD_ENA_SHIFT)                 /* 0x00000010 */
#define PMU_PLLPD_CON0_D1APLL_PD_ENA_SHIFT                 (5U)
#define PMU_PLLPD_CON0_D1APLL_PD_ENA_MASK                  (0x1U << PMU_PLLPD_CON0_D1APLL_PD_ENA_SHIFT)                 /* 0x00000020 */
#define PMU_PLLPD_CON0_D1BPLL_PD_ENA_SHIFT                 (6U)
#define PMU_PLLPD_CON0_D1BPLL_PD_ENA_MASK                  (0x1U << PMU_PLLPD_CON0_D1BPLL_PD_ENA_SHIFT)                 /* 0x00000040 */
#define PMU_PLLPD_CON0_D2APLL_PD_ENA_SHIFT                 (7U)
#define PMU_PLLPD_CON0_D2APLL_PD_ENA_MASK                  (0x1U << PMU_PLLPD_CON0_D2APLL_PD_ENA_SHIFT)                 /* 0x00000080 */
#define PMU_PLLPD_CON0_D2BPLL_PD_ENA_SHIFT                 (8U)
#define PMU_PLLPD_CON0_D2BPLL_PD_ENA_MASK                  (0x1U << PMU_PLLPD_CON0_D2BPLL_PD_ENA_SHIFT)                 /* 0x00000100 */
#define PMU_PLLPD_CON0_D3APLL_PD_ENA_SHIFT                 (9U)
#define PMU_PLLPD_CON0_D3APLL_PD_ENA_MASK                  (0x1U << PMU_PLLPD_CON0_D3APLL_PD_ENA_SHIFT)                 /* 0x00000200 */
#define PMU_PLLPD_CON0_D3BPLL_PD_ENA_SHIFT                 (10U)
#define PMU_PLLPD_CON0_D3BPLL_PD_ENA_MASK                  (0x1U << PMU_PLLPD_CON0_D3BPLL_PD_ENA_SHIFT)                 /* 0x00000400 */
#define PMU_PLLPD_CON0_V0PLL_PD_ENA_SHIFT                  (11U)
#define PMU_PLLPD_CON0_V0PLL_PD_ENA_MASK                   (0x1U << PMU_PLLPD_CON0_V0PLL_PD_ENA_SHIFT)                  /* 0x00000800 */
#define PMU_PLLPD_CON0_AUPLL_PD_ENA_SHIFT                  (12U)
#define PMU_PLLPD_CON0_AUPLL_PD_ENA_MASK                   (0x1U << PMU_PLLPD_CON0_AUPLL_PD_ENA_SHIFT)                  /* 0x00001000 */
#define PMU_PLLPD_CON0_GPLL_PD_ENA_SHIFT                   (13U)
#define PMU_PLLPD_CON0_GPLL_PD_ENA_MASK                    (0x1U << PMU_PLLPD_CON0_GPLL_PD_ENA_SHIFT)                   /* 0x00002000 */
#define PMU_PLLPD_CON0_CPLL_PD_ENA_SHIFT                   (14U)
#define PMU_PLLPD_CON0_CPLL_PD_ENA_MASK                    (0x1U << PMU_PLLPD_CON0_CPLL_PD_ENA_SHIFT)                   /* 0x00004000 */
#define PMU_PLLPD_CON0_NPLL_PD_ENA_SHIFT                   (15U)
#define PMU_PLLPD_CON0_NPLL_PD_ENA_MASK                    (0x1U << PMU_PLLPD_CON0_NPLL_PD_ENA_SHIFT)                   /* 0x00008000 */
/* PLLPD_CON1 */
#define PMU_PLLPD_CON1_OFFSET                              (0x4064U)
#define PMU_PLLPD_CON1_PPLL_PD_ENA_SHIFT                   (0U)
#define PMU_PLLPD_CON1_PPLL_PD_ENA_MASK                    (0x1U << PMU_PLLPD_CON1_PPLL_PD_ENA_SHIFT)                   /* 0x00000001 */
#define PMU_PLLPD_CON1_SPLL_PD_ENA_SHIFT                   (1U)
#define PMU_PLLPD_CON1_SPLL_PD_ENA_MASK                    (0x1U << PMU_PLLPD_CON1_SPLL_PD_ENA_SHIFT)                   /* 0x00000002 */
/* PLLPD_SFTCON0 */
#define PMU_PLLPD_SFTCON0_OFFSET                           (0x4068U)
#define PMU_PLLPD_SFTCON0_B0PLL_PD_SFTENA_SHIFT            (0U)
#define PMU_PLLPD_SFTCON0_B0PLL_PD_SFTENA_MASK             (0x1U << PMU_PLLPD_SFTCON0_B0PLL_PD_SFTENA_SHIFT)            /* 0x00000001 */
#define PMU_PLLPD_SFTCON0_B1PLL_PD_SFTENA_SHIFT            (1U)
#define PMU_PLLPD_SFTCON0_B1PLL_PD_SFTENA_MASK             (0x1U << PMU_PLLPD_SFTCON0_B1PLL_PD_SFTENA_SHIFT)            /* 0x00000002 */
#define PMU_PLLPD_SFTCON0_LPLL_PD_SFTENA_SHIFT             (2U)
#define PMU_PLLPD_SFTCON0_LPLL_PD_SFTENA_MASK              (0x1U << PMU_PLLPD_SFTCON0_LPLL_PD_SFTENA_SHIFT)             /* 0x00000004 */
#define PMU_PLLPD_SFTCON0_D0APLL_PD_SFTENA_SHIFT           (3U)
#define PMU_PLLPD_SFTCON0_D0APLL_PD_SFTENA_MASK            (0x1U << PMU_PLLPD_SFTCON0_D0APLL_PD_SFTENA_SHIFT)           /* 0x00000008 */
#define PMU_PLLPD_SFTCON0_D0BPLL_PD_SFTENA_SHIFT           (4U)
#define PMU_PLLPD_SFTCON0_D0BPLL_PD_SFTENA_MASK            (0x1U << PMU_PLLPD_SFTCON0_D0BPLL_PD_SFTENA_SHIFT)           /* 0x00000010 */
#define PMU_PLLPD_SFTCON0_D1APLL_PD_SFTENA_SHIFT           (5U)
#define PMU_PLLPD_SFTCON0_D1APLL_PD_SFTENA_MASK            (0x1U << PMU_PLLPD_SFTCON0_D1APLL_PD_SFTENA_SHIFT)           /* 0x00000020 */
#define PMU_PLLPD_SFTCON0_D1BPLL_PD_SFTENA_SHIFT           (6U)
#define PMU_PLLPD_SFTCON0_D1BPLL_PD_SFTENA_MASK            (0x1U << PMU_PLLPD_SFTCON0_D1BPLL_PD_SFTENA_SHIFT)           /* 0x00000040 */
#define PMU_PLLPD_SFTCON0_D2APLL_PD_SFTENA_SHIFT           (7U)
#define PMU_PLLPD_SFTCON0_D2APLL_PD_SFTENA_MASK            (0x1U << PMU_PLLPD_SFTCON0_D2APLL_PD_SFTENA_SHIFT)           /* 0x00000080 */
#define PMU_PLLPD_SFTCON0_D2BPLL_PD_SFTENA_SHIFT           (8U)
#define PMU_PLLPD_SFTCON0_D2BPLL_PD_SFTENA_MASK            (0x1U << PMU_PLLPD_SFTCON0_D2BPLL_PD_SFTENA_SHIFT)           /* 0x00000100 */
#define PMU_PLLPD_SFTCON0_D3APLL_PD_SFTENA_SHIFT           (9U)
#define PMU_PLLPD_SFTCON0_D3APLL_PD_SFTENA_MASK            (0x1U << PMU_PLLPD_SFTCON0_D3APLL_PD_SFTENA_SHIFT)           /* 0x00000200 */
#define PMU_PLLPD_SFTCON0_D3BPLL_PD_SFTENA_SHIFT           (10U)
#define PMU_PLLPD_SFTCON0_D3BPLL_PD_SFTENA_MASK            (0x1U << PMU_PLLPD_SFTCON0_D3BPLL_PD_SFTENA_SHIFT)           /* 0x00000400 */
#define PMU_PLLPD_SFTCON0_V0PLL_PD_SFTENA_SHIFT            (11U)
#define PMU_PLLPD_SFTCON0_V0PLL_PD_SFTENA_MASK             (0x1U << PMU_PLLPD_SFTCON0_V0PLL_PD_SFTENA_SHIFT)            /* 0x00000800 */
#define PMU_PLLPD_SFTCON0_AUPLL_PD_SFTENA_SHIFT            (12U)
#define PMU_PLLPD_SFTCON0_AUPLL_PD_SFTENA_MASK             (0x1U << PMU_PLLPD_SFTCON0_AUPLL_PD_SFTENA_SHIFT)            /* 0x00001000 */
#define PMU_PLLPD_SFTCON0_GPLL_PD_SFTENA_SHIFT             (13U)
#define PMU_PLLPD_SFTCON0_GPLL_PD_SFTENA_MASK              (0x1U << PMU_PLLPD_SFTCON0_GPLL_PD_SFTENA_SHIFT)             /* 0x00002000 */
#define PMU_PLLPD_SFTCON0_CPLL_PD_SFTENA_SHIFT             (14U)
#define PMU_PLLPD_SFTCON0_CPLL_PD_SFTENA_MASK              (0x1U << PMU_PLLPD_SFTCON0_CPLL_PD_SFTENA_SHIFT)             /* 0x00004000 */
#define PMU_PLLPD_SFTCON0_NPLL_PD_SFTENA_SHIFT             (15U)
#define PMU_PLLPD_SFTCON0_NPLL_PD_SFTENA_MASK              (0x1U << PMU_PLLPD_SFTCON0_NPLL_PD_SFTENA_SHIFT)             /* 0x00008000 */
/* PLLPD_SFTCON1 */
#define PMU_PLLPD_SFTCON1_OFFSET                           (0x406CU)
#define PMU_PLLPD_SFTCON1_PPLL_PD_SFTENA_SHIFT             (0U)
#define PMU_PLLPD_SFTCON1_PPLL_PD_SFTENA_MASK              (0x1U << PMU_PLLPD_SFTCON1_PPLL_PD_SFTENA_SHIFT)             /* 0x00000001 */
#define PMU_PLLPD_SFTCON1_SPLL_PD_SFTENA_SHIFT             (1U)
#define PMU_PLLPD_SFTCON1_SPLL_PD_SFTENA_MASK              (0x1U << PMU_PLLPD_SFTCON1_SPLL_PD_SFTENA_SHIFT)             /* 0x00000002 */
/* PMIC_STABLE_CNT */
#define PMU_PMIC_STABLE_CNT_OFFSET                         (0x4080U)
#define PMU_PMIC_STABLE_CNT_PMIC_STABLE_CNT_SHIFT          (0U)
#define PMU_PMIC_STABLE_CNT_PMIC_STABLE_CNT_MASK           (0xFFFFFU << PMU_PMIC_STABLE_CNT_PMIC_STABLE_CNT_SHIFT)      /* 0x000FFFFF */
/* OSC_STABLE_CNT */
#define PMU_OSC_STABLE_CNT_OFFSET                          (0x4084U)
#define PMU_OSC_STABLE_CNT_OSC_STABLE_CNT_SHIFT            (0U)
#define PMU_OSC_STABLE_CNT_OSC_STABLE_CNT_MASK             (0xFFFFFU << PMU_OSC_STABLE_CNT_OSC_STABLE_CNT_SHIFT)        /* 0x000FFFFF */
/* WAKEUP_RST_CLR_CNT */
#define PMU_WAKEUP_RST_CLR_CNT_OFFSET                      (0x4088U)
#define PMU_WAKEUP_RST_CLR_CNT_WAKEUP_RST_CLR_CNT_SHIFT    (0U)
#define PMU_WAKEUP_RST_CLR_CNT_WAKEUP_RST_CLR_CNT_MASK     (0xFFFFFU << PMU_WAKEUP_RST_CLR_CNT_WAKEUP_RST_CLR_CNT_SHIFT) /* 0x000FFFFF */
/* PLL_LOCK_CNT */
#define PMU_PLL_LOCK_CNT_OFFSET                            (0x408CU)
#define PMU_PLL_LOCK_CNT_PLL_LOCK_CNT_SHIFT                (0U)
#define PMU_PLL_LOCK_CNT_PLL_LOCK_CNT_MASK                 (0xFFFFFU << PMU_PLL_LOCK_CNT_PLL_LOCK_CNT_SHIFT)            /* 0x000FFFFF */
/* WAKEUP_TIMEOUT_CNT */
#define PMU_WAKEUP_TIMEOUT_CNT_OFFSET                      (0x4094U)
#define PMU_WAKEUP_TIMEOUT_CNT_WAKEUP_TIMEOUT_CNT_SHIFT    (0U)
#define PMU_WAKEUP_TIMEOUT_CNT_WAKEUP_TIMEOUT_CNT_MASK     (0xFFFFFU << PMU_WAKEUP_TIMEOUT_CNT_WAKEUP_TIMEOUT_CNT_SHIFT) /* 0x000FFFFF */
/* PWM_SWITCH_CNT */
#define PMU_PWM_SWITCH_CNT_OFFSET                          (0x4098U)
#define PMU_PWM_SWITCH_CNT_PWM_SWITCH_CNT_SHIFT            (0U)
#define PMU_PWM_SWITCH_CNT_PWM_SWITCH_CNT_MASK             (0xFFFFFU << PMU_PWM_SWITCH_CNT_PWM_SWITCH_CNT_SHIFT)        /* 0x000FFFFF */
/* SYS_REG0 */
#define PMU_SYS_REG0_OFFSET                                (0x4100U)
#define PMU_SYS_REG0_SYS_REG_SHIFT                         (0U)
#define PMU_SYS_REG0_SYS_REG_MASK                          (0xFFFFFFFFU << PMU_SYS_REG0_SYS_REG_SHIFT)                  /* 0xFFFFFFFF */
/* SYS_REG1 */
#define PMU_SYS_REG1_OFFSET                                (0x4104U)
#define PMU_SYS_REG1_SYS_REG_SHIFT                         (0U)
#define PMU_SYS_REG1_SYS_REG_MASK                          (0xFFFFFFFFU << PMU_SYS_REG1_SYS_REG_SHIFT)                  /* 0xFFFFFFFF */
/* SYS_REG2 */
#define PMU_SYS_REG2_OFFSET                                (0x4108U)
#define PMU_SYS_REG2_SYS_REG_SHIFT                         (0U)
#define PMU_SYS_REG2_SYS_REG_MASK                          (0xFFFFFFFFU << PMU_SYS_REG2_SYS_REG_SHIFT)                  /* 0xFFFFFFFF */
/* SYS_REG3 */
#define PMU_SYS_REG3_OFFSET                                (0x410CU)
#define PMU_SYS_REG3_SYS_REG_SHIFT                         (0U)
#define PMU_SYS_REG3_SYS_REG_MASK                          (0xFFFFFFFFU << PMU_SYS_REG3_SYS_REG_SHIFT)                  /* 0xFFFFFFFF */
/* SYS_REG4 */
#define PMU_SYS_REG4_OFFSET                                (0x4110U)
#define PMU_SYS_REG4_SYS_REG_SHIFT                         (0U)
#define PMU_SYS_REG4_SYS_REG_MASK                          (0xFFFFFFFFU << PMU_SYS_REG4_SYS_REG_SHIFT)                  /* 0xFFFFFFFF */
/* SYS_REG5 */
#define PMU_SYS_REG5_OFFSET                                (0x4114U)
#define PMU_SYS_REG5_SYS_REG_SHIFT                         (0U)
#define PMU_SYS_REG5_SYS_REG_MASK                          (0xFFFFFFFFU << PMU_SYS_REG5_SYS_REG_SHIFT)                  /* 0xFFFFFFFF */
/* SYS_REG6 */
#define PMU_SYS_REG6_OFFSET                                (0x4118U)
#define PMU_SYS_REG6_SYS_REG_SHIFT                         (0U)
#define PMU_SYS_REG6_SYS_REG_MASK                          (0xFFFFFFFFU << PMU_SYS_REG6_SYS_REG_SHIFT)                  /* 0xFFFFFFFF */
/* SYS_REG7 */
#define PMU_SYS_REG7_OFFSET                                (0x411CU)
#define PMU_SYS_REG7_SYS_REG_SHIFT                         (0U)
#define PMU_SYS_REG7_SYS_REG_MASK                          (0xFFFFFFFFU << PMU_SYS_REG7_SYS_REG_SHIFT)                  /* 0xFFFFFFFF */
/* PWR_CON2 */
#define PMU_PWR_CON2_OFFSET                                (0x8000U)
#define PMU_PWR_CON2_CPU0_LP_BYPASS_SHIFT                  (0U)
#define PMU_PWR_CON2_CPU0_LP_BYPASS_MASK                   (0x1U << PMU_PWR_CON2_CPU0_LP_BYPASS_SHIFT)                  /* 0x00000001 */
#define PMU_PWR_CON2_CPU1_LP_BYPASS_SHIFT                  (1U)
#define PMU_PWR_CON2_CPU1_LP_BYPASS_MASK                   (0x1U << PMU_PWR_CON2_CPU1_LP_BYPASS_SHIFT)                  /* 0x00000002 */
#define PMU_PWR_CON2_CPU2_LP_BYPASS_SHIFT                  (2U)
#define PMU_PWR_CON2_CPU2_LP_BYPASS_MASK                   (0x1U << PMU_PWR_CON2_CPU2_LP_BYPASS_SHIFT)                  /* 0x00000004 */
#define PMU_PWR_CON2_CPU3_LP_BYPASS_SHIFT                  (3U)
#define PMU_PWR_CON2_CPU3_LP_BYPASS_MASK                   (0x1U << PMU_PWR_CON2_CPU3_LP_BYPASS_SHIFT)                  /* 0x00000008 */
#define PMU_PWR_CON2_CPU4_LP_BYPASS_SHIFT                  (4U)
#define PMU_PWR_CON2_CPU4_LP_BYPASS_MASK                   (0x1U << PMU_PWR_CON2_CPU4_LP_BYPASS_SHIFT)                  /* 0x00000010 */
#define PMU_PWR_CON2_CPU5_LP_BYPASS_SHIFT                  (5U)
#define PMU_PWR_CON2_CPU5_LP_BYPASS_MASK                   (0x1U << PMU_PWR_CON2_CPU5_LP_BYPASS_SHIFT)                  /* 0x00000020 */
#define PMU_PWR_CON2_CPU6_LP_BYPASS_SHIFT                  (6U)
#define PMU_PWR_CON2_CPU6_LP_BYPASS_MASK                   (0x1U << PMU_PWR_CON2_CPU6_LP_BYPASS_SHIFT)                  /* 0x00000040 */
#define PMU_PWR_CON2_CPU7_LP_BYPASS_SHIFT                  (7U)
#define PMU_PWR_CON2_CPU7_LP_BYPASS_MASK                   (0x1U << PMU_PWR_CON2_CPU7_LP_BYPASS_SHIFT)                  /* 0x00000080 */
/* DSU_PWR_CON */
#define PMU_DSU_PWR_CON_OFFSET                             (0x8004U)
#define PMU_DSU_PWR_CON_DSU_PWRDN_ENA_SHIFT                (0U)
#define PMU_DSU_PWR_CON_DSU_PWRDN_ENA_MASK                 (0x1U << PMU_DSU_PWR_CON_DSU_PWRDN_ENA_SHIFT)                /* 0x00000001 */
#define PMU_DSU_PWR_CON_DSU_PWROFF_ENA_SHIFT               (1U)
#define PMU_DSU_PWR_CON_DSU_PWROFF_ENA_MASK                (0x1U << PMU_DSU_PWR_CON_DSU_PWROFF_ENA_SHIFT)               /* 0x00000002 */
#define PMU_DSU_PWR_CON_DSU_CLUSTERPACTIVE_BIT_FULL_FLAG_SHIFT (2U)
#define PMU_DSU_PWR_CON_DSU_CLUSTERPACTIVE_BIT_FULL_FLAG_MASK (0x1U << PMU_DSU_PWR_CON_DSU_CLUSTERPACTIVE_BIT_FULL_FLAG_SHIFT) /* 0x00000004 */
#define PMU_DSU_PWR_CON_DSU_FUNCRET_ENA_SHIFT              (3U)
#define PMU_DSU_PWR_CON_DSU_FUNCRET_ENA_MASK               (0x1U << PMU_DSU_PWR_CON_DSU_FUNCRET_ENA_SHIFT)              /* 0x00000008 */
#define PMU_DSU_PWR_CON_DSU_MEM_DWN_ACK_BYPASS_SHIFT       (5U)
#define PMU_DSU_PWR_CON_DSU_MEM_DWN_ACK_BYPASS_MASK        (0x1FU << PMU_DSU_PWR_CON_DSU_MEM_DWN_ACK_BYPASS_SHIFT)      /* 0x000003E0 */
#define PMU_DSU_PWR_CON_DSU_MEM_DWN_ACK_CLAMP_ENA_SHIFT    (10U)
#define PMU_DSU_PWR_CON_DSU_MEM_DWN_ACK_CLAMP_ENA_MASK     (0x1U << PMU_DSU_PWR_CON_DSU_MEM_DWN_ACK_CLAMP_ENA_SHIFT)    /* 0x00000400 */
/* DSU_PWR_SFTCON */
#define PMU_DSU_PWR_SFTCON_OFFSET                          (0x8008U)
#define PMU_DSU_PWR_SFTCON_DSU_PWRDN_SFTENA_SHIFT          (0U)
#define PMU_DSU_PWR_SFTCON_DSU_PWRDN_SFTENA_MASK           (0x1U << PMU_DSU_PWR_SFTCON_DSU_PWRDN_SFTENA_SHIFT)          /* 0x00000001 */
#define PMU_DSU_PWR_SFTCON_DSU_PWROFF_SFTENA_SHIFT         (1U)
#define PMU_DSU_PWR_SFTCON_DSU_PWROFF_SFTENA_MASK          (0x1U << PMU_DSU_PWR_SFTCON_DSU_PWROFF_SFTENA_SHIFT)         /* 0x00000002 */
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_OFF_SHIFT (2U)
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_OFF_MASK (0x1U << PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_OFF_SHIFT) /* 0x00000004 */
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_FULLON_SHIFT (3U)
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_FULLON_MASK (0x1U << PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_FULLON_SHIFT) /* 0x00000008 */
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_FUNCRET_SHIFT (4U)
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_FUNCRET_MASK (0x1U << PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_FUNCRET_SHIFT) /* 0x00000010 */
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_ON3P4_SHIFT (5U)
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_ON3P4_MASK (0x1U << PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_ON3P4_SHIFT) /* 0x00000020 */
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_ON1P2_SHIFT (6U)
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_ON1P2_MASK (0x1U << PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_ON1P2_SHIFT) /* 0x00000040 */
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_ON1P4_SHIFT (7U)
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_ON1P4_MASK (0x1U << PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_ON1P4_SHIFT) /* 0x00000080 */
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_ONSF_SHIFT (8U)
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_ONSF_MASK (0x1U << PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_ONSF_SHIFT) /* 0x00000100 */
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_RET3P4_SHIFT (9U)
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_RET3P4_MASK (0x1U << PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_RET3P4_SHIFT) /* 0x00000200 */
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_RET1P2_SHIFT (10U)
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_RET1P2_MASK (0x1U << PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_RET1P2_SHIFT) /* 0x00000400 */
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_RET1P4_SHIFT (11U)
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_RET1P4_MASK (0x1U << PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_RET1P4_SHIFT) /* 0x00000800 */
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_RETSF_SHIFT (12U)
#define PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_RETSF_MASK (0x1U << PMU_DSU_PWR_SFTCON_DSU_SFT_CLUSTERPACTIVE_RETSF_SHIFT) /* 0x00001000 */
/* DSU_AUTO_PWR_CON */
#define PMU_DSU_AUTO_PWR_CON_OFFSET                        (0x800CU)
#define PMU_DSU_AUTO_PWR_CON_DSU_LP_EN_SHIFT               (0U)
#define PMU_DSU_AUTO_PWR_CON_DSU_LP_EN_MASK                (0x1U << PMU_DSU_AUTO_PWR_CON_DSU_LP_EN_SHIFT)               /* 0x00000001 */
#define PMU_DSU_AUTO_PWR_CON_DSU_INT_WAKEUP_ENA_SHIFT      (1U)
#define PMU_DSU_AUTO_PWR_CON_DSU_INT_WAKEUP_ENA_MASK       (0x1U << PMU_DSU_AUTO_PWR_CON_DSU_INT_WAKEUP_ENA_SHIFT)      /* 0x00000002 */
#define PMU_DSU_AUTO_PWR_CON_DSU_SFT_WAKEUP_ENA_SHIFT      (3U)
#define PMU_DSU_AUTO_PWR_CON_DSU_SFT_WAKEUP_ENA_MASK       (0x1U << PMU_DSU_AUTO_PWR_CON_DSU_SFT_WAKEUP_ENA_SHIFT)      /* 0x00000008 */
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_FUNCRET_ENA_SHIFT    (4U)
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_FUNCRET_ENA_MASK     (0x1U << PMU_DSU_AUTO_PWR_CON_DSU_AUTO_FUNCRET_ENA_SHIFT)    /* 0x00000010 */
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_FULLON_ENA_SHIFT     (5U)
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_FULLON_ENA_MASK      (0x1U << PMU_DSU_AUTO_PWR_CON_DSU_AUTO_FULLON_ENA_SHIFT)     /* 0x00000020 */
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_ON3P4_ENA_SHIFT      (6U)
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_ON3P4_ENA_MASK       (0x1U << PMU_DSU_AUTO_PWR_CON_DSU_AUTO_ON3P4_ENA_SHIFT)      /* 0x00000040 */
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_ON1P2_ENA_SHIFT      (7U)
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_ON1P2_ENA_MASK       (0x1U << PMU_DSU_AUTO_PWR_CON_DSU_AUTO_ON1P2_ENA_SHIFT)      /* 0x00000080 */
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_ON1P4_ENA_SHIFT      (8U)
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_ON1P4_ENA_MASK       (0x1U << PMU_DSU_AUTO_PWR_CON_DSU_AUTO_ON1P4_ENA_SHIFT)      /* 0x00000100 */
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_ONSF_ENA_SHIFT       (9U)
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_ONSF_ENA_MASK        (0x1U << PMU_DSU_AUTO_PWR_CON_DSU_AUTO_ONSF_ENA_SHIFT)       /* 0x00000200 */
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_RET3P4_ENA_SHIFT     (10U)
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_RET3P4_ENA_MASK      (0x1U << PMU_DSU_AUTO_PWR_CON_DSU_AUTO_RET3P4_ENA_SHIFT)     /* 0x00000400 */
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_RET1P2_ENA_SHIFT     (11U)
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_RET1P2_ENA_MASK      (0x1U << PMU_DSU_AUTO_PWR_CON_DSU_AUTO_RET1P2_ENA_SHIFT)     /* 0x00000800 */
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_RET1P4_ENA_SHIFT     (12U)
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_RET1P4_ENA_MASK      (0x1U << PMU_DSU_AUTO_PWR_CON_DSU_AUTO_RET1P4_ENA_SHIFT)     /* 0x00001000 */
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_RETSF_ENA_SHIFT      (13U)
#define PMU_DSU_AUTO_PWR_CON_DSU_AUTO_RETSF_ENA_MASK       (0x1U << PMU_DSU_AUTO_PWR_CON_DSU_AUTO_RETSF_ENA_SHIFT)      /* 0x00002000 */
/* CPU0_AUTO_PWR_CON */
#define PMU_CPU0_AUTO_PWR_CON_OFFSET                       (0x8010U)
#define PMU_CPU0_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT     (0U)
#define PMU_CPU0_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_MASK      (0x1U << PMU_CPU0_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT)     /* 0x00000001 */
#define PMU_CPU0_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT     (1U)
#define PMU_CPU0_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU0_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT)     /* 0x00000002 */
#define PMU_CPU0_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT     (3U)
#define PMU_CPU0_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU0_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT)     /* 0x00000008 */
#define PMU_CPU0_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT       (4U)
#define PMU_CPU0_AUTO_PWR_CON_CPU_AUTO_RET_ENA_MASK        (0x1U << PMU_CPU0_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT)       /* 0x00000010 */
#define PMU_CPU0_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT         (6U)
#define PMU_CPU0_AUTO_PWR_CON_CPU_DBGRCV_ENA_MASK          (0x1U << PMU_CPU0_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT)         /* 0x00000040 */
#define PMU_CPU0_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT         (7U)
#define PMU_CPU0_AUTO_PWR_CON_CPU_MEM_LS_ENA_MASK          (0x1U << PMU_CPU0_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT)         /* 0x00000080 */
#define PMU_CPU0_AUTO_PWR_CON_CPU_AUTO_EMUOFF_ENA_SHIFT    (8U)
#define PMU_CPU0_AUTO_PWR_CON_CPU_AUTO_EMUOFF_ENA_MASK     (0x1U << PMU_CPU0_AUTO_PWR_CON_CPU_AUTO_EMUOFF_ENA_SHIFT)    /* 0x00000100 */
#define PMU_CPU0_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT    (9U)
#define PMU_CPU0_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_MASK     (0x1U << PMU_CPU0_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT)    /* 0x00000200 */
#define PMU_CPU0_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT (10U)
#define PMU_CPU0_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_MASK (0x1U << PMU_CPU0_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT) /* 0x00000400 */
#define PMU_CPU0_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT (11U)
#define PMU_CPU0_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_MASK (0x1U << PMU_CPU0_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT) /* 0x00000800 */
/* CPU1_AUTO_PWR_CON */
#define PMU_CPU1_AUTO_PWR_CON_OFFSET                       (0x8014U)
#define PMU_CPU1_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT     (0U)
#define PMU_CPU1_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_MASK      (0x1U << PMU_CPU1_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT)     /* 0x00000001 */
#define PMU_CPU1_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT     (1U)
#define PMU_CPU1_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU1_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT)     /* 0x00000002 */
#define PMU_CPU1_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT     (3U)
#define PMU_CPU1_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU1_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT)     /* 0x00000008 */
#define PMU_CPU1_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT       (4U)
#define PMU_CPU1_AUTO_PWR_CON_CPU_AUTO_RET_ENA_MASK        (0x1U << PMU_CPU1_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT)       /* 0x00000010 */
#define PMU_CPU1_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT         (6U)
#define PMU_CPU1_AUTO_PWR_CON_CPU_DBGRCV_ENA_MASK          (0x1U << PMU_CPU1_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT)         /* 0x00000040 */
#define PMU_CPU1_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT         (7U)
#define PMU_CPU1_AUTO_PWR_CON_CPU_MEM_LS_ENA_MASK          (0x1U << PMU_CPU1_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT)         /* 0x00000080 */
#define PMU_CPU1_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT       (8U)
#define PMU_CPU1_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_MASK        (0x1U << PMU_CPU1_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT)       /* 0x00000100 */
#define PMU_CPU1_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT    (9U)
#define PMU_CPU1_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_MASK     (0x1U << PMU_CPU1_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT)    /* 0x00000200 */
#define PMU_CPU1_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT (10U)
#define PMU_CPU1_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_MASK (0x1U << PMU_CPU1_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT) /* 0x00000400 */
#define PMU_CPU1_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT (11U)
#define PMU_CPU1_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_MASK (0x1U << PMU_CPU1_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT) /* 0x00000800 */
/* CPU2_AUTO_PWR_CON */
#define PMU_CPU2_AUTO_PWR_CON_OFFSET                       (0x8018U)
#define PMU_CPU2_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT     (0U)
#define PMU_CPU2_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_MASK      (0x1U << PMU_CPU2_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT)     /* 0x00000001 */
#define PMU_CPU2_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT     (1U)
#define PMU_CPU2_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU2_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT)     /* 0x00000002 */
#define PMU_CPU2_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT     (3U)
#define PMU_CPU2_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU2_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT)     /* 0x00000008 */
#define PMU_CPU2_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT       (4U)
#define PMU_CPU2_AUTO_PWR_CON_CPU_AUTO_RET_ENA_MASK        (0x1U << PMU_CPU2_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT)       /* 0x00000010 */
#define PMU_CPU2_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT         (6U)
#define PMU_CPU2_AUTO_PWR_CON_CPU_DBGRCV_ENA_MASK          (0x1U << PMU_CPU2_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT)         /* 0x00000040 */
#define PMU_CPU2_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT         (7U)
#define PMU_CPU2_AUTO_PWR_CON_CPU_MEM_LS_ENA_MASK          (0x1U << PMU_CPU2_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT)         /* 0x00000080 */
#define PMU_CPU2_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT       (8U)
#define PMU_CPU2_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_MASK        (0x1U << PMU_CPU2_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT)       /* 0x00000100 */
#define PMU_CPU2_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT    (9U)
#define PMU_CPU2_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_MASK     (0x1U << PMU_CPU2_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT)    /* 0x00000200 */
#define PMU_CPU2_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT (10U)
#define PMU_CPU2_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_MASK (0x1U << PMU_CPU2_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT) /* 0x00000400 */
#define PMU_CPU2_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT (11U)
#define PMU_CPU2_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_MASK (0x1U << PMU_CPU2_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT) /* 0x00000800 */
/* CPU3_AUTO_PWR_CON */
#define PMU_CPU3_AUTO_PWR_CON_OFFSET                       (0x801CU)
#define PMU_CPU3_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT     (0U)
#define PMU_CPU3_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_MASK      (0x1U << PMU_CPU3_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT)     /* 0x00000001 */
#define PMU_CPU3_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT     (1U)
#define PMU_CPU3_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU3_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT)     /* 0x00000002 */
#define PMU_CPU3_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT     (3U)
#define PMU_CPU3_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU3_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT)     /* 0x00000008 */
#define PMU_CPU3_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT       (4U)
#define PMU_CPU3_AUTO_PWR_CON_CPU_AUTO_RET_ENA_MASK        (0x1U << PMU_CPU3_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT)       /* 0x00000010 */
#define PMU_CPU3_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT         (6U)
#define PMU_CPU3_AUTO_PWR_CON_CPU_DBGRCV_ENA_MASK          (0x1U << PMU_CPU3_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT)         /* 0x00000040 */
#define PMU_CPU3_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT         (7U)
#define PMU_CPU3_AUTO_PWR_CON_CPU_MEM_LS_ENA_MASK          (0x1U << PMU_CPU3_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT)         /* 0x00000080 */
#define PMU_CPU3_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT       (8U)
#define PMU_CPU3_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_MASK        (0x1U << PMU_CPU3_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT)       /* 0x00000100 */
#define PMU_CPU3_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT    (9U)
#define PMU_CPU3_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_MASK     (0x1U << PMU_CPU3_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT)    /* 0x00000200 */
#define PMU_CPU3_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT (10U)
#define PMU_CPU3_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_MASK (0x1U << PMU_CPU3_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT) /* 0x00000400 */
#define PMU_CPU3_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT (11U)
#define PMU_CPU3_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_MASK (0x1U << PMU_CPU3_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT) /* 0x00000800 */
/* CPU4_AUTO_PWR_CON */
#define PMU_CPU4_AUTO_PWR_CON_OFFSET                       (0x8020U)
#define PMU_CPU4_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT     (0U)
#define PMU_CPU4_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_MASK      (0x1U << PMU_CPU4_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT)     /* 0x00000001 */
#define PMU_CPU4_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT     (1U)
#define PMU_CPU4_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU4_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT)     /* 0x00000002 */
#define PMU_CPU4_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT     (3U)
#define PMU_CPU4_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU4_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT)     /* 0x00000008 */
#define PMU_CPU4_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT       (4U)
#define PMU_CPU4_AUTO_PWR_CON_CPU_AUTO_RET_ENA_MASK        (0x1U << PMU_CPU4_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT)       /* 0x00000010 */
#define PMU_CPU4_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT         (6U)
#define PMU_CPU4_AUTO_PWR_CON_CPU_DBGRCV_ENA_MASK          (0x1U << PMU_CPU4_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT)         /* 0x00000040 */
#define PMU_CPU4_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT         (7U)
#define PMU_CPU4_AUTO_PWR_CON_CPU_MEM_LS_ENA_MASK          (0x1U << PMU_CPU4_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT)         /* 0x00000080 */
#define PMU_CPU4_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT       (8U)
#define PMU_CPU4_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_MASK        (0x1U << PMU_CPU4_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT)       /* 0x00000100 */
#define PMU_CPU4_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT    (9U)
#define PMU_CPU4_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_MASK     (0x1U << PMU_CPU4_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT)    /* 0x00000200 */
#define PMU_CPU4_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT (10U)
#define PMU_CPU4_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_MASK (0x1U << PMU_CPU4_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT) /* 0x00000400 */
#define PMU_CPU4_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT (11U)
#define PMU_CPU4_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_MASK (0x1U << PMU_CPU4_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT) /* 0x00000800 */
/* CPU5_AUTO_PWR_CON */
#define PMU_CPU5_AUTO_PWR_CON_OFFSET                       (0x8024U)
#define PMU_CPU5_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT     (0U)
#define PMU_CPU5_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_MASK      (0x1U << PMU_CPU5_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT)     /* 0x00000001 */
#define PMU_CPU5_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT     (1U)
#define PMU_CPU5_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU5_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT)     /* 0x00000002 */
#define PMU_CPU5_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT     (3U)
#define PMU_CPU5_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU5_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT)     /* 0x00000008 */
#define PMU_CPU5_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT       (4U)
#define PMU_CPU5_AUTO_PWR_CON_CPU_AUTO_RET_ENA_MASK        (0x1U << PMU_CPU5_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT)       /* 0x00000010 */
#define PMU_CPU5_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT         (6U)
#define PMU_CPU5_AUTO_PWR_CON_CPU_DBGRCV_ENA_MASK          (0x1U << PMU_CPU5_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT)         /* 0x00000040 */
#define PMU_CPU5_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT         (7U)
#define PMU_CPU5_AUTO_PWR_CON_CPU_MEM_LS_ENA_MASK          (0x1U << PMU_CPU5_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT)         /* 0x00000080 */
#define PMU_CPU5_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT       (8U)
#define PMU_CPU5_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_MASK        (0x1U << PMU_CPU5_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT)       /* 0x00000100 */
#define PMU_CPU5_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT    (9U)
#define PMU_CPU5_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_MASK     (0x1U << PMU_CPU5_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT)    /* 0x00000200 */
#define PMU_CPU5_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT (10U)
#define PMU_CPU5_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_MASK (0x1U << PMU_CPU5_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT) /* 0x00000400 */
#define PMU_CPU5_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT (11U)
#define PMU_CPU5_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_MASK (0x1U << PMU_CPU5_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT) /* 0x00000800 */
/* CPU6_AUTO_PWR_CON */
#define PMU_CPU6_AUTO_PWR_CON_OFFSET                       (0x8028U)
#define PMU_CPU6_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT     (0U)
#define PMU_CPU6_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_MASK      (0x1U << PMU_CPU6_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT)     /* 0x00000001 */
#define PMU_CPU6_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT     (1U)
#define PMU_CPU6_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU6_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT)     /* 0x00000002 */
#define PMU_CPU6_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT     (3U)
#define PMU_CPU6_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU6_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT)     /* 0x00000008 */
#define PMU_CPU6_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT       (4U)
#define PMU_CPU6_AUTO_PWR_CON_CPU_AUTO_RET_ENA_MASK        (0x1U << PMU_CPU6_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT)       /* 0x00000010 */
#define PMU_CPU6_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT         (6U)
#define PMU_CPU6_AUTO_PWR_CON_CPU_DBGRCV_ENA_MASK          (0x1U << PMU_CPU6_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT)         /* 0x00000040 */
#define PMU_CPU6_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT         (7U)
#define PMU_CPU6_AUTO_PWR_CON_CPU_MEM_LS_ENA_MASK          (0x1U << PMU_CPU6_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT)         /* 0x00000080 */
#define PMU_CPU6_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT       (8U)
#define PMU_CPU6_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_MASK        (0x1U << PMU_CPU6_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT)       /* 0x00000100 */
#define PMU_CPU6_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT    (9U)
#define PMU_CPU6_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_MASK     (0x1U << PMU_CPU6_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT)    /* 0x00000200 */
#define PMU_CPU6_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT (10U)
#define PMU_CPU6_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_MASK (0x1U << PMU_CPU6_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT) /* 0x00000400 */
#define PMU_CPU6_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT (11U)
#define PMU_CPU6_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_MASK (0x1U << PMU_CPU6_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT) /* 0x00000800 */
/* CPU7_AUTO_PWR_CON */
#define PMU_CPU7_AUTO_PWR_CON_OFFSET                       (0x802CU)
#define PMU_CPU7_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT     (0U)
#define PMU_CPU7_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_MASK      (0x1U << PMU_CPU7_AUTO_PWR_CON_CPU_AUTO_PWRDN_ENA_SHIFT)     /* 0x00000001 */
#define PMU_CPU7_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT     (1U)
#define PMU_CPU7_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU7_AUTO_PWR_CON_CPU_INT_WAKEUP_ENA_SHIFT)     /* 0x00000002 */
#define PMU_CPU7_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT     (3U)
#define PMU_CPU7_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU7_AUTO_PWR_CON_CPU_SFT_WAKEUP_ENA_SHIFT)     /* 0x00000008 */
#define PMU_CPU7_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT       (4U)
#define PMU_CPU7_AUTO_PWR_CON_CPU_AUTO_RET_ENA_MASK        (0x1U << PMU_CPU7_AUTO_PWR_CON_CPU_AUTO_RET_ENA_SHIFT)       /* 0x00000010 */
#define PMU_CPU7_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT         (6U)
#define PMU_CPU7_AUTO_PWR_CON_CPU_DBGRCV_ENA_MASK          (0x1U << PMU_CPU7_AUTO_PWR_CON_CPU_DBGRCV_ENA_SHIFT)         /* 0x00000040 */
#define PMU_CPU7_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT         (7U)
#define PMU_CPU7_AUTO_PWR_CON_CPU_MEM_LS_ENA_MASK          (0x1U << PMU_CPU7_AUTO_PWR_CON_CPU_MEM_LS_ENA_SHIFT)         /* 0x00000080 */
#define PMU_CPU7_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT       (8U)
#define PMU_CPU7_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_MASK        (0x1U << PMU_CPU7_AUTO_PWR_CON_CPU_AUTO_EMU_ENA_SHIFT)       /* 0x00000100 */
#define PMU_CPU7_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT    (9U)
#define PMU_CPU7_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_MASK     (0x1U << PMU_CPU7_AUTO_PWR_CON_CPU_ONLY_MEMOFF_ENA_SHIFT)    /* 0x00000200 */
#define PMU_CPU7_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT (10U)
#define PMU_CPU7_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_MASK (0x1U << PMU_CPU7_AUTO_PWR_CON_CPU_DBGRCV_NCORERESET_ENA_SHIFT) /* 0x00000400 */
#define PMU_CPU7_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT (11U)
#define PMU_CPU7_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_MASK (0x1U << PMU_CPU7_AUTO_PWR_CON_CPU_DBGRCV_NCPUPORESET_ENA_SHIFT) /* 0x00000800 */
/* CPU0_PWR_SFTCON */
#define PMU_CPU0_PWR_SFTCON_OFFSET                         (0x8030U)
#define PMU_CPU0_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT         (0U)
#define PMU_CPU0_PWR_SFTCON_CPU_PWRDN_SFTENA_MASK          (0x1U << PMU_CPU0_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT)         /* 0x00000001 */
#define PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT      (1U)
#define PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_MASK       (0x1U << PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT)      /* 0x00000002 */
#define PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT       (2U)
#define PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_ON_MASK        (0x1U << PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT)       /* 0x00000004 */
#define PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT      (3U)
#define PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_RET_MASK       (0x1U << PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT)      /* 0x00000008 */
#define PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT   (4U)
#define PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_MASK    (0x1U << PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT)   /* 0x00000010 */
#define PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT   (5U)
#define PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_MASK    (0x1U << PMU_CPU0_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT)   /* 0x00000020 */
#define PMU_CPU0_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT (6U)
#define PMU_CPU0_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_MASK (0x1U << PMU_CPU0_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_CPU0_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT (7U)
#define PMU_CPU0_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_MASK (0x1U << PMU_CPU0_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_CPU0_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT        (8U)
#define PMU_CPU0_PWR_SFTCON_CPU_MEM_LS_SFTENA_MASK         (0x1U << PMU_CPU0_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT)        /* 0x00000100 */
/* CPU1_PWR_SFTCON */
#define PMU_CPU1_PWR_SFTCON_OFFSET                         (0x8034U)
#define PMU_CPU1_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT         (0U)
#define PMU_CPU1_PWR_SFTCON_CPU_PWRDN_SFTENA_MASK          (0x1U << PMU_CPU1_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT)         /* 0x00000001 */
#define PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT      (1U)
#define PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_MASK       (0x1U << PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT)      /* 0x00000002 */
#define PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT       (2U)
#define PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_ON_MASK        (0x1U << PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT)       /* 0x00000004 */
#define PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT      (3U)
#define PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_RET_MASK       (0x1U << PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT)      /* 0x00000008 */
#define PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT   (4U)
#define PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_MASK    (0x1U << PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT)   /* 0x00000010 */
#define PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT   (5U)
#define PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_MASK    (0x1U << PMU_CPU1_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT)   /* 0x00000020 */
#define PMU_CPU1_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT (6U)
#define PMU_CPU1_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_MASK (0x1U << PMU_CPU1_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_CPU1_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT (7U)
#define PMU_CPU1_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_MASK (0x1U << PMU_CPU1_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_CPU1_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT        (8U)
#define PMU_CPU1_PWR_SFTCON_CPU_MEM_LS_SFTENA_MASK         (0x1U << PMU_CPU1_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT)        /* 0x00000100 */
/* CPU2_PWR_SFTCON */
#define PMU_CPU2_PWR_SFTCON_OFFSET                         (0x8038U)
#define PMU_CPU2_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT         (0U)
#define PMU_CPU2_PWR_SFTCON_CPU_PWRDN_SFTENA_MASK          (0x1U << PMU_CPU2_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT)         /* 0x00000001 */
#define PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT      (1U)
#define PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_MASK       (0x1U << PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT)      /* 0x00000002 */
#define PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT       (2U)
#define PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_ON_MASK        (0x1U << PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT)       /* 0x00000004 */
#define PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT      (3U)
#define PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_RET_MASK       (0x1U << PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT)      /* 0x00000008 */
#define PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT   (4U)
#define PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_MASK    (0x1U << PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT)   /* 0x00000010 */
#define PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT   (5U)
#define PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_MASK    (0x1U << PMU_CPU2_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT)   /* 0x00000020 */
#define PMU_CPU2_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT (6U)
#define PMU_CPU2_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_MASK (0x1U << PMU_CPU2_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_CPU2_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT (7U)
#define PMU_CPU2_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_MASK (0x1U << PMU_CPU2_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_CPU2_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT        (8U)
#define PMU_CPU2_PWR_SFTCON_CPU_MEM_LS_SFTENA_MASK         (0x1U << PMU_CPU2_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT)        /* 0x00000100 */
/* CPU3_PWR_SFTCON */
#define PMU_CPU3_PWR_SFTCON_OFFSET                         (0x803CU)
#define PMU_CPU3_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT         (0U)
#define PMU_CPU3_PWR_SFTCON_CPU_PWRDN_SFTENA_MASK          (0x1U << PMU_CPU3_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT)         /* 0x00000001 */
#define PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT      (1U)
#define PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_MASK       (0x1U << PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT)      /* 0x00000002 */
#define PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT       (2U)
#define PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_ON_MASK        (0x1U << PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT)       /* 0x00000004 */
#define PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT      (3U)
#define PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_RET_MASK       (0x1U << PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT)      /* 0x00000008 */
#define PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT   (4U)
#define PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_MASK    (0x1U << PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT)   /* 0x00000010 */
#define PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT   (5U)
#define PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_MASK    (0x1U << PMU_CPU3_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT)   /* 0x00000020 */
#define PMU_CPU3_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT (6U)
#define PMU_CPU3_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_MASK (0x1U << PMU_CPU3_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_CPU3_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT (7U)
#define PMU_CPU3_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_MASK (0x1U << PMU_CPU3_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_CPU3_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT        (8U)
#define PMU_CPU3_PWR_SFTCON_CPU_MEM_LS_SFTENA_MASK         (0x1U << PMU_CPU3_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT)        /* 0x00000100 */
/* CPU4_PWR_SFTCON */
#define PMU_CPU4_PWR_SFTCON_OFFSET                         (0x8040U)
#define PMU_CPU4_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT         (0U)
#define PMU_CPU4_PWR_SFTCON_CPU_PWRDN_SFTENA_MASK          (0x1U << PMU_CPU4_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT)         /* 0x00000001 */
#define PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT      (1U)
#define PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_MASK       (0x1U << PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT)      /* 0x00000002 */
#define PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT       (2U)
#define PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_ON_MASK        (0x1U << PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT)       /* 0x00000004 */
#define PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT      (3U)
#define PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_RET_MASK       (0x1U << PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT)      /* 0x00000008 */
#define PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT   (4U)
#define PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_MASK    (0x1U << PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT)   /* 0x00000010 */
#define PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT   (5U)
#define PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_MASK    (0x1U << PMU_CPU4_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT)   /* 0x00000020 */
#define PMU_CPU4_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT (6U)
#define PMU_CPU4_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_MASK (0x1U << PMU_CPU4_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_CPU4_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT (7U)
#define PMU_CPU4_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_MASK (0x1U << PMU_CPU4_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_CPU4_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT        (8U)
#define PMU_CPU4_PWR_SFTCON_CPU_MEM_LS_SFTENA_MASK         (0x1U << PMU_CPU4_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT)        /* 0x00000100 */
/* CPU5_PWR_SFTCON */
#define PMU_CPU5_PWR_SFTCON_OFFSET                         (0x8044U)
#define PMU_CPU5_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT         (0U)
#define PMU_CPU5_PWR_SFTCON_CPU_PWRDN_SFTENA_MASK          (0x1U << PMU_CPU5_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT)         /* 0x00000001 */
#define PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT      (1U)
#define PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_MASK       (0x1U << PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT)      /* 0x00000002 */
#define PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT       (2U)
#define PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_ON_MASK        (0x1U << PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT)       /* 0x00000004 */
#define PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT      (3U)
#define PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_RET_MASK       (0x1U << PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT)      /* 0x00000008 */
#define PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT   (4U)
#define PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_MASK    (0x1U << PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT)   /* 0x00000010 */
#define PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT   (5U)
#define PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_MASK    (0x1U << PMU_CPU5_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT)   /* 0x00000020 */
#define PMU_CPU5_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT (6U)
#define PMU_CPU5_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_MASK (0x1U << PMU_CPU5_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_CPU5_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT (7U)
#define PMU_CPU5_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_MASK (0x1U << PMU_CPU5_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_CPU5_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT        (8U)
#define PMU_CPU5_PWR_SFTCON_CPU_MEM_LS_SFTENA_MASK         (0x1U << PMU_CPU5_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT)        /* 0x00000100 */
/* CPU6_PWR_SFTCON */
#define PMU_CPU6_PWR_SFTCON_OFFSET                         (0x8048U)
#define PMU_CPU6_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT         (0U)
#define PMU_CPU6_PWR_SFTCON_CPU_PWRDN_SFTENA_MASK          (0x1U << PMU_CPU6_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT)         /* 0x00000001 */
#define PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT      (1U)
#define PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_MASK       (0x1U << PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT)      /* 0x00000002 */
#define PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT       (2U)
#define PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_ON_MASK        (0x1U << PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT)       /* 0x00000004 */
#define PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT      (3U)
#define PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_RET_MASK       (0x1U << PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT)      /* 0x00000008 */
#define PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT   (4U)
#define PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_MASK    (0x1U << PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT)   /* 0x00000010 */
#define PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT   (5U)
#define PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_MASK    (0x1U << PMU_CPU6_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT)   /* 0x00000020 */
#define PMU_CPU6_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT (6U)
#define PMU_CPU6_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_MASK (0x1U << PMU_CPU6_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_CPU6_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT (7U)
#define PMU_CPU6_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_MASK (0x1U << PMU_CPU6_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_CPU6_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT        (8U)
#define PMU_CPU6_PWR_SFTCON_CPU_MEM_LS_SFTENA_MASK         (0x1U << PMU_CPU6_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT)        /* 0x00000100 */
/* CPU7_PWR_SFTCON */
#define PMU_CPU7_PWR_SFTCON_OFFSET                         (0x804CU)
#define PMU_CPU7_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT         (0U)
#define PMU_CPU7_PWR_SFTCON_CPU_PWRDN_SFTENA_MASK          (0x1U << PMU_CPU7_PWR_SFTCON_CPU_PWRDN_SFTENA_SHIFT)         /* 0x00000001 */
#define PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT      (1U)
#define PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_MASK       (0x1U << PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_OFF_SHIFT)      /* 0x00000002 */
#define PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT       (2U)
#define PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_ON_MASK        (0x1U << PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_ON_SHIFT)       /* 0x00000004 */
#define PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT      (3U)
#define PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_RET_MASK       (0x1U << PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_RET_SHIFT)      /* 0x00000008 */
#define PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT   (4U)
#define PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_MASK    (0x1U << PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_EMUOFF_SHIFT)   /* 0x00000010 */
#define PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT   (5U)
#define PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_MASK    (0x1U << PMU_CPU7_PWR_SFTCON_CPU_SFT_PACTIVE_DBGRCV_SHIFT)   /* 0x00000020 */
#define PMU_CPU7_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT (6U)
#define PMU_CPU7_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_MASK (0x1U << PMU_CPU7_PWR_SFTCON_CPU_DBGRCV_NCORERESET_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_CPU7_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT (7U)
#define PMU_CPU7_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_MASK (0x1U << PMU_CPU7_PWR_SFTCON_CPU_DBGRCV_NCPUPORESET_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_CPU7_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT        (8U)
#define PMU_CPU7_PWR_SFTCON_CPU_MEM_LS_SFTENA_MASK         (0x1U << PMU_CPU7_PWR_SFTCON_CPU_MEM_LS_SFTENA_SHIFT)        /* 0x00000100 */
/* CORE0_PWR_CON */
#define PMU_CORE0_PWR_CON_OFFSET                           (0x8050U)
#define PMU_CORE0_PWR_CON_CORE_PWRDN_ENA_SHIFT             (0U)
#define PMU_CORE0_PWR_CON_CORE_PWRDN_ENA_MASK              (0x1U << PMU_CORE0_PWR_CON_CORE_PWRDN_ENA_SHIFT)             /* 0x00000001 */
#define PMU_CORE0_PWR_CON_CORE_PWROFF_ENA_SHIFT            (1U)
#define PMU_CORE0_PWR_CON_CORE_PWROFF_ENA_MASK             (0x1U << PMU_CORE0_PWR_CON_CORE_PWROFF_ENA_SHIFT)            /* 0x00000002 */
#define PMU_CORE0_PWR_CON_CORE_CPU_PWRDN_ENA_SHIFT         (2U)
#define PMU_CORE0_PWR_CON_CORE_CPU_PWRDN_ENA_MASK          (0x1U << PMU_CORE0_PWR_CON_CORE_CPU_PWRDN_ENA_SHIFT)         /* 0x00000004 */
#define PMU_CORE0_PWR_CON_CORE_PWR_CNT_ENA_SHIFT           (3U)
#define PMU_CORE0_PWR_CON_CORE_PWR_CNT_ENA_MASK            (0x1U << PMU_CORE0_PWR_CON_CORE_PWR_CNT_ENA_SHIFT)           /* 0x00000008 */
/* CORE1_PWR_CON */
#define PMU_CORE1_PWR_CON_OFFSET                           (0x8054U)
#define PMU_CORE1_PWR_CON_CORE_PWRDN_ENA_SHIFT             (0U)
#define PMU_CORE1_PWR_CON_CORE_PWRDN_ENA_MASK              (0x1U << PMU_CORE1_PWR_CON_CORE_PWRDN_ENA_SHIFT)             /* 0x00000001 */
#define PMU_CORE1_PWR_CON_CORE_PWROFF_ENA_SHIFT            (1U)
#define PMU_CORE1_PWR_CON_CORE_PWROFF_ENA_MASK             (0x1U << PMU_CORE1_PWR_CON_CORE_PWROFF_ENA_SHIFT)            /* 0x00000002 */
#define PMU_CORE1_PWR_CON_CORE_CPU_PWRDN_ENA_SHIFT         (2U)
#define PMU_CORE1_PWR_CON_CORE_CPU_PWRDN_ENA_MASK          (0x1U << PMU_CORE1_PWR_CON_CORE_CPU_PWRDN_ENA_SHIFT)         /* 0x00000004 */
#define PMU_CORE1_PWR_CON_CORE_PWR_CNT_ENA_SHIFT           (3U)
#define PMU_CORE1_PWR_CON_CORE_PWR_CNT_ENA_MASK            (0x1U << PMU_CORE1_PWR_CON_CORE_PWR_CNT_ENA_SHIFT)           /* 0x00000008 */
/* CORE0_PWR_SFTCON */
#define PMU_CORE0_PWR_SFTCON_OFFSET                        (0x8058U)
#define PMU_CORE0_PWR_SFTCON_CORE_PWRDN_SFTENA_SHIFT       (0U)
#define PMU_CORE0_PWR_SFTCON_CORE_PWRDN_SFTENA_MASK        (0x1U << PMU_CORE0_PWR_SFTCON_CORE_PWRDN_SFTENA_SHIFT)       /* 0x00000001 */
#define PMU_CORE0_PWR_SFTCON_CORE_PWROFF_SFTENA_SHIFT      (1U)
#define PMU_CORE0_PWR_SFTCON_CORE_PWROFF_SFTENA_MASK       (0x1U << PMU_CORE0_PWR_SFTCON_CORE_PWROFF_SFTENA_SHIFT)      /* 0x00000002 */
#define PMU_CORE0_PWR_SFTCON_CORE_CPU_PWRDN_SFTENA_SHIFT   (2U)
#define PMU_CORE0_PWR_SFTCON_CORE_CPU_PWRDN_SFTENA_MASK    (0x1U << PMU_CORE0_PWR_SFTCON_CORE_CPU_PWRDN_SFTENA_SHIFT)   /* 0x00000004 */
#define PMU_CORE0_PWR_SFTCON_CORE_DWN_ACK_CLAMP_ENA_SHIFT  (3U)
#define PMU_CORE0_PWR_SFTCON_CORE_DWN_ACK_CLAMP_ENA_MASK   (0x1U << PMU_CORE0_PWR_SFTCON_CORE_DWN_ACK_CLAMP_ENA_SHIFT)  /* 0x00000008 */
/* CORE1_PWR_SFTCON */
#define PMU_CORE1_PWR_SFTCON_OFFSET                        (0x805CU)
#define PMU_CORE1_PWR_SFTCON_CORE_PWRDN_SFTENA_SHIFT       (0U)
#define PMU_CORE1_PWR_SFTCON_CORE_PWRDN_SFTENA_MASK        (0x1U << PMU_CORE1_PWR_SFTCON_CORE_PWRDN_SFTENA_SHIFT)       /* 0x00000001 */
#define PMU_CORE1_PWR_SFTCON_CORE_PWROFF_SFTENA_SHIFT      (1U)
#define PMU_CORE1_PWR_SFTCON_CORE_PWROFF_SFTENA_MASK       (0x1U << PMU_CORE1_PWR_SFTCON_CORE_PWROFF_SFTENA_SHIFT)      /* 0x00000002 */
#define PMU_CORE1_PWR_SFTCON_CORE_CPU_PWRDN_SFTENA_SHIFT   (2U)
#define PMU_CORE1_PWR_SFTCON_CORE_CPU_PWRDN_SFTENA_MASK    (0x1U << PMU_CORE1_PWR_SFTCON_CORE_CPU_PWRDN_SFTENA_SHIFT)   /* 0x00000004 */
#define PMU_CORE1_PWR_SFTCON_CORE_DWN_ACK_CLAMP_ENA_SHIFT  (3U)
#define PMU_CORE1_PWR_SFTCON_CORE_DWN_ACK_CLAMP_ENA_MASK   (0x1U << PMU_CORE1_PWR_SFTCON_CORE_DWN_ACK_CLAMP_ENA_SHIFT)  /* 0x00000008 */
/* CORE0_AUTO_PWR_CON */
#define PMU_CORE0_AUTO_PWR_CON_OFFSET                      (0x8060U)
#define PMU_CORE0_AUTO_PWR_CON_CORE_LP_EN_SHIFT            (0U)
#define PMU_CORE0_AUTO_PWR_CON_CORE_LP_EN_MASK             (0x1U << PMU_CORE0_AUTO_PWR_CON_CORE_LP_EN_SHIFT)            /* 0x00000001 */
#define PMU_CORE0_AUTO_PWR_CON_CORE_INT_WAKEUP_ENA_SHIFT   (1U)
#define PMU_CORE0_AUTO_PWR_CON_CORE_INT_WAKEUP_ENA_MASK    (0x1U << PMU_CORE0_AUTO_PWR_CON_CORE_INT_WAKEUP_ENA_SHIFT)   /* 0x00000002 */
#define PMU_CORE0_AUTO_PWR_CON_CORE_INT_WAKEUP_SFTENA_SHIFT (3U)
#define PMU_CORE0_AUTO_PWR_CON_CORE_INT_WAKEUP_SFTENA_MASK (0x1U << PMU_CORE0_AUTO_PWR_CON_CORE_INT_WAKEUP_SFTENA_SHIFT) /* 0x00000008 */
/* CORE1_AUTO_PWR_CON */
#define PMU_CORE1_AUTO_PWR_CON_OFFSET                      (0x8064U)
#define PMU_CORE1_AUTO_PWR_CON_CORE_LP_EN_SHIFT            (0U)
#define PMU_CORE1_AUTO_PWR_CON_CORE_LP_EN_MASK             (0x1U << PMU_CORE1_AUTO_PWR_CON_CORE_LP_EN_SHIFT)            /* 0x00000001 */
#define PMU_CORE1_AUTO_PWR_CON_CORE_INT_WAKEUP_ENA_SHIFT   (1U)
#define PMU_CORE1_AUTO_PWR_CON_CORE_INT_WAKEUP_ENA_MASK    (0x1U << PMU_CORE1_AUTO_PWR_CON_CORE_INT_WAKEUP_ENA_SHIFT)   /* 0x00000002 */
#define PMU_CORE1_AUTO_PWR_CON_CORE_INT_WAKEUP_SFTENA_SHIFT (3U)
#define PMU_CORE1_AUTO_PWR_CON_CORE_INT_WAKEUP_SFTENA_MASK (0x1U << PMU_CORE1_AUTO_PWR_CON_CORE_INT_WAKEUP_SFTENA_SHIFT) /* 0x00000008 */
/* CLUSTER_BIU_AUTO_CON */
#define PMU_CLUSTER_BIU_AUTO_CON_OFFSET                    (0x8068U)
#define PMU_CLUSTER_BIU_AUTO_CON_BIU_AUTO_BIGCORE0_ENA_SHIFT (0U)
#define PMU_CLUSTER_BIU_AUTO_CON_BIU_AUTO_BIGCORE0_ENA_MASK (0x1U << PMU_CLUSTER_BIU_AUTO_CON_BIU_AUTO_BIGCORE0_ENA_SHIFT) /* 0x00000001 */
#define PMU_CLUSTER_BIU_AUTO_CON_BIU_AUTO_BIGCORE1_ENA_SHIFT (1U)
#define PMU_CLUSTER_BIU_AUTO_CON_BIU_AUTO_BIGCORE1_ENA_MASK (0x1U << PMU_CLUSTER_BIU_AUTO_CON_BIU_AUTO_BIGCORE1_ENA_SHIFT) /* 0x00000002 */
#define PMU_CLUSTER_BIU_AUTO_CON_BIU_AUTO_DSU_ENA_SHIFT    (2U)
#define PMU_CLUSTER_BIU_AUTO_CON_BIU_AUTO_DSU_ENA_MASK     (0x1U << PMU_CLUSTER_BIU_AUTO_CON_BIU_AUTO_DSU_ENA_SHIFT)    /* 0x00000004 */
#define PMU_CLUSTER_BIU_AUTO_CON_BIU_AUTO_LITDSU_ENA_SHIFT (3U)
#define PMU_CLUSTER_BIU_AUTO_CON_BIU_AUTO_LITDSU_ENA_MASK  (0x1U << PMU_CLUSTER_BIU_AUTO_CON_BIU_AUTO_LITDSU_ENA_SHIFT) /* 0x00000008 */
/* CLUSTER_BIU_IDLE_CON */
#define PMU_CLUSTER_BIU_IDLE_CON_OFFSET                    (0x8070U)
#define PMU_CLUSTER_BIU_IDLE_CON_IDLE_REQ_BIGCORE0_ENA_SHIFT (0U)
#define PMU_CLUSTER_BIU_IDLE_CON_IDLE_REQ_BIGCORE0_ENA_MASK (0x1U << PMU_CLUSTER_BIU_IDLE_CON_IDLE_REQ_BIGCORE0_ENA_SHIFT) /* 0x00000001 */
#define PMU_CLUSTER_BIU_IDLE_CON_IDLE_REQ_BIGCORE1_ENA_SHIFT (2U)
#define PMU_CLUSTER_BIU_IDLE_CON_IDLE_REQ_BIGCORE1_ENA_MASK (0x1U << PMU_CLUSTER_BIU_IDLE_CON_IDLE_REQ_BIGCORE1_ENA_SHIFT) /* 0x00000004 */
#define PMU_CLUSTER_BIU_IDLE_CON_IDLE_REQ_DSU_ENA_SHIFT    (4U)
#define PMU_CLUSTER_BIU_IDLE_CON_IDLE_REQ_DSU_ENA_MASK     (0x1U << PMU_CLUSTER_BIU_IDLE_CON_IDLE_REQ_DSU_ENA_SHIFT)    /* 0x00000010 */
#define PMU_CLUSTER_BIU_IDLE_CON_IDLE_REQ_LITDSU_ENA_SHIFT (5U)
#define PMU_CLUSTER_BIU_IDLE_CON_IDLE_REQ_LITDSU_ENA_MASK  (0x1U << PMU_CLUSTER_BIU_IDLE_CON_IDLE_REQ_LITDSU_ENA_SHIFT) /* 0x00000020 */
#define PMU_CLUSTER_BIU_IDLE_CON_ADB400_CORE_QCH_ENA_SHIFT (6U)
#define PMU_CLUSTER_BIU_IDLE_CON_ADB400_CORE_QCH_ENA_MASK  (0x1U << PMU_CLUSTER_BIU_IDLE_CON_ADB400_CORE_QCH_ENA_SHIFT) /* 0x00000040 */
/* CLUSTER_BIU_IDLE_SFTCON */
#define PMU_CLUSTER_BIU_IDLE_SFTCON_OFFSET                 (0x8074U)
#define PMU_CLUSTER_BIU_IDLE_SFTCON_IDLE_REQ_BIGCORE0_SFTENA_SHIFT (0U)
#define PMU_CLUSTER_BIU_IDLE_SFTCON_IDLE_REQ_BIGCORE0_SFTENA_MASK (0x1U << PMU_CLUSTER_BIU_IDLE_SFTCON_IDLE_REQ_BIGCORE0_SFTENA_SHIFT) /* 0x00000001 */
#define PMU_CLUSTER_BIU_IDLE_SFTCON_IDLE_REQ_BIGCORE1_SFTENA_SHIFT (2U)
#define PMU_CLUSTER_BIU_IDLE_SFTCON_IDLE_REQ_BIGCORE1_SFTENA_MASK (0x1U << PMU_CLUSTER_BIU_IDLE_SFTCON_IDLE_REQ_BIGCORE1_SFTENA_SHIFT) /* 0x00000004 */
#define PMU_CLUSTER_BIU_IDLE_SFTCON_IDLE_REQ_DSU_SFTENA_SHIFT (4U)
#define PMU_CLUSTER_BIU_IDLE_SFTCON_IDLE_REQ_DSU_SFTENA_MASK (0x1U << PMU_CLUSTER_BIU_IDLE_SFTCON_IDLE_REQ_DSU_SFTENA_SHIFT) /* 0x00000010 */
#define PMU_CLUSTER_BIU_IDLE_SFTCON_IDLE_REQ_LITDSU_SFTENA_SHIFT (5U)
#define PMU_CLUSTER_BIU_IDLE_SFTCON_IDLE_REQ_LITDSU_SFTENA_MASK (0x1U << PMU_CLUSTER_BIU_IDLE_SFTCON_IDLE_REQ_LITDSU_SFTENA_SHIFT) /* 0x00000020 */
#define PMU_CLUSTER_BIU_IDLE_SFTCON_ADB400_CORE_QCH_SFTENA_SHIFT (6U)
#define PMU_CLUSTER_BIU_IDLE_SFTCON_ADB400_CORE_QCH_SFTENA_MASK (0x1U << PMU_CLUSTER_BIU_IDLE_SFTCON_ADB400_CORE_QCH_SFTENA_SHIFT) /* 0x00000040 */
/* CLUSTER_BIU_IDLE_ACK_STS */
#define PMU_CLUSTER_BIU_IDLE_ACK_STS_OFFSET                (0x8078U)
#define PMU_CLUSTER_BIU_IDLE_ACK_STS                       (0x0U)
#define PMU_CLUSTER_BIU_IDLE_ACK_STS_IDLE_ACK_BIGCORE0_SHIFT (0U)
#define PMU_CLUSTER_BIU_IDLE_ACK_STS_IDLE_ACK_BIGCORE0_MASK (0x1U << PMU_CLUSTER_BIU_IDLE_ACK_STS_IDLE_ACK_BIGCORE0_SHIFT) /* 0x00000001 */
#define PMU_CLUSTER_BIU_IDLE_ACK_STS_IDLE_ACK_BIGCORE1_SHIFT (1U)
#define PMU_CLUSTER_BIU_IDLE_ACK_STS_IDLE_ACK_BIGCORE1_MASK (0x1U << PMU_CLUSTER_BIU_IDLE_ACK_STS_IDLE_ACK_BIGCORE1_SHIFT) /* 0x00000002 */
#define PMU_CLUSTER_BIU_IDLE_ACK_STS_IDLE_ACK_DSU_SHIFT    (2U)
#define PMU_CLUSTER_BIU_IDLE_ACK_STS_IDLE_ACK_DSU_MASK     (0x1U << PMU_CLUSTER_BIU_IDLE_ACK_STS_IDLE_ACK_DSU_SHIFT)    /* 0x00000004 */
#define PMU_CLUSTER_BIU_IDLE_ACK_STS_IDLE_ACK_LITDSU_SHIFT (3U)
#define PMU_CLUSTER_BIU_IDLE_ACK_STS_IDLE_ACK_LITDSU_MASK  (0x1U << PMU_CLUSTER_BIU_IDLE_ACK_STS_IDLE_ACK_LITDSU_SHIFT) /* 0x00000008 */
#define PMU_CLUSTER_BIU_IDLE_ACK_STS_ADB400_CORE_PACCEPT_SHIFT (4U)
#define PMU_CLUSTER_BIU_IDLE_ACK_STS_ADB400_CORE_PACCEPT_MASK (0x1U << PMU_CLUSTER_BIU_IDLE_ACK_STS_ADB400_CORE_PACCEPT_SHIFT) /* 0x00000010 */
/* CLUSTER_BIU_IDLE_STS */
#define PMU_CLUSTER_BIU_IDLE_STS_OFFSET                    (0x807CU)
#define PMU_CLUSTER_BIU_IDLE_STS                           (0x0U)
#define PMU_CLUSTER_BIU_IDLE_STS_IDLE_BIGCORE0_SHIFT       (0U)
#define PMU_CLUSTER_BIU_IDLE_STS_IDLE_BIGCORE0_MASK        (0x1U << PMU_CLUSTER_BIU_IDLE_STS_IDLE_BIGCORE0_SHIFT)       /* 0x00000001 */
#define PMU_CLUSTER_BIU_IDLE_STS_IDLE_BIGCORE1_SHIFT       (1U)
#define PMU_CLUSTER_BIU_IDLE_STS_IDLE_BIGCORE1_MASK        (0x1U << PMU_CLUSTER_BIU_IDLE_STS_IDLE_BIGCORE1_SHIFT)       /* 0x00000002 */
#define PMU_CLUSTER_BIU_IDLE_STS_IDLE_DSU_SHIFT            (2U)
#define PMU_CLUSTER_BIU_IDLE_STS_IDLE_DSU_MASK             (0x1U << PMU_CLUSTER_BIU_IDLE_STS_IDLE_DSU_SHIFT)            /* 0x00000004 */
#define PMU_CLUSTER_BIU_IDLE_STS_IDLE_LITDSU_SHIFT         (3U)
#define PMU_CLUSTER_BIU_IDLE_STS_IDLE_LITDSU_MASK          (0x1U << PMU_CLUSTER_BIU_IDLE_STS_IDLE_LITDSU_SHIFT)         /* 0x00000008 */
#define PMU_CLUSTER_BIU_IDLE_STS_ADB400_CORE_PACTIVE_SHIFT (4U)
#define PMU_CLUSTER_BIU_IDLE_STS_ADB400_CORE_PACTIVE_MASK  (0x1U << PMU_CLUSTER_BIU_IDLE_STS_ADB400_CORE_PACTIVE_SHIFT) /* 0x00000010 */
/* CLUSTER_STS */
#define PMU_CLUSTER_STS_OFFSET                             (0x8080U)
#define PMU_CLUSTER_STS                                    (0x0U)
#define PMU_CLUSTER_STS_PD_CPU0_DWN_STAT_SHIFT             (0U)
#define PMU_CLUSTER_STS_PD_CPU0_DWN_STAT_MASK              (0x1U << PMU_CLUSTER_STS_PD_CPU0_DWN_STAT_SHIFT)             /* 0x00000001 */
#define PMU_CLUSTER_STS_PD_CPU1_DWN_STAT_SHIFT             (1U)
#define PMU_CLUSTER_STS_PD_CPU1_DWN_STAT_MASK              (0x1U << PMU_CLUSTER_STS_PD_CPU1_DWN_STAT_SHIFT)             /* 0x00000002 */
#define PMU_CLUSTER_STS_PD_CPU2_DWN_STAT_SHIFT             (2U)
#define PMU_CLUSTER_STS_PD_CPU2_DWN_STAT_MASK              (0x1U << PMU_CLUSTER_STS_PD_CPU2_DWN_STAT_SHIFT)             /* 0x00000004 */
#define PMU_CLUSTER_STS_PD_CPU3_DWN_STAT_SHIFT             (3U)
#define PMU_CLUSTER_STS_PD_CPU3_DWN_STAT_MASK              (0x1U << PMU_CLUSTER_STS_PD_CPU3_DWN_STAT_SHIFT)             /* 0x00000008 */
#define PMU_CLUSTER_STS_PD_CPU4_DWN_STAT_SHIFT             (4U)
#define PMU_CLUSTER_STS_PD_CPU4_DWN_STAT_MASK              (0x1U << PMU_CLUSTER_STS_PD_CPU4_DWN_STAT_SHIFT)             /* 0x00000010 */
#define PMU_CLUSTER_STS_PD_CPU5_DWN_STAT_SHIFT             (5U)
#define PMU_CLUSTER_STS_PD_CPU5_DWN_STAT_MASK              (0x1U << PMU_CLUSTER_STS_PD_CPU5_DWN_STAT_SHIFT)             /* 0x00000020 */
#define PMU_CLUSTER_STS_PD_CPU6_DWN_STAT_SHIFT             (6U)
#define PMU_CLUSTER_STS_PD_CPU6_DWN_STAT_MASK              (0x1U << PMU_CLUSTER_STS_PD_CPU6_DWN_STAT_SHIFT)             /* 0x00000040 */
#define PMU_CLUSTER_STS_PD_CPU7_DWN_STAT_SHIFT             (7U)
#define PMU_CLUSTER_STS_PD_CPU7_DWN_STAT_MASK              (0x1U << PMU_CLUSTER_STS_PD_CPU7_DWN_STAT_SHIFT)             /* 0x00000080 */
#define PMU_CLUSTER_STS_PD_CORE0_DWN_STAT_SHIFT            (8U)
#define PMU_CLUSTER_STS_PD_CORE0_DWN_STAT_MASK             (0x1U << PMU_CLUSTER_STS_PD_CORE0_DWN_STAT_SHIFT)            /* 0x00000100 */
#define PMU_CLUSTER_STS_PD_CORE1_DWN_STAT_SHIFT            (9U)
#define PMU_CLUSTER_STS_PD_CORE1_DWN_STAT_MASK             (0x1U << PMU_CLUSTER_STS_PD_CORE1_DWN_STAT_SHIFT)            /* 0x00000200 */
#define PMU_CLUSTER_STS_PD_DSU_DWN_STAT_SHIFT              (10U)
#define PMU_CLUSTER_STS_PD_DSU_DWN_STAT_MASK               (0x1U << PMU_CLUSTER_STS_PD_DSU_DWN_STAT_SHIFT)              /* 0x00000400 */
#define PMU_CLUSTER_STS_CPU0_HANDSHAKE_SHIFT               (11U)
#define PMU_CLUSTER_STS_CPU0_HANDSHAKE_MASK                (0x1U << PMU_CLUSTER_STS_CPU0_HANDSHAKE_SHIFT)               /* 0x00000800 */
#define PMU_CLUSTER_STS_CPU1_HANDSHAKE_SHIFT               (12U)
#define PMU_CLUSTER_STS_CPU1_HANDSHAKE_MASK                (0x1U << PMU_CLUSTER_STS_CPU1_HANDSHAKE_SHIFT)               /* 0x00001000 */
#define PMU_CLUSTER_STS_CPU2_HANDSHAKE_SHIFT               (13U)
#define PMU_CLUSTER_STS_CPU2_HANDSHAKE_MASK                (0x1U << PMU_CLUSTER_STS_CPU2_HANDSHAKE_SHIFT)               /* 0x00002000 */
#define PMU_CLUSTER_STS_CPU3_HANDSHAKE_SHIFT               (14U)
#define PMU_CLUSTER_STS_CPU3_HANDSHAKE_MASK                (0x1U << PMU_CLUSTER_STS_CPU3_HANDSHAKE_SHIFT)               /* 0x00004000 */
#define PMU_CLUSTER_STS_CPU4_HANDSHAKE_SHIFT               (15U)
#define PMU_CLUSTER_STS_CPU4_HANDSHAKE_MASK                (0x1U << PMU_CLUSTER_STS_CPU4_HANDSHAKE_SHIFT)               /* 0x00008000 */
#define PMU_CLUSTER_STS_CPU5_HANDSHAKE_SHIFT               (16U)
#define PMU_CLUSTER_STS_CPU5_HANDSHAKE_MASK                (0x1U << PMU_CLUSTER_STS_CPU5_HANDSHAKE_SHIFT)               /* 0x00010000 */
#define PMU_CLUSTER_STS_CPU6_HANDSHAKE_SHIFT               (17U)
#define PMU_CLUSTER_STS_CPU6_HANDSHAKE_MASK                (0x1U << PMU_CLUSTER_STS_CPU6_HANDSHAKE_SHIFT)               /* 0x00020000 */
#define PMU_CLUSTER_STS_CPU7_HANDSHAKE_SHIFT               (18U)
#define PMU_CLUSTER_STS_CPU7_HANDSHAKE_MASK                (0x1U << PMU_CLUSTER_STS_CPU7_HANDSHAKE_SHIFT)               /* 0x00040000 */
#define PMU_CLUSTER_STS_DSU_HANDSHAKE_SHIFT                (19U)
#define PMU_CLUSTER_STS_DSU_HANDSHAKE_MASK                 (0x1U << PMU_CLUSTER_STS_DSU_HANDSHAKE_SHIFT)                /* 0x00080000 */
#define PMU_CLUSTER_STS_CPU0_STANDBYWFI_SHIFT              (20U)
#define PMU_CLUSTER_STS_CPU0_STANDBYWFI_MASK               (0x1U << PMU_CLUSTER_STS_CPU0_STANDBYWFI_SHIFT)              /* 0x00100000 */
#define PMU_CLUSTER_STS_CPU1_STANDBYWFI_SHIFT              (21U)
#define PMU_CLUSTER_STS_CPU1_STANDBYWFI_MASK               (0x1U << PMU_CLUSTER_STS_CPU1_STANDBYWFI_SHIFT)              /* 0x00200000 */
#define PMU_CLUSTER_STS_CPU2_STANDBYWFI_SHIFT              (22U)
#define PMU_CLUSTER_STS_CPU2_STANDBYWFI_MASK               (0x1U << PMU_CLUSTER_STS_CPU2_STANDBYWFI_SHIFT)              /* 0x00400000 */
#define PMU_CLUSTER_STS_CPU3_STANDBYWFI_SHIFT              (23U)
#define PMU_CLUSTER_STS_CPU3_STANDBYWFI_MASK               (0x1U << PMU_CLUSTER_STS_CPU3_STANDBYWFI_SHIFT)              /* 0x00800000 */
#define PMU_CLUSTER_STS_CPU4_STANDBYWFI_SHIFT              (24U)
#define PMU_CLUSTER_STS_CPU4_STANDBYWFI_MASK               (0x1U << PMU_CLUSTER_STS_CPU4_STANDBYWFI_SHIFT)              /* 0x01000000 */
#define PMU_CLUSTER_STS_CPU5_STANDBYWFI_SHIFT              (25U)
#define PMU_CLUSTER_STS_CPU5_STANDBYWFI_MASK               (0x1U << PMU_CLUSTER_STS_CPU5_STANDBYWFI_SHIFT)              /* 0x02000000 */
#define PMU_CLUSTER_STS_CPU6_STANDBYWFI_SHIFT              (26U)
#define PMU_CLUSTER_STS_CPU6_STANDBYWFI_MASK               (0x1U << PMU_CLUSTER_STS_CPU6_STANDBYWFI_SHIFT)              /* 0x04000000 */
#define PMU_CLUSTER_STS_CPU7_STANDBYWFI_SHIFT              (27U)
#define PMU_CLUSTER_STS_CPU7_STANDBYWFI_MASK               (0x1U << PMU_CLUSTER_STS_CPU7_STANDBYWFI_SHIFT)              /* 0x08000000 */
/* CLUSTER_POWER_STS0 */
#define PMU_CLUSTER_POWER_STS0_OFFSET                      (0x8084U)
#define PMU_CLUSTER_POWER_STS0                             (0x0U)
#define PMU_CLUSTER_POWER_STS0_CPU0_POWER_STATE_SHIFT      (0U)
#define PMU_CLUSTER_POWER_STS0_CPU0_POWER_STATE_MASK       (0x7U << PMU_CLUSTER_POWER_STS0_CPU0_POWER_STATE_SHIFT)      /* 0x00000007 */
#define PMU_CLUSTER_POWER_STS0_CPU1_POWER_STATE_SHIFT      (4U)
#define PMU_CLUSTER_POWER_STS0_CPU1_POWER_STATE_MASK       (0x7U << PMU_CLUSTER_POWER_STS0_CPU1_POWER_STATE_SHIFT)      /* 0x00000070 */
#define PMU_CLUSTER_POWER_STS0_CPU2_POWER_STATE_SHIFT      (8U)
#define PMU_CLUSTER_POWER_STS0_CPU2_POWER_STATE_MASK       (0x7U << PMU_CLUSTER_POWER_STS0_CPU2_POWER_STATE_SHIFT)      /* 0x00000700 */
#define PMU_CLUSTER_POWER_STS0_CPU3_POWER_STATE_SHIFT      (12U)
#define PMU_CLUSTER_POWER_STS0_CPU3_POWER_STATE_MASK       (0x7U << PMU_CLUSTER_POWER_STS0_CPU3_POWER_STATE_SHIFT)      /* 0x00007000 */
#define PMU_CLUSTER_POWER_STS0_CPU4_POWER_STATE_SHIFT      (16U)
#define PMU_CLUSTER_POWER_STS0_CPU4_POWER_STATE_MASK       (0x7U << PMU_CLUSTER_POWER_STS0_CPU4_POWER_STATE_SHIFT)      /* 0x00070000 */
#define PMU_CLUSTER_POWER_STS0_CPU5_POWER_STATE_SHIFT      (20U)
#define PMU_CLUSTER_POWER_STS0_CPU5_POWER_STATE_MASK       (0x7U << PMU_CLUSTER_POWER_STS0_CPU5_POWER_STATE_SHIFT)      /* 0x00700000 */
#define PMU_CLUSTER_POWER_STS0_CPU6_POWER_STATE_SHIFT      (24U)
#define PMU_CLUSTER_POWER_STS0_CPU6_POWER_STATE_MASK       (0x7U << PMU_CLUSTER_POWER_STS0_CPU6_POWER_STATE_SHIFT)      /* 0x07000000 */
#define PMU_CLUSTER_POWER_STS0_CPU7_POWER_STATE_SHIFT      (28U)
#define PMU_CLUSTER_POWER_STS0_CPU7_POWER_STATE_MASK       (0x7U << PMU_CLUSTER_POWER_STS0_CPU7_POWER_STATE_SHIFT)      /* 0x70000000 */
/* CLUSTER_POWER_STS1 */
#define PMU_CLUSTER_POWER_STS1_OFFSET                      (0x8088U)
#define PMU_CLUSTER_POWER_STS1                             (0x0U)
#define PMU_CLUSTER_POWER_STS1_CORE0_POWER_STATE_SHIFT     (0U)
#define PMU_CLUSTER_POWER_STS1_CORE0_POWER_STATE_MASK      (0xFU << PMU_CLUSTER_POWER_STS1_CORE0_POWER_STATE_SHIFT)     /* 0x0000000F */
#define PMU_CLUSTER_POWER_STS1_CORE1_POWER_STATE_SHIFT     (4U)
#define PMU_CLUSTER_POWER_STS1_CORE1_POWER_STATE_MASK      (0xFU << PMU_CLUSTER_POWER_STS1_CORE1_POWER_STATE_SHIFT)     /* 0x000000F0 */
#define PMU_CLUSTER_POWER_STS1_DSU_POWER_STATE_SHIFT       (8U)
#define PMU_CLUSTER_POWER_STS1_DSU_POWER_STATE_MASK        (0xFU << PMU_CLUSTER_POWER_STS1_DSU_POWER_STATE_SHIFT)       /* 0x00000F00 */
/* CLUSTER_PCHANNEL_STS0 */
#define PMU_CLUSTER_PCHANNEL_STS0_OFFSET                   (0x808CU)
#define PMU_CLUSTER_PCHANNEL_STS0                          (0x0U)
#define PMU_CLUSTER_PCHANNEL_STS0_CPU0_PCHANNEL_STATUS_SHIFT (0U)
#define PMU_CLUSTER_PCHANNEL_STS0_CPU0_PCHANNEL_STATUS_MASK (0x3FU << PMU_CLUSTER_PCHANNEL_STS0_CPU0_PCHANNEL_STATUS_SHIFT) /* 0x0000003F */
#define PMU_CLUSTER_PCHANNEL_STS0_CPU1_PCHANNEL_STATUS_SHIFT (8U)
#define PMU_CLUSTER_PCHANNEL_STS0_CPU1_PCHANNEL_STATUS_MASK (0x3FU << PMU_CLUSTER_PCHANNEL_STS0_CPU1_PCHANNEL_STATUS_SHIFT) /* 0x00003F00 */
#define PMU_CLUSTER_PCHANNEL_STS0_CPU2_PCHANNEL_STATUS_SHIFT (16U)
#define PMU_CLUSTER_PCHANNEL_STS0_CPU2_PCHANNEL_STATUS_MASK (0x3FU << PMU_CLUSTER_PCHANNEL_STS0_CPU2_PCHANNEL_STATUS_SHIFT) /* 0x003F0000 */
#define PMU_CLUSTER_PCHANNEL_STS0_CPU3_PCHANNEL_STATUS_SHIFT (24U)
#define PMU_CLUSTER_PCHANNEL_STS0_CPU3_PCHANNEL_STATUS_MASK (0x3FU << PMU_CLUSTER_PCHANNEL_STS0_CPU3_PCHANNEL_STATUS_SHIFT) /* 0x3F000000 */
/* CLUSTER_PCHANNEL_STS1 */
#define PMU_CLUSTER_PCHANNEL_STS1_OFFSET                   (0x8090U)
#define PMU_CLUSTER_PCHANNEL_STS1                          (0x0U)
#define PMU_CLUSTER_PCHANNEL_STS1_CPU4_PCHANNEL_STATUS_SHIFT (0U)
#define PMU_CLUSTER_PCHANNEL_STS1_CPU4_PCHANNEL_STATUS_MASK (0x3FU << PMU_CLUSTER_PCHANNEL_STS1_CPU4_PCHANNEL_STATUS_SHIFT) /* 0x0000003F */
#define PMU_CLUSTER_PCHANNEL_STS1_CPU5_PCHANNEL_STATUS_SHIFT (8U)
#define PMU_CLUSTER_PCHANNEL_STS1_CPU5_PCHANNEL_STATUS_MASK (0x3FU << PMU_CLUSTER_PCHANNEL_STS1_CPU5_PCHANNEL_STATUS_SHIFT) /* 0x00003F00 */
#define PMU_CLUSTER_PCHANNEL_STS1_CPU6_PCHANNEL_STATUS_SHIFT (16U)
#define PMU_CLUSTER_PCHANNEL_STS1_CPU6_PCHANNEL_STATUS_MASK (0x3FU << PMU_CLUSTER_PCHANNEL_STS1_CPU6_PCHANNEL_STATUS_SHIFT) /* 0x003F0000 */
#define PMU_CLUSTER_PCHANNEL_STS1_CPU7_PCHANNEL_STATUS_SHIFT (24U)
#define PMU_CLUSTER_PCHANNEL_STS1_CPU7_PCHANNEL_STATUS_MASK (0x3FU << PMU_CLUSTER_PCHANNEL_STS1_CPU7_PCHANNEL_STATUS_SHIFT) /* 0x3F000000 */
/* CLUSTER_PCHANNEL_STS2 */
#define PMU_CLUSTER_PCHANNEL_STS2_OFFSET                   (0x8094U)
#define PMU_CLUSTER_PCHANNEL_STS2                          (0x0U)
#define PMU_CLUSTER_PCHANNEL_STS2_DSU_PCHANNEL_STATUS_SHIFT (0U)
#define PMU_CLUSTER_PCHANNEL_STS2_DSU_PCHANNEL_STATUS_MASK (0x1FFU << PMU_CLUSTER_PCHANNEL_STS2_DSU_PCHANNEL_STATUS_SHIFT) /* 0x000001FF */
/* CPU_PWR_CHAIN_STABLE_CON */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_OFFSET                (0x8098U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU0_PWRUP_STABLE_ENA_SHIFT (0U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU0_PWRUP_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU0_PWRUP_STABLE_ENA_SHIFT) /* 0x00000001 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU1_PWRUP_STABLE_ENA_SHIFT (1U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU1_PWRUP_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU1_PWRUP_STABLE_ENA_SHIFT) /* 0x00000002 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU2_PWRUP_STABLE_ENA_SHIFT (2U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU2_PWRUP_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU2_PWRUP_STABLE_ENA_SHIFT) /* 0x00000004 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU3_PWRUP_STABLE_ENA_SHIFT (3U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU3_PWRUP_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU3_PWRUP_STABLE_ENA_SHIFT) /* 0x00000008 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU4_PWRUP_STABLE_ENA_SHIFT (4U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU4_PWRUP_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU4_PWRUP_STABLE_ENA_SHIFT) /* 0x00000010 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU5_PWRUP_STABLE_ENA_SHIFT (5U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU5_PWRUP_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU5_PWRUP_STABLE_ENA_SHIFT) /* 0x00000020 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU6_PWRUP_STABLE_ENA_SHIFT (6U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU6_PWRUP_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU6_PWRUP_STABLE_ENA_SHIFT) /* 0x00000040 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU7_PWRUP_STABLE_ENA_SHIFT (7U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU7_PWRUP_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU7_PWRUP_STABLE_ENA_SHIFT) /* 0x00000080 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU0_PWRDN_STABLE_ENA_SHIFT (8U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU0_PWRDN_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU0_PWRDN_STABLE_ENA_SHIFT) /* 0x00000100 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU1_PWRDN_STABLE_ENA_SHIFT (9U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU1_PWRDN_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU1_PWRDN_STABLE_ENA_SHIFT) /* 0x00000200 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU2_PWRDN_STABLE_ENA_SHIFT (10U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU2_PWRDN_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU2_PWRDN_STABLE_ENA_SHIFT) /* 0x00000400 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU3_PWRDN_STABLE_ENA_SHIFT (11U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU3_PWRDN_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU3_PWRDN_STABLE_ENA_SHIFT) /* 0x00000800 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU4_PWRDN_STABLE_ENA_SHIFT (12U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU4_PWRDN_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU4_PWRDN_STABLE_ENA_SHIFT) /* 0x00001000 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU5_PWRDN_STABLE_ENA_SHIFT (13U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU5_PWRDN_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU5_PWRDN_STABLE_ENA_SHIFT) /* 0x00002000 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU6_PWRDN_STABLE_ENA_SHIFT (14U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU6_PWRDN_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU6_PWRDN_STABLE_ENA_SHIFT) /* 0x00004000 */
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU7_PWRDN_STABLE_ENA_SHIFT (15U)
#define PMU_CPU_PWR_CHAIN_STABLE_CON_CPU7_PWRDN_STABLE_ENA_MASK (0x1U << PMU_CPU_PWR_CHAIN_STABLE_CON_CPU7_PWRDN_STABLE_ENA_SHIFT) /* 0x00008000 */
/* DSU_MEM_PWR_CON */
#define PMU_DSU_MEM_PWR_CON_OFFSET                         (0x809CU)
#define PMU_DSU_MEM_PWR_CON_DSU_MEM_SD_ENA_SHIFT           (0U)
#define PMU_DSU_MEM_PWR_CON_DSU_MEM_SD_ENA_MASK            (0xFU << PMU_DSU_MEM_PWR_CON_DSU_MEM_SD_ENA_SHIFT)           /* 0x0000000F */
#define PMU_DSU_MEM_PWR_CON_DSU_MEM_LS_ENA_SHIFT           (4U)
#define PMU_DSU_MEM_PWR_CON_DSU_MEM_LS_ENA_MASK            (0xFU << PMU_DSU_MEM_PWR_CON_DSU_MEM_LS_ENA_SHIFT)           /* 0x000000F0 */
#define PMU_DSU_MEM_PWR_CON_DSU_MEM_SD_SFTENA_SHIFT        (8U)
#define PMU_DSU_MEM_PWR_CON_DSU_MEM_SD_SFTENA_MASK         (0xFU << PMU_DSU_MEM_PWR_CON_DSU_MEM_SD_SFTENA_SHIFT)        /* 0x00000F00 */
#define PMU_DSU_MEM_PWR_CON_DSU_MEM_LS_SFTENA_SHIFT        (12U)
#define PMU_DSU_MEM_PWR_CON_DSU_MEM_LS_SFTENA_MASK         (0xFU << PMU_DSU_MEM_PWR_CON_DSU_MEM_LS_SFTENA_SHIFT)        /* 0x0000F000 */
/* DSU_STABLE_CNT */
#define PMU_DSU_STABLE_CNT_OFFSET                          (0x80B0U)
#define PMU_DSU_STABLE_CNT_DSU_STABLE_CNT_SHIFT            (0U)
#define PMU_DSU_STABLE_CNT_DSU_STABLE_CNT_MASK             (0xFFFFFU << PMU_DSU_STABLE_CNT_DSU_STABLE_CNT_SHIFT)        /* 0x000FFFFF */
/* DSU_PWRUP_CNT */
#define PMU_DSU_PWRUP_CNT_OFFSET                           (0x80B4U)
#define PMU_DSU_PWRUP_CNT_DSU_PWRUP_CNT_SHIFT              (0U)
#define PMU_DSU_PWRUP_CNT_DSU_PWRUP_CNT_MASK               (0xFFFFFU << PMU_DSU_PWRUP_CNT_DSU_PWRUP_CNT_SHIFT)          /* 0x000FFFFF */
/* DSU_PWRDN_CNT */
#define PMU_DSU_PWRDN_CNT_OFFSET                           (0x80B8U)
#define PMU_DSU_PWRDN_CNT_DSU_PWRDN_CNT_SHIFT              (0U)
#define PMU_DSU_PWRDN_CNT_DSU_PWRDN_CNT_MASK               (0xFFFFFU << PMU_DSU_PWRDN_CNT_DSU_PWRDN_CNT_SHIFT)          /* 0x000FFFFF */
/* CORE0_STABLE_CNT */
#define PMU_CORE0_STABLE_CNT_OFFSET                        (0x80BCU)
#define PMU_CORE0_STABLE_CNT_CORE0_STABLE_CNT_SHIFT        (0U)
#define PMU_CORE0_STABLE_CNT_CORE0_STABLE_CNT_MASK         (0xFFFFFU << PMU_CORE0_STABLE_CNT_CORE0_STABLE_CNT_SHIFT)    /* 0x000FFFFF */
/* CORE0_PWRUP_CNT */
#define PMU_CORE0_PWRUP_CNT_OFFSET                         (0x80C0U)
#define PMU_CORE0_PWRUP_CNT_CORE0_PWRUP_CNT_SHIFT          (0U)
#define PMU_CORE0_PWRUP_CNT_CORE0_PWRUP_CNT_MASK           (0xFFFFFU << PMU_CORE0_PWRUP_CNT_CORE0_PWRUP_CNT_SHIFT)      /* 0x000FFFFF */
/* CORE0_PWRDN_CNT */
#define PMU_CORE0_PWRDN_CNT_OFFSET                         (0x80C4U)
#define PMU_CORE0_PWRDN_CNT_CORE0_PWRDN_CNT_SHIFT          (0U)
#define PMU_CORE0_PWRDN_CNT_CORE0_PWRDN_CNT_MASK           (0xFFFFFU << PMU_CORE0_PWRDN_CNT_CORE0_PWRDN_CNT_SHIFT)      /* 0x000FFFFF */
/* CORE1_STABLE_CNT */
#define PMU_CORE1_STABLE_CNT_OFFSET                        (0x80C8U)
#define PMU_CORE1_STABLE_CNT_CORE1_STABLE_CNT_SHIFT        (0U)
#define PMU_CORE1_STABLE_CNT_CORE1_STABLE_CNT_MASK         (0xFFFFFU << PMU_CORE1_STABLE_CNT_CORE1_STABLE_CNT_SHIFT)    /* 0x000FFFFF */
/* CORE1_PWRUP_CNT */
#define PMU_CORE1_PWRUP_CNT_OFFSET                         (0x80CCU)
#define PMU_CORE1_PWRUP_CNT_CORE1_PWRUP_CNT_SHIFT          (0U)
#define PMU_CORE1_PWRUP_CNT_CORE1_PWRUP_CNT_MASK           (0xFFFFFU << PMU_CORE1_PWRUP_CNT_CORE1_PWRUP_CNT_SHIFT)      /* 0x000FFFFF */
/* CORE1_PWRDN_CNT */
#define PMU_CORE1_PWRDN_CNT_OFFSET                         (0x80D0U)
#define PMU_CORE1_PWRDN_CNT_CORE1_PWRDN_CNT_SHIFT          (0U)
#define PMU_CORE1_PWRDN_CNT_CORE1_PWRDN_CNT_MASK           (0xFFFFFU << PMU_CORE1_PWRDN_CNT_CORE1_PWRDN_CNT_SHIFT)      /* 0x000FFFFF */
/* CPU0_DBG_RST_CNT */
#define PMU_CPU0_DBG_RST_CNT_OFFSET                        (0x80D4U)
#define PMU_CPU0_DBG_RST_CNT_CPU0_DBG_RST_CNT_SHIFT        (0U)
#define PMU_CPU0_DBG_RST_CNT_CPU0_DBG_RST_CNT_MASK         (0xFFFFFU << PMU_CPU0_DBG_RST_CNT_CPU0_DBG_RST_CNT_SHIFT)    /* 0x000FFFFF */
/* CPU1_DBG_RST_CNT */
#define PMU_CPU1_DBG_RST_CNT_OFFSET                        (0x80D8U)
#define PMU_CPU1_DBG_RST_CNT_CPU1_DBG_RST_CNT_SHIFT        (0U)
#define PMU_CPU1_DBG_RST_CNT_CPU1_DBG_RST_CNT_MASK         (0xFFFFFU << PMU_CPU1_DBG_RST_CNT_CPU1_DBG_RST_CNT_SHIFT)    /* 0x000FFFFF */
/* CPU2_DBG_RST_CNT */
#define PMU_CPU2_DBG_RST_CNT_OFFSET                        (0x80DCU)
#define PMU_CPU2_DBG_RST_CNT_CPU2_DBG_RST_CNT_SHIFT        (0U)
#define PMU_CPU2_DBG_RST_CNT_CPU2_DBG_RST_CNT_MASK         (0xFFFFFU << PMU_CPU2_DBG_RST_CNT_CPU2_DBG_RST_CNT_SHIFT)    /* 0x000FFFFF */
/* CPU3_DBG_RST_CNT */
#define PMU_CPU3_DBG_RST_CNT_OFFSET                        (0x80E0U)
#define PMU_CPU3_DBG_RST_CNT_CPU3_DBG_RST_CNT_SHIFT        (0U)
#define PMU_CPU3_DBG_RST_CNT_CPU3_DBG_RST_CNT_MASK         (0xFFFFFU << PMU_CPU3_DBG_RST_CNT_CPU3_DBG_RST_CNT_SHIFT)    /* 0x000FFFFF */
/* CPU4_DBG_RST_CNT */
#define PMU_CPU4_DBG_RST_CNT_OFFSET                        (0x80E4U)
#define PMU_CPU4_DBG_RST_CNT_CPU4_DBG_RST_CNT_SHIFT        (0U)
#define PMU_CPU4_DBG_RST_CNT_CPU4_DBG_RST_CNT_MASK         (0xFFFFFU << PMU_CPU4_DBG_RST_CNT_CPU4_DBG_RST_CNT_SHIFT)    /* 0x000FFFFF */
/* CPU5_DBG_RST_CNT */
#define PMU_CPU5_DBG_RST_CNT_OFFSET                        (0x80E8U)
#define PMU_CPU5_DBG_RST_CNT_CPU5_DBG_RST_CNT_SHIFT        (0U)
#define PMU_CPU5_DBG_RST_CNT_CPU5_DBG_RST_CNT_MASK         (0xFFFFFU << PMU_CPU5_DBG_RST_CNT_CPU5_DBG_RST_CNT_SHIFT)    /* 0x000FFFFF */
/* CPU6_DBG_RST_CNT */
#define PMU_CPU6_DBG_RST_CNT_OFFSET                        (0x80ECU)
#define PMU_CPU6_DBG_RST_CNT_CPU6_DBG_RST_CNT_SHIFT        (0U)
#define PMU_CPU6_DBG_RST_CNT_CPU6_DBG_RST_CNT_MASK         (0xFFFFFU << PMU_CPU6_DBG_RST_CNT_CPU6_DBG_RST_CNT_SHIFT)    /* 0x000FFFFF */
/* CPU7_DBG_RST_CNT */
#define PMU_CPU7_DBG_RST_CNT_OFFSET                        (0x80F0U)
#define PMU_CPU7_DBG_RST_CNT_CPU7_DBG_RST_CNT_SHIFT        (0U)
#define PMU_CPU7_DBG_RST_CNT_CPU7_DBG_RST_CNT_MASK         (0xFFFFFU << PMU_CPU7_DBG_RST_CNT_CPU7_DBG_RST_CNT_SHIFT)    /* 0x000FFFFF */
/* BIU_IDLE_CON0 */
#define PMU_BIU_IDLE_CON0_OFFSET                           (0x8100U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_GPU_ENA_SHIFT           (0U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_GPU_ENA_MASK            (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_GPU_ENA_SHIFT)           /* 0x00000001 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_NPUTOP_ENA_SHIFT        (1U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_NPUTOP_ENA_MASK         (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_NPUTOP_ENA_SHIFT)        /* 0x00000002 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_NPU1_ENA_SHIFT          (2U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_NPU1_ENA_MASK           (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_NPU1_ENA_SHIFT)          /* 0x00000004 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_NPU2_ENA_SHIFT          (3U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_NPU2_ENA_MASK           (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_NPU2_ENA_SHIFT)          /* 0x00000008 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VENC0_ENA_SHIFT         (4U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VENC0_ENA_MASK          (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_VENC0_ENA_SHIFT)         /* 0x00000010 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VENC1_ENA_SHIFT         (5U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VENC1_ENA_MASK          (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_VENC1_ENA_SHIFT)         /* 0x00000020 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_RKVDEC0_ENA_SHIFT       (6U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_RKVDEC0_ENA_MASK        (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_RKVDEC0_ENA_SHIFT)       /* 0x00000040 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_RKVDEC1_ENA_SHIFT       (7U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_RKVDEC1_ENA_MASK        (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_RKVDEC1_ENA_SHIFT)       /* 0x00000080 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VDPU_ENA_SHIFT          (8U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VDPU_ENA_MASK           (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_VDPU_ENA_SHIFT)          /* 0x00000100 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_AV1_ENA_SHIFT           (9U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_AV1_ENA_MASK            (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_AV1_ENA_SHIFT)           /* 0x00000200 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VI_ENA_SHIFT            (10U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VI_ENA_MASK             (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_VI_ENA_SHIFT)            /* 0x00000400 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_ISP1_ENA_SHIFT          (11U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_ISP1_ENA_MASK           (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_ISP1_ENA_SHIFT)          /* 0x00000800 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_RGA31_ENA_SHIFT         (12U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_RGA31_ENA_MASK          (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_RGA31_ENA_SHIFT)         /* 0x00001000 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VOP_ENA_SHIFT           (13U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VOP_ENA_MASK            (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_VOP_ENA_SHIFT)           /* 0x00002000 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VOP_CHANNEL_ENA_SHIFT   (14U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VOP_CHANNEL_ENA_MASK    (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_VOP_CHANNEL_ENA_SHIFT)   /* 0x00004000 */
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VO0_ENA_SHIFT           (15U)
#define PMU_BIU_IDLE_CON0_IDLE_REQ_VO0_ENA_MASK            (0x1U << PMU_BIU_IDLE_CON0_IDLE_REQ_VO0_ENA_SHIFT)           /* 0x00008000 */
/* BIU_IDLE_CON1 */
#define PMU_BIU_IDLE_CON1_OFFSET                           (0x8104U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_VO1_ENA_SHIFT           (0U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_VO1_ENA_MASK            (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_VO1_ENA_SHIFT)           /* 0x00000001 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_AUDIO_ENA_SHIFT         (1U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_AUDIO_ENA_MASK          (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_AUDIO_ENA_SHIFT)         /* 0x00000002 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_NVM_ENA_SHIFT           (2U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_NVM_ENA_MASK            (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_NVM_ENA_SHIFT)           /* 0x00000004 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_SDIO_ENA_SHIFT          (3U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_SDIO_ENA_MASK           (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_SDIO_ENA_SHIFT)          /* 0x00000008 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_USB_ENA_SHIFT           (4U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_USB_ENA_MASK            (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_USB_ENA_SHIFT)           /* 0x00000010 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_PHP_ENA_SHIFT           (5U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_PHP_ENA_MASK            (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_PHP_ENA_SHIFT)           /* 0x00000020 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_VO1USBTOP_ENA_SHIFT     (6U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_VO1USBTOP_ENA_MASK      (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_VO1USBTOP_ENA_SHIFT)     /* 0x00000040 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_SECURE_ENA_SHIFT        (7U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_SECURE_ENA_MASK         (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_SECURE_ENA_SHIFT)        /* 0x00000080 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_SECURE_CENTER_CHANNEL_ENA_SHIFT (8U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_SECURE_CENTER_CHANNEL_ENA_MASK (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_SECURE_CENTER_CHANNEL_ENA_SHIFT) /* 0x00000100 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_SECURE_VO1USB_CHANNEL_ENA_SHIFT (9U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_SECURE_VO1USB_CHANNEL_ENA_MASK (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_SECURE_VO1USB_CHANNEL_ENA_SHIFT) /* 0x00000200 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_CENTER_ENA_SHIFT        (10U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_CENTER_ENA_MASK         (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_CENTER_ENA_SHIFT)        /* 0x00000400 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_CENTER_CHANNEL_ENA_SHIFT (11U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_CENTER_CHANNEL_ENA_MASK (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_CENTER_CHANNEL_ENA_SHIFT) /* 0x00000800 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_DDRSCH0_ENA_SHIFT       (12U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_DDRSCH0_ENA_MASK        (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_DDRSCH0_ENA_SHIFT)       /* 0x00001000 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_DDRSCH1_ENA_SHIFT       (13U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_DDRSCH1_ENA_MASK        (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_DDRSCH1_ENA_SHIFT)       /* 0x00002000 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_DDRSCH2_ENA_SHIFT       (14U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_DDRSCH2_ENA_MASK        (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_DDRSCH2_ENA_SHIFT)       /* 0x00004000 */
#define PMU_BIU_IDLE_CON1_IDLE_REQ_DDRSCH3_ENA_SHIFT       (15U)
#define PMU_BIU_IDLE_CON1_IDLE_REQ_DDRSCH3_ENA_MASK        (0x1U << PMU_BIU_IDLE_CON1_IDLE_REQ_DDRSCH3_ENA_SHIFT)       /* 0x00008000 */
/* BIU_IDLE_CON2 */
#define PMU_BIU_IDLE_CON2_OFFSET                           (0x8108U)
#define PMU_BIU_IDLE_CON2_IDLE_REQ_CENTER_DDRSCH_ENA_SHIFT (0U)
#define PMU_BIU_IDLE_CON2_IDLE_REQ_CENTER_DDRSCH_ENA_MASK  (0x1U << PMU_BIU_IDLE_CON2_IDLE_REQ_CENTER_DDRSCH_ENA_SHIFT) /* 0x00000001 */
#define PMU_BIU_IDLE_CON2_IDLE_REQ_BUS_ENA_SHIFT           (1U)
#define PMU_BIU_IDLE_CON2_IDLE_REQ_BUS_ENA_MASK            (0x1U << PMU_BIU_IDLE_CON2_IDLE_REQ_BUS_ENA_SHIFT)           /* 0x00000002 */
#define PMU_BIU_IDLE_CON2_IDLE_REQ_TOP_ENA_SHIFT           (2U)
#define PMU_BIU_IDLE_CON2_IDLE_REQ_TOP_ENA_MASK            (0x1U << PMU_BIU_IDLE_CON2_IDLE_REQ_TOP_ENA_SHIFT)           /* 0x00000004 */
/* BIU_IDLE_SFTCON0 */
#define PMU_BIU_IDLE_SFTCON0_OFFSET                        (0x810CU)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_GPU_SFTENA_SHIFT     (0U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_GPU_SFTENA_MASK      (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_GPU_SFTENA_SHIFT)     /* 0x00000001 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_NPUTOP_SFTENA_SHIFT  (1U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_NPUTOP_SFTENA_MASK   (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_NPUTOP_SFTENA_SHIFT)  /* 0x00000002 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_NPU1_SFTENA_SHIFT    (2U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_NPU1_SFTENA_MASK     (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_NPU1_SFTENA_SHIFT)    /* 0x00000004 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_NPU2_SFTENA_SHIFT    (3U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_NPU2_SFTENA_MASK     (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_NPU2_SFTENA_SHIFT)    /* 0x00000008 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VENC0_SFTENA_SHIFT   (4U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VENC0_SFTENA_MASK    (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VENC0_SFTENA_SHIFT)   /* 0x00000010 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VENC1_SFTENA_SHIFT   (5U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VENC1_SFTENA_MASK    (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VENC1_SFTENA_SHIFT)   /* 0x00000020 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_RKVDEC0_SFTENA_SHIFT (6U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_RKVDEC0_SFTENA_MASK  (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_RKVDEC0_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_RKVDEC1_SFTENA_SHIFT (7U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_RKVDEC1_SFTENA_MASK  (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_RKVDEC1_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VDPU_SFTENA_SHIFT    (8U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VDPU_SFTENA_MASK     (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VDPU_SFTENA_SHIFT)    /* 0x00000100 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_AV1_SFTENA_SHIFT     (9U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_AV1_SFTENA_MASK      (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_AV1_SFTENA_SHIFT)     /* 0x00000200 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VI_SFTENA_SHIFT      (10U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VI_SFTENA_MASK       (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VI_SFTENA_SHIFT)      /* 0x00000400 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_ISP1_SFTENA_SHIFT    (11U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_ISP1_SFTENA_MASK     (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_ISP1_SFTENA_SHIFT)    /* 0x00000800 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_RGA31_SFTENA_SHIFT   (12U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_RGA31_SFTENA_MASK    (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_RGA31_SFTENA_SHIFT)   /* 0x00001000 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VOP_SFTENA_SHIFT     (13U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VOP_SFTENA_MASK      (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VOP_SFTENA_SHIFT)     /* 0x00002000 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VOP_CHANNEL_SFTENA_SHIFT (14U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VOP_CHANNEL_SFTENA_MASK (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VOP_CHANNEL_SFTENA_SHIFT) /* 0x00004000 */
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VO0_SFTENA_SHIFT     (15U)
#define PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VO0_SFTENA_MASK      (0x1U << PMU_BIU_IDLE_SFTCON0_IDLE_REQ_VO0_SFTENA_SHIFT)     /* 0x00008000 */
/* BIU_IDLE_SFTCON1 */
#define PMU_BIU_IDLE_SFTCON1_OFFSET                        (0x8110U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_VO1_SFTENA_SHIFT     (0U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_VO1_SFTENA_MASK      (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_VO1_SFTENA_SHIFT)     /* 0x00000001 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_AUDIO_SFTENA_SHIFT   (1U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_AUDIO_SFTENA_MASK    (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_AUDIO_SFTENA_SHIFT)   /* 0x00000002 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_NVM_SFTENA_SHIFT     (2U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_NVM_SFTENA_MASK      (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_NVM_SFTENA_SHIFT)     /* 0x00000004 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_SDIO_SFTENA_SHIFT    (3U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_SDIO_SFTENA_MASK     (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_SDIO_SFTENA_SHIFT)    /* 0x00000008 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_USB_SFTENA_SHIFT     (4U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_USB_SFTENA_MASK      (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_USB_SFTENA_SHIFT)     /* 0x00000010 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_PHP_SFTENA_SHIFT     (5U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_PHP_SFTENA_MASK      (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_PHP_SFTENA_SHIFT)     /* 0x00000020 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_VO1USBTOP_SFTENA_SHIFT (6U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_VO1USBTOP_SFTENA_MASK (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_VO1USBTOP_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_SECURE_SFTENA_SHIFT  (7U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_SECURE_SFTENA_MASK   (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_SECURE_SFTENA_SHIFT)  /* 0x00000080 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_SECURE_CENTER_CHANNEL_SFTENA_SHIFT (8U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_SECURE_CENTER_CHANNEL_SFTENA_MASK (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_SECURE_CENTER_CHANNEL_SFTENA_SHIFT) /* 0x00000100 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_SECURE_VO1USB_CHANNEL_SFTENA_SHIFT (9U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_SECURE_VO1USB_CHANNEL_SFTENA_MASK (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_SECURE_VO1USB_CHANNEL_SFTENA_SHIFT) /* 0x00000200 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_CENTER_SFTENA_SHIFT  (10U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_CENTER_SFTENA_MASK   (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_CENTER_SFTENA_SHIFT)  /* 0x00000400 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_CENTER_CHANNEL_SFTENA_SHIFT (11U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_CENTER_CHANNEL_SFTENA_MASK (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_CENTER_CHANNEL_SFTENA_SHIFT) /* 0x00000800 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_DDRSCH0_SFTENA_SHIFT (12U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_DDRSCH0_SFTENA_MASK  (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_DDRSCH0_SFTENA_SHIFT) /* 0x00001000 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_DDRSCH1_SFTENA_SHIFT (13U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_DDRSCH1_SFTENA_MASK  (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_DDRSCH1_SFTENA_SHIFT) /* 0x00002000 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_DDRSCH2_SFTENA_SHIFT (14U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_DDRSCH2_SFTENA_MASK  (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_DDRSCH2_SFTENA_SHIFT) /* 0x00004000 */
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_DDRSCH3_SFTENA_SHIFT (15U)
#define PMU_BIU_IDLE_SFTCON1_IDLE_REQ_DDRSCH3_SFTENA_MASK  (0x1U << PMU_BIU_IDLE_SFTCON1_IDLE_REQ_DDRSCH3_SFTENA_SHIFT) /* 0x00008000 */
/* BIU_IDLE_SFTCON2 */
#define PMU_BIU_IDLE_SFTCON2_OFFSET                        (0x8114U)
#define PMU_BIU_IDLE_SFTCON2_IDLE_REQ_CENTER_DDRSCH_SFTENA_SHIFT (0U)
#define PMU_BIU_IDLE_SFTCON2_IDLE_REQ_CENTER_DDRSCH_SFTENA_MASK (0x1U << PMU_BIU_IDLE_SFTCON2_IDLE_REQ_CENTER_DDRSCH_SFTENA_SHIFT) /* 0x00000001 */
#define PMU_BIU_IDLE_SFTCON2_IDLE_REQ_BUS_SFTENA_SHIFT     (1U)
#define PMU_BIU_IDLE_SFTCON2_IDLE_REQ_BUS_SFTENA_MASK      (0x1U << PMU_BIU_IDLE_SFTCON2_IDLE_REQ_BUS_SFTENA_SHIFT)     /* 0x00000002 */
#define PMU_BIU_IDLE_SFTCON2_IDLE_REQ_TOP_SFTENA_SHIFT     (2U)
#define PMU_BIU_IDLE_SFTCON2_IDLE_REQ_TOP_SFTENA_MASK      (0x1U << PMU_BIU_IDLE_SFTCON2_IDLE_REQ_TOP_SFTENA_SHIFT)     /* 0x00000004 */
/* BIU_IDLE_ACK_STS0 */
#define PMU_BIU_IDLE_ACK_STS0_OFFSET                       (0x8118U)
#define PMU_BIU_IDLE_ACK_STS0                              (0x0U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_GPU_SHIFT           (0U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_GPU_MASK            (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_GPU_SHIFT)           /* 0x00000001 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_NPUTOP_SHIFT        (1U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_NPUTOP_MASK         (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_NPUTOP_SHIFT)        /* 0x00000002 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_NPU1_SHIFT          (2U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_NPU1_MASK           (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_NPU1_SHIFT)          /* 0x00000004 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_NPU2_SHIFT          (3U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_NPU2_MASK           (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_NPU2_SHIFT)          /* 0x00000008 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VENC0_SHIFT         (4U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VENC0_MASK          (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VENC0_SHIFT)         /* 0x00000010 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VENC1_SHIFT         (5U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VENC1_MASK          (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VENC1_SHIFT)         /* 0x00000020 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_RKVDEC0_SHIFT       (6U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_RKVDEC0_MASK        (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_RKVDEC0_SHIFT)       /* 0x00000040 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_RKVDEC1_SHIFT       (7U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_RKVDEC1_MASK        (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_RKVDEC1_SHIFT)       /* 0x00000080 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VDPU_SHIFT          (8U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VDPU_MASK           (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VDPU_SHIFT)          /* 0x00000100 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_AV1_SHIFT           (9U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_AV1_MASK            (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_AV1_SHIFT)           /* 0x00000200 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VI_SHIFT            (10U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VI_MASK             (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VI_SHIFT)            /* 0x00000400 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_ISP1_SHIFT          (11U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_ISP1_MASK           (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_ISP1_SHIFT)          /* 0x00000800 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_RGA31_SHIFT         (12U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_RGA31_MASK          (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_RGA31_SHIFT)         /* 0x00001000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VOP_SHIFT           (13U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VOP_MASK            (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VOP_SHIFT)           /* 0x00002000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VOP_CHANNEL_SHIFT   (14U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VOP_CHANNEL_MASK    (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VOP_CHANNEL_SHIFT)   /* 0x00004000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VO0_SHIFT           (15U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VO0_MASK            (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VO0_SHIFT)           /* 0x00008000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VO1_SHIFT           (16U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VO1_MASK            (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VO1_SHIFT)           /* 0x00010000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_AUDIO_SHIFT         (17U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_AUDIO_MASK          (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_AUDIO_SHIFT)         /* 0x00020000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_NVM_SHIFT           (18U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_NVM_MASK            (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_NVM_SHIFT)           /* 0x00040000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_SDIO_SHIFT          (19U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_SDIO_MASK           (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_SDIO_SHIFT)          /* 0x00080000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_USB_SHIFT           (20U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_USB_MASK            (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_USB_SHIFT)           /* 0x00100000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_PHP_SHIFT           (21U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_PHP_MASK            (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_PHP_SHIFT)           /* 0x00200000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VO1USBTOP_SHIFT     (22U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VO1USBTOP_MASK      (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_VO1USBTOP_SHIFT)     /* 0x00400000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_SECURE_SHIFT        (23U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_SECURE_MASK         (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_SECURE_SHIFT)        /* 0x00800000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_SECURE_CENTER_CHANNEL_SHIFT (24U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_SECURE_CENTER_CHANNEL_MASK (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_SECURE_CENTER_CHANNEL_SHIFT) /* 0x01000000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_SECURE_VO1USB_CHANNEL_SHIFT (25U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_SECURE_VO1USB_CHANNEL_MASK (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_SECURE_VO1USB_CHANNEL_SHIFT) /* 0x02000000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_CENTER_SHIFT        (26U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_CENTER_MASK         (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_CENTER_SHIFT)        /* 0x04000000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_CENTER_CHANNEL_SHIFT (27U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_CENTER_CHANNEL_MASK (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_CENTER_CHANNEL_SHIFT) /* 0x08000000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_DDRSCH0_SHIFT       (28U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_DDRSCH0_MASK        (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_DDRSCH0_SHIFT)       /* 0x10000000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_DDRSCH1_SHIFT       (29U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_DDRSCH1_MASK        (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_DDRSCH1_SHIFT)       /* 0x20000000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_DDRSCH2_SHIFT       (30U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_DDRSCH2_MASK        (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_DDRSCH2_SHIFT)       /* 0x40000000 */
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_DDRSCH3_SHIFT       (31U)
#define PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_DDRSCH3_MASK        (0x1U << PMU_BIU_IDLE_ACK_STS0_IDLE_ACK_DDRSCH3_SHIFT)       /* 0x80000000 */
/* BIU_IDLE_ACK_STS1 */
#define PMU_BIU_IDLE_ACK_STS1_OFFSET                       (0x811CU)
#define PMU_BIU_IDLE_ACK_STS1                              (0x0U)
#define PMU_BIU_IDLE_ACK_STS1_IDLE_ACK_CENTER_DDRSCH_SHIFT (0U)
#define PMU_BIU_IDLE_ACK_STS1_IDLE_ACK_CENTER_DDRSCH_MASK  (0x1U << PMU_BIU_IDLE_ACK_STS1_IDLE_ACK_CENTER_DDRSCH_SHIFT) /* 0x00000001 */
#define PMU_BIU_IDLE_ACK_STS1_IDLE_ACK_BUS_SHIFT           (1U)
#define PMU_BIU_IDLE_ACK_STS1_IDLE_ACK_BUS_MASK            (0x1U << PMU_BIU_IDLE_ACK_STS1_IDLE_ACK_BUS_SHIFT)           /* 0x00000002 */
#define PMU_BIU_IDLE_ACK_STS1_IDLE_ACK_TOP_SHIFT           (2U)
#define PMU_BIU_IDLE_ACK_STS1_IDLE_ACK_TOP_MASK            (0x1U << PMU_BIU_IDLE_ACK_STS1_IDLE_ACK_TOP_SHIFT)           /* 0x00000004 */
/* BIU_IDLE_STS0 */
#define PMU_BIU_IDLE_STS0_OFFSET                           (0x8120U)
#define PMU_BIU_IDLE_STS0                                  (0x0U)
#define PMU_BIU_IDLE_STS0_IDLE_GPU_SHIFT                   (0U)
#define PMU_BIU_IDLE_STS0_IDLE_GPU_MASK                    (0x1U << PMU_BIU_IDLE_STS0_IDLE_GPU_SHIFT)                   /* 0x00000001 */
#define PMU_BIU_IDLE_STS0_IDLE_NPUTOP_SHIFT                (1U)
#define PMU_BIU_IDLE_STS0_IDLE_NPUTOP_MASK                 (0x1U << PMU_BIU_IDLE_STS0_IDLE_NPUTOP_SHIFT)                /* 0x00000002 */
#define PMU_BIU_IDLE_STS0_IDLE_NPU1_SHIFT                  (2U)
#define PMU_BIU_IDLE_STS0_IDLE_NPU1_MASK                   (0x1U << PMU_BIU_IDLE_STS0_IDLE_NPU1_SHIFT)                  /* 0x00000004 */
#define PMU_BIU_IDLE_STS0_IDLE_NPU2_SHIFT                  (3U)
#define PMU_BIU_IDLE_STS0_IDLE_NPU2_MASK                   (0x1U << PMU_BIU_IDLE_STS0_IDLE_NPU2_SHIFT)                  /* 0x00000008 */
#define PMU_BIU_IDLE_STS0_IDLE_VENC0_SHIFT                 (4U)
#define PMU_BIU_IDLE_STS0_IDLE_VENC0_MASK                  (0x1U << PMU_BIU_IDLE_STS0_IDLE_VENC0_SHIFT)                 /* 0x00000010 */
#define PMU_BIU_IDLE_STS0_IDLE_VENC1_SHIFT                 (5U)
#define PMU_BIU_IDLE_STS0_IDLE_VENC1_MASK                  (0x1U << PMU_BIU_IDLE_STS0_IDLE_VENC1_SHIFT)                 /* 0x00000020 */
#define PMU_BIU_IDLE_STS0_IDLE_RKVDEC0_SHIFT               (6U)
#define PMU_BIU_IDLE_STS0_IDLE_RKVDEC0_MASK                (0x1U << PMU_BIU_IDLE_STS0_IDLE_RKVDEC0_SHIFT)               /* 0x00000040 */
#define PMU_BIU_IDLE_STS0_IDLE_RKVDEC1_SHIFT               (7U)
#define PMU_BIU_IDLE_STS0_IDLE_RKVDEC1_MASK                (0x1U << PMU_BIU_IDLE_STS0_IDLE_RKVDEC1_SHIFT)               /* 0x00000080 */
#define PMU_BIU_IDLE_STS0_IDLE_VDPU_SHIFT                  (8U)
#define PMU_BIU_IDLE_STS0_IDLE_VDPU_MASK                   (0x1U << PMU_BIU_IDLE_STS0_IDLE_VDPU_SHIFT)                  /* 0x00000100 */
#define PMU_BIU_IDLE_STS0_IDLE_AV1_SHIFT                   (9U)
#define PMU_BIU_IDLE_STS0_IDLE_AV1_MASK                    (0x1U << PMU_BIU_IDLE_STS0_IDLE_AV1_SHIFT)                   /* 0x00000200 */
#define PMU_BIU_IDLE_STS0_IDLE_VI_SHIFT                    (10U)
#define PMU_BIU_IDLE_STS0_IDLE_VI_MASK                     (0x1U << PMU_BIU_IDLE_STS0_IDLE_VI_SHIFT)                    /* 0x00000400 */
#define PMU_BIU_IDLE_STS0_IDLE_ISP1_SHIFT                  (11U)
#define PMU_BIU_IDLE_STS0_IDLE_ISP1_MASK                   (0x1U << PMU_BIU_IDLE_STS0_IDLE_ISP1_SHIFT)                  /* 0x00000800 */
#define PMU_BIU_IDLE_STS0_IDLE_RGA31_SHIFT                 (12U)
#define PMU_BIU_IDLE_STS0_IDLE_RGA31_MASK                  (0x1U << PMU_BIU_IDLE_STS0_IDLE_RGA31_SHIFT)                 /* 0x00001000 */
#define PMU_BIU_IDLE_STS0_IDLE_VOP_SHIFT                   (13U)
#define PMU_BIU_IDLE_STS0_IDLE_VOP_MASK                    (0x1U << PMU_BIU_IDLE_STS0_IDLE_VOP_SHIFT)                   /* 0x00002000 */
#define PMU_BIU_IDLE_STS0_IDLE_VOP_CHANNEL_SHIFT           (14U)
#define PMU_BIU_IDLE_STS0_IDLE_VOP_CHANNEL_MASK            (0x1U << PMU_BIU_IDLE_STS0_IDLE_VOP_CHANNEL_SHIFT)           /* 0x00004000 */
#define PMU_BIU_IDLE_STS0_IDLE_VO0_SHIFT                   (15U)
#define PMU_BIU_IDLE_STS0_IDLE_VO0_MASK                    (0x1U << PMU_BIU_IDLE_STS0_IDLE_VO0_SHIFT)                   /* 0x00008000 */
#define PMU_BIU_IDLE_STS0_IDLE_VO1_SHIFT                   (16U)
#define PMU_BIU_IDLE_STS0_IDLE_VO1_MASK                    (0x1U << PMU_BIU_IDLE_STS0_IDLE_VO1_SHIFT)                   /* 0x00010000 */
#define PMU_BIU_IDLE_STS0_IDLE_AUDIO_SHIFT                 (17U)
#define PMU_BIU_IDLE_STS0_IDLE_AUDIO_MASK                  (0x1U << PMU_BIU_IDLE_STS0_IDLE_AUDIO_SHIFT)                 /* 0x00020000 */
#define PMU_BIU_IDLE_STS0_IDLE_NVM_SHIFT                   (18U)
#define PMU_BIU_IDLE_STS0_IDLE_NVM_MASK                    (0x1U << PMU_BIU_IDLE_STS0_IDLE_NVM_SHIFT)                   /* 0x00040000 */
#define PMU_BIU_IDLE_STS0_IDLE_SDIO_SHIFT                  (19U)
#define PMU_BIU_IDLE_STS0_IDLE_SDIO_MASK                   (0x1U << PMU_BIU_IDLE_STS0_IDLE_SDIO_SHIFT)                  /* 0x00080000 */
#define PMU_BIU_IDLE_STS0_IDLE_USB_SHIFT                   (20U)
#define PMU_BIU_IDLE_STS0_IDLE_USB_MASK                    (0x1U << PMU_BIU_IDLE_STS0_IDLE_USB_SHIFT)                   /* 0x00100000 */
#define PMU_BIU_IDLE_STS0_IDLE_PHP_SHIFT                   (21U)
#define PMU_BIU_IDLE_STS0_IDLE_PHP_MASK                    (0x1U << PMU_BIU_IDLE_STS0_IDLE_PHP_SHIFT)                   /* 0x00200000 */
#define PMU_BIU_IDLE_STS0_IDLE_VO1USBTOP_SHIFT             (22U)
#define PMU_BIU_IDLE_STS0_IDLE_VO1USBTOP_MASK              (0x1U << PMU_BIU_IDLE_STS0_IDLE_VO1USBTOP_SHIFT)             /* 0x00400000 */
#define PMU_BIU_IDLE_STS0_IDLE_SECURE_SHIFT                (23U)
#define PMU_BIU_IDLE_STS0_IDLE_SECURE_MASK                 (0x1U << PMU_BIU_IDLE_STS0_IDLE_SECURE_SHIFT)                /* 0x00800000 */
#define PMU_BIU_IDLE_STS0_IDLE_SECURE_CENTER_CHANNEL_SHIFT (24U)
#define PMU_BIU_IDLE_STS0_IDLE_SECURE_CENTER_CHANNEL_MASK  (0x1U << PMU_BIU_IDLE_STS0_IDLE_SECURE_CENTER_CHANNEL_SHIFT) /* 0x01000000 */
#define PMU_BIU_IDLE_STS0_IDLE_SECURE_VO1USB_CHANNEL_SHIFT (25U)
#define PMU_BIU_IDLE_STS0_IDLE_SECURE_VO1USB_CHANNEL_MASK  (0x1U << PMU_BIU_IDLE_STS0_IDLE_SECURE_VO1USB_CHANNEL_SHIFT) /* 0x02000000 */
#define PMU_BIU_IDLE_STS0_IDLE_CENTER_SHIFT                (26U)
#define PMU_BIU_IDLE_STS0_IDLE_CENTER_MASK                 (0x1U << PMU_BIU_IDLE_STS0_IDLE_CENTER_SHIFT)                /* 0x04000000 */
#define PMU_BIU_IDLE_STS0_IDLE_CENTER_CHANNEL_SHIFT        (27U)
#define PMU_BIU_IDLE_STS0_IDLE_CENTER_CHANNEL_MASK         (0x1U << PMU_BIU_IDLE_STS0_IDLE_CENTER_CHANNEL_SHIFT)        /* 0x08000000 */
#define PMU_BIU_IDLE_STS0_IDLE_DDRSCH0_SHIFT               (28U)
#define PMU_BIU_IDLE_STS0_IDLE_DDRSCH0_MASK                (0x1U << PMU_BIU_IDLE_STS0_IDLE_DDRSCH0_SHIFT)               /* 0x10000000 */
#define PMU_BIU_IDLE_STS0_IDLE_DDRSCH1_SHIFT               (29U)
#define PMU_BIU_IDLE_STS0_IDLE_DDRSCH1_MASK                (0x1U << PMU_BIU_IDLE_STS0_IDLE_DDRSCH1_SHIFT)               /* 0x20000000 */
#define PMU_BIU_IDLE_STS0_IDLE_DDRSCH2_SHIFT               (30U)
#define PMU_BIU_IDLE_STS0_IDLE_DDRSCH2_MASK                (0x1U << PMU_BIU_IDLE_STS0_IDLE_DDRSCH2_SHIFT)               /* 0x40000000 */
#define PMU_BIU_IDLE_STS0_IDLE_DDRSCH3_SHIFT               (31U)
#define PMU_BIU_IDLE_STS0_IDLE_DDRSCH3_MASK                (0x1U << PMU_BIU_IDLE_STS0_IDLE_DDRSCH3_SHIFT)               /* 0x80000000 */
/* BIU_IDLE_STS1 */
#define PMU_BIU_IDLE_STS1_OFFSET                           (0x8124U)
#define PMU_BIU_IDLE_STS1                                  (0x0U)
#define PMU_BIU_IDLE_STS1_IDLE_CENTER_DDRSCH_SHIFT         (0U)
#define PMU_BIU_IDLE_STS1_IDLE_CENTER_DDRSCH_MASK          (0x1U << PMU_BIU_IDLE_STS1_IDLE_CENTER_DDRSCH_SHIFT)         /* 0x00000001 */
#define PMU_BIU_IDLE_STS1_IDLE_BUS_SHIFT                   (1U)
#define PMU_BIU_IDLE_STS1_IDLE_BUS_MASK                    (0x1U << PMU_BIU_IDLE_STS1_IDLE_BUS_SHIFT)                   /* 0x00000002 */
#define PMU_BIU_IDLE_STS1_IDLE_TOP_SHIFT                   (2U)
#define PMU_BIU_IDLE_STS1_IDLE_TOP_MASK                    (0x1U << PMU_BIU_IDLE_STS1_IDLE_TOP_SHIFT)                   /* 0x00000004 */
/* BIU_AUTO_CON0 */
#define PMU_BIU_AUTO_CON0_OFFSET                           (0x8128U)
#define PMU_BIU_AUTO_CON0_BIU_AUTO_GPU_ENA_SHIFT           (0U)
#define PMU_BIU_AUTO_CON0_BIU_AUTO_GPU_ENA_MASK            (0x1U << PMU_BIU_AUTO_CON0_BIU_AUTO_GPU_ENA_SHIFT)           /* 0x00000001 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_NPUTOP_ENA_SHIFT       (1U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_NPUTOP_ENA_MASK        (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_NPUTOP_ENA_SHIFT)       /* 0x00000002 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_NPU1_ENA_SHIFT         (2U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_NPU1_ENA_MASK          (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_NPU1_ENA_SHIFT)         /* 0x00000004 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_NPU2_ENA_SHIFT         (3U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_NPU2_ENA_MASK          (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_NPU2_ENA_SHIFT)         /* 0x00000008 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VENC0_ENA_SHIFT        (4U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VENC0_ENA_MASK         (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_VENC0_ENA_SHIFT)        /* 0x00000010 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VENC1_ENA_SHIFT        (5U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VENC1_ENA_MASK         (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_VENC1_ENA_SHIFT)        /* 0x00000020 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_RKVDEC0_ENA_SHIFT      (6U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_RKVDEC0_ENA_MASK       (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_RKVDEC0_ENA_SHIFT)      /* 0x00000040 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_RKVDEC1_ENA_SHIFT      (7U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_RKVDEC1_ENA_MASK       (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_RKVDEC1_ENA_SHIFT)      /* 0x00000080 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VDPU_ENA_SHIFT         (8U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VDPU_ENA_MASK          (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_VDPU_ENA_SHIFT)         /* 0x00000100 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_AV1_ENA_SHIFT          (9U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_AV1_ENA_MASK           (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_AV1_ENA_SHIFT)          /* 0x00000200 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VI_ENA_SHIFT           (10U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VI_ENA_MASK            (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_VI_ENA_SHIFT)           /* 0x00000400 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_ISP1_ENA_SHIFT         (11U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_ISP1_ENA_MASK          (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_ISP1_ENA_SHIFT)         /* 0x00000800 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_RGA31_ENA_SHIFT        (12U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_RGA31_ENA_MASK         (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_RGA31_ENA_SHIFT)        /* 0x00001000 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VOP_ENA_SHIFT          (13U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VOP_ENA_MASK           (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_VOP_ENA_SHIFT)          /* 0x00002000 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VOP_CHANNEL_ENA_SHIFT  (14U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VOP_CHANNEL_ENA_MASK   (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_VOP_CHANNEL_ENA_SHIFT)  /* 0x00004000 */
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VO0_ENA_SHIFT          (15U)
#define PMU_BIU_AUTO_CON0_IDLE_AUTO_VO0_ENA_MASK           (0x1U << PMU_BIU_AUTO_CON0_IDLE_AUTO_VO0_ENA_SHIFT)          /* 0x00008000 */
/* BIU_AUTO_CON1 */
#define PMU_BIU_AUTO_CON1_OFFSET                           (0x812CU)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_VO1_ENA_SHIFT          (0U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_VO1_ENA_MASK           (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_VO1_ENA_SHIFT)          /* 0x00000001 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_AUDIO_ENA_SHIFT        (1U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_AUDIO_ENA_MASK         (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_AUDIO_ENA_SHIFT)        /* 0x00000002 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_NVM_ENA_SHIFT          (2U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_NVM_ENA_MASK           (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_NVM_ENA_SHIFT)          /* 0x00000004 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_SDIO_ENA_SHIFT         (3U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_SDIO_ENA_MASK          (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_SDIO_ENA_SHIFT)         /* 0x00000008 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_USB_ENA_SHIFT          (4U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_USB_ENA_MASK           (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_USB_ENA_SHIFT)          /* 0x00000010 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_PHP_ENA_SHIFT          (5U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_PHP_ENA_MASK           (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_PHP_ENA_SHIFT)          /* 0x00000020 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_VO1USBTOP_ENA_SHIFT    (6U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_VO1USBTOP_ENA_MASK     (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_VO1USBTOP_ENA_SHIFT)    /* 0x00000040 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_SECURE_ENA_SHIFT       (7U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_SECURE_ENA_MASK        (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_SECURE_ENA_SHIFT)       /* 0x00000080 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_SECURE_CENTER_CHANNEL_ENA_SHIFT (8U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_SECURE_CENTER_CHANNEL_ENA_MASK (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_SECURE_CENTER_CHANNEL_ENA_SHIFT) /* 0x00000100 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_SECURE_VO1USB_CHANNEL_ENA_SHIFT (9U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_SECURE_VO1USB_CHANNEL_ENA_MASK (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_SECURE_VO1USB_CHANNEL_ENA_SHIFT) /* 0x00000200 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_CENTER_ENA_SHIFT       (10U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_CENTER_ENA_MASK        (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_CENTER_ENA_SHIFT)       /* 0x00000400 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_CENTER_CHANNEL_ENA_SHIFT (11U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_CENTER_CHANNEL_ENA_MASK (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_CENTER_CHANNEL_ENA_SHIFT) /* 0x00000800 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_DDRSCH0_ENA_SHIFT      (12U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_DDRSCH0_ENA_MASK       (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_DDRSCH0_ENA_SHIFT)      /* 0x00001000 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_DDRSCH1_ENA_SHIFT      (13U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_DDRSCH1_ENA_MASK       (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_DDRSCH1_ENA_SHIFT)      /* 0x00002000 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_DDRSCH2_ENA_SHIFT      (14U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_DDRSCH2_ENA_MASK       (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_DDRSCH2_ENA_SHIFT)      /* 0x00004000 */
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_DDRSCH3_ENA_SHIFT      (15U)
#define PMU_BIU_AUTO_CON1_IDLE_AUTO_DDRSCH3_ENA_MASK       (0x1U << PMU_BIU_AUTO_CON1_IDLE_AUTO_DDRSCH3_ENA_SHIFT)      /* 0x00008000 */
/* BIU_AUTO_CON2 */
#define PMU_BIU_AUTO_CON2_OFFSET                           (0x8130U)
#define PMU_BIU_AUTO_CON2_IDLE_AUTO_CENTER_DDRSCH_ENA_SHIFT (0U)
#define PMU_BIU_AUTO_CON2_IDLE_AUTO_CENTER_DDRSCH_ENA_MASK (0x1U << PMU_BIU_AUTO_CON2_IDLE_AUTO_CENTER_DDRSCH_ENA_SHIFT) /* 0x00000001 */
#define PMU_BIU_AUTO_CON2_IDLE_AUTO_BUS_ENA_SHIFT          (1U)
#define PMU_BIU_AUTO_CON2_IDLE_AUTO_BUS_ENA_MASK           (0x1U << PMU_BIU_AUTO_CON2_IDLE_AUTO_BUS_ENA_SHIFT)          /* 0x00000002 */
#define PMU_BIU_AUTO_CON2_IDLE_AUTO_TOP_ENA_SHIFT          (2U)
#define PMU_BIU_AUTO_CON2_IDLE_AUTO_TOP_ENA_MASK           (0x1U << PMU_BIU_AUTO_CON2_IDLE_AUTO_TOP_ENA_SHIFT)          /* 0x00000004 */
/* PWR_GATE_CON0 */
#define PMU_PWR_GATE_CON0_OFFSET                           (0x8140U)
#define PMU_PWR_GATE_CON0_PD_GPU_DWN_ENA_SHIFT             (0U)
#define PMU_PWR_GATE_CON0_PD_GPU_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON0_PD_GPU_DWN_ENA_SHIFT)             /* 0x00000001 */
#define PMU_PWR_GATE_CON0_PD_NPU_DWN_ENA_SHIFT             (1U)
#define PMU_PWR_GATE_CON0_PD_NPU_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON0_PD_NPU_DWN_ENA_SHIFT)             /* 0x00000002 */
#define PMU_PWR_GATE_CON0_PD_VCODEC_DWN_ENA_SHIFT          (2U)
#define PMU_PWR_GATE_CON0_PD_VCODEC_DWN_ENA_MASK           (0x1U << PMU_PWR_GATE_CON0_PD_VCODEC_DWN_ENA_SHIFT)          /* 0x00000004 */
#define PMU_PWR_GATE_CON0_PD_NPUTOP_DWN_ENA_SHIFT          (3U)
#define PMU_PWR_GATE_CON0_PD_NPUTOP_DWN_ENA_MASK           (0x1U << PMU_PWR_GATE_CON0_PD_NPUTOP_DWN_ENA_SHIFT)          /* 0x00000008 */
#define PMU_PWR_GATE_CON0_PD_NPU1_DWN_ENA_SHIFT            (4U)
#define PMU_PWR_GATE_CON0_PD_NPU1_DWN_ENA_MASK             (0x1U << PMU_PWR_GATE_CON0_PD_NPU1_DWN_ENA_SHIFT)            /* 0x00000010 */
#define PMU_PWR_GATE_CON0_PD_NPU2_DWN_ENA_SHIFT            (5U)
#define PMU_PWR_GATE_CON0_PD_NPU2_DWN_ENA_MASK             (0x1U << PMU_PWR_GATE_CON0_PD_NPU2_DWN_ENA_SHIFT)            /* 0x00000020 */
#define PMU_PWR_GATE_CON0_PD_VENC0_DWN_ENA_SHIFT           (6U)
#define PMU_PWR_GATE_CON0_PD_VENC0_DWN_ENA_MASK            (0x1U << PMU_PWR_GATE_CON0_PD_VENC0_DWN_ENA_SHIFT)           /* 0x00000040 */
#define PMU_PWR_GATE_CON0_PD_VENC1_DWN_ENA_SHIFT           (7U)
#define PMU_PWR_GATE_CON0_PD_VENC1_DWN_ENA_MASK            (0x1U << PMU_PWR_GATE_CON0_PD_VENC1_DWN_ENA_SHIFT)           /* 0x00000080 */
#define PMU_PWR_GATE_CON0_PD_RKVDEC0_DWN_ENA_SHIFT         (8U)
#define PMU_PWR_GATE_CON0_PD_RKVDEC0_DWN_ENA_MASK          (0x1U << PMU_PWR_GATE_CON0_PD_RKVDEC0_DWN_ENA_SHIFT)         /* 0x00000100 */
#define PMU_PWR_GATE_CON0_PD_RKVDEC1_DWN_ENA_SHIFT         (9U)
#define PMU_PWR_GATE_CON0_PD_RKVDEC1_DWN_ENA_MASK          (0x1U << PMU_PWR_GATE_CON0_PD_RKVDEC1_DWN_ENA_SHIFT)         /* 0x00000200 */
#define PMU_PWR_GATE_CON0_PD_VDPU_DWN_ENA_SHIFT            (10U)
#define PMU_PWR_GATE_CON0_PD_VDPU_DWN_ENA_MASK             (0x1U << PMU_PWR_GATE_CON0_PD_VDPU_DWN_ENA_SHIFT)            /* 0x00000400 */
#define PMU_PWR_GATE_CON0_PD_RGA30_DWN_ENA_SHIFT           (11U)
#define PMU_PWR_GATE_CON0_PD_RGA30_DWN_ENA_MASK            (0x1U << PMU_PWR_GATE_CON0_PD_RGA30_DWN_ENA_SHIFT)           /* 0x00000800 */
#define PMU_PWR_GATE_CON0_PD_AV1_DWN_ENA_SHIFT             (12U)
#define PMU_PWR_GATE_CON0_PD_AV1_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON0_PD_AV1_DWN_ENA_SHIFT)             /* 0x00001000 */
#define PMU_PWR_GATE_CON0_PD_VI_DWN_ENA_SHIFT              (13U)
#define PMU_PWR_GATE_CON0_PD_VI_DWN_ENA_MASK               (0x1U << PMU_PWR_GATE_CON0_PD_VI_DWN_ENA_SHIFT)              /* 0x00002000 */
#define PMU_PWR_GATE_CON0_PD_FEC_DWN_ENA_SHIFT             (14U)
#define PMU_PWR_GATE_CON0_PD_FEC_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON0_PD_FEC_DWN_ENA_SHIFT)             /* 0x00004000 */
#define PMU_PWR_GATE_CON0_PD_ISP1_DWN_ENA_SHIFT            (15U)
#define PMU_PWR_GATE_CON0_PD_ISP1_DWN_ENA_MASK             (0x1U << PMU_PWR_GATE_CON0_PD_ISP1_DWN_ENA_SHIFT)            /* 0x00008000 */
/* PWR_GATE_CON1 */
#define PMU_PWR_GATE_CON1_OFFSET                           (0x8144U)
#define PMU_PWR_GATE_CON1_PD_RGA31_DWN_ENA_SHIFT           (0U)
#define PMU_PWR_GATE_CON1_PD_RGA31_DWN_ENA_MASK            (0x1U << PMU_PWR_GATE_CON1_PD_RGA31_DWN_ENA_SHIFT)           /* 0x00000001 */
#define PMU_PWR_GATE_CON1_PD_VOP_DWN_ENA_SHIFT             (1U)
#define PMU_PWR_GATE_CON1_PD_VOP_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON1_PD_VOP_DWN_ENA_SHIFT)             /* 0x00000002 */
#define PMU_PWR_GATE_CON1_PD_VO0_DWN_ENA_SHIFT             (2U)
#define PMU_PWR_GATE_CON1_PD_VO0_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON1_PD_VO0_DWN_ENA_SHIFT)             /* 0x00000004 */
#define PMU_PWR_GATE_CON1_PD_VO1_DWN_ENA_SHIFT             (3U)
#define PMU_PWR_GATE_CON1_PD_VO1_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON1_PD_VO1_DWN_ENA_SHIFT)             /* 0x00000008 */
#define PMU_PWR_GATE_CON1_PD_AUDIO_DWN_ENA_SHIFT           (4U)
#define PMU_PWR_GATE_CON1_PD_AUDIO_DWN_ENA_MASK            (0x1U << PMU_PWR_GATE_CON1_PD_AUDIO_DWN_ENA_SHIFT)           /* 0x00000010 */
#define PMU_PWR_GATE_CON1_PD_PHP_DWN_ENA_SHIFT             (5U)
#define PMU_PWR_GATE_CON1_PD_PHP_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON1_PD_PHP_DWN_ENA_SHIFT)             /* 0x00000020 */
#define PMU_PWR_GATE_CON1_PD_GMAC_DWN_ENA_SHIFT            (6U)
#define PMU_PWR_GATE_CON1_PD_GMAC_DWN_ENA_MASK             (0x1U << PMU_PWR_GATE_CON1_PD_GMAC_DWN_ENA_SHIFT)            /* 0x00000040 */
#define PMU_PWR_GATE_CON1_PD_PCIE_DWN_ENA_SHIFT            (7U)
#define PMU_PWR_GATE_CON1_PD_PCIE_DWN_ENA_MASK             (0x1U << PMU_PWR_GATE_CON1_PD_PCIE_DWN_ENA_SHIFT)            /* 0x00000080 */
#define PMU_PWR_GATE_CON1_PD_NVM_DWN_ENA_SHIFT             (8U)
#define PMU_PWR_GATE_CON1_PD_NVM_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON1_PD_NVM_DWN_ENA_SHIFT)             /* 0x00000100 */
#define PMU_PWR_GATE_CON1_PD_NVM0_DWN_ENA_SHIFT            (9U)
#define PMU_PWR_GATE_CON1_PD_NVM0_DWN_ENA_MASK             (0x1U << PMU_PWR_GATE_CON1_PD_NVM0_DWN_ENA_SHIFT)            /* 0x00000200 */
#define PMU_PWR_GATE_CON1_PD_SDIO_DWN_ENA_SHIFT            (10U)
#define PMU_PWR_GATE_CON1_PD_SDIO_DWN_ENA_MASK             (0x1U << PMU_PWR_GATE_CON1_PD_SDIO_DWN_ENA_SHIFT)            /* 0x00000400 */
#define PMU_PWR_GATE_CON1_PD_USB_DWN_ENA_SHIFT             (11U)
#define PMU_PWR_GATE_CON1_PD_USB_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON1_PD_USB_DWN_ENA_SHIFT)             /* 0x00000800 */
#define PMU_PWR_GATE_CON1_PD_SECURE_DWN_ENA_SHIFT          (12U)
#define PMU_PWR_GATE_CON1_PD_SECURE_DWN_ENA_MASK           (0x1U << PMU_PWR_GATE_CON1_PD_SECURE_DWN_ENA_SHIFT)          /* 0x00001000 */
#define PMU_PWR_GATE_CON1_PD_SDMMC_DWN_ENA_SHIFT           (13U)
#define PMU_PWR_GATE_CON1_PD_SDMMC_DWN_ENA_MASK            (0x1U << PMU_PWR_GATE_CON1_PD_SDMMC_DWN_ENA_SHIFT)           /* 0x00002000 */
#define PMU_PWR_GATE_CON1_PD_CRYPTO_DWN_ENA_SHIFT          (14U)
#define PMU_PWR_GATE_CON1_PD_CRYPTO_DWN_ENA_MASK           (0x1U << PMU_PWR_GATE_CON1_PD_CRYPTO_DWN_ENA_SHIFT)          /* 0x00004000 */
#define PMU_PWR_GATE_CON1_PD_CENTER_DWN_ENA_SHIFT          (15U)
#define PMU_PWR_GATE_CON1_PD_CENTER_DWN_ENA_MASK           (0x1U << PMU_PWR_GATE_CON1_PD_CENTER_DWN_ENA_SHIFT)          /* 0x00008000 */
/* PWR_GATE_CON2 */
#define PMU_PWR_GATE_CON2_OFFSET                           (0x8148U)
#define PMU_PWR_GATE_CON2_PD_DDR01_DWN_ENA_SHIFT           (0U)
#define PMU_PWR_GATE_CON2_PD_DDR01_DWN_ENA_MASK            (0x1U << PMU_PWR_GATE_CON2_PD_DDR01_DWN_ENA_SHIFT)           /* 0x00000001 */
#define PMU_PWR_GATE_CON2_PD_DDR23_DWN_ENA_SHIFT           (1U)
#define PMU_PWR_GATE_CON2_PD_DDR23_DWN_ENA_MASK            (0x1U << PMU_PWR_GATE_CON2_PD_DDR23_DWN_ENA_SHIFT)           /* 0x00000002 */
/* PWR_GATE_SFTCON0 */
#define PMU_PWR_GATE_SFTCON0_OFFSET                        (0x814CU)
#define PMU_PWR_GATE_SFTCON0_PD_GPU_DWN_SFTENA_SHIFT       (0U)
#define PMU_PWR_GATE_SFTCON0_PD_GPU_DWN_SFTENA_MASK        (0x1U << PMU_PWR_GATE_SFTCON0_PD_GPU_DWN_SFTENA_SHIFT)       /* 0x00000001 */
#define PMU_PWR_GATE_SFTCON0_PD_NPU_DWN_SFTENA_SHIFT       (1U)
#define PMU_PWR_GATE_SFTCON0_PD_NPU_DWN_SFTENA_MASK        (0x1U << PMU_PWR_GATE_SFTCON0_PD_NPU_DWN_SFTENA_SHIFT)       /* 0x00000002 */
#define PMU_PWR_GATE_SFTCON0_PD_VCODEC_DWN_SFTENA_SHIFT    (2U)
#define PMU_PWR_GATE_SFTCON0_PD_VCODEC_DWN_SFTENA_MASK     (0x1U << PMU_PWR_GATE_SFTCON0_PD_VCODEC_DWN_SFTENA_SHIFT)    /* 0x00000004 */
#define PMU_PWR_GATE_SFTCON0_PD_NPUTOP_DWN_SFTENA_SHIFT    (3U)
#define PMU_PWR_GATE_SFTCON0_PD_NPUTOP_DWN_SFTENA_MASK     (0x1U << PMU_PWR_GATE_SFTCON0_PD_NPUTOP_DWN_SFTENA_SHIFT)    /* 0x00000008 */
#define PMU_PWR_GATE_SFTCON0_PD_NPU1_DWN_SFTENA_SHIFT      (4U)
#define PMU_PWR_GATE_SFTCON0_PD_NPU1_DWN_SFTENA_MASK       (0x1U << PMU_PWR_GATE_SFTCON0_PD_NPU1_DWN_SFTENA_SHIFT)      /* 0x00000010 */
#define PMU_PWR_GATE_SFTCON0_PD_NPU2_DWN_SFTENA_SHIFT      (5U)
#define PMU_PWR_GATE_SFTCON0_PD_NPU2_DWN_SFTENA_MASK       (0x1U << PMU_PWR_GATE_SFTCON0_PD_NPU2_DWN_SFTENA_SHIFT)      /* 0x00000020 */
#define PMU_PWR_GATE_SFTCON0_PD_VENC0_DWN_SFTENA_SHIFT     (6U)
#define PMU_PWR_GATE_SFTCON0_PD_VENC0_DWN_SFTENA_MASK      (0x1U << PMU_PWR_GATE_SFTCON0_PD_VENC0_DWN_SFTENA_SHIFT)     /* 0x00000040 */
#define PMU_PWR_GATE_SFTCON0_PD_VENC1_DWN_SFTENA_SHIFT     (7U)
#define PMU_PWR_GATE_SFTCON0_PD_VENC1_DWN_SFTENA_MASK      (0x1U << PMU_PWR_GATE_SFTCON0_PD_VENC1_DWN_SFTENA_SHIFT)     /* 0x00000080 */
#define PMU_PWR_GATE_SFTCON0_PD_RKVDEC0_DWN_SFTENA_SHIFT   (8U)
#define PMU_PWR_GATE_SFTCON0_PD_RKVDEC0_DWN_SFTENA_MASK    (0x1U << PMU_PWR_GATE_SFTCON0_PD_RKVDEC0_DWN_SFTENA_SHIFT)   /* 0x00000100 */
#define PMU_PWR_GATE_SFTCON0_PD_RKVDEC1_DWN_SFTENA_SHIFT   (9U)
#define PMU_PWR_GATE_SFTCON0_PD_RKVDEC1_DWN_SFTENA_MASK    (0x1U << PMU_PWR_GATE_SFTCON0_PD_RKVDEC1_DWN_SFTENA_SHIFT)   /* 0x00000200 */
#define PMU_PWR_GATE_SFTCON0_PD_VDPU_DWN_SFTENA_SHIFT      (10U)
#define PMU_PWR_GATE_SFTCON0_PD_VDPU_DWN_SFTENA_MASK       (0x1U << PMU_PWR_GATE_SFTCON0_PD_VDPU_DWN_SFTENA_SHIFT)      /* 0x00000400 */
#define PMU_PWR_GATE_SFTCON0_PD_RGA30_DWN_SFTENA_SHIFT     (11U)
#define PMU_PWR_GATE_SFTCON0_PD_RGA30_DWN_SFTENA_MASK      (0x1U << PMU_PWR_GATE_SFTCON0_PD_RGA30_DWN_SFTENA_SHIFT)     /* 0x00000800 */
#define PMU_PWR_GATE_SFTCON0_PD_AV1_DWN_SFTENA_SHIFT       (12U)
#define PMU_PWR_GATE_SFTCON0_PD_AV1_DWN_SFTENA_MASK        (0x1U << PMU_PWR_GATE_SFTCON0_PD_AV1_DWN_SFTENA_SHIFT)       /* 0x00001000 */
#define PMU_PWR_GATE_SFTCON0_PD_VI_DWN_SFTENA_SHIFT        (13U)
#define PMU_PWR_GATE_SFTCON0_PD_VI_DWN_SFTENA_MASK         (0x1U << PMU_PWR_GATE_SFTCON0_PD_VI_DWN_SFTENA_SHIFT)        /* 0x00002000 */
#define PMU_PWR_GATE_SFTCON0_PD_FEC_DWN_SFTENA_SHIFT       (14U)
#define PMU_PWR_GATE_SFTCON0_PD_FEC_DWN_SFTENA_MASK        (0x1U << PMU_PWR_GATE_SFTCON0_PD_FEC_DWN_SFTENA_SHIFT)       /* 0x00004000 */
#define PMU_PWR_GATE_SFTCON0_PD_ISP1_DWN_SFTENA_SHIFT      (15U)
#define PMU_PWR_GATE_SFTCON0_PD_ISP1_DWN_SFTENA_MASK       (0x1U << PMU_PWR_GATE_SFTCON0_PD_ISP1_DWN_SFTENA_SHIFT)      /* 0x00008000 */
/* PWR_GATE_SFTCON1 */
#define PMU_PWR_GATE_SFTCON1_OFFSET                        (0x8150U)
#define PMU_PWR_GATE_SFTCON1_PD_RGA31_DWN_SFTENA_SHIFT     (0U)
#define PMU_PWR_GATE_SFTCON1_PD_RGA31_DWN_SFTENA_MASK      (0x1U << PMU_PWR_GATE_SFTCON1_PD_RGA31_DWN_SFTENA_SHIFT)     /* 0x00000001 */
#define PMU_PWR_GATE_SFTCON1_PD_VOP_DWN_SFTENA_SHIFT       (1U)
#define PMU_PWR_GATE_SFTCON1_PD_VOP_DWN_SFTENA_MASK        (0x1U << PMU_PWR_GATE_SFTCON1_PD_VOP_DWN_SFTENA_SHIFT)       /* 0x00000002 */
#define PMU_PWR_GATE_SFTCON1_PD_VO0_DWN_SFTENA_SHIFT       (2U)
#define PMU_PWR_GATE_SFTCON1_PD_VO0_DWN_SFTENA_MASK        (0x1U << PMU_PWR_GATE_SFTCON1_PD_VO0_DWN_SFTENA_SHIFT)       /* 0x00000004 */
#define PMU_PWR_GATE_SFTCON1_PD_VO1_DWN_SFTENA_SHIFT       (3U)
#define PMU_PWR_GATE_SFTCON1_PD_VO1_DWN_SFTENA_MASK        (0x1U << PMU_PWR_GATE_SFTCON1_PD_VO1_DWN_SFTENA_SHIFT)       /* 0x00000008 */
#define PMU_PWR_GATE_SFTCON1_PD_AUDIO_DWN_SFTENA_SHIFT     (4U)
#define PMU_PWR_GATE_SFTCON1_PD_AUDIO_DWN_SFTENA_MASK      (0x1U << PMU_PWR_GATE_SFTCON1_PD_AUDIO_DWN_SFTENA_SHIFT)     /* 0x00000010 */
#define PMU_PWR_GATE_SFTCON1_PD_PHP_DWN_SFTENA_SHIFT       (5U)
#define PMU_PWR_GATE_SFTCON1_PD_PHP_DWN_SFTENA_MASK        (0x1U << PMU_PWR_GATE_SFTCON1_PD_PHP_DWN_SFTENA_SHIFT)       /* 0x00000020 */
#define PMU_PWR_GATE_SFTCON1_PD_GMAC_DWN_SFTENA_SHIFT      (6U)
#define PMU_PWR_GATE_SFTCON1_PD_GMAC_DWN_SFTENA_MASK       (0x1U << PMU_PWR_GATE_SFTCON1_PD_GMAC_DWN_SFTENA_SHIFT)      /* 0x00000040 */
#define PMU_PWR_GATE_SFTCON1_PD_PCIE_DWN_SFTENA_SHIFT      (7U)
#define PMU_PWR_GATE_SFTCON1_PD_PCIE_DWN_SFTENA_MASK       (0x1U << PMU_PWR_GATE_SFTCON1_PD_PCIE_DWN_SFTENA_SHIFT)      /* 0x00000080 */
#define PMU_PWR_GATE_SFTCON1_PD_NVM_DWN_SFTENA_SHIFT       (8U)
#define PMU_PWR_GATE_SFTCON1_PD_NVM_DWN_SFTENA_MASK        (0x1U << PMU_PWR_GATE_SFTCON1_PD_NVM_DWN_SFTENA_SHIFT)       /* 0x00000100 */
#define PMU_PWR_GATE_SFTCON1_PD_NVM0_DWN_SFTENA_SHIFT      (9U)
#define PMU_PWR_GATE_SFTCON1_PD_NVM0_DWN_SFTENA_MASK       (0x1U << PMU_PWR_GATE_SFTCON1_PD_NVM0_DWN_SFTENA_SHIFT)      /* 0x00000200 */
#define PMU_PWR_GATE_SFTCON1_PD_SDIO_DWN_SFTENA_SHIFT      (10U)
#define PMU_PWR_GATE_SFTCON1_PD_SDIO_DWN_SFTENA_MASK       (0x1U << PMU_PWR_GATE_SFTCON1_PD_SDIO_DWN_SFTENA_SHIFT)      /* 0x00000400 */
#define PMU_PWR_GATE_SFTCON1_PD_USB_DWN_SFTENA_SHIFT       (11U)
#define PMU_PWR_GATE_SFTCON1_PD_USB_DWN_SFTENA_MASK        (0x1U << PMU_PWR_GATE_SFTCON1_PD_USB_DWN_SFTENA_SHIFT)       /* 0x00000800 */
#define PMU_PWR_GATE_SFTCON1_PD_SECURE_DWN_SFTENA_SHIFT    (12U)
#define PMU_PWR_GATE_SFTCON1_PD_SECURE_DWN_SFTENA_MASK     (0x1U << PMU_PWR_GATE_SFTCON1_PD_SECURE_DWN_SFTENA_SHIFT)    /* 0x00001000 */
#define PMU_PWR_GATE_SFTCON1_PD_SDMMC_DWN_SFTENA_SHIFT     (13U)
#define PMU_PWR_GATE_SFTCON1_PD_SDMMC_DWN_SFTENA_MASK      (0x1U << PMU_PWR_GATE_SFTCON1_PD_SDMMC_DWN_SFTENA_SHIFT)     /* 0x00002000 */
#define PMU_PWR_GATE_SFTCON1_PD_CRYPTO_DWN_SFTENA_SHIFT    (14U)
#define PMU_PWR_GATE_SFTCON1_PD_CRYPTO_DWN_SFTENA_MASK     (0x1U << PMU_PWR_GATE_SFTCON1_PD_CRYPTO_DWN_SFTENA_SHIFT)    /* 0x00004000 */
#define PMU_PWR_GATE_SFTCON1_PD_CENTER_DWN_SFTENA_SHIFT    (15U)
#define PMU_PWR_GATE_SFTCON1_PD_CENTER_DWN_SFTENA_MASK     (0x1U << PMU_PWR_GATE_SFTCON1_PD_CENTER_DWN_SFTENA_SHIFT)    /* 0x00008000 */
/* PWR_GATE_SFTCON2 */
#define PMU_PWR_GATE_SFTCON2_OFFSET                        (0x8154U)
#define PMU_PWR_GATE_SFTCON2_PD_DDR01_DWN_SFTENA_SHIFT     (0U)
#define PMU_PWR_GATE_SFTCON2_PD_DDR01_DWN_SFTENA_MASK      (0x1U << PMU_PWR_GATE_SFTCON2_PD_DDR01_DWN_SFTENA_SHIFT)     /* 0x00000001 */
#define PMU_PWR_GATE_SFTCON2_PD_DDR23_DWN_SFTENA_SHIFT     (1U)
#define PMU_PWR_GATE_SFTCON2_PD_DDR23_DWN_SFTENA_MASK      (0x1U << PMU_PWR_GATE_SFTCON2_PD_DDR23_DWN_SFTENA_SHIFT)     /* 0x00000002 */
/* VOL_GATE_CON0 */
#define PMU_VOL_GATE_CON0_OFFSET                           (0x8158U)
#define PMU_VOL_GATE_CON0_VD_GPU_OFF_ENA_SHIFT             (0U)
#define PMU_VOL_GATE_CON0_VD_GPU_OFF_ENA_MASK              (0x1U << PMU_VOL_GATE_CON0_VD_GPU_OFF_ENA_SHIFT)             /* 0x00000001 */
#define PMU_VOL_GATE_CON0_VD_NPU_OFF_ENA_SHIFT             (1U)
#define PMU_VOL_GATE_CON0_VD_NPU_OFF_ENA_MASK              (0x1U << PMU_VOL_GATE_CON0_VD_NPU_OFF_ENA_SHIFT)             /* 0x00000002 */
#define PMU_VOL_GATE_CON0_VD_VCODEC_OFF_ENA_SHIFT          (2U)
#define PMU_VOL_GATE_CON0_VD_VCODEC_OFF_ENA_MASK           (0x1U << PMU_VOL_GATE_CON0_VD_VCODEC_OFF_ENA_SHIFT)          /* 0x00000004 */
/* VOL_GATE_CON1 */
#define PMU_VOL_GATE_CON1_OFFSET                           (0x8160U)
#define PMU_VOL_GATE_CON1_VD_DDR01_OFF_ENA_SHIFT           (0U)
#define PMU_VOL_GATE_CON1_VD_DDR01_OFF_ENA_MASK            (0x1U << PMU_VOL_GATE_CON1_VD_DDR01_OFF_ENA_SHIFT)           /* 0x00000001 */
#define PMU_VOL_GATE_CON1_VD_DDR23_OFF_ENA_SHIFT           (1U)
#define PMU_VOL_GATE_CON1_VD_DDR23_OFF_ENA_MASK            (0x1U << PMU_VOL_GATE_CON1_VD_DDR23_OFF_ENA_SHIFT)           /* 0x00000002 */
/* PWR_CHAIN_PWRUP_CON0 */
#define PMU_PWR_CHAIN_PWRUP_CON0_OFFSET                    (0x8164U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_NPUTOP_PWRUP_STABLE_ENA_SHIFT (3U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_NPUTOP_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON0_PD_NPUTOP_PWRUP_STABLE_ENA_SHIFT) /* 0x00000008 */
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_NPU1_PWRUP_STABLE_ENA_SHIFT (4U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_NPU1_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON0_PD_NPU1_PWRUP_STABLE_ENA_SHIFT) /* 0x00000010 */
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_NPU2_PWRUP_STABLE_ENA_SHIFT (5U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_NPU2_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON0_PD_NPU2_PWRUP_STABLE_ENA_SHIFT) /* 0x00000020 */
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_VENC0_PWRUP_STABLE_ENA_SHIFT (6U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_VENC0_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON0_PD_VENC0_PWRUP_STABLE_ENA_SHIFT) /* 0x00000040 */
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_VENC1_PWRUP_STABLE_ENA_SHIFT (7U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_VENC1_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON0_PD_VENC1_PWRUP_STABLE_ENA_SHIFT) /* 0x00000080 */
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_RKVDEC0_PWRUP_STABLE_ENA_SHIFT (8U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_RKVDEC0_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON0_PD_RKVDEC0_PWRUP_STABLE_ENA_SHIFT) /* 0x00000100 */
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_RKVDEC1_PWRUP_STABLE_ENA_SHIFT (9U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_RKVDEC1_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON0_PD_RKVDEC1_PWRUP_STABLE_ENA_SHIFT) /* 0x00000200 */
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_VDPU_PWRUP_STABLE_ENA_SHIFT (10U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_VDPU_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON0_PD_VDPU_PWRUP_STABLE_ENA_SHIFT) /* 0x00000400 */
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_RGA30_PWRUP_STABLE_ENA_SHIFT (11U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_RGA30_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON0_PD_RGA30_PWRUP_STABLE_ENA_SHIFT) /* 0x00000800 */
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_AV1_PWRUP_STABLE_ENA_SHIFT (12U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_AV1_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON0_PD_AV1_PWRUP_STABLE_ENA_SHIFT) /* 0x00001000 */
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_VI_PWRUP_STABLE_ENA_SHIFT (13U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_VI_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON0_PD_VI_PWRUP_STABLE_ENA_SHIFT) /* 0x00002000 */
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_FEC_PWRUP_STABLE_ENA_SHIFT (14U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_FEC_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON0_PD_FEC_PWRUP_STABLE_ENA_SHIFT) /* 0x00004000 */
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_ISP1_PWRUP_STABLE_ENA_SHIFT (15U)
#define PMU_PWR_CHAIN_PWRUP_CON0_PD_ISP1_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON0_PD_ISP1_PWRUP_STABLE_ENA_SHIFT) /* 0x00008000 */
/* PWR_CHAIN_PWRUP_CON1 */
#define PMU_PWR_CHAIN_PWRUP_CON1_OFFSET                    (0x8168U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_RGA31_PWRUP_STABLE_ENA_SHIFT (0U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_RGA31_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_RGA31_PWRUP_STABLE_ENA_SHIFT) /* 0x00000001 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_VOP_PWRUP_STABLE_ENA_SHIFT (1U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_VOP_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_VOP_PWRUP_STABLE_ENA_SHIFT) /* 0x00000002 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_VO0_PWRUP_STABLE_ENA_SHIFT (2U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_VO0_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_VO0_PWRUP_STABLE_ENA_SHIFT) /* 0x00000004 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_VO1_PWRUP_STABLE_ENA_SHIFT (3U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_VO1_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_VO1_PWRUP_STABLE_ENA_SHIFT) /* 0x00000008 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_AUDIO_PWRUP_STABLE_ENA_SHIFT (4U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_AUDIO_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_AUDIO_PWRUP_STABLE_ENA_SHIFT) /* 0x00000010 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_PHP_PWRUP_STABLE_ENA_SHIFT (5U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_PHP_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_PHP_PWRUP_STABLE_ENA_SHIFT) /* 0x00000020 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_GMAC_PWRUP_STABLE_ENA_SHIFT (6U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_GMAC_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_GMAC_PWRUP_STABLE_ENA_SHIFT) /* 0x00000040 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_PCIE_PWRUP_STABLE_ENA_SHIFT (7U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_PCIE_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_PCIE_PWRUP_STABLE_ENA_SHIFT) /* 0x00000080 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_NVM_PWRUP_STABLE_ENA_SHIFT (8U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_NVM_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_NVM_PWRUP_STABLE_ENA_SHIFT) /* 0x00000100 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_NVM0_PWRUP_STABLE_ENA_SHIFT (9U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_NVM0_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_NVM0_PWRUP_STABLE_ENA_SHIFT) /* 0x00000200 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_SDIO_PWRUP_STABLE_ENA_SHIFT (10U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_SDIO_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_SDIO_PWRUP_STABLE_ENA_SHIFT) /* 0x00000400 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_USB_PWRUP_STABLE_ENA_SHIFT (11U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_USB_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_USB_PWRUP_STABLE_ENA_SHIFT) /* 0x00000800 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_SECURE_PWRUP_STABLE_ENA_SHIFT (12U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_SECURE_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_SECURE_PWRUP_STABLE_ENA_SHIFT) /* 0x00001000 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_SDMMC_PWRUP_STABLE_ENA_SHIFT (13U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_SDMMC_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_SDMMC_PWRUP_STABLE_ENA_SHIFT) /* 0x00002000 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_CRYPTO_PWRUP_STABLE_ENA_SHIFT (14U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_CRYPTO_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_CRYPTO_PWRUP_STABLE_ENA_SHIFT) /* 0x00004000 */
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_CENTER_PWRUP_STABLE_ENA_SHIFT (15U)
#define PMU_PWR_CHAIN_PWRUP_CON1_PD_CENTER_PWRUP_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRUP_CON1_PD_CENTER_PWRUP_STABLE_ENA_SHIFT) /* 0x00008000 */
/* PWR_CHAIN_PWRDN_CON0 */
#define PMU_PWR_CHAIN_PWRDN_CON0_OFFSET                    (0x8170U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_NPUTOP_PWRDN_STABLE_ENA_SHIFT (3U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_NPUTOP_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON0_PD_NPUTOP_PWRDN_STABLE_ENA_SHIFT) /* 0x00000008 */
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_NPU1_PWRDN_STABLE_ENA_SHIFT (4U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_NPU1_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON0_PD_NPU1_PWRDN_STABLE_ENA_SHIFT) /* 0x00000010 */
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_NPU2_PWRDN_STABLE_ENA_SHIFT (5U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_NPU2_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON0_PD_NPU2_PWRDN_STABLE_ENA_SHIFT) /* 0x00000020 */
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_VENC0_PWRDN_STABLE_ENA_SHIFT (6U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_VENC0_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON0_PD_VENC0_PWRDN_STABLE_ENA_SHIFT) /* 0x00000040 */
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_VENC1_PWRDN_STABLE_ENA_SHIFT (7U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_VENC1_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON0_PD_VENC1_PWRDN_STABLE_ENA_SHIFT) /* 0x00000080 */
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_RKVDEC0_PWRDN_STABLE_ENA_SHIFT (8U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_RKVDEC0_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON0_PD_RKVDEC0_PWRDN_STABLE_ENA_SHIFT) /* 0x00000100 */
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_RKVDEC1_PWRDN_STABLE_ENA_SHIFT (9U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_RKVDEC1_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON0_PD_RKVDEC1_PWRDN_STABLE_ENA_SHIFT) /* 0x00000200 */
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_VDPU_PWRDN_STABLE_ENA_SHIFT (10U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_VDPU_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON0_PD_VDPU_PWRDN_STABLE_ENA_SHIFT) /* 0x00000400 */
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_RGA30_PWRDN_STABLE_ENA_SHIFT (11U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_RGA30_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON0_PD_RGA30_PWRDN_STABLE_ENA_SHIFT) /* 0x00000800 */
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_AV1_PWRDN_STABLE_ENA_SHIFT (12U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_AV1_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON0_PD_AV1_PWRDN_STABLE_ENA_SHIFT) /* 0x00001000 */
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_VI_PWRDN_STABLE_ENA_SHIFT (13U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_VI_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON0_PD_VI_PWRDN_STABLE_ENA_SHIFT) /* 0x00002000 */
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_FEC_PWRDN_STABLE_ENA_SHIFT (14U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_FEC_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON0_PD_FEC_PWRDN_STABLE_ENA_SHIFT) /* 0x00004000 */
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_ISP1_PWRDN_STABLE_ENA_SHIFT (15U)
#define PMU_PWR_CHAIN_PWRDN_CON0_PD_ISP1_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON0_PD_ISP1_PWRDN_STABLE_ENA_SHIFT) /* 0x00008000 */
/* PWR_CHAIN_PWRDN_CON1 */
#define PMU_PWR_CHAIN_PWRDN_CON1_OFFSET                    (0x8174U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_RGA31_PWRDN_STABLE_ENA_SHIFT (0U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_RGA31_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_RGA31_PWRDN_STABLE_ENA_SHIFT) /* 0x00000001 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_VOP_PWRDN_STABLE_ENA_SHIFT (1U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_VOP_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_VOP_PWRDN_STABLE_ENA_SHIFT) /* 0x00000002 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_VO0_PWRDN_STABLE_ENA_SHIFT (2U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_VO0_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_VO0_PWRDN_STABLE_ENA_SHIFT) /* 0x00000004 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_VO1_PWRDN_STABLE_ENA_SHIFT (3U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_VO1_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_VO1_PWRDN_STABLE_ENA_SHIFT) /* 0x00000008 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_AUDIO_PWRDN_STABLE_ENA_SHIFT (4U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_AUDIO_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_AUDIO_PWRDN_STABLE_ENA_SHIFT) /* 0x00000010 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_PHP_PWRDN_STABLE_ENA_SHIFT (5U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_PHP_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_PHP_PWRDN_STABLE_ENA_SHIFT) /* 0x00000020 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_GMAC_PWRDN_STABLE_ENA_SHIFT (6U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_GMAC_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_GMAC_PWRDN_STABLE_ENA_SHIFT) /* 0x00000040 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_PCIE_PWRDN_STABLE_ENA_SHIFT (7U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_PCIE_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_PCIE_PWRDN_STABLE_ENA_SHIFT) /* 0x00000080 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_NVM_PWRDN_STABLE_ENA_SHIFT (8U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_NVM_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_NVM_PWRDN_STABLE_ENA_SHIFT) /* 0x00000100 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_NVM0_PWRDN_STABLE_ENA_SHIFT (9U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_NVM0_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_NVM0_PWRDN_STABLE_ENA_SHIFT) /* 0x00000200 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_SDIO_PWRDN_STABLE_ENA_SHIFT (10U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_SDIO_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_SDIO_PWRDN_STABLE_ENA_SHIFT) /* 0x00000400 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_USB_PWRDN_STABLE_ENA_SHIFT (11U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_USB_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_USB_PWRDN_STABLE_ENA_SHIFT) /* 0x00000800 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_SECURE_PWRDN_STABLE_ENA_SHIFT (12U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_SECURE_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_SECURE_PWRDN_STABLE_ENA_SHIFT) /* 0x00001000 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_SDMMC_PWRDN_STABLE_ENA_SHIFT (13U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_SDMMC_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_SDMMC_PWRDN_STABLE_ENA_SHIFT) /* 0x00002000 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_CRYPTO_PWRDN_STABLE_ENA_SHIFT (14U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_CRYPTO_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_CRYPTO_PWRDN_STABLE_ENA_SHIFT) /* 0x00004000 */
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_CENTER_PWRDN_STABLE_ENA_SHIFT (15U)
#define PMU_PWR_CHAIN_PWRDN_CON1_PD_CENTER_PWRDN_STABLE_ENA_MASK (0x1U << PMU_PWR_CHAIN_PWRDN_CON1_PD_CENTER_PWRDN_STABLE_ENA_SHIFT) /* 0x00008000 */
/* PWR_STABLE_CNT */
#define PMU_PWR_STABLE_CNT_OFFSET                          (0x817CU)
#define PMU_PWR_STABLE_CNT_PWRUP_STABLE_CNT_SHIFT          (0U)
#define PMU_PWR_STABLE_CNT_PWRUP_STABLE_CNT_MASK           (0x1FU << PMU_PWR_STABLE_CNT_PWRUP_STABLE_CNT_SHIFT)         /* 0x0000001F */
#define PMU_PWR_STABLE_CNT_PWRDN_STABLE_CNT_SHIFT          (16U)
#define PMU_PWR_STABLE_CNT_PWRDN_STABLE_CNT_MASK           (0x1FU << PMU_PWR_STABLE_CNT_PWRDN_STABLE_CNT_SHIFT)         /* 0x001F0000 */
/* PWR_GATE_STS0 */
#define PMU_PWR_GATE_STS0_OFFSET                           (0x8180U)
#define PMU_PWR_GATE_STS0                                  (0xFFFFFFU)
#define PMU_PWR_GATE_STS0_PD_GPU_DWN_STAT_SHIFT            (0U)
#define PMU_PWR_GATE_STS0_PD_GPU_DWN_STAT_MASK             (0x1U << PMU_PWR_GATE_STS0_PD_GPU_DWN_STAT_SHIFT)            /* 0x00000001 */
#define PMU_PWR_GATE_STS0_PD_NPU_DWN_STAT_SHIFT            (1U)
#define PMU_PWR_GATE_STS0_PD_NPU_DWN_STAT_MASK             (0x1U << PMU_PWR_GATE_STS0_PD_NPU_DWN_STAT_SHIFT)            /* 0x00000002 */
#define PMU_PWR_GATE_STS0_PD_VCODEC_DWN_STAT_SHIFT         (2U)
#define PMU_PWR_GATE_STS0_PD_VCODEC_DWN_STAT_MASK          (0x1U << PMU_PWR_GATE_STS0_PD_VCODEC_DWN_STAT_SHIFT)         /* 0x00000004 */
#define PMU_PWR_GATE_STS0_PD_NPUTOP_DWN_STAT_SHIFT         (3U)
#define PMU_PWR_GATE_STS0_PD_NPUTOP_DWN_STAT_MASK          (0x1U << PMU_PWR_GATE_STS0_PD_NPUTOP_DWN_STAT_SHIFT)         /* 0x00000008 */
#define PMU_PWR_GATE_STS0_PD_NPU1_DWN_STAT_SHIFT           (4U)
#define PMU_PWR_GATE_STS0_PD_NPU1_DWN_STAT_MASK            (0x1U << PMU_PWR_GATE_STS0_PD_NPU1_DWN_STAT_SHIFT)           /* 0x00000010 */
#define PMU_PWR_GATE_STS0_PD_NPU2_DWN_STAT_SHIFT           (5U)
#define PMU_PWR_GATE_STS0_PD_NPU2_DWN_STAT_MASK            (0x1U << PMU_PWR_GATE_STS0_PD_NPU2_DWN_STAT_SHIFT)           /* 0x00000020 */
#define PMU_PWR_GATE_STS0_PD_VENC0_DWN_STAT_SHIFT          (6U)
#define PMU_PWR_GATE_STS0_PD_VENC0_DWN_STAT_MASK           (0x1U << PMU_PWR_GATE_STS0_PD_VENC0_DWN_STAT_SHIFT)          /* 0x00000040 */
#define PMU_PWR_GATE_STS0_PD_VENC1_DWN_STAT_SHIFT          (7U)
#define PMU_PWR_GATE_STS0_PD_VENC1_DWN_STAT_MASK           (0x1U << PMU_PWR_GATE_STS0_PD_VENC1_DWN_STAT_SHIFT)          /* 0x00000080 */
#define PMU_PWR_GATE_STS0_PD_RKVDEC0_DWN_STAT_SHIFT        (8U)
#define PMU_PWR_GATE_STS0_PD_RKVDEC0_DWN_STAT_MASK         (0x1U << PMU_PWR_GATE_STS0_PD_RKVDEC0_DWN_STAT_SHIFT)        /* 0x00000100 */
#define PMU_PWR_GATE_STS0_PD_RKVDEC1_DWN_STAT_SHIFT        (9U)
#define PMU_PWR_GATE_STS0_PD_RKVDEC1_DWN_STAT_MASK         (0x1U << PMU_PWR_GATE_STS0_PD_RKVDEC1_DWN_STAT_SHIFT)        /* 0x00000200 */
#define PMU_PWR_GATE_STS0_PD_VDPU_DWN_STAT_SHIFT           (10U)
#define PMU_PWR_GATE_STS0_PD_VDPU_DWN_STAT_MASK            (0x1U << PMU_PWR_GATE_STS0_PD_VDPU_DWN_STAT_SHIFT)           /* 0x00000400 */
#define PMU_PWR_GATE_STS0_PD_RGA30_DWN_STAT_SHIFT          (11U)
#define PMU_PWR_GATE_STS0_PD_RGA30_DWN_STAT_MASK           (0x1U << PMU_PWR_GATE_STS0_PD_RGA30_DWN_STAT_SHIFT)          /* 0x00000800 */
#define PMU_PWR_GATE_STS0_PD_AV1_DWN_STAT_SHIFT            (12U)
#define PMU_PWR_GATE_STS0_PD_AV1_DWN_STAT_MASK             (0x1U << PMU_PWR_GATE_STS0_PD_AV1_DWN_STAT_SHIFT)            /* 0x00001000 */
#define PMU_PWR_GATE_STS0_PD_VI_DWN_STAT_SHIFT             (13U)
#define PMU_PWR_GATE_STS0_PD_VI_DWN_STAT_MASK              (0x1U << PMU_PWR_GATE_STS0_PD_VI_DWN_STAT_SHIFT)             /* 0x00002000 */
#define PMU_PWR_GATE_STS0_PD_FEC_DWN_STAT_SHIFT            (14U)
#define PMU_PWR_GATE_STS0_PD_FEC_DWN_STAT_MASK             (0x1U << PMU_PWR_GATE_STS0_PD_FEC_DWN_STAT_SHIFT)            /* 0x00004000 */
#define PMU_PWR_GATE_STS0_PD_ISP1_DWN_STAT_SHIFT           (15U)
#define PMU_PWR_GATE_STS0_PD_ISP1_DWN_STAT_MASK            (0x1U << PMU_PWR_GATE_STS0_PD_ISP1_DWN_STAT_SHIFT)           /* 0x00008000 */
#define PMU_PWR_GATE_STS0_PD_RGA31_DWN_STAT_SHIFT          (16U)
#define PMU_PWR_GATE_STS0_PD_RGA31_DWN_STAT_MASK           (0x1U << PMU_PWR_GATE_STS0_PD_RGA31_DWN_STAT_SHIFT)          /* 0x00010000 */
#define PMU_PWR_GATE_STS0_PD_VOP_DWN_STAT_SHIFT            (17U)
#define PMU_PWR_GATE_STS0_PD_VOP_DWN_STAT_MASK             (0x1U << PMU_PWR_GATE_STS0_PD_VOP_DWN_STAT_SHIFT)            /* 0x00020000 */
#define PMU_PWR_GATE_STS0_PD_VO0_DWN_STAT_SHIFT            (18U)
#define PMU_PWR_GATE_STS0_PD_VO0_DWN_STAT_MASK             (0x1U << PMU_PWR_GATE_STS0_PD_VO0_DWN_STAT_SHIFT)            /* 0x00040000 */
#define PMU_PWR_GATE_STS0_PD_VO1_DWN_STAT_SHIFT            (19U)
#define PMU_PWR_GATE_STS0_PD_VO1_DWN_STAT_MASK             (0x1U << PMU_PWR_GATE_STS0_PD_VO1_DWN_STAT_SHIFT)            /* 0x00080000 */
#define PMU_PWR_GATE_STS0_PD_AUDIO_DWN_STAT_SHIFT          (20U)
#define PMU_PWR_GATE_STS0_PD_AUDIO_DWN_STAT_MASK           (0x1U << PMU_PWR_GATE_STS0_PD_AUDIO_DWN_STAT_SHIFT)          /* 0x00100000 */
#define PMU_PWR_GATE_STS0_PD_PHP_DWN_STAT_SHIFT            (21U)
#define PMU_PWR_GATE_STS0_PD_PHP_DWN_STAT_MASK             (0x1U << PMU_PWR_GATE_STS0_PD_PHP_DWN_STAT_SHIFT)            /* 0x00200000 */
#define PMU_PWR_GATE_STS0_PD_GMAC_DWN_STAT_SHIFT           (22U)
#define PMU_PWR_GATE_STS0_PD_GMAC_DWN_STAT_MASK            (0x1U << PMU_PWR_GATE_STS0_PD_GMAC_DWN_STAT_SHIFT)           /* 0x00400000 */
#define PMU_PWR_GATE_STS0_PD_PCIE_DWN_STAT_SHIFT           (23U)
#define PMU_PWR_GATE_STS0_PD_PCIE_DWN_STAT_MASK            (0x1U << PMU_PWR_GATE_STS0_PD_PCIE_DWN_STAT_SHIFT)           /* 0x00800000 */
#define PMU_PWR_GATE_STS0_PD_NVM_DWN_STAT_SHIFT            (24U)
#define PMU_PWR_GATE_STS0_PD_NVM_DWN_STAT_MASK             (0x1U << PMU_PWR_GATE_STS0_PD_NVM_DWN_STAT_SHIFT)            /* 0x01000000 */
#define PMU_PWR_GATE_STS0_PD_NVM0_DWN_STAT_SHIFT           (25U)
#define PMU_PWR_GATE_STS0_PD_NVM0_DWN_STAT_MASK            (0x1U << PMU_PWR_GATE_STS0_PD_NVM0_DWN_STAT_SHIFT)           /* 0x02000000 */
#define PMU_PWR_GATE_STS0_PD_SDIO_DWN_STAT_SHIFT           (26U)
#define PMU_PWR_GATE_STS0_PD_SDIO_DWN_STAT_MASK            (0x1U << PMU_PWR_GATE_STS0_PD_SDIO_DWN_STAT_SHIFT)           /* 0x04000000 */
#define PMU_PWR_GATE_STS0_PD_USB_DWN_STAT_SHIFT            (27U)
#define PMU_PWR_GATE_STS0_PD_USB_DWN_STAT_MASK             (0x1U << PMU_PWR_GATE_STS0_PD_USB_DWN_STAT_SHIFT)            /* 0x08000000 */
#define PMU_PWR_GATE_STS0_PD_SECURE_DWN_STAT_SHIFT         (28U)
#define PMU_PWR_GATE_STS0_PD_SECURE_DWN_STAT_MASK          (0x1U << PMU_PWR_GATE_STS0_PD_SECURE_DWN_STAT_SHIFT)         /* 0x10000000 */
#define PMU_PWR_GATE_STS0_PD_SDMMC_DWN_STAT_SHIFT          (29U)
#define PMU_PWR_GATE_STS0_PD_SDMMC_DWN_STAT_MASK           (0x1U << PMU_PWR_GATE_STS0_PD_SDMMC_DWN_STAT_SHIFT)          /* 0x20000000 */
#define PMU_PWR_GATE_STS0_PD_CRYPTO_DWN_STAT_SHIFT         (30U)
#define PMU_PWR_GATE_STS0_PD_CRYPTO_DWN_STAT_MASK          (0x1U << PMU_PWR_GATE_STS0_PD_CRYPTO_DWN_STAT_SHIFT)         /* 0x40000000 */
#define PMU_PWR_GATE_STS0_PD_CENTER_DWN_STAT_SHIFT         (31U)
#define PMU_PWR_GATE_STS0_PD_CENTER_DWN_STAT_MASK          (0x1U << PMU_PWR_GATE_STS0_PD_CENTER_DWN_STAT_SHIFT)         /* 0x80000000 */
/* PWR_GATE_STS1 */
#define PMU_PWR_GATE_STS1_OFFSET                           (0x8184U)
#define PMU_PWR_GATE_STS1                                  (0x0U)
#define PMU_PWR_GATE_STS1_PD_DDR01_DWN_STAT_SHIFT          (0U)
#define PMU_PWR_GATE_STS1_PD_DDR01_DWN_STAT_MASK           (0x1U << PMU_PWR_GATE_STS1_PD_DDR01_DWN_STAT_SHIFT)          /* 0x00000001 */
#define PMU_PWR_GATE_STS1_PD_DDR23_DWN_STAT_SHIFT          (1U)
#define PMU_PWR_GATE_STS1_PD_DDR23_DWN_STAT_MASK           (0x1U << PMU_PWR_GATE_STS1_PD_DDR23_DWN_STAT_SHIFT)          /* 0x00000002 */
/* PWR_GATE_POWER_STS */
#define PMU_PWR_GATE_POWER_STS_OFFSET                      (0x8188U)
#define PMU_PWR_GATE_POWER_STS                             (0x0U)
#define PMU_PWR_GATE_POWER_STS_POWER_GATE_STATE_SHIFT      (0U)
#define PMU_PWR_GATE_POWER_STS_POWER_GATE_STATE_MASK       (0x7U << PMU_PWR_GATE_POWER_STS_POWER_GATE_STATE_SHIFT)      /* 0x00000007 */
/* VOL_GATE_FAST_CON */
#define PMU_VOL_GATE_FAST_CON_OFFSET                       (0x818CU)
#define PMU_VOL_GATE_FAST_CON_VD_GPU_FAST_ENA_SHIFT        (0U)
#define PMU_VOL_GATE_FAST_CON_VD_GPU_FAST_ENA_MASK         (0x1U << PMU_VOL_GATE_FAST_CON_VD_GPU_FAST_ENA_SHIFT)        /* 0x00000001 */
#define PMU_VOL_GATE_FAST_CON_VD_NPU_FAST_ENA_SHIFT        (1U)
#define PMU_VOL_GATE_FAST_CON_VD_NPU_FAST_ENA_MASK         (0x1U << PMU_VOL_GATE_FAST_CON_VD_NPU_FAST_ENA_SHIFT)        /* 0x00000002 */
/* GPU_PWRUP_CNT */
#define PMU_GPU_PWRUP_CNT_OFFSET                           (0x8190U)
#define PMU_GPU_PWRUP_CNT_GPU_PWRUP_CNT_SHIFT              (0U)
#define PMU_GPU_PWRUP_CNT_GPU_PWRUP_CNT_MASK               (0xFFFFFU << PMU_GPU_PWRUP_CNT_GPU_PWRUP_CNT_SHIFT)          /* 0x000FFFFF */
/* GPU_PWRDN_CNT */
#define PMU_GPU_PWRDN_CNT_OFFSET                           (0x8194U)
#define PMU_GPU_PWRDN_CNT_GPU_PWRDN_CNT_SHIFT              (0U)
#define PMU_GPU_PWRDN_CNT_GPU_PWRDN_CNT_MASK               (0xFFFFFU << PMU_GPU_PWRDN_CNT_GPU_PWRDN_CNT_SHIFT)          /* 0x000FFFFF */
/* NPU_PWRUP_CNT */
#define PMU_NPU_PWRUP_CNT_OFFSET                           (0x8198U)
#define PMU_NPU_PWRUP_CNT_NPU_PWRUP_CNT_SHIFT              (0U)
#define PMU_NPU_PWRUP_CNT_NPU_PWRUP_CNT_MASK               (0xFFFFFU << PMU_NPU_PWRUP_CNT_NPU_PWRUP_CNT_SHIFT)          /* 0x000FFFFF */
/* NPU_PWRDN_CNT */
#define PMU_NPU_PWRDN_CNT_OFFSET                           (0x819CU)
#define PMU_NPU_PWRDN_CNT_NPU_PWRDN_CNT_SHIFT              (0U)
#define PMU_NPU_PWRDN_CNT_NPU_PWRDN_CNT_MASK               (0xFFFFFU << PMU_NPU_PWRDN_CNT_NPU_PWRDN_CNT_SHIFT)          /* 0x000FFFFF */
/* MEM_PWR_GATE_SFTCON0 */
#define PMU_MEM_PWR_GATE_SFTCON0_OFFSET                    (0x81A0U)
#define PMU_MEM_PWR_GATE_SFTCON0_PD_NPUTOP_MEM_DWN_SFTENA_SHIFT (3U)
#define PMU_MEM_PWR_GATE_SFTCON0_PD_NPUTOP_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON0_PD_NPUTOP_MEM_DWN_SFTENA_SHIFT) /* 0x00000008 */
#define PMU_MEM_PWR_GATE_SFTCON0_PD_NPU1_MEM_DWN_SFTENA_SHIFT (4U)
#define PMU_MEM_PWR_GATE_SFTCON0_PD_NPU1_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON0_PD_NPU1_MEM_DWN_SFTENA_SHIFT) /* 0x00000010 */
#define PMU_MEM_PWR_GATE_SFTCON0_PD_NPU2_MEM_DWN_SFTENA_SHIFT (5U)
#define PMU_MEM_PWR_GATE_SFTCON0_PD_NPU2_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON0_PD_NPU2_MEM_DWN_SFTENA_SHIFT) /* 0x00000020 */
#define PMU_MEM_PWR_GATE_SFTCON0_PD_VENC0_MEM_DWN_SFTENA_SHIFT (6U)
#define PMU_MEM_PWR_GATE_SFTCON0_PD_VENC0_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON0_PD_VENC0_MEM_DWN_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_MEM_PWR_GATE_SFTCON0_PD_VENC1_MEM_DWN_SFTENA_SHIFT (7U)
#define PMU_MEM_PWR_GATE_SFTCON0_PD_VENC1_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON0_PD_VENC1_MEM_DWN_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_MEM_PWR_GATE_SFTCON0_PD_RKVDEC0_MEM_DWN_SFTENA_SHIFT (8U)
#define PMU_MEM_PWR_GATE_SFTCON0_PD_RKVDEC0_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON0_PD_RKVDEC0_MEM_DWN_SFTENA_SHIFT) /* 0x00000100 */
#define PMU_MEM_PWR_GATE_SFTCON0_PD_RKVDEC1_MEM_DWN_SFTENA_SHIFT (9U)
#define PMU_MEM_PWR_GATE_SFTCON0_PD_RKVDEC1_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON0_PD_RKVDEC1_MEM_DWN_SFTENA_SHIFT) /* 0x00000200 */
#define PMU_MEM_PWR_GATE_SFTCON0_PD_RGA30_MEM_DWN_SFTENA_SHIFT (11U)
#define PMU_MEM_PWR_GATE_SFTCON0_PD_RGA30_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON0_PD_RGA30_MEM_DWN_SFTENA_SHIFT) /* 0x00000800 */
#define PMU_MEM_PWR_GATE_SFTCON0_PD_AV1_MEM_DWN_SFTENA_SHIFT (12U)
#define PMU_MEM_PWR_GATE_SFTCON0_PD_AV1_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON0_PD_AV1_MEM_DWN_SFTENA_SHIFT) /* 0x00001000 */
#define PMU_MEM_PWR_GATE_SFTCON0_PD_VI_MEM_DWN_SFTENA_SHIFT (13U)
#define PMU_MEM_PWR_GATE_SFTCON0_PD_VI_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON0_PD_VI_MEM_DWN_SFTENA_SHIFT) /* 0x00002000 */
#define PMU_MEM_PWR_GATE_SFTCON0_PD_FEC_MEM_DWN_SFTENA_SHIFT (14U)
#define PMU_MEM_PWR_GATE_SFTCON0_PD_FEC_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON0_PD_FEC_MEM_DWN_SFTENA_SHIFT) /* 0x00004000 */
#define PMU_MEM_PWR_GATE_SFTCON0_PD_ISP1_MEM_DWN_SFTENA_SHIFT (15U)
#define PMU_MEM_PWR_GATE_SFTCON0_PD_ISP1_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON0_PD_ISP1_MEM_DWN_SFTENA_SHIFT) /* 0x00008000 */
/* MEM_PWR_GATE_SFTCON1 */
#define PMU_MEM_PWR_GATE_SFTCON1_OFFSET                    (0x81A4U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_RGA31_MEM_DWN_SFTENA_SHIFT (0U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_RGA31_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_RGA31_MEM_DWN_SFTENA_SHIFT) /* 0x00000001 */
#define PMU_MEM_PWR_GATE_SFTCON1_PD_VOP_MEM_DWN_SFTENA_SHIFT (1U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_VOP_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_VOP_MEM_DWN_SFTENA_SHIFT) /* 0x00000002 */
#define PMU_MEM_PWR_GATE_SFTCON1_PD_VO0_MEM_DWN_SFTENA_SHIFT (2U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_VO0_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_VO0_MEM_DWN_SFTENA_SHIFT) /* 0x00000004 */
#define PMU_MEM_PWR_GATE_SFTCON1_PD_VO1_MEM_DWN_SFTENA_SHIFT (3U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_VO1_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_VO1_MEM_DWN_SFTENA_SHIFT) /* 0x00000008 */
#define PMU_MEM_PWR_GATE_SFTCON1_PD_AUDIO_MEM_DWN_SFTENA_SHIFT (4U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_AUDIO_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_AUDIO_MEM_DWN_SFTENA_SHIFT) /* 0x00000010 */
#define PMU_MEM_PWR_GATE_SFTCON1_PD_PHP_MEM_DWN_SFTENA_SHIFT (5U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_PHP_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_PHP_MEM_DWN_SFTENA_SHIFT) /* 0x00000020 */
#define PMU_MEM_PWR_GATE_SFTCON1_PD_GMAC_MEM_DWN_SFTENA_SHIFT (6U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_GMAC_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_GMAC_MEM_DWN_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_MEM_PWR_GATE_SFTCON1_PD_PCIE_MEM_DWN_SFTENA_SHIFT (7U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_PCIE_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_PCIE_MEM_DWN_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_MEM_PWR_GATE_SFTCON1_PD_NVM0_MEM_DWN_SFTENA_SHIFT (9U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_NVM0_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_NVM0_MEM_DWN_SFTENA_SHIFT) /* 0x00000200 */
#define PMU_MEM_PWR_GATE_SFTCON1_PD_SDIO_MEM_DWN_SFTENA_SHIFT (10U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_SDIO_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_SDIO_MEM_DWN_SFTENA_SHIFT) /* 0x00000400 */
#define PMU_MEM_PWR_GATE_SFTCON1_PD_USB_MEM_DWN_SFTENA_SHIFT (11U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_USB_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_USB_MEM_DWN_SFTENA_SHIFT) /* 0x00000800 */
#define PMU_MEM_PWR_GATE_SFTCON1_PD_SDMMC_MEM_DWN_SFTENA_SHIFT (13U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_SDMMC_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_SDMMC_MEM_DWN_SFTENA_SHIFT) /* 0x00002000 */
#define PMU_MEM_PWR_GATE_SFTCON1_PD_CRYPTO_MEM_DWN_SFTENA_SHIFT (14U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_CRYPTO_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_CRYPTO_MEM_DWN_SFTENA_SHIFT) /* 0x00004000 */
#define PMU_MEM_PWR_GATE_SFTCON1_PD_CENTER_MEM_DWN_SFTENA_SHIFT (15U)
#define PMU_MEM_PWR_GATE_SFTCON1_PD_CENTER_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON1_PD_CENTER_MEM_DWN_SFTENA_SHIFT) /* 0x00008000 */
/* MEM_PWR_GATE_SFTCON2 */
#define PMU_MEM_PWR_GATE_SFTCON2_OFFSET                    (0x81A8U)
#define PMU_MEM_PWR_GATE_SFTCON2_PD_DDR01_MEM_DWN_SFTENA_SHIFT (0U)
#define PMU_MEM_PWR_GATE_SFTCON2_PD_DDR01_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON2_PD_DDR01_MEM_DWN_SFTENA_SHIFT) /* 0x00000001 */
#define PMU_MEM_PWR_GATE_SFTCON2_PD_DDR23_MEM_DWN_SFTENA_SHIFT (1U)
#define PMU_MEM_PWR_GATE_SFTCON2_PD_DDR23_MEM_DWN_SFTENA_MASK (0x1U << PMU_MEM_PWR_GATE_SFTCON2_PD_DDR23_MEM_DWN_SFTENA_SHIFT) /* 0x00000002 */
/* SUBMEM_PWR_GATE_SFTCON0 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_OFFSET                 (0x81B0U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK0_SD_ENA_SHIFT (0U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK0_SD_ENA_MASK  (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK0_SD_ENA_SHIFT) /* 0x00000001 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK1_SD_ENA_SHIFT (1U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK1_SD_ENA_MASK  (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK1_SD_ENA_SHIFT) /* 0x00000002 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK2_SD_ENA_SHIFT (2U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK2_SD_ENA_MASK  (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK2_SD_ENA_SHIFT) /* 0x00000004 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK3_SD_ENA_SHIFT (3U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK3_SD_ENA_MASK  (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK3_SD_ENA_SHIFT) /* 0x00000008 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK0_DS_ENA_SHIFT (4U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK0_DS_ENA_MASK  (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK0_DS_ENA_SHIFT) /* 0x00000010 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK1_DS_ENA_SHIFT (5U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK1_DS_ENA_MASK  (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK1_DS_ENA_SHIFT) /* 0x00000020 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK2_DS_ENA_SHIFT (6U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK2_DS_ENA_MASK  (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK2_DS_ENA_SHIFT) /* 0x00000040 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK3_DS_ENA_SHIFT (7U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK3_DS_ENA_MASK  (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK3_DS_ENA_SHIFT) /* 0x00000080 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK0_SD_CTRL_SHIFT (8U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK0_SD_CTRL_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK0_SD_CTRL_SHIFT) /* 0x00000100 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK1_SD_CTRL_SHIFT (9U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK1_SD_CTRL_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK1_SD_CTRL_SHIFT) /* 0x00000200 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK2_SD_CTRL_SHIFT (10U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK2_SD_CTRL_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK2_SD_CTRL_SHIFT) /* 0x00000400 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK3_SD_CTRL_SHIFT (11U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK3_SD_CTRL_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK3_SD_CTRL_SHIFT) /* 0x00000800 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK0_DS_CTRL_SHIFT (12U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK0_DS_CTRL_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK0_DS_CTRL_SHIFT) /* 0x00001000 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK1_DS_CTRL_SHIFT (13U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK1_DS_CTRL_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK1_DS_CTRL_SHIFT) /* 0x00002000 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK2_DS_CTRL_SHIFT (14U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK2_DS_CTRL_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK2_DS_CTRL_SHIFT) /* 0x00004000 */
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK3_DS_CTRL_SHIFT (15U)
#define PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK3_DS_CTRL_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON0_SHRM_BLK3_DS_CTRL_SHIFT) /* 0x00008000 */
/* SUBMEM_PWR_GATE_SFTCON1 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_OFFSET                 (0x81B4U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_PCIE1L0_MEM_DWN_SFTENA_SHIFT (0U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_PCIE1L0_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_PCIE1L0_MEM_DWN_SFTENA_SHIFT) /* 0x00000001 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_PCIE1L1_MEM_DWN_SFTENA_SHIFT (1U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_PCIE1L1_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_PCIE1L1_MEM_DWN_SFTENA_SHIFT) /* 0x00000002 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_PCIE1L2_MEM_DWN_SFTENA_SHIFT (2U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_PCIE1L2_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_PCIE1L2_MEM_DWN_SFTENA_SHIFT) /* 0x00000004 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_PCIEMMU_MEM_DWN_SFTENA_SHIFT (3U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_PCIEMMU_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_PCIEMMU_MEM_DWN_SFTENA_SHIFT) /* 0x00000008 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_PHPMMU_MEM_DWN_SFTENA_SHIFT (4U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_PHPMMU_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_PHPMMU_MEM_DWN_SFTENA_SHIFT) /* 0x00000010 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_SATA_MEM_DWN_SFTENA_SHIFT (5U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_SATA_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_SATA_MEM_DWN_SFTENA_SHIFT) /* 0x00000020 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_USB3_MEM_DWN_SFTENA_SHIFT (6U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_USB3_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_USB3_MEM_DWN_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_VDPU_MEM_DWN_SFTENA_SHIFT (7U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_VDPU_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_VDPU_MEM_DWN_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_RGA2_MEM_DWN_SFTENA_SHIFT (8U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_RGA2_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_RGA2_MEM_DWN_SFTENA_SHIFT) /* 0x00000100 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_IEP_MEM_DWN_SFTENA_SHIFT (9U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_IEP_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_IEP_MEM_DWN_SFTENA_SHIFT) /* 0x00000200 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGDEC_MEM_DWN_SFTENA_SHIFT (10U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGDEC_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGDEC_MEM_DWN_SFTENA_SHIFT) /* 0x00000400 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGENC0_MEM_DWN_SFTENA_SHIFT (11U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGENC0_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGENC0_MEM_DWN_SFTENA_SHIFT) /* 0x00000800 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGENC1_MEM_DWN_SFTENA_SHIFT (12U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGENC1_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGENC1_MEM_DWN_SFTENA_SHIFT) /* 0x00001000 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGENC2_MEM_DWN_SFTENA_SHIFT (13U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGENC2_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGENC2_MEM_DWN_SFTENA_SHIFT) /* 0x00002000 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGENC3_MEM_DWN_SFTENA_SHIFT (14U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGENC3_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_JPEGENC3_MEM_DWN_SFTENA_SHIFT) /* 0x00004000 */
#define PMU_SUBMEM_PWR_GATE_SFTCON1_VOPPOST0_MEM_DWN_SFTENA_SHIFT (15U)
#define PMU_SUBMEM_PWR_GATE_SFTCON1_VOPPOST0_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON1_VOPPOST0_MEM_DWN_SFTENA_SHIFT) /* 0x00008000 */
/* SUBMEM_PWR_GATE_SFTCON2 */
#define PMU_SUBMEM_PWR_GATE_SFTCON2_OFFSET                 (0x81B8U)
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPPOST1_MEM_DWN_SFTENA_SHIFT (0U)
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPPOST1_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON2_VOPPOST1_MEM_DWN_SFTENA_SHIFT) /* 0x00000001 */
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPPOST2_MEM_DWN_SFTENA_SHIFT (1U)
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPPOST2_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON2_VOPPOST2_MEM_DWN_SFTENA_SHIFT) /* 0x00000002 */
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPPOST3_MEM_DWN_SFTENA_SHIFT (2U)
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPPOST3_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON2_VOPPOST3_MEM_DWN_SFTENA_SHIFT) /* 0x00000004 */
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPDOLBY1_MEM_DWN_SFTENA_SHIFT (3U)
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPDOLBY1_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON2_VOPDOLBY1_MEM_DWN_SFTENA_SHIFT) /* 0x00000008 */
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPDOLBY2_MEM_DWN_SFTENA_SHIFT (4U)
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPDOLBY2_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON2_VOPDOLBY2_MEM_DWN_SFTENA_SHIFT) /* 0x00000010 */
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPDOLBY3_MEM_DWN_SFTENA_SHIFT (5U)
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPDOLBY3_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON2_VOPDOLBY3_MEM_DWN_SFTENA_SHIFT) /* 0x00000020 */
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPWB_MEM_DWN_SFTENA_SHIFT (6U)
#define PMU_SUBMEM_PWR_GATE_SFTCON2_VOPWB_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON2_VOPWB_MEM_DWN_SFTENA_SHIFT) /* 0x00000040 */
#define PMU_SUBMEM_PWR_GATE_SFTCON2_DSIHOST0_MEM_DWN_SFTENA_SHIFT (7U)
#define PMU_SUBMEM_PWR_GATE_SFTCON2_DSIHOST0_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON2_DSIHOST0_MEM_DWN_SFTENA_SHIFT) /* 0x00000080 */
#define PMU_SUBMEM_PWR_GATE_SFTCON2_DSIHOST1_MEM_DWN_SFTENA_SHIFT (8U)
#define PMU_SUBMEM_PWR_GATE_SFTCON2_DSIHOST1_MEM_DWN_SFTENA_MASK (0x1U << PMU_SUBMEM_PWR_GATE_SFTCON2_DSIHOST1_MEM_DWN_SFTENA_SHIFT) /* 0x00000100 */
/* SUBMEM_PWR_GATE_STS */
#define PMU_SUBMEM_PWR_GATE_STS_OFFSET                     (0x81BCU)
#define PMU_SUBMEM_PWR_GATE_STS                            (0x0U)
#define PMU_SUBMEM_PWR_GATE_STS_SHRM_BLK0_PWR_STAT_SHIFT   (0U)
#define PMU_SUBMEM_PWR_GATE_STS_SHRM_BLK0_PWR_STAT_MASK    (0x1U << PMU_SUBMEM_PWR_GATE_STS_SHRM_BLK0_PWR_STAT_SHIFT)   /* 0x00000001 */
#define PMU_SUBMEM_PWR_GATE_STS_SHRM_BLK1_PWR_STAT_SHIFT   (1U)
#define PMU_SUBMEM_PWR_GATE_STS_SHRM_BLK1_PWR_STAT_MASK    (0x1U << PMU_SUBMEM_PWR_GATE_STS_SHRM_BLK1_PWR_STAT_SHIFT)   /* 0x00000002 */
#define PMU_SUBMEM_PWR_GATE_STS_SHRM_BLK2_PWR_STAT_SHIFT   (2U)
#define PMU_SUBMEM_PWR_GATE_STS_SHRM_BLK2_PWR_STAT_MASK    (0x1U << PMU_SUBMEM_PWR_GATE_STS_SHRM_BLK2_PWR_STAT_SHIFT)   /* 0x00000004 */
#define PMU_SUBMEM_PWR_GATE_STS_SHRM_BLK3_PWR_STAT_SHIFT   (3U)
#define PMU_SUBMEM_PWR_GATE_STS_SHRM_BLK3_PWR_STAT_MASK    (0x1U << PMU_SUBMEM_PWR_GATE_STS_SHRM_BLK3_PWR_STAT_SHIFT)   /* 0x00000008 */
#define PMU_SUBMEM_PWR_GATE_STS_PCIE1L0_MEM_PWR_STAT_SHIFT (4U)
#define PMU_SUBMEM_PWR_GATE_STS_PCIE1L0_MEM_PWR_STAT_MASK  (0x1U << PMU_SUBMEM_PWR_GATE_STS_PCIE1L0_MEM_PWR_STAT_SHIFT) /* 0x00000010 */
#define PMU_SUBMEM_PWR_GATE_STS_PCIE1L1_MEM_DWN_STAT_SHIFT (5U)
#define PMU_SUBMEM_PWR_GATE_STS_PCIE1L1_MEM_DWN_STAT_MASK  (0x1U << PMU_SUBMEM_PWR_GATE_STS_PCIE1L1_MEM_DWN_STAT_SHIFT) /* 0x00000020 */
#define PMU_SUBMEM_PWR_GATE_STS_PCIE1L2_MEM_DWN_STAT_SHIFT (6U)
#define PMU_SUBMEM_PWR_GATE_STS_PCIE1L2_MEM_DWN_STAT_MASK  (0x1U << PMU_SUBMEM_PWR_GATE_STS_PCIE1L2_MEM_DWN_STAT_SHIFT) /* 0x00000040 */
#define PMU_SUBMEM_PWR_GATE_STS_PCIEMMU_MEM_DWN_STAT_SHIFT (7U)
#define PMU_SUBMEM_PWR_GATE_STS_PCIEMMU_MEM_DWN_STAT_MASK  (0x1U << PMU_SUBMEM_PWR_GATE_STS_PCIEMMU_MEM_DWN_STAT_SHIFT) /* 0x00000080 */
#define PMU_SUBMEM_PWR_GATE_STS_PHPMMU_MEM_DWN_STAT_SHIFT  (8U)
#define PMU_SUBMEM_PWR_GATE_STS_PHPMMU_MEM_DWN_STAT_MASK   (0x1U << PMU_SUBMEM_PWR_GATE_STS_PHPMMU_MEM_DWN_STAT_SHIFT)  /* 0x00000100 */
#define PMU_SUBMEM_PWR_GATE_STS_SATA_MEM_DWN_STAT_SHIFT    (9U)
#define PMU_SUBMEM_PWR_GATE_STS_SATA_MEM_DWN_STAT_MASK     (0x1U << PMU_SUBMEM_PWR_GATE_STS_SATA_MEM_DWN_STAT_SHIFT)    /* 0x00000200 */
#define PMU_SUBMEM_PWR_GATE_STS_USB3_MEM_DWN_STAT_SHIFT    (10U)
#define PMU_SUBMEM_PWR_GATE_STS_USB3_MEM_DWN_STAT_MASK     (0x1U << PMU_SUBMEM_PWR_GATE_STS_USB3_MEM_DWN_STAT_SHIFT)    /* 0x00000400 */
#define PMU_SUBMEM_PWR_GATE_STS_VDPU_MEM_DWN_STAT_SHIFT    (11U)
#define PMU_SUBMEM_PWR_GATE_STS_VDPU_MEM_DWN_STAT_MASK     (0x1U << PMU_SUBMEM_PWR_GATE_STS_VDPU_MEM_DWN_STAT_SHIFT)    /* 0x00000800 */
#define PMU_SUBMEM_PWR_GATE_STS_RGA2_MEM_DWN_STAT_SHIFT    (12U)
#define PMU_SUBMEM_PWR_GATE_STS_RGA2_MEM_DWN_STAT_MASK     (0x1U << PMU_SUBMEM_PWR_GATE_STS_RGA2_MEM_DWN_STAT_SHIFT)    /* 0x00001000 */
#define PMU_SUBMEM_PWR_GATE_STS_IEP_MEM_DWN_STAT_SHIFT     (13U)
#define PMU_SUBMEM_PWR_GATE_STS_IEP_MEM_DWN_STAT_MASK      (0x1U << PMU_SUBMEM_PWR_GATE_STS_IEP_MEM_DWN_STAT_SHIFT)     /* 0x00002000 */
#define PMU_SUBMEM_PWR_GATE_STS_JPEGDEC_MEM_DWN_STAT_SHIFT (14U)
#define PMU_SUBMEM_PWR_GATE_STS_JPEGDEC_MEM_DWN_STAT_MASK  (0x1U << PMU_SUBMEM_PWR_GATE_STS_JPEGDEC_MEM_DWN_STAT_SHIFT) /* 0x00004000 */
#define PMU_SUBMEM_PWR_GATE_STS_JPEGENC0_MEM_DWN_STAT_SHIFT (15U)
#define PMU_SUBMEM_PWR_GATE_STS_JPEGENC0_MEM_DWN_STAT_MASK (0x1U << PMU_SUBMEM_PWR_GATE_STS_JPEGENC0_MEM_DWN_STAT_SHIFT) /* 0x00008000 */
#define PMU_SUBMEM_PWR_GATE_STS_JPEGENC1_MEM_DWN_STAT_SHIFT (16U)
#define PMU_SUBMEM_PWR_GATE_STS_JPEGENC1_MEM_DWN_STAT_MASK (0x1U << PMU_SUBMEM_PWR_GATE_STS_JPEGENC1_MEM_DWN_STAT_SHIFT) /* 0x00010000 */
#define PMU_SUBMEM_PWR_GATE_STS_JPEGENC2_MEM_DWN_STAT_SHIFT (17U)
#define PMU_SUBMEM_PWR_GATE_STS_JPEGENC2_MEM_DWN_STAT_MASK (0x1U << PMU_SUBMEM_PWR_GATE_STS_JPEGENC2_MEM_DWN_STAT_SHIFT) /* 0x00020000 */
#define PMU_SUBMEM_PWR_GATE_STS_JPEGENC3_MEM_DWN_STAT_SHIFT (18U)
#define PMU_SUBMEM_PWR_GATE_STS_JPEGENC3_MEM_DWN_STAT_MASK (0x1U << PMU_SUBMEM_PWR_GATE_STS_JPEGENC3_MEM_DWN_STAT_SHIFT) /* 0x00040000 */
#define PMU_SUBMEM_PWR_GATE_STS_VOPPOST0_MEM_DWN_STAT_SHIFT (19U)
#define PMU_SUBMEM_PWR_GATE_STS_VOPPOST0_MEM_DWN_STAT_MASK (0x1U << PMU_SUBMEM_PWR_GATE_STS_VOPPOST0_MEM_DWN_STAT_SHIFT) /* 0x00080000 */
#define PMU_SUBMEM_PWR_GATE_STS_VOPPOST1_MEM_DWN_STAT_SHIFT (20U)
#define PMU_SUBMEM_PWR_GATE_STS_VOPPOST1_MEM_DWN_STAT_MASK (0x1U << PMU_SUBMEM_PWR_GATE_STS_VOPPOST1_MEM_DWN_STAT_SHIFT) /* 0x00100000 */
#define PMU_SUBMEM_PWR_GATE_STS_VOPPOST2_MEM_DWN_STAT_SHIFT (21U)
#define PMU_SUBMEM_PWR_GATE_STS_VOPPOST2_MEM_DWN_STAT_MASK (0x1U << PMU_SUBMEM_PWR_GATE_STS_VOPPOST2_MEM_DWN_STAT_SHIFT) /* 0x00200000 */
#define PMU_SUBMEM_PWR_GATE_STS_VOPPOST3_MEM_DWN_STAT_SHIFT (22U)
#define PMU_SUBMEM_PWR_GATE_STS_VOPPOST3_MEM_DWN_STAT_MASK (0x1U << PMU_SUBMEM_PWR_GATE_STS_VOPPOST3_MEM_DWN_STAT_SHIFT) /* 0x00400000 */
#define PMU_SUBMEM_PWR_GATE_STS_VOPDOLBY1_MEM_DWN_STAT_SHIFT (23U)
#define PMU_SUBMEM_PWR_GATE_STS_VOPDOLBY1_MEM_DWN_STAT_MASK (0x1U << PMU_SUBMEM_PWR_GATE_STS_VOPDOLBY1_MEM_DWN_STAT_SHIFT) /* 0x00800000 */
#define PMU_SUBMEM_PWR_GATE_STS_VOPDOLBY2_MEM_DWN_STAT_SHIFT (24U)
#define PMU_SUBMEM_PWR_GATE_STS_VOPDOLBY2_MEM_DWN_STAT_MASK (0x1U << PMU_SUBMEM_PWR_GATE_STS_VOPDOLBY2_MEM_DWN_STAT_SHIFT) /* 0x01000000 */
#define PMU_SUBMEM_PWR_GATE_STS_VOPDOLBY3_MEM_DWN_STAT_SHIFT (25U)
#define PMU_SUBMEM_PWR_GATE_STS_VOPDOLBY3_MEM_DWN_STAT_MASK (0x1U << PMU_SUBMEM_PWR_GATE_STS_VOPDOLBY3_MEM_DWN_STAT_SHIFT) /* 0x02000000 */
#define PMU_SUBMEM_PWR_GATE_STS_VOPWB_MEM_DWN_STAT_SHIFT   (26U)
#define PMU_SUBMEM_PWR_GATE_STS_VOPWB_MEM_DWN_STAT_MASK    (0x1U << PMU_SUBMEM_PWR_GATE_STS_VOPWB_MEM_DWN_STAT_SHIFT)   /* 0x04000000 */
#define PMU_SUBMEM_PWR_GATE_STS_DSIHOST0_MEM_DWN_STAT_SHIFT (27U)
#define PMU_SUBMEM_PWR_GATE_STS_DSIHOST0_MEM_DWN_STAT_MASK (0x1U << PMU_SUBMEM_PWR_GATE_STS_DSIHOST0_MEM_DWN_STAT_SHIFT) /* 0x08000000 */
#define PMU_SUBMEM_PWR_GATE_STS_DSIHOST1_MEM_DWN_STAT_SHIFT (28U)
#define PMU_SUBMEM_PWR_GATE_STS_DSIHOST1_MEM_DWN_STAT_MASK (0x1U << PMU_SUBMEM_PWR_GATE_STS_DSIHOST1_MEM_DWN_STAT_SHIFT) /* 0x10000000 */
/* SUBMEM_PWR_ACK_BYPASS_CON0 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_OFFSET              (0x81C0U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PCIE1L0_MEM_PWR_ACK_BYPASS_ENA_SHIFT (0U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PCIE1L0_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PCIE1L0_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000001 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PCIE1L1_MEM_PWR_ACK_BYPASS_ENA_SHIFT (1U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PCIE1L1_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PCIE1L1_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000002 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PCIE1L2_MEM_PWR_ACK_BYPASS_ENA_SHIFT (2U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PCIE1L2_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PCIE1L2_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000004 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PCIEMMU_MEM_PWR_ACK_BYPASS_ENA_SHIFT (3U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PCIEMMU_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PCIEMMU_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000008 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PHPMMU_MEM_PWR_ACK_BYPASS_ENA_SHIFT (4U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PHPMMU_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_PHPMMU_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000010 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_SATA_MEM_PWR_ACK_BYPASS_ENA_SHIFT (5U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_SATA_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_SATA_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000020 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_USB3_MEM_PWR_ACK_BYPASS_ENA_SHIFT (6U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_USB3_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_USB3_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000040 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_VDPU_MEM_PWR_ACK_BYPASS_ENA_SHIFT (7U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_VDPU_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_VDPU_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000080 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_RGA2_MEM_PWR_ACK_BYPASS_ENA_SHIFT (8U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_RGA2_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_RGA2_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000100 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_IEP_MEM_PWR_ACK_BYPASS_ENA_SHIFT (9U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_IEP_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_IEP_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000200 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGDEC_MEM_PWR_ACK_BYPASS_ENA_SHIFT (10U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGDEC_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGDEC_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000400 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGENC0_MEM_PWR_ACK_BYPASS_ENA_SHIFT (11U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGENC0_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGENC0_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000800 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGENC1_MEM_PWR_ACK_BYPASS_ENA_SHIFT (12U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGENC1_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGENC1_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00001000 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGENC2_MEM_PWR_ACK_BYPASS_ENA_SHIFT (13U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGENC2_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGENC2_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00002000 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGENC3_MEM_PWR_ACK_BYPASS_ENA_SHIFT (14U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGENC3_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_JPEGENC3_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00004000 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_VOPPOST0_MEM_PWR_ACK_BYPASS_ENA_SHIFT (15U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON0_VOPPOST0_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON0_VOPPOST0_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00008000 */
/* SUBMEM_PWR_ACK_BYPASS_CON1 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_OFFSET              (0x81C4U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPPOST1_DWN_ACK_BYPASS_ENA_SHIFT (0U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPPOST1_DWN_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPPOST1_DWN_ACK_BYPASS_ENA_SHIFT) /* 0x00000001 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPPOST2_MEM_PWR_ACK_BYPASS_ENA_SHIFT (1U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPPOST2_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPPOST2_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000002 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPPOST3_MEM_PWR_ACK_BYPASS_ENA_SHIFT (2U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPPOST3_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPPOST3_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000004 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPDOLBY1_MEM_PWR_ACK_BYPASS_ENA_SHIFT (3U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPDOLBY1_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPDOLBY1_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000008 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPDOLBY2_MEM_PWR_ACK_BYPASS_ENA_SHIFT (4U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPDOLBY2_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPDOLBY2_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000010 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPDOLBY3_MEM_PWR_ACK_BYPASS_ENA_SHIFT (5U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPDOLBY3_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPDOLBY3_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000020 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPWB_MEM_PWR_ACK_BYPASS_ENA_SHIFT (6U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPWB_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON1_VOPWB_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000040 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_DSIHOST0_MEM_PWR_ACK_BYPASS_ENA_SHIFT (7U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_DSIHOST0_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON1_DSIHOST0_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000080 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_DSIHOST1_MEM_PWR_ACK_BYPASS_ENA_SHIFT (8U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_DSIHOST1_MEM_PWR_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON1_DSIHOST1_MEM_PWR_ACK_BYPASS_ENA_SHIFT) /* 0x00000100 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_SHRM_BLK0_DWN_ACK_BYPASS_ENA_SHIFT (9U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_SHRM_BLK0_DWN_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON1_SHRM_BLK0_DWN_ACK_BYPASS_ENA_SHIFT) /* 0x00000200 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_SHRM_BLK1_DWN_ACK_BYPASS_ENA_SHIFT (10U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_SHRM_BLK1_DWN_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON1_SHRM_BLK1_DWN_ACK_BYPASS_ENA_SHIFT) /* 0x00000400 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_SHRM_BLK2_DWN_ACK_BYPASS_ENA_SHIFT (11U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_SHRM_BLK2_DWN_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON1_SHRM_BLK2_DWN_ACK_BYPASS_ENA_SHIFT) /* 0x00000800 */
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_SHRM_BLK3_DWN_ACK_BYPASS_ENA_SHIFT (12U)
#define PMU_SUBMEM_PWR_ACK_BYPASS_CON1_SHRM_BLK3_DWN_ACK_BYPASS_ENA_MASK (0x1U << PMU_SUBMEM_PWR_ACK_BYPASS_CON1_SHRM_BLK3_DWN_ACK_BYPASS_ENA_SHIFT) /* 0x00001000 */
/* QCHANNEL_PWR_CON */
#define PMU_QCHANNEL_PWR_CON_OFFSET                        (0x81D0U)
#define PMU_QCHANNEL_PWR_CON_PHPMMU_TBU_QCH_ENA_SHIFT      (0U)
#define PMU_QCHANNEL_PWR_CON_PHPMMU_TBU_QCH_ENA_MASK       (0x1U << PMU_QCHANNEL_PWR_CON_PHPMMU_TBU_QCH_ENA_SHIFT)      /* 0x00000001 */
#define PMU_QCHANNEL_PWR_CON_PHPMMU_TCU_QCH_ENA_SHIFT      (1U)
#define PMU_QCHANNEL_PWR_CON_PHPMMU_TCU_QCH_ENA_MASK       (0x1U << PMU_QCHANNEL_PWR_CON_PHPMMU_TCU_QCH_ENA_SHIFT)      /* 0x00000002 */
#define PMU_QCHANNEL_PWR_CON_PCIEMMU_TBU_QCH_ENA_SHIFT     (2U)
#define PMU_QCHANNEL_PWR_CON_PCIEMMU_TBU_QCH_ENA_MASK      (0x1U << PMU_QCHANNEL_PWR_CON_PCIEMMU_TBU_QCH_ENA_SHIFT)     /* 0x00000004 */
#define PMU_QCHANNEL_PWR_CON_PCIEMMU_TCU_QCH_ENA_SHIFT     (3U)
#define PMU_QCHANNEL_PWR_CON_PCIEMMU_TCU_QCH_ENA_MASK      (0x1U << PMU_QCHANNEL_PWR_CON_PCIEMMU_TCU_QCH_ENA_SHIFT)     /* 0x00000008 */
#define PMU_QCHANNEL_PWR_CON_PHPGIC_ITS_QCH_ENA_SHIFT      (4U)
#define PMU_QCHANNEL_PWR_CON_PHPGIC_ITS_QCH_ENA_MASK       (0x1U << PMU_QCHANNEL_PWR_CON_PHPGIC_ITS_QCH_ENA_SHIFT)      /* 0x00000010 */
#define PMU_QCHANNEL_PWR_CON_BUSGIC_ITS0_QCH_ENA_SHIFT     (5U)
#define PMU_QCHANNEL_PWR_CON_BUSGIC_ITS0_QCH_ENA_MASK      (0x1U << PMU_QCHANNEL_PWR_CON_BUSGIC_ITS0_QCH_ENA_SHIFT)     /* 0x00000020 */
#define PMU_QCHANNEL_PWR_CON_BUSGIC_ITS1_QCH_ENA_SHIFT     (6U)
#define PMU_QCHANNEL_PWR_CON_BUSGIC_ITS1_QCH_ENA_MASK      (0x1U << PMU_QCHANNEL_PWR_CON_BUSGIC_ITS1_QCH_ENA_SHIFT)     /* 0x00000040 */
/* QCHANNEL_PWR_SFTCON */
#define PMU_QCHANNEL_PWR_SFTCON_OFFSET                     (0x81D4U)
#define PMU_QCHANNEL_PWR_SFTCON_PHPMMU_TBU_QCH_SFTENA_SHIFT (0U)
#define PMU_QCHANNEL_PWR_SFTCON_PHPMMU_TBU_QCH_SFTENA_MASK (0x1U << PMU_QCHANNEL_PWR_SFTCON_PHPMMU_TBU_QCH_SFTENA_SHIFT) /* 0x00000001 */
#define PMU_QCHANNEL_PWR_SFTCON_PHPMMU_TCU_QCH_SFTENA_SHIFT (1U)
#define PMU_QCHANNEL_PWR_SFTCON_PHPMMU_TCU_QCH_SFTENA_MASK (0x1U << PMU_QCHANNEL_PWR_SFTCON_PHPMMU_TCU_QCH_SFTENA_SHIFT) /* 0x00000002 */
#define PMU_QCHANNEL_PWR_SFTCON_PCIEMMU_TBU_QCH_SFTENA_SHIFT (2U)
#define PMU_QCHANNEL_PWR_SFTCON_PCIEMMU_TBU_QCH_SFTENA_MASK (0x1U << PMU_QCHANNEL_PWR_SFTCON_PCIEMMU_TBU_QCH_SFTENA_SHIFT) /* 0x00000004 */
#define PMU_QCHANNEL_PWR_SFTCON_PCIEMMU_TCU_QCH_SFTENA_SHIFT (3U)
#define PMU_QCHANNEL_PWR_SFTCON_PCIEMMU_TCU_QCH_SFTENA_MASK (0x1U << PMU_QCHANNEL_PWR_SFTCON_PCIEMMU_TCU_QCH_SFTENA_SHIFT) /* 0x00000008 */
#define PMU_QCHANNEL_PWR_SFTCON_PHPGIC_ITS_QCH_SFTENA_SHIFT (4U)
#define PMU_QCHANNEL_PWR_SFTCON_PHPGIC_ITS_QCH_SFTENA_MASK (0x1U << PMU_QCHANNEL_PWR_SFTCON_PHPGIC_ITS_QCH_SFTENA_SHIFT) /* 0x00000010 */
#define PMU_QCHANNEL_PWR_SFTCON_BUSGIC_ITS0_QCH_SFTENA_SHIFT (5U)
#define PMU_QCHANNEL_PWR_SFTCON_BUSGIC_ITS0_QCH_SFTENA_MASK (0x1U << PMU_QCHANNEL_PWR_SFTCON_BUSGIC_ITS0_QCH_SFTENA_SHIFT) /* 0x00000020 */
#define PMU_QCHANNEL_PWR_SFTCON_BUSGIC_ITS1_QCH_SFTENA_SHIFT (6U)
#define PMU_QCHANNEL_PWR_SFTCON_BUSGIC_ITS1_QCH_SFTENA_MASK (0x1U << PMU_QCHANNEL_PWR_SFTCON_BUSGIC_ITS1_QCH_SFTENA_SHIFT) /* 0x00000040 */
/* QCHANNEL_PWR_STS */
#define PMU_QCHANNEL_PWR_STS_OFFSET                        (0x81D8U)
#define PMU_QCHANNEL_PWR_STS                               (0x0U)
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TBU_QCH_ACCEPT_SHIFT   (0U)
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TBU_QCH_ACCEPT_MASK    (0x1U << PMU_QCHANNEL_PWR_STS_PHPMMU_TBU_QCH_ACCEPT_SHIFT)   /* 0x00000001 */
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TCU_QCH_ACCEPT_SHIFT   (1U)
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TCU_QCH_ACCEPT_MASK    (0x1U << PMU_QCHANNEL_PWR_STS_PHPMMU_TCU_QCH_ACCEPT_SHIFT)   /* 0x00000002 */
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TBU_QCH_ACCEPT_SHIFT  (2U)
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TBU_QCH_ACCEPT_MASK   (0x1U << PMU_QCHANNEL_PWR_STS_PCIEMMU_TBU_QCH_ACCEPT_SHIFT)  /* 0x00000004 */
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TCU_QCH_ACCEPT_SHIFT  (3U)
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TCU_QCH_ACCEPT_MASK   (0x1U << PMU_QCHANNEL_PWR_STS_PCIEMMU_TCU_QCH_ACCEPT_SHIFT)  /* 0x00000008 */
#define PMU_QCHANNEL_PWR_STS_PHPGIC_ITS_QCH_ACCEPT_SHIFT   (4U)
#define PMU_QCHANNEL_PWR_STS_PHPGIC_ITS_QCH_ACCEPT_MASK    (0x1U << PMU_QCHANNEL_PWR_STS_PHPGIC_ITS_QCH_ACCEPT_SHIFT)   /* 0x00000010 */
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS0_QCH_ACCEPT_SHIFT  (5U)
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS0_QCH_ACCEPT_MASK   (0x1U << PMU_QCHANNEL_PWR_STS_BUSGIC_ITS0_QCH_ACCEPT_SHIFT)  /* 0x00000020 */
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS1_QCH_ACCEPT_SHIFT  (6U)
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS1_QCH_ACCEPT_MASK   (0x1U << PMU_QCHANNEL_PWR_STS_BUSGIC_ITS1_QCH_ACCEPT_SHIFT)  /* 0x00000040 */
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TBU_QCH_DENY_SHIFT     (7U)
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TBU_QCH_DENY_MASK      (0x1U << PMU_QCHANNEL_PWR_STS_PHPMMU_TBU_QCH_DENY_SHIFT)     /* 0x00000080 */
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TCU_QCH_DENY_SHIFT     (8U)
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TCU_QCH_DENY_MASK      (0x1U << PMU_QCHANNEL_PWR_STS_PHPMMU_TCU_QCH_DENY_SHIFT)     /* 0x00000100 */
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TBU_QCH_DENY_SHIFT    (9U)
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TBU_QCH_DENY_MASK     (0x1U << PMU_QCHANNEL_PWR_STS_PCIEMMU_TBU_QCH_DENY_SHIFT)    /* 0x00000200 */
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TCU_QCH_DENY_SHIFT    (10U)
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TCU_QCH_DENY_MASK     (0x1U << PMU_QCHANNEL_PWR_STS_PCIEMMU_TCU_QCH_DENY_SHIFT)    /* 0x00000400 */
#define PMU_QCHANNEL_PWR_STS_PHPGIC_ITS_QCH_DENY_SHIFT     (11U)
#define PMU_QCHANNEL_PWR_STS_PHPGIC_ITS_QCH_DENY_MASK      (0x1U << PMU_QCHANNEL_PWR_STS_PHPGIC_ITS_QCH_DENY_SHIFT)     /* 0x00000800 */
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS0_QCH_DENY_SHIFT    (12U)
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS0_QCH_DENY_MASK     (0x1U << PMU_QCHANNEL_PWR_STS_BUSGIC_ITS0_QCH_DENY_SHIFT)    /* 0x00001000 */
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS1_QCH_DENY_SHIFT    (13U)
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS1_QCH_DENY_MASK     (0x1U << PMU_QCHANNEL_PWR_STS_BUSGIC_ITS1_QCH_DENY_SHIFT)    /* 0x00002000 */
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TBU_QCH_ACTIVE_SHIFT   (14U)
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TBU_QCH_ACTIVE_MASK    (0x1U << PMU_QCHANNEL_PWR_STS_PHPMMU_TBU_QCH_ACTIVE_SHIFT)   /* 0x00004000 */
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TCU_QCH_ACTIVE_SHIFT   (15U)
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TCU_QCH_ACTIVE_MASK    (0x1U << PMU_QCHANNEL_PWR_STS_PHPMMU_TCU_QCH_ACTIVE_SHIFT)   /* 0x00008000 */
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TBU_QCH_ACTIVE_SHIFT  (16U)
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TBU_QCH_ACTIVE_MASK   (0x1U << PMU_QCHANNEL_PWR_STS_PCIEMMU_TBU_QCH_ACTIVE_SHIFT)  /* 0x00010000 */
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TCU_QCH_ACTIVE_SHIFT  (17U)
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TCU_QCH_ACTIVE_MASK   (0x1U << PMU_QCHANNEL_PWR_STS_PCIEMMU_TCU_QCH_ACTIVE_SHIFT)  /* 0x00020000 */
#define PMU_QCHANNEL_PWR_STS_PHPGIC_ITS_QCH_ACTIVE_SHIFT   (18U)
#define PMU_QCHANNEL_PWR_STS_PHPGIC_ITS_QCH_ACTIVE_MASK    (0x1U << PMU_QCHANNEL_PWR_STS_PHPGIC_ITS_QCH_ACTIVE_SHIFT)   /* 0x00040000 */
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS0_QCH_ACTIVE_SHIFT  (19U)
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS0_QCH_ACTIVE_MASK   (0x1U << PMU_QCHANNEL_PWR_STS_BUSGIC_ITS0_QCH_ACTIVE_SHIFT)  /* 0x00080000 */
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS1_QCH_ACTIVE_SHIFT  (20U)
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS1_QCH_ACTIVE_MASK   (0x1U << PMU_QCHANNEL_PWR_STS_BUSGIC_ITS1_QCH_ACTIVE_SHIFT)  /* 0x00100000 */
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TBU_QCH_REQ_SHIFT      (21U)
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TBU_QCH_REQ_MASK       (0x1U << PMU_QCHANNEL_PWR_STS_PHPMMU_TBU_QCH_REQ_SHIFT)      /* 0x00200000 */
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TCU_QCH_REQ_SHIFT      (22U)
#define PMU_QCHANNEL_PWR_STS_PHPMMU_TCU_QCH_REQ_MASK       (0x1U << PMU_QCHANNEL_PWR_STS_PHPMMU_TCU_QCH_REQ_SHIFT)      /* 0x00400000 */
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TBU_QCH_REQ_SHIFT     (23U)
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TBU_QCH_REQ_MASK      (0x1U << PMU_QCHANNEL_PWR_STS_PCIEMMU_TBU_QCH_REQ_SHIFT)     /* 0x00800000 */
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TCU_QCH_REQ_SHIFT     (24U)
#define PMU_QCHANNEL_PWR_STS_PCIEMMU_TCU_QCH_REQ_MASK      (0x1U << PMU_QCHANNEL_PWR_STS_PCIEMMU_TCU_QCH_REQ_SHIFT)     /* 0x01000000 */
#define PMU_QCHANNEL_PWR_STS_PHPGIC_ITS_QCH_REQ_SHIFT      (25U)
#define PMU_QCHANNEL_PWR_STS_PHPGIC_ITS_QCH_REQ_MASK       (0x1U << PMU_QCHANNEL_PWR_STS_PHPGIC_ITS_QCH_REQ_SHIFT)      /* 0x02000000 */
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS0_QCH_REQ_SHIFT     (26U)
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS0_QCH_REQ_MASK      (0x1U << PMU_QCHANNEL_PWR_STS_BUSGIC_ITS0_QCH_REQ_SHIFT)     /* 0x04000000 */
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS1_QCH_REQ_SHIFT     (27U)
#define PMU_QCHANNEL_PWR_STS_BUSGIC_ITS1_QCH_REQ_MASK      (0x1U << PMU_QCHANNEL_PWR_STS_BUSGIC_ITS1_QCH_REQ_SHIFT)     /* 0x08000000 */
/* DEBUG_INFO_CON */
#define PMU_DEBUG_INFO_CON_OFFSET                          (0x81E0U)
#define PMU_DEBUG_INFO_CON_CPU0_POWER_STATE_SEL_SHIFT      (0U)
#define PMU_DEBUG_INFO_CON_CPU0_POWER_STATE_SEL_MASK       (0x1U << PMU_DEBUG_INFO_CON_CPU0_POWER_STATE_SEL_SHIFT)      /* 0x00000001 */
#define PMU_DEBUG_INFO_CON_CPU1_POWER_STATE_SEL_SHIFT      (1U)
#define PMU_DEBUG_INFO_CON_CPU1_POWER_STATE_SEL_MASK       (0x1U << PMU_DEBUG_INFO_CON_CPU1_POWER_STATE_SEL_SHIFT)      /* 0x00000002 */
#define PMU_DEBUG_INFO_CON_CPU2_POWER_STATE_SEL_SHIFT      (2U)
#define PMU_DEBUG_INFO_CON_CPU2_POWER_STATE_SEL_MASK       (0x1U << PMU_DEBUG_INFO_CON_CPU2_POWER_STATE_SEL_SHIFT)      /* 0x00000004 */
#define PMU_DEBUG_INFO_CON_CPU3_POWER_STATE_SEL_SHIFT      (3U)
#define PMU_DEBUG_INFO_CON_CPU3_POWER_STATE_SEL_MASK       (0x1U << PMU_DEBUG_INFO_CON_CPU3_POWER_STATE_SEL_SHIFT)      /* 0x00000008 */
#define PMU_DEBUG_INFO_CON_CPU4_POWER_STATE_SEL_SHIFT      (4U)
#define PMU_DEBUG_INFO_CON_CPU4_POWER_STATE_SEL_MASK       (0x1U << PMU_DEBUG_INFO_CON_CPU4_POWER_STATE_SEL_SHIFT)      /* 0x00000010 */
#define PMU_DEBUG_INFO_CON_CPU5_POWER_STATE_SEL_SHIFT      (5U)
#define PMU_DEBUG_INFO_CON_CPU5_POWER_STATE_SEL_MASK       (0x1U << PMU_DEBUG_INFO_CON_CPU5_POWER_STATE_SEL_SHIFT)      /* 0x00000020 */
#define PMU_DEBUG_INFO_CON_CPU6_POWER_STATE_SEL_SHIFT      (6U)
#define PMU_DEBUG_INFO_CON_CPU6_POWER_STATE_SEL_MASK       (0x1U << PMU_DEBUG_INFO_CON_CPU6_POWER_STATE_SEL_SHIFT)      /* 0x00000040 */
#define PMU_DEBUG_INFO_CON_CPU7_POWER_STATE_SEL_SHIFT      (7U)
#define PMU_DEBUG_INFO_CON_CPU7_POWER_STATE_SEL_MASK       (0x1U << PMU_DEBUG_INFO_CON_CPU7_POWER_STATE_SEL_SHIFT)      /* 0x00000080 */
#define PMU_DEBUG_INFO_CON_CORE0_POWER_STATE_SEL_SHIFT     (8U)
#define PMU_DEBUG_INFO_CON_CORE0_POWER_STATE_SEL_MASK      (0x1U << PMU_DEBUG_INFO_CON_CORE0_POWER_STATE_SEL_SHIFT)     /* 0x00000100 */
#define PMU_DEBUG_INFO_CON_CORE1_POWER_STATE_SEL_SHIFT     (9U)
#define PMU_DEBUG_INFO_CON_CORE1_POWER_STATE_SEL_MASK      (0x1U << PMU_DEBUG_INFO_CON_CORE1_POWER_STATE_SEL_SHIFT)     /* 0x00000200 */
#define PMU_DEBUG_INFO_CON_CPU_POWER_STATE_SEL_SHIFT       (10U)
#define PMU_DEBUG_INFO_CON_CPU_POWER_STATE_SEL_MASK        (0x1U << PMU_DEBUG_INFO_CON_CPU_POWER_STATE_SEL_SHIFT)       /* 0x00000400 */
/* VOP_SUBPD_PWR_CHAIN_STS */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_OFFSET                 (0x81E4U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS                        (0x49249U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER0_MEM_PWR_STAT_SHIFT (0U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER0_MEM_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER0_MEM_PWR_STAT_SHIFT) /* 0x00000001 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER0_C1_PWR_STAT_SHIFT (1U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER0_C1_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER0_C1_PWR_STAT_SHIFT) /* 0x00000002 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER0_C0_PWR_STAT_SHIFT (2U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER0_C0_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER0_C0_PWR_STAT_SHIFT) /* 0x00000004 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER1_MEM_PWR_STAT_SHIFT (3U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER1_MEM_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER1_MEM_PWR_STAT_SHIFT) /* 0x00000008 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER1_C1_PWR_STAT_SHIFT (4U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER1_C1_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER1_C1_PWR_STAT_SHIFT) /* 0x00000010 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER1_C0_PWR_STAT_SHIFT (5U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER1_C0_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER1_C0_PWR_STAT_SHIFT) /* 0x00000020 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER2_MEM_PWR_STAT_SHIFT (6U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER2_MEM_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER2_MEM_PWR_STAT_SHIFT) /* 0x00000040 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER2_C1_PWR_STAT_SHIFT (7U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER2_C1_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER2_C1_PWR_STAT_SHIFT) /* 0x00000080 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER2_C0_PWR_STAT_SHIFT (8U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER2_C0_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER2_C0_PWR_STAT_SHIFT) /* 0x00000100 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER3_MEM_PWR_STAT_SHIFT (9U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER3_MEM_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER3_MEM_PWR_STAT_SHIFT) /* 0x00000200 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER3_C1_PWR_STAT_SHIFT (10U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER3_C1_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER3_C1_PWR_STAT_SHIFT) /* 0x00000400 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER3_C0_PWR_STAT_SHIFT (11U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER3_C0_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_CLUSTER3_C0_PWR_STAT_SHIFT) /* 0x00000800 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_ESMART_MEM_PWR_STAT_SHIFT (12U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_ESMART_MEM_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_ESMART_MEM_PWR_STAT_SHIFT) /* 0x00001000 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_ESMART_C1_PWR_STAT_SHIFT (13U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_ESMART_C1_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_ESMART_C1_PWR_STAT_SHIFT) /* 0x00002000 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_ESMART_C0_PWR_STAT_SHIFT (14U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_ESMART_C0_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_ESMART_C0_PWR_STAT_SHIFT) /* 0x00004000 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC4K_MEM_PWR_STAT_SHIFT (15U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC4K_MEM_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC4K_MEM_PWR_STAT_SHIFT) /* 0x00008000 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC4K_C1_PWR_STAT_SHIFT (16U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC4K_C1_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC4K_C1_PWR_STAT_SHIFT) /* 0x00010000 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC4K_C0_PWR_STAT_SHIFT (17U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC4K_C0_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC4K_C0_PWR_STAT_SHIFT) /* 0x00020000 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC8K_MEM_PWR_STAT_SHIFT (18U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC8K_MEM_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC8K_MEM_PWR_STAT_SHIFT) /* 0x00040000 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC8K_C1_PWR_STAT_SHIFT (19U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC8K_C1_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC8K_C1_PWR_STAT_SHIFT) /* 0x00080000 */
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC8K_C0_PWR_STAT_SHIFT (20U)
#define PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC8K_C0_PWR_STAT_MASK (0x1U << PMU_VOP_SUBPD_PWR_CHAIN_STS_VOP_DSC8K_C0_PWR_STAT_SHIFT) /* 0x00100000 */
/* PWR_CHAIN0_STS0 */
#define PMU_PWR_CHAIN0_STS0_OFFSET                         (0x81E8U)
#define PMU_PWR_CHAIN0_STS0                                (0xFFU)
#define PMU_PWR_CHAIN0_STS0_PD_CPU_0_C0_PWR_STAT_SHIFT     (0U)
#define PMU_PWR_CHAIN0_STS0_PD_CPU_0_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS0_PD_CPU_0_C0_PWR_STAT_SHIFT)     /* 0x00000001 */
#define PMU_PWR_CHAIN0_STS0_PD_CPU_1_C0_PWR_STAT_SHIFT     (1U)
#define PMU_PWR_CHAIN0_STS0_PD_CPU_1_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS0_PD_CPU_1_C0_PWR_STAT_SHIFT)     /* 0x00000002 */
#define PMU_PWR_CHAIN0_STS0_PD_CPU_2_C0_PWR_STAT_SHIFT     (2U)
#define PMU_PWR_CHAIN0_STS0_PD_CPU_2_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS0_PD_CPU_2_C0_PWR_STAT_SHIFT)     /* 0x00000004 */
#define PMU_PWR_CHAIN0_STS0_PD_CPU_3_C0_PWR_STAT_SHIFT     (3U)
#define PMU_PWR_CHAIN0_STS0_PD_CPU_3_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS0_PD_CPU_3_C0_PWR_STAT_SHIFT)     /* 0x00000008 */
#define PMU_PWR_CHAIN0_STS0_PD_CPU_4_C0_PWR_STAT_SHIFT     (4U)
#define PMU_PWR_CHAIN0_STS0_PD_CPU_4_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS0_PD_CPU_4_C0_PWR_STAT_SHIFT)     /* 0x00000010 */
#define PMU_PWR_CHAIN0_STS0_PD_CPU_5_C0_PWR_STAT_SHIFT     (5U)
#define PMU_PWR_CHAIN0_STS0_PD_CPU_5_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS0_PD_CPU_5_C0_PWR_STAT_SHIFT)     /* 0x00000020 */
#define PMU_PWR_CHAIN0_STS0_PD_CPU_6_C0_PWR_STAT_SHIFT     (6U)
#define PMU_PWR_CHAIN0_STS0_PD_CPU_6_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS0_PD_CPU_6_C0_PWR_STAT_SHIFT)     /* 0x00000040 */
#define PMU_PWR_CHAIN0_STS0_PD_CPU_7_C0_PWR_STAT_SHIFT     (7U)
#define PMU_PWR_CHAIN0_STS0_PD_CPU_7_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS0_PD_CPU_7_C0_PWR_STAT_SHIFT)     /* 0x00000080 */
#define PMU_PWR_CHAIN0_STS0_PD_NPUTOP_C0_PWR_STAT_SHIFT    (11U)
#define PMU_PWR_CHAIN0_STS0_PD_NPUTOP_C0_PWR_STAT_MASK     (0x1U << PMU_PWR_CHAIN0_STS0_PD_NPUTOP_C0_PWR_STAT_SHIFT)    /* 0x00000800 */
#define PMU_PWR_CHAIN0_STS0_PD_NPU1_C0_PWR_STAT_SHIFT      (12U)
#define PMU_PWR_CHAIN0_STS0_PD_NPU1_C0_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN0_STS0_PD_NPU1_C0_PWR_STAT_SHIFT)      /* 0x00001000 */
#define PMU_PWR_CHAIN0_STS0_PD_NPU2_C0_PWR_STAT_SHIFT      (13U)
#define PMU_PWR_CHAIN0_STS0_PD_NPU2_C0_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN0_STS0_PD_NPU2_C0_PWR_STAT_SHIFT)      /* 0x00002000 */
#define PMU_PWR_CHAIN0_STS0_PD_VENC0_C0_PWR_STAT_SHIFT     (14U)
#define PMU_PWR_CHAIN0_STS0_PD_VENC0_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS0_PD_VENC0_C0_PWR_STAT_SHIFT)     /* 0x00004000 */
#define PMU_PWR_CHAIN0_STS0_PD_VENC1_C0_PWR_STAT_SHIFT     (15U)
#define PMU_PWR_CHAIN0_STS0_PD_VENC1_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS0_PD_VENC1_C0_PWR_STAT_SHIFT)     /* 0x00008000 */
#define PMU_PWR_CHAIN0_STS0_PD_RKVDEC0_C0_PWR_STAT_SHIFT   (16U)
#define PMU_PWR_CHAIN0_STS0_PD_RKVDEC0_C0_PWR_STAT_MASK    (0x1U << PMU_PWR_CHAIN0_STS0_PD_RKVDEC0_C0_PWR_STAT_SHIFT)   /* 0x00010000 */
#define PMU_PWR_CHAIN0_STS0_PD_RKVDEC1_C0_PWR_STAT_SHIFT   (17U)
#define PMU_PWR_CHAIN0_STS0_PD_RKVDEC1_C0_PWR_STAT_MASK    (0x1U << PMU_PWR_CHAIN0_STS0_PD_RKVDEC1_C0_PWR_STAT_SHIFT)   /* 0x00020000 */
#define PMU_PWR_CHAIN0_STS0_PD_VDPU_C0_PWR_STAT_SHIFT      (18U)
#define PMU_PWR_CHAIN0_STS0_PD_VDPU_C0_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN0_STS0_PD_VDPU_C0_PWR_STAT_SHIFT)      /* 0x00040000 */
#define PMU_PWR_CHAIN0_STS0_PD_RGA30_C0_PWR_STAT_SHIFT     (19U)
#define PMU_PWR_CHAIN0_STS0_PD_RGA30_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS0_PD_RGA30_C0_PWR_STAT_SHIFT)     /* 0x00080000 */
#define PMU_PWR_CHAIN0_STS0_PD_AV1_C0_PWR_STAT_SHIFT       (20U)
#define PMU_PWR_CHAIN0_STS0_PD_AV1_C0_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN0_STS0_PD_AV1_C0_PWR_STAT_SHIFT)       /* 0x00100000 */
#define PMU_PWR_CHAIN0_STS0_PD_VI_C0_PWR_STAT_SHIFT        (21U)
#define PMU_PWR_CHAIN0_STS0_PD_VI_C0_PWR_STAT_MASK         (0x1U << PMU_PWR_CHAIN0_STS0_PD_VI_C0_PWR_STAT_SHIFT)        /* 0x00200000 */
#define PMU_PWR_CHAIN0_STS0_PD_FEC_C0_PWR_STAT_SHIFT       (22U)
#define PMU_PWR_CHAIN0_STS0_PD_FEC_C0_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN0_STS0_PD_FEC_C0_PWR_STAT_SHIFT)       /* 0x00400000 */
#define PMU_PWR_CHAIN0_STS0_PD_ISP1_C0_PWR_STAT_SHIFT      (23U)
#define PMU_PWR_CHAIN0_STS0_PD_ISP1_C0_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN0_STS0_PD_ISP1_C0_PWR_STAT_SHIFT)      /* 0x00800000 */
#define PMU_PWR_CHAIN0_STS0_PD_RGA31_C0_PWR_STAT_SHIFT     (24U)
#define PMU_PWR_CHAIN0_STS0_PD_RGA31_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS0_PD_RGA31_C0_PWR_STAT_SHIFT)     /* 0x01000000 */
#define PMU_PWR_CHAIN0_STS0_PD_VOP_C0_PWR_STAT_SHIFT       (25U)
#define PMU_PWR_CHAIN0_STS0_PD_VOP_C0_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN0_STS0_PD_VOP_C0_PWR_STAT_SHIFT)       /* 0x02000000 */
#define PMU_PWR_CHAIN0_STS0_PD_VO0_C0_PWR_STAT_SHIFT       (26U)
#define PMU_PWR_CHAIN0_STS0_PD_VO0_C0_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN0_STS0_PD_VO0_C0_PWR_STAT_SHIFT)       /* 0x04000000 */
#define PMU_PWR_CHAIN0_STS0_PD_VO1_C0_PWR_STAT_SHIFT       (27U)
#define PMU_PWR_CHAIN0_STS0_PD_VO1_C0_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN0_STS0_PD_VO1_C0_PWR_STAT_SHIFT)       /* 0x08000000 */
#define PMU_PWR_CHAIN0_STS0_PD_AUDIO_C0_PWR_STAT_SHIFT     (28U)
#define PMU_PWR_CHAIN0_STS0_PD_AUDIO_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS0_PD_AUDIO_C0_PWR_STAT_SHIFT)     /* 0x10000000 */
#define PMU_PWR_CHAIN0_STS0_PD_PHP_C0_PWR_STAT_SHIFT       (29U)
#define PMU_PWR_CHAIN0_STS0_PD_PHP_C0_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN0_STS0_PD_PHP_C0_PWR_STAT_SHIFT)       /* 0x20000000 */
#define PMU_PWR_CHAIN0_STS0_PD_GMAC_C0_PWR_STAT_SHIFT      (30U)
#define PMU_PWR_CHAIN0_STS0_PD_GMAC_C0_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN0_STS0_PD_GMAC_C0_PWR_STAT_SHIFT)      /* 0x40000000 */
#define PMU_PWR_CHAIN0_STS0_PD_PCIE_C0_PWR_STAT_SHIFT      (31U)
#define PMU_PWR_CHAIN0_STS0_PD_PCIE_C0_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN0_STS0_PD_PCIE_C0_PWR_STAT_SHIFT)      /* 0x80000000 */
/* PWR_CHAIN0_STS1 */
#define PMU_PWR_CHAIN0_STS1_OFFSET                         (0x81ECU)
#define PMU_PWR_CHAIN0_STS1                                (0xFFU)
#define PMU_PWR_CHAIN0_STS1_PD_NVM_C0_PWR_STAT_SHIFT       (0U)
#define PMU_PWR_CHAIN0_STS1_PD_NVM_C0_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN0_STS1_PD_NVM_C0_PWR_STAT_SHIFT)       /* 0x00000001 */
#define PMU_PWR_CHAIN0_STS1_PD_NVM0_C0_PWR_STAT_SHIFT      (1U)
#define PMU_PWR_CHAIN0_STS1_PD_NVM0_C0_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN0_STS1_PD_NVM0_C0_PWR_STAT_SHIFT)      /* 0x00000002 */
#define PMU_PWR_CHAIN0_STS1_PD_SDIO_C0_PWR_STAT_SHIFT      (2U)
#define PMU_PWR_CHAIN0_STS1_PD_SDIO_C0_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN0_STS1_PD_SDIO_C0_PWR_STAT_SHIFT)      /* 0x00000004 */
#define PMU_PWR_CHAIN0_STS1_PD_USB_C0_PWR_STAT_SHIFT       (3U)
#define PMU_PWR_CHAIN0_STS1_PD_USB_C0_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN0_STS1_PD_USB_C0_PWR_STAT_SHIFT)       /* 0x00000008 */
#define PMU_PWR_CHAIN0_STS1_PD_SECURE_C0_PWR_STAT_SHIFT    (4U)
#define PMU_PWR_CHAIN0_STS1_PD_SECURE_C0_PWR_STAT_MASK     (0x1U << PMU_PWR_CHAIN0_STS1_PD_SECURE_C0_PWR_STAT_SHIFT)    /* 0x00000010 */
#define PMU_PWR_CHAIN0_STS1_PD_SDMMC_C0_PWR_STAT_SHIFT     (5U)
#define PMU_PWR_CHAIN0_STS1_PD_SDMMC_C0_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN0_STS1_PD_SDMMC_C0_PWR_STAT_SHIFT)     /* 0x00000020 */
#define PMU_PWR_CHAIN0_STS1_PD_CRYPTO_C0_PWR_STAT_SHIFT    (6U)
#define PMU_PWR_CHAIN0_STS1_PD_CRYPTO_C0_PWR_STAT_MASK     (0x1U << PMU_PWR_CHAIN0_STS1_PD_CRYPTO_C0_PWR_STAT_SHIFT)    /* 0x00000040 */
#define PMU_PWR_CHAIN0_STS1_PD_CENTER_C0_PWR_STAT_SHIFT    (7U)
#define PMU_PWR_CHAIN0_STS1_PD_CENTER_C0_PWR_STAT_MASK     (0x1U << PMU_PWR_CHAIN0_STS1_PD_CENTER_C0_PWR_STAT_SHIFT)    /* 0x00000080 */
/* PWR_CHAIN1_STS0 */
#define PMU_PWR_CHAIN1_STS0_OFFSET                         (0x81F0U)
#define PMU_PWR_CHAIN1_STS0                                (0xFFU)
#define PMU_PWR_CHAIN1_STS0_PD_CPU_0_C1_PWR_STAT_SHIFT     (0U)
#define PMU_PWR_CHAIN1_STS0_PD_CPU_0_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS0_PD_CPU_0_C1_PWR_STAT_SHIFT)     /* 0x00000001 */
#define PMU_PWR_CHAIN1_STS0_PD_CPU_1_C1_PWR_STAT_SHIFT     (1U)
#define PMU_PWR_CHAIN1_STS0_PD_CPU_1_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS0_PD_CPU_1_C1_PWR_STAT_SHIFT)     /* 0x00000002 */
#define PMU_PWR_CHAIN1_STS0_PD_CPU_2_C1_PWR_STAT_SHIFT     (2U)
#define PMU_PWR_CHAIN1_STS0_PD_CPU_2_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS0_PD_CPU_2_C1_PWR_STAT_SHIFT)     /* 0x00000004 */
#define PMU_PWR_CHAIN1_STS0_PD_CPU_3_C1_PWR_STAT_SHIFT     (3U)
#define PMU_PWR_CHAIN1_STS0_PD_CPU_3_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS0_PD_CPU_3_C1_PWR_STAT_SHIFT)     /* 0x00000008 */
#define PMU_PWR_CHAIN1_STS0_PD_CPU_4_C1_PWR_STAT_SHIFT     (4U)
#define PMU_PWR_CHAIN1_STS0_PD_CPU_4_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS0_PD_CPU_4_C1_PWR_STAT_SHIFT)     /* 0x00000010 */
#define PMU_PWR_CHAIN1_STS0_PD_CPU_5_C1_PWR_STAT_SHIFT     (5U)
#define PMU_PWR_CHAIN1_STS0_PD_CPU_5_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS0_PD_CPU_5_C1_PWR_STAT_SHIFT)     /* 0x00000020 */
#define PMU_PWR_CHAIN1_STS0_PD_CPU_6_C1_PWR_STAT_SHIFT     (6U)
#define PMU_PWR_CHAIN1_STS0_PD_CPU_6_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS0_PD_CPU_6_C1_PWR_STAT_SHIFT)     /* 0x00000040 */
#define PMU_PWR_CHAIN1_STS0_PD_CPU_7_C1_PWR_STAT_SHIFT     (7U)
#define PMU_PWR_CHAIN1_STS0_PD_CPU_7_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS0_PD_CPU_7_C1_PWR_STAT_SHIFT)     /* 0x00000080 */
#define PMU_PWR_CHAIN1_STS0_PD_NPUTOP_C1_PWR_STAT_SHIFT    (11U)
#define PMU_PWR_CHAIN1_STS0_PD_NPUTOP_C1_PWR_STAT_MASK     (0x1U << PMU_PWR_CHAIN1_STS0_PD_NPUTOP_C1_PWR_STAT_SHIFT)    /* 0x00000800 */
#define PMU_PWR_CHAIN1_STS0_PD_NPU1_C1_PWR_STAT_SHIFT      (12U)
#define PMU_PWR_CHAIN1_STS0_PD_NPU1_C1_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN1_STS0_PD_NPU1_C1_PWR_STAT_SHIFT)      /* 0x00001000 */
#define PMU_PWR_CHAIN1_STS0_PD_NPU2_C1_PWR_STAT_SHIFT      (13U)
#define PMU_PWR_CHAIN1_STS0_PD_NPU2_C1_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN1_STS0_PD_NPU2_C1_PWR_STAT_SHIFT)      /* 0x00002000 */
#define PMU_PWR_CHAIN1_STS0_PD_VENC0_C1_PWR_STAT_SHIFT     (14U)
#define PMU_PWR_CHAIN1_STS0_PD_VENC0_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS0_PD_VENC0_C1_PWR_STAT_SHIFT)     /* 0x00004000 */
#define PMU_PWR_CHAIN1_STS0_PD_VENC1_C1_PWR_STAT_SHIFT     (15U)
#define PMU_PWR_CHAIN1_STS0_PD_VENC1_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS0_PD_VENC1_C1_PWR_STAT_SHIFT)     /* 0x00008000 */
#define PMU_PWR_CHAIN1_STS0_PD_RKVDEC0_C1_PWR_STAT_SHIFT   (16U)
#define PMU_PWR_CHAIN1_STS0_PD_RKVDEC0_C1_PWR_STAT_MASK    (0x1U << PMU_PWR_CHAIN1_STS0_PD_RKVDEC0_C1_PWR_STAT_SHIFT)   /* 0x00010000 */
#define PMU_PWR_CHAIN1_STS0_PD_RKVDEC1_C1_PWR_STAT_SHIFT   (17U)
#define PMU_PWR_CHAIN1_STS0_PD_RKVDEC1_C1_PWR_STAT_MASK    (0x1U << PMU_PWR_CHAIN1_STS0_PD_RKVDEC1_C1_PWR_STAT_SHIFT)   /* 0x00020000 */
#define PMU_PWR_CHAIN1_STS0_PD_VDPU_C1_PWR_STAT_SHIFT      (18U)
#define PMU_PWR_CHAIN1_STS0_PD_VDPU_C1_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN1_STS0_PD_VDPU_C1_PWR_STAT_SHIFT)      /* 0x00040000 */
#define PMU_PWR_CHAIN1_STS0_PD_RGA30_C1_PWR_STAT_SHIFT     (19U)
#define PMU_PWR_CHAIN1_STS0_PD_RGA30_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS0_PD_RGA30_C1_PWR_STAT_SHIFT)     /* 0x00080000 */
#define PMU_PWR_CHAIN1_STS0_PD_AV1_C1_PWR_STAT_SHIFT       (20U)
#define PMU_PWR_CHAIN1_STS0_PD_AV1_C1_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN1_STS0_PD_AV1_C1_PWR_STAT_SHIFT)       /* 0x00100000 */
#define PMU_PWR_CHAIN1_STS0_PD_VI_C1_PWR_STAT_SHIFT        (21U)
#define PMU_PWR_CHAIN1_STS0_PD_VI_C1_PWR_STAT_MASK         (0x1U << PMU_PWR_CHAIN1_STS0_PD_VI_C1_PWR_STAT_SHIFT)        /* 0x00200000 */
#define PMU_PWR_CHAIN1_STS0_PD_FEC_C1_PWR_STAT_SHIFT       (22U)
#define PMU_PWR_CHAIN1_STS0_PD_FEC_C1_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN1_STS0_PD_FEC_C1_PWR_STAT_SHIFT)       /* 0x00400000 */
#define PMU_PWR_CHAIN1_STS0_PD_ISP1_C1_PWR_STAT_SHIFT      (23U)
#define PMU_PWR_CHAIN1_STS0_PD_ISP1_C1_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN1_STS0_PD_ISP1_C1_PWR_STAT_SHIFT)      /* 0x00800000 */
#define PMU_PWR_CHAIN1_STS0_PD_RGA31_C1_PWR_STAT_SHIFT     (24U)
#define PMU_PWR_CHAIN1_STS0_PD_RGA31_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS0_PD_RGA31_C1_PWR_STAT_SHIFT)     /* 0x01000000 */
#define PMU_PWR_CHAIN1_STS0_PD_VOP_C1_PWR_STAT_SHIFT       (25U)
#define PMU_PWR_CHAIN1_STS0_PD_VOP_C1_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN1_STS0_PD_VOP_C1_PWR_STAT_SHIFT)       /* 0x02000000 */
#define PMU_PWR_CHAIN1_STS0_PD_VO0_C1_PWR_STAT_SHIFT       (26U)
#define PMU_PWR_CHAIN1_STS0_PD_VO0_C1_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN1_STS0_PD_VO0_C1_PWR_STAT_SHIFT)       /* 0x04000000 */
#define PMU_PWR_CHAIN1_STS0_PD_VO1_C1_PWR_STAT_SHIFT       (27U)
#define PMU_PWR_CHAIN1_STS0_PD_VO1_C1_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN1_STS0_PD_VO1_C1_PWR_STAT_SHIFT)       /* 0x08000000 */
#define PMU_PWR_CHAIN1_STS0_PD_AUDIO_C1_PWR_STAT_SHIFT     (28U)
#define PMU_PWR_CHAIN1_STS0_PD_AUDIO_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS0_PD_AUDIO_C1_PWR_STAT_SHIFT)     /* 0x10000000 */
#define PMU_PWR_CHAIN1_STS0_PD_PHP_C1_PWR_STAT_SHIFT       (29U)
#define PMU_PWR_CHAIN1_STS0_PD_PHP_C1_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN1_STS0_PD_PHP_C1_PWR_STAT_SHIFT)       /* 0x20000000 */
#define PMU_PWR_CHAIN1_STS0_PD_GMAC_C1_PWR_STAT_SHIFT      (30U)
#define PMU_PWR_CHAIN1_STS0_PD_GMAC_C1_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN1_STS0_PD_GMAC_C1_PWR_STAT_SHIFT)      /* 0x40000000 */
#define PMU_PWR_CHAIN1_STS0_PD_PCIE_C1_PWR_STAT_SHIFT      (31U)
#define PMU_PWR_CHAIN1_STS0_PD_PCIE_C1_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN1_STS0_PD_PCIE_C1_PWR_STAT_SHIFT)      /* 0x80000000 */
/* PWR_CHAIN1_STS1 */
#define PMU_PWR_CHAIN1_STS1_OFFSET                         (0x81F4U)
#define PMU_PWR_CHAIN1_STS1                                (0xFFU)
#define PMU_PWR_CHAIN1_STS1_PD_NVM_C1_PWR_STAT_SHIFT       (0U)
#define PMU_PWR_CHAIN1_STS1_PD_NVM_C1_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN1_STS1_PD_NVM_C1_PWR_STAT_SHIFT)       /* 0x00000001 */
#define PMU_PWR_CHAIN1_STS1_PD_NVM0_C1_PWR_STAT_SHIFT      (1U)
#define PMU_PWR_CHAIN1_STS1_PD_NVM0_C1_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN1_STS1_PD_NVM0_C1_PWR_STAT_SHIFT)      /* 0x00000002 */
#define PMU_PWR_CHAIN1_STS1_PD_SDIO_C1_PWR_STAT_SHIFT      (2U)
#define PMU_PWR_CHAIN1_STS1_PD_SDIO_C1_PWR_STAT_MASK       (0x1U << PMU_PWR_CHAIN1_STS1_PD_SDIO_C1_PWR_STAT_SHIFT)      /* 0x00000004 */
#define PMU_PWR_CHAIN1_STS1_PD_USB_C1_PWR_STAT_SHIFT       (3U)
#define PMU_PWR_CHAIN1_STS1_PD_USB_C1_PWR_STAT_MASK        (0x1U << PMU_PWR_CHAIN1_STS1_PD_USB_C1_PWR_STAT_SHIFT)       /* 0x00000008 */
#define PMU_PWR_CHAIN1_STS1_PD_SECURE_C1_PWR_STAT_SHIFT    (4U)
#define PMU_PWR_CHAIN1_STS1_PD_SECURE_C1_PWR_STAT_MASK     (0x1U << PMU_PWR_CHAIN1_STS1_PD_SECURE_C1_PWR_STAT_SHIFT)    /* 0x00000010 */
#define PMU_PWR_CHAIN1_STS1_PD_SDMMC_C1_PWR_STAT_SHIFT     (5U)
#define PMU_PWR_CHAIN1_STS1_PD_SDMMC_C1_PWR_STAT_MASK      (0x1U << PMU_PWR_CHAIN1_STS1_PD_SDMMC_C1_PWR_STAT_SHIFT)     /* 0x00000020 */
#define PMU_PWR_CHAIN1_STS1_PD_CRYPTO_C1_PWR_STAT_SHIFT    (6U)
#define PMU_PWR_CHAIN1_STS1_PD_CRYPTO_C1_PWR_STAT_MASK     (0x1U << PMU_PWR_CHAIN1_STS1_PD_CRYPTO_C1_PWR_STAT_SHIFT)    /* 0x00000040 */
#define PMU_PWR_CHAIN1_STS1_PD_CENTER_C1_PWR_STAT_SHIFT    (7U)
#define PMU_PWR_CHAIN1_STS1_PD_CENTER_C1_PWR_STAT_MASK     (0x1U << PMU_PWR_CHAIN1_STS1_PD_CENTER_C1_PWR_STAT_SHIFT)    /* 0x00000080 */
/* PWR_MEM_STS0 */
#define PMU_PWR_MEM_STS0_OFFSET                            (0x81F8U)
#define PMU_PWR_MEM_STS0                                   (0xFFFBF800U)
#define PMU_PWR_MEM_STS0_PD_CPU_0_MEM_PWR_STAT_SHIFT       (0U)
#define PMU_PWR_MEM_STS0_PD_CPU_0_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS0_PD_CPU_0_MEM_PWR_STAT_SHIFT)       /* 0x00000001 */
#define PMU_PWR_MEM_STS0_PD_CPU_1_MEM_PWR_STAT_SHIFT       (1U)
#define PMU_PWR_MEM_STS0_PD_CPU_1_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS0_PD_CPU_1_MEM_PWR_STAT_SHIFT)       /* 0x00000002 */
#define PMU_PWR_MEM_STS0_PD_CPU_2_MEM_PWR_STAT_SHIFT       (2U)
#define PMU_PWR_MEM_STS0_PD_CPU_2_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS0_PD_CPU_2_MEM_PWR_STAT_SHIFT)       /* 0x00000004 */
#define PMU_PWR_MEM_STS0_PD_CPU_3_MEM_PWR_STAT_SHIFT       (3U)
#define PMU_PWR_MEM_STS0_PD_CPU_3_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS0_PD_CPU_3_MEM_PWR_STAT_SHIFT)       /* 0x00000008 */
#define PMU_PWR_MEM_STS0_PD_CPU_4_MEM_PWR_STAT_SHIFT       (4U)
#define PMU_PWR_MEM_STS0_PD_CPU_4_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS0_PD_CPU_4_MEM_PWR_STAT_SHIFT)       /* 0x00000010 */
#define PMU_PWR_MEM_STS0_PD_CPU_5_MEM_PWR_STAT_SHIFT       (5U)
#define PMU_PWR_MEM_STS0_PD_CPU_5_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS0_PD_CPU_5_MEM_PWR_STAT_SHIFT)       /* 0x00000020 */
#define PMU_PWR_MEM_STS0_PD_CPU_6_MEM_PWR_STAT_SHIFT       (6U)
#define PMU_PWR_MEM_STS0_PD_CPU_6_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS0_PD_CPU_6_MEM_PWR_STAT_SHIFT)       /* 0x00000040 */
#define PMU_PWR_MEM_STS0_PD_CPU_7_MEM_PWR_STAT_SHIFT       (7U)
#define PMU_PWR_MEM_STS0_PD_CPU_7_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS0_PD_CPU_7_MEM_PWR_STAT_SHIFT)       /* 0x00000080 */
#define PMU_PWR_MEM_STS0_PD_NPUTOP_MEM_PWR_STAT_SHIFT      (11U)
#define PMU_PWR_MEM_STS0_PD_NPUTOP_MEM_PWR_STAT_MASK       (0x1U << PMU_PWR_MEM_STS0_PD_NPUTOP_MEM_PWR_STAT_SHIFT)      /* 0x00000800 */
#define PMU_PWR_MEM_STS0_PD_NPU1_MEM_PWR_STAT_SHIFT        (12U)
#define PMU_PWR_MEM_STS0_PD_NPU1_MEM_PWR_STAT_MASK         (0x1U << PMU_PWR_MEM_STS0_PD_NPU1_MEM_PWR_STAT_SHIFT)        /* 0x00001000 */
#define PMU_PWR_MEM_STS0_PD_NPU2_MEM_PWR_STAT_SHIFT        (13U)
#define PMU_PWR_MEM_STS0_PD_NPU2_MEM_PWR_STAT_MASK         (0x1U << PMU_PWR_MEM_STS0_PD_NPU2_MEM_PWR_STAT_SHIFT)        /* 0x00002000 */
#define PMU_PWR_MEM_STS0_PD_VENC0_MEM_PWR_STAT_SHIFT       (14U)
#define PMU_PWR_MEM_STS0_PD_VENC0_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS0_PD_VENC0_MEM_PWR_STAT_SHIFT)       /* 0x00004000 */
#define PMU_PWR_MEM_STS0_PD_VENC1_MEM_PWR_STAT_SHIFT       (15U)
#define PMU_PWR_MEM_STS0_PD_VENC1_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS0_PD_VENC1_MEM_PWR_STAT_SHIFT)       /* 0x00008000 */
#define PMU_PWR_MEM_STS0_PD_RKVDEC0_MEM_PWR_STAT_SHIFT     (16U)
#define PMU_PWR_MEM_STS0_PD_RKVDEC0_MEM_PWR_STAT_MASK      (0x1U << PMU_PWR_MEM_STS0_PD_RKVDEC0_MEM_PWR_STAT_SHIFT)     /* 0x00010000 */
#define PMU_PWR_MEM_STS0_PD_RKVDEC1_MEM_PWR_STAT_SHIFT     (17U)
#define PMU_PWR_MEM_STS0_PD_RKVDEC1_MEM_PWR_STAT_MASK      (0x1U << PMU_PWR_MEM_STS0_PD_RKVDEC1_MEM_PWR_STAT_SHIFT)     /* 0x00020000 */
#define PMU_PWR_MEM_STS0_PD_RGA30_MEM_PWR_STAT_SHIFT       (19U)
#define PMU_PWR_MEM_STS0_PD_RGA30_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS0_PD_RGA30_MEM_PWR_STAT_SHIFT)       /* 0x00080000 */
#define PMU_PWR_MEM_STS0_PD_AV1_MEM_PWR_STAT_SHIFT         (20U)
#define PMU_PWR_MEM_STS0_PD_AV1_MEM_PWR_STAT_MASK          (0x1U << PMU_PWR_MEM_STS0_PD_AV1_MEM_PWR_STAT_SHIFT)         /* 0x00100000 */
#define PMU_PWR_MEM_STS0_PD_VI_MEM_PWR_STAT_SHIFT          (21U)
#define PMU_PWR_MEM_STS0_PD_VI_MEM_PWR_STAT_MASK           (0x1U << PMU_PWR_MEM_STS0_PD_VI_MEM_PWR_STAT_SHIFT)          /* 0x00200000 */
#define PMU_PWR_MEM_STS0_PD_FEC_MEM_PWR_STAT_SHIFT         (22U)
#define PMU_PWR_MEM_STS0_PD_FEC_MEM_PWR_STAT_MASK          (0x1U << PMU_PWR_MEM_STS0_PD_FEC_MEM_PWR_STAT_SHIFT)         /* 0x00400000 */
#define PMU_PWR_MEM_STS0_PD_ISP1_MEM_PWR_STAT_SHIFT        (23U)
#define PMU_PWR_MEM_STS0_PD_ISP1_MEM_PWR_STAT_MASK         (0x1U << PMU_PWR_MEM_STS0_PD_ISP1_MEM_PWR_STAT_SHIFT)        /* 0x00800000 */
#define PMU_PWR_MEM_STS0_PD_RGA31_MEM_PWR_STAT_SHIFT       (24U)
#define PMU_PWR_MEM_STS0_PD_RGA31_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS0_PD_RGA31_MEM_PWR_STAT_SHIFT)       /* 0x01000000 */
#define PMU_PWR_MEM_STS0_PD_VOP_MEM_PWR_STAT_SHIFT         (25U)
#define PMU_PWR_MEM_STS0_PD_VOP_MEM_PWR_STAT_MASK          (0x1U << PMU_PWR_MEM_STS0_PD_VOP_MEM_PWR_STAT_SHIFT)         /* 0x02000000 */
#define PMU_PWR_MEM_STS0_PD_VO0_MEM_PWR_STAT_SHIFT         (26U)
#define PMU_PWR_MEM_STS0_PD_VO0_MEM_PWR_STAT_MASK          (0x1U << PMU_PWR_MEM_STS0_PD_VO0_MEM_PWR_STAT_SHIFT)         /* 0x04000000 */
#define PMU_PWR_MEM_STS0_PD_VO1_MEM_PWR_STAT_SHIFT         (27U)
#define PMU_PWR_MEM_STS0_PD_VO1_MEM_PWR_STAT_MASK          (0x1U << PMU_PWR_MEM_STS0_PD_VO1_MEM_PWR_STAT_SHIFT)         /* 0x08000000 */
#define PMU_PWR_MEM_STS0_PD_AUDIO_MEM_PWR_STAT_SHIFT       (28U)
#define PMU_PWR_MEM_STS0_PD_AUDIO_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS0_PD_AUDIO_MEM_PWR_STAT_SHIFT)       /* 0x10000000 */
#define PMU_PWR_MEM_STS0_PD_PHP_MEM_PWR_STAT_SHIFT         (29U)
#define PMU_PWR_MEM_STS0_PD_PHP_MEM_PWR_STAT_MASK          (0x1U << PMU_PWR_MEM_STS0_PD_PHP_MEM_PWR_STAT_SHIFT)         /* 0x20000000 */
#define PMU_PWR_MEM_STS0_PD_GMAC_MEM_PWR_STAT_SHIFT        (30U)
#define PMU_PWR_MEM_STS0_PD_GMAC_MEM_PWR_STAT_MASK         (0x1U << PMU_PWR_MEM_STS0_PD_GMAC_MEM_PWR_STAT_SHIFT)        /* 0x40000000 */
#define PMU_PWR_MEM_STS0_PD_PCIE_MEM_PWR_STAT_SHIFT        (31U)
#define PMU_PWR_MEM_STS0_PD_PCIE_MEM_PWR_STAT_MASK         (0x1U << PMU_PWR_MEM_STS0_PD_PCIE_MEM_PWR_STAT_SHIFT)        /* 0x80000000 */
/* PWR_MEM_STS1 */
#define PMU_PWR_MEM_STS1_OFFSET                            (0x81FCU)
#define PMU_PWR_MEM_STS1                                   (0x0U)
#define PMU_PWR_MEM_STS1_PD_NVM0_MEM_PWR_STAT_SHIFT        (1U)
#define PMU_PWR_MEM_STS1_PD_NVM0_MEM_PWR_STAT_MASK         (0x1U << PMU_PWR_MEM_STS1_PD_NVM0_MEM_PWR_STAT_SHIFT)        /* 0x00000002 */
#define PMU_PWR_MEM_STS1_PD_SDIO_MEM_PWR_STAT_SHIFT        (2U)
#define PMU_PWR_MEM_STS1_PD_SDIO_MEM_PWR_STAT_MASK         (0x1U << PMU_PWR_MEM_STS1_PD_SDIO_MEM_PWR_STAT_SHIFT)        /* 0x00000004 */
#define PMU_PWR_MEM_STS1_PD_USB_MEM_PWR_STAT_SHIFT         (3U)
#define PMU_PWR_MEM_STS1_PD_USB_MEM_PWR_STAT_MASK          (0x1U << PMU_PWR_MEM_STS1_PD_USB_MEM_PWR_STAT_SHIFT)         /* 0x00000008 */
#define PMU_PWR_MEM_STS1_PD_SDMMC_MEM_PWR_STAT_SHIFT       (5U)
#define PMU_PWR_MEM_STS1_PD_SDMMC_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS1_PD_SDMMC_MEM_PWR_STAT_SHIFT)       /* 0x00000020 */
#define PMU_PWR_MEM_STS1_PD_CRYPTO_MEM_PWR_STAT_SHIFT      (6U)
#define PMU_PWR_MEM_STS1_PD_CRYPTO_MEM_PWR_STAT_MASK       (0x1U << PMU_PWR_MEM_STS1_PD_CRYPTO_MEM_PWR_STAT_SHIFT)      /* 0x00000040 */
#define PMU_PWR_MEM_STS1_PD_CENTER_MEM_PWR_STAT_SHIFT      (7U)
#define PMU_PWR_MEM_STS1_PD_CENTER_MEM_PWR_STAT_MASK       (0x1U << PMU_PWR_MEM_STS1_PD_CENTER_MEM_PWR_STAT_SHIFT)      /* 0x00000080 */
#define PMU_PWR_MEM_STS1_PD_DDR01_MEM_PWR_STAT_SHIFT       (8U)
#define PMU_PWR_MEM_STS1_PD_DDR01_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS1_PD_DDR01_MEM_PWR_STAT_SHIFT)       /* 0x00000100 */
#define PMU_PWR_MEM_STS1_PD_DDR23_MEM_PWR_STAT_SHIFT       (9U)
#define PMU_PWR_MEM_STS1_PD_DDR23_MEM_PWR_STAT_MASK        (0x1U << PMU_PWR_MEM_STS1_PD_DDR23_MEM_PWR_STAT_SHIFT)       /* 0x00000200 */
#define PMU_PWR_MEM_STS1_PD_DSU_MEM_PWR_STAT_SHIFT         (10U)
#define PMU_PWR_MEM_STS1_PD_DSU_MEM_PWR_STAT_MASK          (0x1FU << PMU_PWR_MEM_STS1_PD_DSU_MEM_PWR_STAT_SHIFT)        /* 0x00007C00 */
/* BISR_CON0 */
#define PMU_BISR_CON0_OFFSET                               (0x8200U)
#define PMU_BISR_CON0_BISR_INIT_SHIFT                      (0U)
#define PMU_BISR_CON0_BISR_INIT_MASK                       (0x1U << PMU_BISR_CON0_BISR_INIT_SHIFT)                      /* 0x00000001 */
#define PMU_BISR_CON0_BISR_PDGDONE_SEL_SHIFT               (1U)
#define PMU_BISR_CON0_BISR_PDGDONE_SEL_MASK                (0xFU << PMU_BISR_CON0_BISR_PDGDONE_SEL_SHIFT)               /* 0x0000001E */
#define PMU_BISR_CON0_BISR_CLKGATE_ENA_SHIFT               (5U)
#define PMU_BISR_CON0_BISR_CLKGATE_ENA_MASK                (0x1U << PMU_BISR_CON0_BISR_CLKGATE_ENA_SHIFT)               /* 0x00000020 */
#define PMU_BISR_CON0_BISR_CLKGATE_SFTENA_SHIFT            (6U)
#define PMU_BISR_CON0_BISR_CLKGATE_SFTENA_MASK             (0x1U << PMU_BISR_CON0_BISR_CLKGATE_SFTENA_SHIFT)            /* 0x00000040 */
#define PMU_BISR_CON0_BISR_TIMEOUT_ENA_SHIFT               (7U)
#define PMU_BISR_CON0_BISR_TIMEOUT_ENA_MASK                (0x1U << PMU_BISR_CON0_BISR_TIMEOUT_ENA_SHIFT)               /* 0x00000080 */
#define PMU_BISR_CON0_BISR_REPAIR_MODE_SHIFT               (8U)
#define PMU_BISR_CON0_BISR_REPAIR_MODE_MASK                (0x1U << PMU_BISR_CON0_BISR_REPAIR_MODE_SHIFT)               /* 0x00000100 */
#define PMU_BISR_CON0_BISR_RESETN_SFT_SHIFT                (9U)
#define PMU_BISR_CON0_BISR_RESETN_SFT_MASK                 (0x1U << PMU_BISR_CON0_BISR_RESETN_SFT_SHIFT)                /* 0x00000200 */
#define PMU_BISR_CON0_BISR_SFT_ENA_SHIFT                   (10U)
#define PMU_BISR_CON0_BISR_SFT_ENA_MASK                    (0x1U << PMU_BISR_CON0_BISR_SFT_ENA_SHIFT)                   /* 0x00000400 */
#define PMU_BISR_CON0_BISR_INITRSTN_DIS_SHIFT              (11U)
#define PMU_BISR_CON0_BISR_INITRSTN_DIS_MASK               (0x1U << PMU_BISR_CON0_BISR_INITRSTN_DIS_SHIFT)              /* 0x00000800 */
/* BISR_CON1 */
#define PMU_BISR_CON1_OFFSET                               (0x8204U)
#define PMU_BISR_CON1_PD_GPU_BISR_ENA_SHIFT                (1U)
#define PMU_BISR_CON1_PD_GPU_BISR_ENA_MASK                 (0x1U << PMU_BISR_CON1_PD_GPU_BISR_ENA_SHIFT)                /* 0x00000002 */
#define PMU_BISR_CON1_PD_NPUTOP_REPAIR_ENA_SHIFT           (2U)
#define PMU_BISR_CON1_PD_NPUTOP_REPAIR_ENA_MASK            (0x1U << PMU_BISR_CON1_PD_NPUTOP_REPAIR_ENA_SHIFT)           /* 0x00000004 */
#define PMU_BISR_CON1_PD_NPU1_REPAIR_ENA_SHIFT             (3U)
#define PMU_BISR_CON1_PD_NPU1_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON1_PD_NPU1_REPAIR_ENA_SHIFT)             /* 0x00000008 */
#define PMU_BISR_CON1_PD_NPU2_REPAIR_ENA_SHIFT             (4U)
#define PMU_BISR_CON1_PD_NPU2_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON1_PD_NPU2_REPAIR_ENA_SHIFT)             /* 0x00000010 */
#define PMU_BISR_CON1_PD_VENC0_REPAIR_ENA_SHIFT            (5U)
#define PMU_BISR_CON1_PD_VENC0_REPAIR_ENA_MASK             (0x1U << PMU_BISR_CON1_PD_VENC0_REPAIR_ENA_SHIFT)            /* 0x00000020 */
#define PMU_BISR_CON1_PD_VENC1_REPAIR_ENA_SHIFT            (6U)
#define PMU_BISR_CON1_PD_VENC1_REPAIR_ENA_MASK             (0x1U << PMU_BISR_CON1_PD_VENC1_REPAIR_ENA_SHIFT)            /* 0x00000040 */
#define PMU_BISR_CON1_PD_RKVDEC0_REPAIR_ENA_SHIFT          (7U)
#define PMU_BISR_CON1_PD_RKVDEC0_REPAIR_ENA_MASK           (0x1U << PMU_BISR_CON1_PD_RKVDEC0_REPAIR_ENA_SHIFT)          /* 0x00000080 */
#define PMU_BISR_CON1_PD_RKVDEC1_REPAIR_ENA_SHIFT          (8U)
#define PMU_BISR_CON1_PD_RKVDEC1_REPAIR_ENA_MASK           (0x1U << PMU_BISR_CON1_PD_RKVDEC1_REPAIR_ENA_SHIFT)          /* 0x00000100 */
#define PMU_BISR_CON1_PD_VDPU_REPAIR_ENA_SHIFT             (9U)
#define PMU_BISR_CON1_PD_VDPU_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON1_PD_VDPU_REPAIR_ENA_SHIFT)             /* 0x00000200 */
#define PMU_BISR_CON1_PD_RGA30_REPAIR_ENA_SHIFT            (10U)
#define PMU_BISR_CON1_PD_RGA30_REPAIR_ENA_MASK             (0x1U << PMU_BISR_CON1_PD_RGA30_REPAIR_ENA_SHIFT)            /* 0x00000400 */
#define PMU_BISR_CON1_PD_AV1_REPAIR_ENA_SHIFT              (11U)
#define PMU_BISR_CON1_PD_AV1_REPAIR_ENA_MASK               (0x1U << PMU_BISR_CON1_PD_AV1_REPAIR_ENA_SHIFT)              /* 0x00000800 */
#define PMU_BISR_CON1_PD_VI_REPAIR_ENA_SHIFT               (12U)
#define PMU_BISR_CON1_PD_VI_REPAIR_ENA_MASK                (0x1U << PMU_BISR_CON1_PD_VI_REPAIR_ENA_SHIFT)               /* 0x00001000 */
#define PMU_BISR_CON1_PD_FEC_REPAIR_ENA_SHIFT              (13U)
#define PMU_BISR_CON1_PD_FEC_REPAIR_ENA_MASK               (0x1U << PMU_BISR_CON1_PD_FEC_REPAIR_ENA_SHIFT)              /* 0x00002000 */
#define PMU_BISR_CON1_PD_ISP1_REPAIR_ENA_SHIFT             (14U)
#define PMU_BISR_CON1_PD_ISP1_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON1_PD_ISP1_REPAIR_ENA_SHIFT)             /* 0x00004000 */
#define PMU_BISR_CON1_PD_RGA31_REPAIR_ENA_SHIFT            (15U)
#define PMU_BISR_CON1_PD_RGA31_REPAIR_ENA_MASK             (0x1U << PMU_BISR_CON1_PD_RGA31_REPAIR_ENA_SHIFT)            /* 0x00008000 */
/* BISR_CON2 */
#define PMU_BISR_CON2_OFFSET                               (0x8208U)
#define PMU_BISR_CON2_PD_VOP_REPAIR_ENA_SHIFT              (0U)
#define PMU_BISR_CON2_PD_VOP_REPAIR_ENA_MASK               (0x1U << PMU_BISR_CON2_PD_VOP_REPAIR_ENA_SHIFT)              /* 0x00000001 */
#define PMU_BISR_CON2_PD_VO0_REPAIR_ENA_SHIFT              (1U)
#define PMU_BISR_CON2_PD_VO0_REPAIR_ENA_MASK               (0x1U << PMU_BISR_CON2_PD_VO0_REPAIR_ENA_SHIFT)              /* 0x00000002 */
#define PMU_BISR_CON2_PD_VO1_REPAIR_ENA_SHIFT              (2U)
#define PMU_BISR_CON2_PD_VO1_REPAIR_ENA_MASK               (0x1U << PMU_BISR_CON2_PD_VO1_REPAIR_ENA_SHIFT)              /* 0x00000004 */
#define PMU_BISR_CON2_PD_AUDIO_REPAIR_ENA_SHIFT            (3U)
#define PMU_BISR_CON2_PD_AUDIO_REPAIR_ENA_MASK             (0x1U << PMU_BISR_CON2_PD_AUDIO_REPAIR_ENA_SHIFT)            /* 0x00000008 */
#define PMU_BISR_CON2_PD_PHP_REPAIR_ENA_SHIFT              (4U)
#define PMU_BISR_CON2_PD_PHP_REPAIR_ENA_MASK               (0x1U << PMU_BISR_CON2_PD_PHP_REPAIR_ENA_SHIFT)              /* 0x00000010 */
#define PMU_BISR_CON2_PD_GMAC_REPAIR_ENA_SHIFT             (5U)
#define PMU_BISR_CON2_PD_GMAC_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON2_PD_GMAC_REPAIR_ENA_SHIFT)             /* 0x00000020 */
#define PMU_BISR_CON2_PD_PCIE_REPAIR_ENA_SHIFT             (6U)
#define PMU_BISR_CON2_PD_PCIE_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON2_PD_PCIE_REPAIR_ENA_SHIFT)             /* 0x00000040 */
#define PMU_BISR_CON2_PD_NVM0_REPAIR_ENA_SHIFT             (7U)
#define PMU_BISR_CON2_PD_NVM0_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON2_PD_NVM0_REPAIR_ENA_SHIFT)             /* 0x00000080 */
#define PMU_BISR_CON2_PD_SDIO_REPAIR_ENA_SHIFT             (8U)
#define PMU_BISR_CON2_PD_SDIO_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON2_PD_SDIO_REPAIR_ENA_SHIFT)             /* 0x00000100 */
#define PMU_BISR_CON2_PD_USB_REPAIR_ENA_SHIFT              (9U)
#define PMU_BISR_CON2_PD_USB_REPAIR_ENA_MASK               (0x1U << PMU_BISR_CON2_PD_USB_REPAIR_ENA_SHIFT)              /* 0x00000200 */
#define PMU_BISR_CON2_PD_SDMMC_REPAIR_ENA_SHIFT            (10U)
#define PMU_BISR_CON2_PD_SDMMC_REPAIR_ENA_MASK             (0x1U << PMU_BISR_CON2_PD_SDMMC_REPAIR_ENA_SHIFT)            /* 0x00000400 */
#define PMU_BISR_CON2_PD_CRYPTO_REPAIR_ENA_SHIFT           (11U)
#define PMU_BISR_CON2_PD_CRYPTO_REPAIR_ENA_MASK            (0x1U << PMU_BISR_CON2_PD_CRYPTO_REPAIR_ENA_SHIFT)           /* 0x00000800 */
#define PMU_BISR_CON2_PD_CENTER_REPAIR_ENA_SHIFT           (12U)
#define PMU_BISR_CON2_PD_CENTER_REPAIR_ENA_MASK            (0x1U << PMU_BISR_CON2_PD_CENTER_REPAIR_ENA_SHIFT)           /* 0x00001000 */
#define PMU_BISR_CON2_PD_DDR01_REPAIR_ENA_SHIFT            (13U)
#define PMU_BISR_CON2_PD_DDR01_REPAIR_ENA_MASK             (0x1U << PMU_BISR_CON2_PD_DDR01_REPAIR_ENA_SHIFT)            /* 0x00002000 */
#define PMU_BISR_CON2_PD_DDR23_REPAIR_ENA_SHIFT            (14U)
#define PMU_BISR_CON2_PD_DDR23_REPAIR_ENA_MASK             (0x1U << PMU_BISR_CON2_PD_DDR23_REPAIR_ENA_SHIFT)            /* 0x00004000 */
#define PMU_BISR_CON2_PD_BUS_REPAIR_ENA_SHIFT              (15U)
#define PMU_BISR_CON2_PD_BUS_REPAIR_ENA_MASK               (0x1U << PMU_BISR_CON2_PD_BUS_REPAIR_ENA_SHIFT)              /* 0x00008000 */
/* BISR_CON3 */
#define PMU_BISR_CON3_OFFSET                               (0x820CU)
#define PMU_BISR_CON3_PD_DSU_REPAIR_ENA_SHIFT              (0U)
#define PMU_BISR_CON3_PD_DSU_REPAIR_ENA_MASK               (0x1U << PMU_BISR_CON3_PD_DSU_REPAIR_ENA_SHIFT)              /* 0x00000001 */
#define PMU_BISR_CON3_PD_CPU7_REPAIR_ENA_SHIFT             (1U)
#define PMU_BISR_CON3_PD_CPU7_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON3_PD_CPU7_REPAIR_ENA_SHIFT)             /* 0x00000002 */
#define PMU_BISR_CON3_PD_CPU6_REPAIR_ENA_SHIFT             (2U)
#define PMU_BISR_CON3_PD_CPU6_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON3_PD_CPU6_REPAIR_ENA_SHIFT)             /* 0x00000004 */
#define PMU_BISR_CON3_PD_CPU5_REPAIR_ENA_SHIFT             (3U)
#define PMU_BISR_CON3_PD_CPU5_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON3_PD_CPU5_REPAIR_ENA_SHIFT)             /* 0x00000008 */
#define PMU_BISR_CON3_PD_CPU4_REPAIR_ENA_SHIFT             (4U)
#define PMU_BISR_CON3_PD_CPU4_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON3_PD_CPU4_REPAIR_ENA_SHIFT)             /* 0x00000010 */
#define PMU_BISR_CON3_PD_CPU3_REPAIR_ENA_SHIFT             (5U)
#define PMU_BISR_CON3_PD_CPU3_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON3_PD_CPU3_REPAIR_ENA_SHIFT)             /* 0x00000020 */
#define PMU_BISR_CON3_PD_CPU2_REPAIR_ENA_SHIFT             (6U)
#define PMU_BISR_CON3_PD_CPU2_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON3_PD_CPU2_REPAIR_ENA_SHIFT)             /* 0x00000040 */
#define PMU_BISR_CON3_PD_CPU1_REPAIR_ENA_SHIFT             (7U)
#define PMU_BISR_CON3_PD_CPU1_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON3_PD_CPU1_REPAIR_ENA_SHIFT)             /* 0x00000080 */
#define PMU_BISR_CON3_PD_CPU0_REPAIR_ENA_SHIFT             (8U)
#define PMU_BISR_CON3_PD_CPU0_REPAIR_ENA_MASK              (0x1U << PMU_BISR_CON3_PD_CPU0_REPAIR_ENA_SHIFT)             /* 0x00000100 */
#define PMU_BISR_CON3_PD_VOPCLUSTER0_REPAIR_ENA_SHIFT      (9U)
#define PMU_BISR_CON3_PD_VOPCLUSTER0_REPAIR_ENA_MASK       (0x1U << PMU_BISR_CON3_PD_VOPCLUSTER0_REPAIR_ENA_SHIFT)      /* 0x00000200 */
#define PMU_BISR_CON3_PD_VOPCLUSTER1_REPAIR_ENA_SHIFT      (10U)
#define PMU_BISR_CON3_PD_VOPCLUSTER1_REPAIR_ENA_MASK       (0x1U << PMU_BISR_CON3_PD_VOPCLUSTER1_REPAIR_ENA_SHIFT)      /* 0x00000400 */
#define PMU_BISR_CON3_PD_VOPCLUSTER2_REPAIR_ENA_SHIFT      (11U)
#define PMU_BISR_CON3_PD_VOPCLUSTER2_REPAIR_ENA_MASK       (0x1U << PMU_BISR_CON3_PD_VOPCLUSTER2_REPAIR_ENA_SHIFT)      /* 0x00000800 */
#define PMU_BISR_CON3_PD_VOPCLUSTER3_REPAIR_ENA_SHIFT      (12U)
#define PMU_BISR_CON3_PD_VOPCLUSTER3_REPAIR_ENA_MASK       (0x1U << PMU_BISR_CON3_PD_VOPCLUSTER3_REPAIR_ENA_SHIFT)      /* 0x00001000 */
#define PMU_BISR_CON3_PD_VOPDSC8K_REPAIR_ENA_SHIFT         (13U)
#define PMU_BISR_CON3_PD_VOPDSC8K_REPAIR_ENA_MASK          (0x1U << PMU_BISR_CON3_PD_VOPDSC8K_REPAIR_ENA_SHIFT)         /* 0x00002000 */
#define PMU_BISR_CON3_PD_VOPDSC4K_REPAIR_ENA_SHIFT         (14U)
#define PMU_BISR_CON3_PD_VOPDSC4K_REPAIR_ENA_MASK          (0x1U << PMU_BISR_CON3_PD_VOPDSC4K_REPAIR_ENA_SHIFT)         /* 0x00004000 */
#define PMU_BISR_CON3_PD_VOPESMART_REPAIR_ENA_SHIFT        (15U)
#define PMU_BISR_CON3_PD_VOPESMART_REPAIR_ENA_MASK         (0x1U << PMU_BISR_CON3_PD_VOPESMART_REPAIR_ENA_SHIFT)        /* 0x00008000 */
/* BISR_CON4 */
#define PMU_BISR_CON4_OFFSET                               (0x8210U)
#define PMU_BISR_CON4_PD_PMU1_REPAIR_SFTENA_SHIFT          (0U)
#define PMU_BISR_CON4_PD_PMU1_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON4_PD_PMU1_REPAIR_SFTENA_SHIFT)          /* 0x00000001 */
#define PMU_BISR_CON4_PD_GPU_BISR_SFTENA_SHIFT             (1U)
#define PMU_BISR_CON4_PD_GPU_BISR_SFTENA_MASK              (0x1U << PMU_BISR_CON4_PD_GPU_BISR_SFTENA_SHIFT)             /* 0x00000002 */
#define PMU_BISR_CON4_PD_NPUTOP_REPAIR_SFTENA_SHIFT        (2U)
#define PMU_BISR_CON4_PD_NPUTOP_REPAIR_SFTENA_MASK         (0x1U << PMU_BISR_CON4_PD_NPUTOP_REPAIR_SFTENA_SHIFT)        /* 0x00000004 */
#define PMU_BISR_CON4_PD_NPU1_REPAIR_SFTENA_SHIFT          (3U)
#define PMU_BISR_CON4_PD_NPU1_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON4_PD_NPU1_REPAIR_SFTENA_SHIFT)          /* 0x00000008 */
#define PMU_BISR_CON4_PD_NPU2_REPAIR_SFTENA_SHIFT          (4U)
#define PMU_BISR_CON4_PD_NPU2_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON4_PD_NPU2_REPAIR_SFTENA_SHIFT)          /* 0x00000010 */
#define PMU_BISR_CON4_PD_VENC0_REPAIR_SFTENA_SHIFT         (5U)
#define PMU_BISR_CON4_PD_VENC0_REPAIR_SFTENA_MASK          (0x1U << PMU_BISR_CON4_PD_VENC0_REPAIR_SFTENA_SHIFT)         /* 0x00000020 */
#define PMU_BISR_CON4_PD_VENC1_REPAIR_SFTENA_SHIFT         (6U)
#define PMU_BISR_CON4_PD_VENC1_REPAIR_SFTENA_MASK          (0x1U << PMU_BISR_CON4_PD_VENC1_REPAIR_SFTENA_SHIFT)         /* 0x00000040 */
#define PMU_BISR_CON4_PD_RKVDEC0_REPAIR_SFTENA_SHIFT       (7U)
#define PMU_BISR_CON4_PD_RKVDEC0_REPAIR_SFTENA_MASK        (0x1U << PMU_BISR_CON4_PD_RKVDEC0_REPAIR_SFTENA_SHIFT)       /* 0x00000080 */
#define PMU_BISR_CON4_PD_RKVDEC1_REPAIR_SFTENA_SHIFT       (8U)
#define PMU_BISR_CON4_PD_RKVDEC1_REPAIR_SFTENA_MASK        (0x1U << PMU_BISR_CON4_PD_RKVDEC1_REPAIR_SFTENA_SHIFT)       /* 0x00000100 */
#define PMU_BISR_CON4_PD_VDPU_REPAIR_SFTENA_SHIFT          (9U)
#define PMU_BISR_CON4_PD_VDPU_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON4_PD_VDPU_REPAIR_SFTENA_SHIFT)          /* 0x00000200 */
#define PMU_BISR_CON4_PD_RGA30_REPAIR_SFTENA_SHIFT         (10U)
#define PMU_BISR_CON4_PD_RGA30_REPAIR_SFTENA_MASK          (0x1U << PMU_BISR_CON4_PD_RGA30_REPAIR_SFTENA_SHIFT)         /* 0x00000400 */
#define PMU_BISR_CON4_PD_AV1_REPAIR_SFTENA_SHIFT           (11U)
#define PMU_BISR_CON4_PD_AV1_REPAIR_SFTENA_MASK            (0x1U << PMU_BISR_CON4_PD_AV1_REPAIR_SFTENA_SHIFT)           /* 0x00000800 */
#define PMU_BISR_CON4_PD_VI_REPAIR_SFTENA_SHIFT            (12U)
#define PMU_BISR_CON4_PD_VI_REPAIR_SFTENA_MASK             (0x1U << PMU_BISR_CON4_PD_VI_REPAIR_SFTENA_SHIFT)            /* 0x00001000 */
#define PMU_BISR_CON4_PD_FEC_REPAIR_SFTENA_SHIFT           (13U)
#define PMU_BISR_CON4_PD_FEC_REPAIR_SFTENA_MASK            (0x1U << PMU_BISR_CON4_PD_FEC_REPAIR_SFTENA_SHIFT)           /* 0x00002000 */
#define PMU_BISR_CON4_PD_ISP1_REPAIR_SFTENA_SHIFT          (14U)
#define PMU_BISR_CON4_PD_ISP1_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON4_PD_ISP1_REPAIR_SFTENA_SHIFT)          /* 0x00004000 */
#define PMU_BISR_CON4_PD_RGA31_REPAIR_SFTENA_SHIFT         (15U)
#define PMU_BISR_CON4_PD_RGA31_REPAIR_SFTENA_MASK          (0x1U << PMU_BISR_CON4_PD_RGA31_REPAIR_SFTENA_SHIFT)         /* 0x00008000 */
/* BISR_CON5 */
#define PMU_BISR_CON5_OFFSET                               (0x8214U)
#define PMU_BISR_CON5_PD_VOP_REPAIR_SFTENA_SHIFT           (0U)
#define PMU_BISR_CON5_PD_VOP_REPAIR_SFTENA_MASK            (0x1U << PMU_BISR_CON5_PD_VOP_REPAIR_SFTENA_SHIFT)           /* 0x00000001 */
#define PMU_BISR_CON5_PD_VO0_REPAIR_SFTENA_SHIFT           (1U)
#define PMU_BISR_CON5_PD_VO0_REPAIR_SFTENA_MASK            (0x1U << PMU_BISR_CON5_PD_VO0_REPAIR_SFTENA_SHIFT)           /* 0x00000002 */
#define PMU_BISR_CON5_PD_VO1_REPAIR_SFTENA_SHIFT           (2U)
#define PMU_BISR_CON5_PD_VO1_REPAIR_SFTENA_MASK            (0x1U << PMU_BISR_CON5_PD_VO1_REPAIR_SFTENA_SHIFT)           /* 0x00000004 */
#define PMU_BISR_CON5_PD_AUDIO_REPAIR_SFTENA_SHIFT         (3U)
#define PMU_BISR_CON5_PD_AUDIO_REPAIR_SFTENA_MASK          (0x1U << PMU_BISR_CON5_PD_AUDIO_REPAIR_SFTENA_SHIFT)         /* 0x00000008 */
#define PMU_BISR_CON5_PD_PHP_REPAIR_SFTENA_SHIFT           (4U)
#define PMU_BISR_CON5_PD_PHP_REPAIR_SFTENA_MASK            (0x1U << PMU_BISR_CON5_PD_PHP_REPAIR_SFTENA_SHIFT)           /* 0x00000010 */
#define PMU_BISR_CON5_PD_GMAC_REPAIR_SFTENA_SHIFT          (5U)
#define PMU_BISR_CON5_PD_GMAC_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON5_PD_GMAC_REPAIR_SFTENA_SHIFT)          /* 0x00000020 */
#define PMU_BISR_CON5_PD_PCIE_REPAIR_SFTENA_SHIFT          (6U)
#define PMU_BISR_CON5_PD_PCIE_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON5_PD_PCIE_REPAIR_SFTENA_SHIFT)          /* 0x00000040 */
#define PMU_BISR_CON5_PD_NVM0_REPAIR_SFTENA_SHIFT          (7U)
#define PMU_BISR_CON5_PD_NVM0_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON5_PD_NVM0_REPAIR_SFTENA_SHIFT)          /* 0x00000080 */
#define PMU_BISR_CON5_PD_SDIO_REPAIR_SFTENA_SHIFT          (8U)
#define PMU_BISR_CON5_PD_SDIO_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON5_PD_SDIO_REPAIR_SFTENA_SHIFT)          /* 0x00000100 */
#define PMU_BISR_CON5_PD_USB_REPAIR_SFTENA_SHIFT           (9U)
#define PMU_BISR_CON5_PD_USB_REPAIR_SFTENA_MASK            (0x1U << PMU_BISR_CON5_PD_USB_REPAIR_SFTENA_SHIFT)           /* 0x00000200 */
#define PMU_BISR_CON5_PD_SDMMC_REPAIR_SFTENA_SHIFT         (10U)
#define PMU_BISR_CON5_PD_SDMMC_REPAIR_SFTENA_MASK          (0x1U << PMU_BISR_CON5_PD_SDMMC_REPAIR_SFTENA_SHIFT)         /* 0x00000400 */
#define PMU_BISR_CON5_PD_CRYPTO_REPAIR_SFTENA_SHIFT        (11U)
#define PMU_BISR_CON5_PD_CRYPTO_REPAIR_SFTENA_MASK         (0x1U << PMU_BISR_CON5_PD_CRYPTO_REPAIR_SFTENA_SHIFT)        /* 0x00000800 */
#define PMU_BISR_CON5_PD_CENTER_REPAIR_SFTENA_SHIFT        (12U)
#define PMU_BISR_CON5_PD_CENTER_REPAIR_SFTENA_MASK         (0x1U << PMU_BISR_CON5_PD_CENTER_REPAIR_SFTENA_SHIFT)        /* 0x00001000 */
#define PMU_BISR_CON5_PD_DDR01_REPAIR_SFTENA_SHIFT         (13U)
#define PMU_BISR_CON5_PD_DDR01_REPAIR_SFTENA_MASK          (0x1U << PMU_BISR_CON5_PD_DDR01_REPAIR_SFTENA_SHIFT)         /* 0x00002000 */
#define PMU_BISR_CON5_PD_DDR23_REPAIR_SFTENA_SHIFT         (14U)
#define PMU_BISR_CON5_PD_DDR23_REPAIR_SFTENA_MASK          (0x1U << PMU_BISR_CON5_PD_DDR23_REPAIR_SFTENA_SHIFT)         /* 0x00004000 */
#define PMU_BISR_CON5_PD_BUS_REPAIR_SFTENA_SHIFT           (15U)
#define PMU_BISR_CON5_PD_BUS_REPAIR_SFTENA_MASK            (0x1U << PMU_BISR_CON5_PD_BUS_REPAIR_SFTENA_SHIFT)           /* 0x00008000 */
/* BISR_CON6 */
#define PMU_BISR_CON6_OFFSET                               (0x8218U)
#define PMU_BISR_CON6_PD_DSU_REPAIR_SFTENA_SHIFT           (0U)
#define PMU_BISR_CON6_PD_DSU_REPAIR_SFTENA_MASK            (0x1U << PMU_BISR_CON6_PD_DSU_REPAIR_SFTENA_SHIFT)           /* 0x00000001 */
#define PMU_BISR_CON6_PD_CPU7_REPAIR_SFTENA_SHIFT          (1U)
#define PMU_BISR_CON6_PD_CPU7_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON6_PD_CPU7_REPAIR_SFTENA_SHIFT)          /* 0x00000002 */
#define PMU_BISR_CON6_PD_CPU6_REPAIR_SFTENA_SHIFT          (2U)
#define PMU_BISR_CON6_PD_CPU6_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON6_PD_CPU6_REPAIR_SFTENA_SHIFT)          /* 0x00000004 */
#define PMU_BISR_CON6_PD_CPU5_REPAIR_SFTENA_SHIFT          (3U)
#define PMU_BISR_CON6_PD_CPU5_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON6_PD_CPU5_REPAIR_SFTENA_SHIFT)          /* 0x00000008 */
#define PMU_BISR_CON6_PD_CPU4_REPAIR_SFTENA_SHIFT          (4U)
#define PMU_BISR_CON6_PD_CPU4_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON6_PD_CPU4_REPAIR_SFTENA_SHIFT)          /* 0x00000010 */
#define PMU_BISR_CON6_PD_CPU3_REPAIR_SFTENA_SHIFT          (5U)
#define PMU_BISR_CON6_PD_CPU3_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON6_PD_CPU3_REPAIR_SFTENA_SHIFT)          /* 0x00000020 */
#define PMU_BISR_CON6_PD_CPU2_REPAIR_SFTENA_SHIFT          (6U)
#define PMU_BISR_CON6_PD_CPU2_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON6_PD_CPU2_REPAIR_SFTENA_SHIFT)          /* 0x00000040 */
#define PMU_BISR_CON6_PD_CPU1_REPAIR_SFTENA_SHIFT          (7U)
#define PMU_BISR_CON6_PD_CPU1_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON6_PD_CPU1_REPAIR_SFTENA_SHIFT)          /* 0x00000080 */
#define PMU_BISR_CON6_PD_CPU0_REPAIR_SFTENA_SHIFT          (8U)
#define PMU_BISR_CON6_PD_CPU0_REPAIR_SFTENA_MASK           (0x1U << PMU_BISR_CON6_PD_CPU0_REPAIR_SFTENA_SHIFT)          /* 0x00000100 */
#define PMU_BISR_CON6_PD_VOPCLUSTER0_REPAIR_SFTENA_SHIFT   (9U)
#define PMU_BISR_CON6_PD_VOPCLUSTER0_REPAIR_SFTENA_MASK    (0x1U << PMU_BISR_CON6_PD_VOPCLUSTER0_REPAIR_SFTENA_SHIFT)   /* 0x00000200 */
#define PMU_BISR_CON6_PD_VOPCLUSTER1_REPAIR_SFTENA_SHIFT   (10U)
#define PMU_BISR_CON6_PD_VOPCLUSTER1_REPAIR_SFTENA_MASK    (0x1U << PMU_BISR_CON6_PD_VOPCLUSTER1_REPAIR_SFTENA_SHIFT)   /* 0x00000400 */
#define PMU_BISR_CON6_PD_VOPCLUSTER2_REPAIR_SFTENA_SHIFT   (11U)
#define PMU_BISR_CON6_PD_VOPCLUSTER2_REPAIR_SFTENA_MASK    (0x1U << PMU_BISR_CON6_PD_VOPCLUSTER2_REPAIR_SFTENA_SHIFT)   /* 0x00000800 */
#define PMU_BISR_CON6_PD_VOPCLUSTER3_REPAIR_SFTENA_SHIFT   (12U)
#define PMU_BISR_CON6_PD_VOPCLUSTER3_REPAIR_SFTENA_MASK    (0x1U << PMU_BISR_CON6_PD_VOPCLUSTER3_REPAIR_SFTENA_SHIFT)   /* 0x00001000 */
#define PMU_BISR_CON6_PD_VOPDSC8K_REPAIR_SFTENA_SHIFT      (13U)
#define PMU_BISR_CON6_PD_VOPDSC8K_REPAIR_SFTENA_MASK       (0x1U << PMU_BISR_CON6_PD_VOPDSC8K_REPAIR_SFTENA_SHIFT)      /* 0x00002000 */
#define PMU_BISR_CON6_PD_VOPDSC4K_REPAIR_SFTENA_SHIFT      (14U)
#define PMU_BISR_CON6_PD_VOPDSC4K_REPAIR_SFTENA_MASK       (0x1U << PMU_BISR_CON6_PD_VOPDSC4K_REPAIR_SFTENA_SHIFT)      /* 0x00004000 */
#define PMU_BISR_CON6_PD_VOPESMART_REPAIR_SFTENA_SHIFT     (15U)
#define PMU_BISR_CON6_PD_VOPESMART_REPAIR_SFTENA_MASK      (0x1U << PMU_BISR_CON6_PD_VOPESMART_REPAIR_SFTENA_SHIFT)     /* 0x00008000 */
/* BISR_CON7 */
#define PMU_BISR_CON7_OFFSET                               (0x821CU)
#define PMU_BISR_CON7_PD_PMU1_PDGDONE_SFTENA_SHIFT         (0U)
#define PMU_BISR_CON7_PD_PMU1_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON7_PD_PMU1_PDGDONE_SFTENA_SHIFT)         /* 0x00000001 */
#define PMU_BISR_CON7_PD_GPU_PDGDONE_SFTENA_SHIFT          (1U)
#define PMU_BISR_CON7_PD_GPU_PDGDONE_SFTENA_MASK           (0x1U << PMU_BISR_CON7_PD_GPU_PDGDONE_SFTENA_SHIFT)          /* 0x00000002 */
#define PMU_BISR_CON7_PD_NPUTOP_PDGDONE_SFTENA_SHIFT       (2U)
#define PMU_BISR_CON7_PD_NPUTOP_PDGDONE_SFTENA_MASK        (0x1U << PMU_BISR_CON7_PD_NPUTOP_PDGDONE_SFTENA_SHIFT)       /* 0x00000004 */
#define PMU_BISR_CON7_PD_NPU1_PDGDONE_SFTENA_SHIFT         (3U)
#define PMU_BISR_CON7_PD_NPU1_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON7_PD_NPU1_PDGDONE_SFTENA_SHIFT)         /* 0x00000008 */
#define PMU_BISR_CON7_PD_NPU2_PDGDONE_SFTENA_SHIFT         (4U)
#define PMU_BISR_CON7_PD_NPU2_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON7_PD_NPU2_PDGDONE_SFTENA_SHIFT)         /* 0x00000010 */
#define PMU_BISR_CON7_PD_VENC0_PDGDONE_SFTENA_SHIFT        (5U)
#define PMU_BISR_CON7_PD_VENC0_PDGDONE_SFTENA_MASK         (0x1U << PMU_BISR_CON7_PD_VENC0_PDGDONE_SFTENA_SHIFT)        /* 0x00000020 */
#define PMU_BISR_CON7_PD_VENC1_PDGDONE_SFTENA_SHIFT        (6U)
#define PMU_BISR_CON7_PD_VENC1_PDGDONE_SFTENA_MASK         (0x1U << PMU_BISR_CON7_PD_VENC1_PDGDONE_SFTENA_SHIFT)        /* 0x00000040 */
#define PMU_BISR_CON7_PD_RKVDEC0_PDGDONE_SFTENA_SHIFT      (7U)
#define PMU_BISR_CON7_PD_RKVDEC0_PDGDONE_SFTENA_MASK       (0x1U << PMU_BISR_CON7_PD_RKVDEC0_PDGDONE_SFTENA_SHIFT)      /* 0x00000080 */
#define PMU_BISR_CON7_PD_RKVDEC1_PDGDONE_SFTENA_SHIFT      (8U)
#define PMU_BISR_CON7_PD_RKVDEC1_PDGDONE_SFTENA_MASK       (0x1U << PMU_BISR_CON7_PD_RKVDEC1_PDGDONE_SFTENA_SHIFT)      /* 0x00000100 */
#define PMU_BISR_CON7_PD_VDPU_PDGDONE_SFTENA_SHIFT         (9U)
#define PMU_BISR_CON7_PD_VDPU_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON7_PD_VDPU_PDGDONE_SFTENA_SHIFT)         /* 0x00000200 */
#define PMU_BISR_CON7_PD_RGA30_PDGDONE_SFTENA_SHIFT        (10U)
#define PMU_BISR_CON7_PD_RGA30_PDGDONE_SFTENA_MASK         (0x1U << PMU_BISR_CON7_PD_RGA30_PDGDONE_SFTENA_SHIFT)        /* 0x00000400 */
#define PMU_BISR_CON7_PD_AV1_PDGDONE_SFTENA_SHIFT          (11U)
#define PMU_BISR_CON7_PD_AV1_PDGDONE_SFTENA_MASK           (0x1U << PMU_BISR_CON7_PD_AV1_PDGDONE_SFTENA_SHIFT)          /* 0x00000800 */
#define PMU_BISR_CON7_PD_VI_PDGDONE_SFTENA_SHIFT           (12U)
#define PMU_BISR_CON7_PD_VI_PDGDONE_SFTENA_MASK            (0x1U << PMU_BISR_CON7_PD_VI_PDGDONE_SFTENA_SHIFT)           /* 0x00001000 */
#define PMU_BISR_CON7_PD_FEC_PDGDONE_SFTENA_SHIFT          (13U)
#define PMU_BISR_CON7_PD_FEC_PDGDONE_SFTENA_MASK           (0x1U << PMU_BISR_CON7_PD_FEC_PDGDONE_SFTENA_SHIFT)          /* 0x00002000 */
#define PMU_BISR_CON7_PD_ISP1_PDGDONE_SFTENA_SHIFT         (14U)
#define PMU_BISR_CON7_PD_ISP1_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON7_PD_ISP1_PDGDONE_SFTENA_SHIFT)         /* 0x00004000 */
#define PMU_BISR_CON7_PD_RGA31_PDGDONE_SFTENA_SHIFT        (15U)
#define PMU_BISR_CON7_PD_RGA31_PDGDONE_SFTENA_MASK         (0x1U << PMU_BISR_CON7_PD_RGA31_PDGDONE_SFTENA_SHIFT)        /* 0x00008000 */
/* BISR_CON8 */
#define PMU_BISR_CON8_OFFSET                               (0x8220U)
#define PMU_BISR_CON8_PD_VOP_PDGDONE_SFTENA_SHIFT          (0U)
#define PMU_BISR_CON8_PD_VOP_PDGDONE_SFTENA_MASK           (0x1U << PMU_BISR_CON8_PD_VOP_PDGDONE_SFTENA_SHIFT)          /* 0x00000001 */
#define PMU_BISR_CON8_PD_VO0_PDGDONE_SFTENA_SHIFT          (1U)
#define PMU_BISR_CON8_PD_VO0_PDGDONE_SFTENA_MASK           (0x1U << PMU_BISR_CON8_PD_VO0_PDGDONE_SFTENA_SHIFT)          /* 0x00000002 */
#define PMU_BISR_CON8_PD_VO1_PDGDONE_SFTENA_SHIFT          (2U)
#define PMU_BISR_CON8_PD_VO1_PDGDONE_SFTENA_MASK           (0x1U << PMU_BISR_CON8_PD_VO1_PDGDONE_SFTENA_SHIFT)          /* 0x00000004 */
#define PMU_BISR_CON8_PD_AUDIO_PDGDONE_SFTENA_SHIFT        (3U)
#define PMU_BISR_CON8_PD_AUDIO_PDGDONE_SFTENA_MASK         (0x1U << PMU_BISR_CON8_PD_AUDIO_PDGDONE_SFTENA_SHIFT)        /* 0x00000008 */
#define PMU_BISR_CON8_PD_PHP_PDGDONE_SFTENA_SHIFT          (4U)
#define PMU_BISR_CON8_PD_PHP_PDGDONE_SFTENA_MASK           (0x1U << PMU_BISR_CON8_PD_PHP_PDGDONE_SFTENA_SHIFT)          /* 0x00000010 */
#define PMU_BISR_CON8_PD_GMAC_PDGDONE_SFTENA_SHIFT         (5U)
#define PMU_BISR_CON8_PD_GMAC_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON8_PD_GMAC_PDGDONE_SFTENA_SHIFT)         /* 0x00000020 */
#define PMU_BISR_CON8_PD_PCIE_PDGDONE_SFTENA_SHIFT         (6U)
#define PMU_BISR_CON8_PD_PCIE_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON8_PD_PCIE_PDGDONE_SFTENA_SHIFT)         /* 0x00000040 */
#define PMU_BISR_CON8_PD_NVM0_PDGDONE_SFTENA_SHIFT         (7U)
#define PMU_BISR_CON8_PD_NVM0_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON8_PD_NVM0_PDGDONE_SFTENA_SHIFT)         /* 0x00000080 */
#define PMU_BISR_CON8_PD_SDIO_PDGDONE_SFTENA_SHIFT         (8U)
#define PMU_BISR_CON8_PD_SDIO_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON8_PD_SDIO_PDGDONE_SFTENA_SHIFT)         /* 0x00000100 */
#define PMU_BISR_CON8_PD_USB_PDGDONE_SFTENA_SHIFT          (9U)
#define PMU_BISR_CON8_PD_USB_PDGDONE_SFTENA_MASK           (0x1U << PMU_BISR_CON8_PD_USB_PDGDONE_SFTENA_SHIFT)          /* 0x00000200 */
#define PMU_BISR_CON8_PD_SDMMC_PDGDONE_SFTENA_SHIFT        (10U)
#define PMU_BISR_CON8_PD_SDMMC_PDGDONE_SFTENA_MASK         (0x1U << PMU_BISR_CON8_PD_SDMMC_PDGDONE_SFTENA_SHIFT)        /* 0x00000400 */
#define PMU_BISR_CON8_PD_CRYPTO_PDGDONE_SFTENA_SHIFT       (11U)
#define PMU_BISR_CON8_PD_CRYPTO_PDGDONE_SFTENA_MASK        (0x1U << PMU_BISR_CON8_PD_CRYPTO_PDGDONE_SFTENA_SHIFT)       /* 0x00000800 */
#define PMU_BISR_CON8_PD_CENTER_PDGDONE_SFTENA_SHIFT       (12U)
#define PMU_BISR_CON8_PD_CENTER_PDGDONE_SFTENA_MASK        (0x1U << PMU_BISR_CON8_PD_CENTER_PDGDONE_SFTENA_SHIFT)       /* 0x00001000 */
#define PMU_BISR_CON8_PD_DDR01_PDGDONE_SFTENA_SHIFT        (13U)
#define PMU_BISR_CON8_PD_DDR01_PDGDONE_SFTENA_MASK         (0x1U << PMU_BISR_CON8_PD_DDR01_PDGDONE_SFTENA_SHIFT)        /* 0x00002000 */
#define PMU_BISR_CON8_PD_DDR23_PDGDONE_SFTENA_SHIFT        (14U)
#define PMU_BISR_CON8_PD_DDR23_PDGDONE_SFTENA_MASK         (0x1U << PMU_BISR_CON8_PD_DDR23_PDGDONE_SFTENA_SHIFT)        /* 0x00004000 */
#define PMU_BISR_CON8_PD_BUS_PDGDONE_SFTENA_SHIFT          (15U)
#define PMU_BISR_CON8_PD_BUS_PDGDONE_SFTENA_MASK           (0x1U << PMU_BISR_CON8_PD_BUS_PDGDONE_SFTENA_SHIFT)          /* 0x00008000 */
/* BISR_CON9 */
#define PMU_BISR_CON9_OFFSET                               (0x8224U)
#define PMU_BISR_CON9_PD_DSU_PDGDONE_SFTENA_SHIFT          (0U)
#define PMU_BISR_CON9_PD_DSU_PDGDONE_SFTENA_MASK           (0x1U << PMU_BISR_CON9_PD_DSU_PDGDONE_SFTENA_SHIFT)          /* 0x00000001 */
#define PMU_BISR_CON9_PD_CPU7_PDGDONE_SFTENA_SHIFT         (1U)
#define PMU_BISR_CON9_PD_CPU7_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON9_PD_CPU7_PDGDONE_SFTENA_SHIFT)         /* 0x00000002 */
#define PMU_BISR_CON9_PD_CPU6_PDGDONE_SFTENA_SHIFT         (2U)
#define PMU_BISR_CON9_PD_CPU6_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON9_PD_CPU6_PDGDONE_SFTENA_SHIFT)         /* 0x00000004 */
#define PMU_BISR_CON9_PD_CPU5_PDGDONE_SFTENA_SHIFT         (3U)
#define PMU_BISR_CON9_PD_CPU5_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON9_PD_CPU5_PDGDONE_SFTENA_SHIFT)         /* 0x00000008 */
#define PMU_BISR_CON9_PD_CPU4_PDGDONE_SFTENA_SHIFT         (4U)
#define PMU_BISR_CON9_PD_CPU4_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON9_PD_CPU4_PDGDONE_SFTENA_SHIFT)         /* 0x00000010 */
#define PMU_BISR_CON9_PD_CPU3_PDGDONE_SFTENA_SHIFT         (5U)
#define PMU_BISR_CON9_PD_CPU3_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON9_PD_CPU3_PDGDONE_SFTENA_SHIFT)         /* 0x00000020 */
#define PMU_BISR_CON9_PD_CPU2_PDGDONE_SFTENA_SHIFT         (6U)
#define PMU_BISR_CON9_PD_CPU2_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON9_PD_CPU2_PDGDONE_SFTENA_SHIFT)         /* 0x00000040 */
#define PMU_BISR_CON9_PD_CPU1_PDGDONE_SFTENA_SHIFT         (7U)
#define PMU_BISR_CON9_PD_CPU1_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON9_PD_CPU1_PDGDONE_SFTENA_SHIFT)         /* 0x00000080 */
#define PMU_BISR_CON9_PD_CPU0_PDGDONE_SFTENA_SHIFT         (8U)
#define PMU_BISR_CON9_PD_CPU0_PDGDONE_SFTENA_MASK          (0x1U << PMU_BISR_CON9_PD_CPU0_PDGDONE_SFTENA_SHIFT)         /* 0x00000100 */
#define PMU_BISR_CON9_PD_VOPCLUSTER0_PDGDONE_SFTENA_SHIFT  (9U)
#define PMU_BISR_CON9_PD_VOPCLUSTER0_PDGDONE_SFTENA_MASK   (0x1U << PMU_BISR_CON9_PD_VOPCLUSTER0_PDGDONE_SFTENA_SHIFT)  /* 0x00000200 */
#define PMU_BISR_CON9_PD_VOPCLUSTER1_PDGDONE_SFTENA_SHIFT  (10U)
#define PMU_BISR_CON9_PD_VOPCLUSTER1_PDGDONE_SFTENA_MASK   (0x1U << PMU_BISR_CON9_PD_VOPCLUSTER1_PDGDONE_SFTENA_SHIFT)  /* 0x00000400 */
#define PMU_BISR_CON9_PD_VOPCLUSTER2_PDGDONE_SFTENA_SHIFT  (11U)
#define PMU_BISR_CON9_PD_VOPCLUSTER2_PDGDONE_SFTENA_MASK   (0x1U << PMU_BISR_CON9_PD_VOPCLUSTER2_PDGDONE_SFTENA_SHIFT)  /* 0x00000800 */
#define PMU_BISR_CON9_PD_VOPCLUSTER3_PDGDONE_SFTENA_SHIFT  (12U)
#define PMU_BISR_CON9_PD_VOPCLUSTER3_PDGDONE_SFTENA_MASK   (0x1U << PMU_BISR_CON9_PD_VOPCLUSTER3_PDGDONE_SFTENA_SHIFT)  /* 0x00001000 */
#define PMU_BISR_CON9_PD_VOPDSC8K_PDGDONE_SFTENA_SHIFT     (13U)
#define PMU_BISR_CON9_PD_VOPDSC8K_PDGDONE_SFTENA_MASK      (0x1U << PMU_BISR_CON9_PD_VOPDSC8K_PDGDONE_SFTENA_SHIFT)     /* 0x00002000 */
#define PMU_BISR_CON9_PD_VOPDSC4K_PDGDONE_SFTENA_SHIFT     (14U)
#define PMU_BISR_CON9_PD_VOPDSC4K_PDGDONE_SFTENA_MASK      (0x1U << PMU_BISR_CON9_PD_VOPDSC4K_PDGDONE_SFTENA_SHIFT)     /* 0x00004000 */
#define PMU_BISR_CON9_PD_VOPESMART_PDGDONE_SFTENA_SHIFT    (15U)
#define PMU_BISR_CON9_PD_VOPESMART_PDGDONE_SFTENA_MASK     (0x1U << PMU_BISR_CON9_PD_VOPESMART_PDGDONE_SFTENA_SHIFT)    /* 0x00008000 */
/* BISR_CON10 */
#define PMU_BISR_CON10_OFFSET                              (0x8228U)
#define PMU_BISR_CON10_PD_PMU1_INITRSTN_SFTENA_SHIFT       (0U)
#define PMU_BISR_CON10_PD_PMU1_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON10_PD_PMU1_INITRSTN_SFTENA_SHIFT)       /* 0x00000001 */
#define PMU_BISR_CON10_PD_GPU_INITRSTN_SFTENA_SHIFT        (1U)
#define PMU_BISR_CON10_PD_GPU_INITRSTN_SFTENA_MASK         (0x1U << PMU_BISR_CON10_PD_GPU_INITRSTN_SFTENA_SHIFT)        /* 0x00000002 */
#define PMU_BISR_CON10_PD_NPUTOP_INITRSTN_SFTENA_SHIFT     (2U)
#define PMU_BISR_CON10_PD_NPUTOP_INITRSTN_SFTENA_MASK      (0x1U << PMU_BISR_CON10_PD_NPUTOP_INITRSTN_SFTENA_SHIFT)     /* 0x00000004 */
#define PMU_BISR_CON10_PD_NPU1_INITRSTN_SFTENA_SHIFT       (3U)
#define PMU_BISR_CON10_PD_NPU1_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON10_PD_NPU1_INITRSTN_SFTENA_SHIFT)       /* 0x00000008 */
#define PMU_BISR_CON10_PD_NPU2_INITRSTN_SFTENA_SHIFT       (4U)
#define PMU_BISR_CON10_PD_NPU2_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON10_PD_NPU2_INITRSTN_SFTENA_SHIFT)       /* 0x00000010 */
#define PMU_BISR_CON10_PD_VENC0_INITRSTN_SFTENA_SHIFT      (5U)
#define PMU_BISR_CON10_PD_VENC0_INITRSTN_SFTENA_MASK       (0x1U << PMU_BISR_CON10_PD_VENC0_INITRSTN_SFTENA_SHIFT)      /* 0x00000020 */
#define PMU_BISR_CON10_PD_VENC1_INITRSTN_SFTENA_SHIFT      (6U)
#define PMU_BISR_CON10_PD_VENC1_INITRSTN_SFTENA_MASK       (0x1U << PMU_BISR_CON10_PD_VENC1_INITRSTN_SFTENA_SHIFT)      /* 0x00000040 */
#define PMU_BISR_CON10_PD_RKVDEC0_INITRSTN_SFTENA_SHIFT    (7U)
#define PMU_BISR_CON10_PD_RKVDEC0_INITRSTN_SFTENA_MASK     (0x1U << PMU_BISR_CON10_PD_RKVDEC0_INITRSTN_SFTENA_SHIFT)    /* 0x00000080 */
#define PMU_BISR_CON10_PD_RKVDEC1_INITRSTN_SFTENA_SHIFT    (8U)
#define PMU_BISR_CON10_PD_RKVDEC1_INITRSTN_SFTENA_MASK     (0x1U << PMU_BISR_CON10_PD_RKVDEC1_INITRSTN_SFTENA_SHIFT)    /* 0x00000100 */
#define PMU_BISR_CON10_PD_VDPU_INITRSTN_SFTENA_SHIFT       (9U)
#define PMU_BISR_CON10_PD_VDPU_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON10_PD_VDPU_INITRSTN_SFTENA_SHIFT)       /* 0x00000200 */
#define PMU_BISR_CON10_PD_RGA30_INITRSTN_SFTENA_SHIFT      (10U)
#define PMU_BISR_CON10_PD_RGA30_INITRSTN_SFTENA_MASK       (0x1U << PMU_BISR_CON10_PD_RGA30_INITRSTN_SFTENA_SHIFT)      /* 0x00000400 */
#define PMU_BISR_CON10_PD_AV1_INITRSTN_SFTENA_SHIFT        (11U)
#define PMU_BISR_CON10_PD_AV1_INITRSTN_SFTENA_MASK         (0x1U << PMU_BISR_CON10_PD_AV1_INITRSTN_SFTENA_SHIFT)        /* 0x00000800 */
#define PMU_BISR_CON10_PD_VI_INITRSTN_SFTENA_SHIFT         (12U)
#define PMU_BISR_CON10_PD_VI_INITRSTN_SFTENA_MASK          (0x1U << PMU_BISR_CON10_PD_VI_INITRSTN_SFTENA_SHIFT)         /* 0x00001000 */
#define PMU_BISR_CON10_PD_FEC_INITRSTN_SFTENA_SHIFT        (13U)
#define PMU_BISR_CON10_PD_FEC_INITRSTN_SFTENA_MASK         (0x1U << PMU_BISR_CON10_PD_FEC_INITRSTN_SFTENA_SHIFT)        /* 0x00002000 */
#define PMU_BISR_CON10_PD_ISP1_INITRSTN_SFTENA_SHIFT       (14U)
#define PMU_BISR_CON10_PD_ISP1_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON10_PD_ISP1_INITRSTN_SFTENA_SHIFT)       /* 0x00004000 */
#define PMU_BISR_CON10_PD_RGA31_INITRSTN_SFTENA_SHIFT      (15U)
#define PMU_BISR_CON10_PD_RGA31_INITRSTN_SFTENA_MASK       (0x1U << PMU_BISR_CON10_PD_RGA31_INITRSTN_SFTENA_SHIFT)      /* 0x00008000 */
/* BISR_CON11 */
#define PMU_BISR_CON11_OFFSET                              (0x822CU)
#define PMU_BISR_CON11_PD_VOP_INITRSTN_SFTENA_SHIFT        (0U)
#define PMU_BISR_CON11_PD_VOP_INITRSTN_SFTENA_MASK         (0x1U << PMU_BISR_CON11_PD_VOP_INITRSTN_SFTENA_SHIFT)        /* 0x00000001 */
#define PMU_BISR_CON11_PD_VO0_INITRSTN_SFTENA_SHIFT        (1U)
#define PMU_BISR_CON11_PD_VO0_INITRSTN_SFTENA_MASK         (0x1U << PMU_BISR_CON11_PD_VO0_INITRSTN_SFTENA_SHIFT)        /* 0x00000002 */
#define PMU_BISR_CON11_PD_VO1_INITRSTN_SFTENA_SHIFT        (2U)
#define PMU_BISR_CON11_PD_VO1_INITRSTN_SFTENA_MASK         (0x1U << PMU_BISR_CON11_PD_VO1_INITRSTN_SFTENA_SHIFT)        /* 0x00000004 */
#define PMU_BISR_CON11_PD_AUDIO_INITRSTN_SFTENA_SHIFT      (3U)
#define PMU_BISR_CON11_PD_AUDIO_INITRSTN_SFTENA_MASK       (0x1U << PMU_BISR_CON11_PD_AUDIO_INITRSTN_SFTENA_SHIFT)      /* 0x00000008 */
#define PMU_BISR_CON11_PD_PHP_INITRSTN_SFTENA_SHIFT        (4U)
#define PMU_BISR_CON11_PD_PHP_INITRSTN_SFTENA_MASK         (0x1U << PMU_BISR_CON11_PD_PHP_INITRSTN_SFTENA_SHIFT)        /* 0x00000010 */
#define PMU_BISR_CON11_PD_GMAC_INITRSTN_SFTENA_SHIFT       (5U)
#define PMU_BISR_CON11_PD_GMAC_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON11_PD_GMAC_INITRSTN_SFTENA_SHIFT)       /* 0x00000020 */
#define PMU_BISR_CON11_PD_PCIE_INITRSTN_SFTENA_SHIFT       (6U)
#define PMU_BISR_CON11_PD_PCIE_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON11_PD_PCIE_INITRSTN_SFTENA_SHIFT)       /* 0x00000040 */
#define PMU_BISR_CON11_PD_NVM0_INITRSTN_SFTENA_SHIFT       (7U)
#define PMU_BISR_CON11_PD_NVM0_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON11_PD_NVM0_INITRSTN_SFTENA_SHIFT)       /* 0x00000080 */
#define PMU_BISR_CON11_PD_SDIO_INITRSTN_SFTENA_SHIFT       (8U)
#define PMU_BISR_CON11_PD_SDIO_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON11_PD_SDIO_INITRSTN_SFTENA_SHIFT)       /* 0x00000100 */
#define PMU_BISR_CON11_PD_USB_INITRSTN_SFTENA_SHIFT        (9U)
#define PMU_BISR_CON11_PD_USB_INITRSTN_SFTENA_MASK         (0x1U << PMU_BISR_CON11_PD_USB_INITRSTN_SFTENA_SHIFT)        /* 0x00000200 */
#define PMU_BISR_CON11_PD_SDMMC_INITRSTN_SFTENA_SHIFT      (10U)
#define PMU_BISR_CON11_PD_SDMMC_INITRSTN_SFTENA_MASK       (0x1U << PMU_BISR_CON11_PD_SDMMC_INITRSTN_SFTENA_SHIFT)      /* 0x00000400 */
#define PMU_BISR_CON11_PD_CRYPTO_INITRSTN_SFTENA_SHIFT     (11U)
#define PMU_BISR_CON11_PD_CRYPTO_INITRSTN_SFTENA_MASK      (0x1U << PMU_BISR_CON11_PD_CRYPTO_INITRSTN_SFTENA_SHIFT)     /* 0x00000800 */
#define PMU_BISR_CON11_PD_CENTER_INITRSTN_SFTENA_SHIFT     (12U)
#define PMU_BISR_CON11_PD_CENTER_INITRSTN_SFTENA_MASK      (0x1U << PMU_BISR_CON11_PD_CENTER_INITRSTN_SFTENA_SHIFT)     /* 0x00001000 */
#define PMU_BISR_CON11_PD_DDR01_INITRSTN_SFTENA_SHIFT      (13U)
#define PMU_BISR_CON11_PD_DDR01_INITRSTN_SFTENA_MASK       (0x1U << PMU_BISR_CON11_PD_DDR01_INITRSTN_SFTENA_SHIFT)      /* 0x00002000 */
#define PMU_BISR_CON11_PD_DDR23_INITRSTN_SFTENA_SHIFT      (14U)
#define PMU_BISR_CON11_PD_DDR23_INITRSTN_SFTENA_MASK       (0x1U << PMU_BISR_CON11_PD_DDR23_INITRSTN_SFTENA_SHIFT)      /* 0x00004000 */
#define PMU_BISR_CON11_PD_BUS_INITRSTN_SFTENA_SHIFT        (15U)
#define PMU_BISR_CON11_PD_BUS_INITRSTN_SFTENA_MASK         (0x1U << PMU_BISR_CON11_PD_BUS_INITRSTN_SFTENA_SHIFT)        /* 0x00008000 */
/* BISR_CON12 */
#define PMU_BISR_CON12_OFFSET                              (0x8230U)
#define PMU_BISR_CON12_PD_DSU_INITRSTN_SFTENA_SHIFT        (0U)
#define PMU_BISR_CON12_PD_DSU_INITRSTN_SFTENA_MASK         (0x1U << PMU_BISR_CON12_PD_DSU_INITRSTN_SFTENA_SHIFT)        /* 0x00000001 */
#define PMU_BISR_CON12_PD_CPU7_INITRSTN_SFTENA_SHIFT       (1U)
#define PMU_BISR_CON12_PD_CPU7_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON12_PD_CPU7_INITRSTN_SFTENA_SHIFT)       /* 0x00000002 */
#define PMU_BISR_CON12_PD_CPU6_INITRSTN_SFTENA_SHIFT       (2U)
#define PMU_BISR_CON12_PD_CPU6_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON12_PD_CPU6_INITRSTN_SFTENA_SHIFT)       /* 0x00000004 */
#define PMU_BISR_CON12_PD_CPU5_INITRSTN_SFTENA_SHIFT       (3U)
#define PMU_BISR_CON12_PD_CPU5_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON12_PD_CPU5_INITRSTN_SFTENA_SHIFT)       /* 0x00000008 */
#define PMU_BISR_CON12_PD_CPU4_INITRSTN_SFTENA_SHIFT       (4U)
#define PMU_BISR_CON12_PD_CPU4_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON12_PD_CPU4_INITRSTN_SFTENA_SHIFT)       /* 0x00000010 */
#define PMU_BISR_CON12_PD_CPU3_INITRSTN_SFTENA_SHIFT       (5U)
#define PMU_BISR_CON12_PD_CPU3_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON12_PD_CPU3_INITRSTN_SFTENA_SHIFT)       /* 0x00000020 */
#define PMU_BISR_CON12_PD_CPU2_INITRSTN_SFTENA_SHIFT       (6U)
#define PMU_BISR_CON12_PD_CPU2_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON12_PD_CPU2_INITRSTN_SFTENA_SHIFT)       /* 0x00000040 */
#define PMU_BISR_CON12_PD_CPU1_INITRSTN_SFTENA_SHIFT       (7U)
#define PMU_BISR_CON12_PD_CPU1_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON12_PD_CPU1_INITRSTN_SFTENA_SHIFT)       /* 0x00000080 */
#define PMU_BISR_CON12_PD_CPU0_INITRSTN_SFTENA_SHIFT       (8U)
#define PMU_BISR_CON12_PD_CPU0_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON12_PD_CPU0_INITRSTN_SFTENA_SHIFT)       /* 0x00000100 */
#define PMU_BISR_CON12_PD_VOPCLUSTER0_INITRSTN_SFTENA_SHIFT (9U)
#define PMU_BISR_CON12_PD_VOPCLUSTER0_INITRSTN_SFTENA_MASK (0x1U << PMU_BISR_CON12_PD_VOPCLUSTER0_INITRSTN_SFTENA_SHIFT) /* 0x00000200 */
#define PMU_BISR_CON12_PD_VOPCLUSTER1_INITRSTN_SFTENA_SHIFT (10U)
#define PMU_BISR_CON12_PD_VOPCLUSTER1_INITRSTN_SFTENA_MASK (0x1U << PMU_BISR_CON12_PD_VOPCLUSTER1_INITRSTN_SFTENA_SHIFT) /* 0x00000400 */
#define PMU_BISR_CON12_PD_VOPCLUSTER2_INITRSTN_SFTENA_SHIFT (11U)
#define PMU_BISR_CON12_PD_VOPCLUSTER2_INITRSTN_SFTENA_MASK (0x1U << PMU_BISR_CON12_PD_VOPCLUSTER2_INITRSTN_SFTENA_SHIFT) /* 0x00000800 */
#define PMU_BISR_CON12_PD_VOPCLUSTER3_INITRSTN_SFTENA_SHIFT (12U)
#define PMU_BISR_CON12_PD_VOPCLUSTER3_INITRSTN_SFTENA_MASK (0x1U << PMU_BISR_CON12_PD_VOPCLUSTER3_INITRSTN_SFTENA_SHIFT) /* 0x00001000 */
#define PMU_BISR_CON12_PD_VOPDSC8K_INITRSTN_SFTENA_SHIFT   (13U)
#define PMU_BISR_CON12_PD_VOPDSC8K_INITRSTN_SFTENA_MASK    (0x1U << PMU_BISR_CON12_PD_VOPDSC8K_INITRSTN_SFTENA_SHIFT)   /* 0x00002000 */
#define PMU_BISR_CON12_PD_VOPDSC4K_INITRSTN_SFTENA_SHIFT   (14U)
#define PMU_BISR_CON12_PD_VOPDSC4K_INITRSTN_SFTENA_MASK    (0x1U << PMU_BISR_CON12_PD_VOPDSC4K_INITRSTN_SFTENA_SHIFT)   /* 0x00004000 */
#define PMU_BISR_CON12_PD_VOPESMART_INITRSTN_SFTENA_SHIFT  (15U)
#define PMU_BISR_CON12_PD_VOPESMART_INITRSTN_SFTENA_MASK   (0x1U << PMU_BISR_CON12_PD_VOPESMART_INITRSTN_SFTENA_SHIFT)  /* 0x00008000 */
/* BISR_CON13 */
#define PMU_BISR_CON13_OFFSET                              (0x8234U)
#define PMU_BISR_CON13_HDMIRXPHY_REPAIR_ENA_SHIFT          (0U)
#define PMU_BISR_CON13_HDMIRXPHY_REPAIR_ENA_MASK           (0x1U << PMU_BISR_CON13_HDMIRXPHY_REPAIR_ENA_SHIFT)          /* 0x00000001 */
#define PMU_BISR_CON13_PCIEPHY_REPAIR_ENA_SHIFT            (1U)
#define PMU_BISR_CON13_PCIEPHY_REPAIR_ENA_MASK             (0x1U << PMU_BISR_CON13_PCIEPHY_REPAIR_ENA_SHIFT)            /* 0x00000002 */
#define PMU_BISR_CON13_HDMIRXPHY_REPAIR_SFTENA_SHIFT       (4U)
#define PMU_BISR_CON13_HDMIRXPHY_REPAIR_SFTENA_MASK        (0x1U << PMU_BISR_CON13_HDMIRXPHY_REPAIR_SFTENA_SHIFT)       /* 0x00000010 */
#define PMU_BISR_CON13_PCIEPHY_REPAIR_SFTENA_SHIFT         (5U)
#define PMU_BISR_CON13_PCIEPHY_REPAIR_SFTENA_MASK          (0x1U << PMU_BISR_CON13_PCIEPHY_REPAIR_SFTENA_SHIFT)         /* 0x00000020 */
#define PMU_BISR_CON13_HDMIRXPHY_PDGDONE_SFTENA_SHIFT      (8U)
#define PMU_BISR_CON13_HDMIRXPHY_PDGDONE_SFTENA_MASK       (0x1U << PMU_BISR_CON13_HDMIRXPHY_PDGDONE_SFTENA_SHIFT)      /* 0x00000100 */
#define PMU_BISR_CON13_PCIEPHY_PDGDONE_SFTENA_SHIFT        (9U)
#define PMU_BISR_CON13_PCIEPHY_PDGDONE_SFTENA_MASK         (0x1U << PMU_BISR_CON13_PCIEPHY_PDGDONE_SFTENA_SHIFT)        /* 0x00000200 */
#define PMU_BISR_CON13_HDMIRXPHY_INITRSTN_SFTENA_SHIFT     (12U)
#define PMU_BISR_CON13_HDMIRXPHY_INITRSTN_SFTENA_MASK      (0x1U << PMU_BISR_CON13_HDMIRXPHY_INITRSTN_SFTENA_SHIFT)     /* 0x00001000 */
#define PMU_BISR_CON13_PCIEPHY_INITRSTN_SFTENA_SHIFT       (13U)
#define PMU_BISR_CON13_PCIEPHY_INITRSTN_SFTENA_MASK        (0x1U << PMU_BISR_CON13_PCIEPHY_INITRSTN_SFTENA_SHIFT)       /* 0x00002000 */
/* BISR_CON14 */
#define PMU_BISR_CON14_OFFSET                              (0x8238U)
#define PMU_BISR_CON14_BISR_TIMEOUT_CNT_SHIFT              (0U)
#define PMU_BISR_CON14_BISR_TIMEOUT_CNT_MASK               (0xFFFFFFFFU << PMU_BISR_CON14_BISR_TIMEOUT_CNT_SHIFT)       /* 0xFFFFFFFF */
/* BISR_STS0 */
#define PMU_BISR_STS0_OFFSET                               (0x8280U)
#define PMU_BISR_STS0                                      (0x0U)
#define PMU_BISR_STS0_PD_PMU1_REPAIR_PDGDONE_SHIFT         (0U)
#define PMU_BISR_STS0_PD_PMU1_REPAIR_PDGDONE_MASK          (0x1U << PMU_BISR_STS0_PD_PMU1_REPAIR_PDGDONE_SHIFT)         /* 0x00000001 */
#define PMU_BISR_STS0_PD_GPU_BISR_PDGDONE_SHIFT            (1U)
#define PMU_BISR_STS0_PD_GPU_BISR_PDGDONE_MASK             (0x1U << PMU_BISR_STS0_PD_GPU_BISR_PDGDONE_SHIFT)            /* 0x00000002 */
#define PMU_BISR_STS0_PD_NPUTOP_DWN_PDGDONE_SHIFT          (2U)
#define PMU_BISR_STS0_PD_NPUTOP_DWN_PDGDONE_MASK           (0x1U << PMU_BISR_STS0_PD_NPUTOP_DWN_PDGDONE_SHIFT)          /* 0x00000004 */
#define PMU_BISR_STS0_PD_NPU1_DWN_PDGDONE_SHIFT            (3U)
#define PMU_BISR_STS0_PD_NPU1_DWN_PDGDONE_MASK             (0x1U << PMU_BISR_STS0_PD_NPU1_DWN_PDGDONE_SHIFT)            /* 0x00000008 */
#define PMU_BISR_STS0_PD_NPU2_DWN_PDGDONE_SHIFT            (4U)
#define PMU_BISR_STS0_PD_NPU2_DWN_PDGDONE_MASK             (0x1U << PMU_BISR_STS0_PD_NPU2_DWN_PDGDONE_SHIFT)            /* 0x00000010 */
#define PMU_BISR_STS0_PD_VENC0_DWN_PDGDONE_SHIFT           (5U)
#define PMU_BISR_STS0_PD_VENC0_DWN_PDGDONE_MASK            (0x1U << PMU_BISR_STS0_PD_VENC0_DWN_PDGDONE_SHIFT)           /* 0x00000020 */
#define PMU_BISR_STS0_PD_VENC1_DWN_PDGDONE_SHIFT           (6U)
#define PMU_BISR_STS0_PD_VENC1_DWN_PDGDONE_MASK            (0x1U << PMU_BISR_STS0_PD_VENC1_DWN_PDGDONE_SHIFT)           /* 0x00000040 */
#define PMU_BISR_STS0_PD_RKVDEC0_DWN_PDGDONE_SHIFT         (7U)
#define PMU_BISR_STS0_PD_RKVDEC0_DWN_PDGDONE_MASK          (0x1U << PMU_BISR_STS0_PD_RKVDEC0_DWN_PDGDONE_SHIFT)         /* 0x00000080 */
#define PMU_BISR_STS0_PD_RKVDEC1_DWN_PDGDONE_SHIFT         (8U)
#define PMU_BISR_STS0_PD_RKVDEC1_DWN_PDGDONE_MASK          (0x1U << PMU_BISR_STS0_PD_RKVDEC1_DWN_PDGDONE_SHIFT)         /* 0x00000100 */
#define PMU_BISR_STS0_PD_VDPU_DWN_PDGDONE_SHIFT            (9U)
#define PMU_BISR_STS0_PD_VDPU_DWN_PDGDONE_MASK             (0x1U << PMU_BISR_STS0_PD_VDPU_DWN_PDGDONE_SHIFT)            /* 0x00000200 */
#define PMU_BISR_STS0_PD_RGA30_DWN_PDGDONE_SHIFT           (10U)
#define PMU_BISR_STS0_PD_RGA30_DWN_PDGDONE_MASK            (0x1U << PMU_BISR_STS0_PD_RGA30_DWN_PDGDONE_SHIFT)           /* 0x00000400 */
#define PMU_BISR_STS0_PD_AV1_DWN_PDGDONE_SHIFT             (11U)
#define PMU_BISR_STS0_PD_AV1_DWN_PDGDONE_MASK              (0x1U << PMU_BISR_STS0_PD_AV1_DWN_PDGDONE_SHIFT)             /* 0x00000800 */
#define PMU_BISR_STS0_PD_VI_DWN_PDGDONE_SHIFT              (12U)
#define PMU_BISR_STS0_PD_VI_DWN_PDGDONE_MASK               (0x1U << PMU_BISR_STS0_PD_VI_DWN_PDGDONE_SHIFT)              /* 0x00001000 */
#define PMU_BISR_STS0_PD_FEC_DWN_PDGDONE_SHIFT             (13U)
#define PMU_BISR_STS0_PD_FEC_DWN_PDGDONE_MASK              (0x1U << PMU_BISR_STS0_PD_FEC_DWN_PDGDONE_SHIFT)             /* 0x00002000 */
#define PMU_BISR_STS0_PD_ISP1_DWN_PDGDONE_SHIFT            (14U)
#define PMU_BISR_STS0_PD_ISP1_DWN_PDGDONE_MASK             (0x1U << PMU_BISR_STS0_PD_ISP1_DWN_PDGDONE_SHIFT)            /* 0x00004000 */
#define PMU_BISR_STS0_PD_RGA31_DWN_PDGDONE_SHIFT           (15U)
#define PMU_BISR_STS0_PD_RGA31_DWN_PDGDONE_MASK            (0x1U << PMU_BISR_STS0_PD_RGA31_DWN_PDGDONE_SHIFT)           /* 0x00008000 */
#define PMU_BISR_STS0_PD_VOP_DWN_PDGDONE_SHIFT             (16U)
#define PMU_BISR_STS0_PD_VOP_DWN_PDGDONE_MASK              (0x1U << PMU_BISR_STS0_PD_VOP_DWN_PDGDONE_SHIFT)             /* 0x00010000 */
#define PMU_BISR_STS0_PD_VO0_DWN_PDGDONE_SHIFT             (17U)
#define PMU_BISR_STS0_PD_VO0_DWN_PDGDONE_MASK              (0x1U << PMU_BISR_STS0_PD_VO0_DWN_PDGDONE_SHIFT)             /* 0x00020000 */
#define PMU_BISR_STS0_PD_VO1_DWN_PDGDONE_SHIFT             (18U)
#define PMU_BISR_STS0_PD_VO1_DWN_PDGDONE_MASK              (0x1U << PMU_BISR_STS0_PD_VO1_DWN_PDGDONE_SHIFT)             /* 0x00040000 */
#define PMU_BISR_STS0_PD_AUDIO_DWN_PDGDONE_SHIFT           (19U)
#define PMU_BISR_STS0_PD_AUDIO_DWN_PDGDONE_MASK            (0x1U << PMU_BISR_STS0_PD_AUDIO_DWN_PDGDONE_SHIFT)           /* 0x00080000 */
#define PMU_BISR_STS0_PD_PHP_DWN_PDGDONE_SHIFT             (20U)
#define PMU_BISR_STS0_PD_PHP_DWN_PDGDONE_MASK              (0x1U << PMU_BISR_STS0_PD_PHP_DWN_PDGDONE_SHIFT)             /* 0x00100000 */
#define PMU_BISR_STS0_PD_GMAC_DWN_PDGDONE_SHIFT            (21U)
#define PMU_BISR_STS0_PD_GMAC_DWN_PDGDONE_MASK             (0x1U << PMU_BISR_STS0_PD_GMAC_DWN_PDGDONE_SHIFT)            /* 0x00200000 */
#define PMU_BISR_STS0_PD_PCIE_DWN_PDGDONE_SHIFT            (22U)
#define PMU_BISR_STS0_PD_PCIE_DWN_PDGDONE_MASK             (0x1U << PMU_BISR_STS0_PD_PCIE_DWN_PDGDONE_SHIFT)            /* 0x00400000 */
#define PMU_BISR_STS0_PD_NVM0_DWN_PDGDONE_SHIFT            (23U)
#define PMU_BISR_STS0_PD_NVM0_DWN_PDGDONE_MASK             (0x1U << PMU_BISR_STS0_PD_NVM0_DWN_PDGDONE_SHIFT)            /* 0x00800000 */
#define PMU_BISR_STS0_PD_SDIO_DWN_PDGDONE_SHIFT            (24U)
#define PMU_BISR_STS0_PD_SDIO_DWN_PDGDONE_MASK             (0x1U << PMU_BISR_STS0_PD_SDIO_DWN_PDGDONE_SHIFT)            /* 0x01000000 */
#define PMU_BISR_STS0_PD_USB_DWN_PDGDONE_SHIFT             (25U)
#define PMU_BISR_STS0_PD_USB_DWN_PDGDONE_MASK              (0x1U << PMU_BISR_STS0_PD_USB_DWN_PDGDONE_SHIFT)             /* 0x02000000 */
#define PMU_BISR_STS0_PD_SDMMC_DWN_PDGDONE_SHIFT           (26U)
#define PMU_BISR_STS0_PD_SDMMC_DWN_PDGDONE_MASK            (0x1U << PMU_BISR_STS0_PD_SDMMC_DWN_PDGDONE_SHIFT)           /* 0x04000000 */
#define PMU_BISR_STS0_PD_CRYPTO_DWN_PDGDONE_SHIFT          (27U)
#define PMU_BISR_STS0_PD_CRYPTO_DWN_PDGDONE_MASK           (0x1U << PMU_BISR_STS0_PD_CRYPTO_DWN_PDGDONE_SHIFT)          /* 0x08000000 */
#define PMU_BISR_STS0_PD_CENTER_DWN_PDGDONE_SHIFT          (28U)
#define PMU_BISR_STS0_PD_CENTER_DWN_PDGDONE_MASK           (0x1U << PMU_BISR_STS0_PD_CENTER_DWN_PDGDONE_SHIFT)          /* 0x10000000 */
#define PMU_BISR_STS0_PD_DDR01_DWN_PDGDONE_SHIFT           (29U)
#define PMU_BISR_STS0_PD_DDR01_DWN_PDGDONE_MASK            (0x1U << PMU_BISR_STS0_PD_DDR01_DWN_PDGDONE_SHIFT)           /* 0x20000000 */
#define PMU_BISR_STS0_PD_DDR23_DWN_PDGDONE_SHIFT           (30U)
#define PMU_BISR_STS0_PD_DDR23_DWN_PDGDONE_MASK            (0x1U << PMU_BISR_STS0_PD_DDR23_DWN_PDGDONE_SHIFT)           /* 0x40000000 */
#define PMU_BISR_STS0_PD_BUS_DWN_PDGDONE_SHIFT             (31U)
#define PMU_BISR_STS0_PD_BUS_DWN_PDGDONE_MASK              (0x1U << PMU_BISR_STS0_PD_BUS_DWN_PDGDONE_SHIFT)             /* 0x80000000 */
/* BISR_STS1 */
#define PMU_BISR_STS1_OFFSET                               (0x8284U)
#define PMU_BISR_STS1                                      (0x0U)
#define PMU_BISR_STS1_PD_DSU_REPAIR_PDGDONE_SHIFT          (0U)
#define PMU_BISR_STS1_PD_DSU_REPAIR_PDGDONE_MASK           (0x1U << PMU_BISR_STS1_PD_DSU_REPAIR_PDGDONE_SHIFT)          /* 0x00000001 */
#define PMU_BISR_STS1_PD_CPU7_REPAIR_PDGDONE_SHIFT         (1U)
#define PMU_BISR_STS1_PD_CPU7_REPAIR_PDGDONE_MASK          (0x1U << PMU_BISR_STS1_PD_CPU7_REPAIR_PDGDONE_SHIFT)         /* 0x00000002 */
#define PMU_BISR_STS1_PD_CPU6_REPAIR_PDGDONE_SHIFT         (2U)
#define PMU_BISR_STS1_PD_CPU6_REPAIR_PDGDONE_MASK          (0x1U << PMU_BISR_STS1_PD_CPU6_REPAIR_PDGDONE_SHIFT)         /* 0x00000004 */
#define PMU_BISR_STS1_PD_CPU5_REPAIR_PDGDONE_SHIFT         (3U)
#define PMU_BISR_STS1_PD_CPU5_REPAIR_PDGDONE_MASK          (0x1U << PMU_BISR_STS1_PD_CPU5_REPAIR_PDGDONE_SHIFT)         /* 0x00000008 */
#define PMU_BISR_STS1_PD_CPU4_REPAIR_PDGDONE_SHIFT         (4U)
#define PMU_BISR_STS1_PD_CPU4_REPAIR_PDGDONE_MASK          (0x1U << PMU_BISR_STS1_PD_CPU4_REPAIR_PDGDONE_SHIFT)         /* 0x00000010 */
#define PMU_BISR_STS1_PD_CPU3_REPAIR_PDGDONE_SHIFT         (5U)
#define PMU_BISR_STS1_PD_CPU3_REPAIR_PDGDONE_MASK          (0x1U << PMU_BISR_STS1_PD_CPU3_REPAIR_PDGDONE_SHIFT)         /* 0x00000020 */
#define PMU_BISR_STS1_PD_CPU2_REPAIR_PDGDONE_SHIFT         (6U)
#define PMU_BISR_STS1_PD_CPU2_REPAIR_PDGDONE_MASK          (0x1U << PMU_BISR_STS1_PD_CPU2_REPAIR_PDGDONE_SHIFT)         /* 0x00000040 */
#define PMU_BISR_STS1_PD_CPU1_REPAIR_PDGDONE_SHIFT         (7U)
#define PMU_BISR_STS1_PD_CPU1_REPAIR_PDGDONE_MASK          (0x1U << PMU_BISR_STS1_PD_CPU1_REPAIR_PDGDONE_SHIFT)         /* 0x00000080 */
#define PMU_BISR_STS1_PD_CPU0_REPAIR_PDGDONE_SHIFT         (8U)
#define PMU_BISR_STS1_PD_CPU0_REPAIR_PDGDONE_MASK          (0x1U << PMU_BISR_STS1_PD_CPU0_REPAIR_PDGDONE_SHIFT)         /* 0x00000100 */
#define PMU_BISR_STS1_PD_VOPCLUSTER0_REPAIR_PDGDONE_SHIFT  (9U)
#define PMU_BISR_STS1_PD_VOPCLUSTER0_REPAIR_PDGDONE_MASK   (0x1U << PMU_BISR_STS1_PD_VOPCLUSTER0_REPAIR_PDGDONE_SHIFT)  /* 0x00000200 */
#define PMU_BISR_STS1_PD_VOPCLUSTER1_REPAIR_PDGDONE_SHIFT  (10U)
#define PMU_BISR_STS1_PD_VOPCLUSTER1_REPAIR_PDGDONE_MASK   (0x1U << PMU_BISR_STS1_PD_VOPCLUSTER1_REPAIR_PDGDONE_SHIFT)  /* 0x00000400 */
#define PMU_BISR_STS1_PD_VOPCLUSTER2_REPAIR_PDGDONE_SHIFT  (11U)
#define PMU_BISR_STS1_PD_VOPCLUSTER2_REPAIR_PDGDONE_MASK   (0x1U << PMU_BISR_STS1_PD_VOPCLUSTER2_REPAIR_PDGDONE_SHIFT)  /* 0x00000800 */
#define PMU_BISR_STS1_PD_VOPCLUSTER3_REPAIR_PDGDONE_SHIFT  (12U)
#define PMU_BISR_STS1_PD_VOPCLUSTER3_REPAIR_PDGDONE_MASK   (0x1U << PMU_BISR_STS1_PD_VOPCLUSTER3_REPAIR_PDGDONE_SHIFT)  /* 0x00001000 */
#define PMU_BISR_STS1_PD_VOPDSC8K_REPAIR_PDGDONE_SHIFT     (13U)
#define PMU_BISR_STS1_PD_VOPDSC8K_REPAIR_PDGDONE_MASK      (0x1U << PMU_BISR_STS1_PD_VOPDSC8K_REPAIR_PDGDONE_SHIFT)     /* 0x00002000 */
#define PMU_BISR_STS1_PD_VOPDSC4K_REPAIR_PDGDONE_SHIFT     (14U)
#define PMU_BISR_STS1_PD_VOPDSC4K_REPAIR_PDGDONE_MASK      (0x1U << PMU_BISR_STS1_PD_VOPDSC4K_REPAIR_PDGDONE_SHIFT)     /* 0x00004000 */
#define PMU_BISR_STS1_PD_VOPESMART_REPAIR_PDGDONE_SHIFT    (15U)
#define PMU_BISR_STS1_PD_VOPESMART_REPAIR_PDGDONE_MASK     (0x1U << PMU_BISR_STS1_PD_VOPESMART_REPAIR_PDGDONE_SHIFT)    /* 0x00008000 */
#define PMU_BISR_STS1_HDMIRXPHY_REPAIR_PDGDONE_SHIFT       (16U)
#define PMU_BISR_STS1_HDMIRXPHY_REPAIR_PDGDONE_MASK        (0x1U << PMU_BISR_STS1_HDMIRXPHY_REPAIR_PDGDONE_SHIFT)       /* 0x00010000 */
#define PMU_BISR_STS1_PCIEPHY_REPAIR_PDGDONE_SHIFT         (17U)
#define PMU_BISR_STS1_PCIEPHY_REPAIR_PDGDONE_MASK          (0x1U << PMU_BISR_STS1_PCIEPHY_REPAIR_PDGDONE_SHIFT)         /* 0x00020000 */
/* BISR_STS2 */
#define PMU_BISR_STS2_OFFSET                               (0x8288U)
#define PMU_BISR_STS2                                      (0x0U)
#define PMU_BISR_STS2_PD_PMU1_REPAIR_CEDIS_SHIFT           (0U)
#define PMU_BISR_STS2_PD_PMU1_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS2_PD_PMU1_REPAIR_CEDIS_SHIFT)           /* 0x00000001 */
#define PMU_BISR_STS2_PD_GPU_BISR_CEDIS_SHIFT              (1U)
#define PMU_BISR_STS2_PD_GPU_BISR_CEDIS_MASK               (0x1U << PMU_BISR_STS2_PD_GPU_BISR_CEDIS_SHIFT)              /* 0x00000002 */
#define PMU_BISR_STS2_PD_NPUTOP_REPAIR_CEDIS_SHIFT         (2U)
#define PMU_BISR_STS2_PD_NPUTOP_REPAIR_CEDIS_MASK          (0x1U << PMU_BISR_STS2_PD_NPUTOP_REPAIR_CEDIS_SHIFT)         /* 0x00000004 */
#define PMU_BISR_STS2_PD_NPU1_REPAIR_CEDIS_SHIFT           (3U)
#define PMU_BISR_STS2_PD_NPU1_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS2_PD_NPU1_REPAIR_CEDIS_SHIFT)           /* 0x00000008 */
#define PMU_BISR_STS2_PD_NPU2_REPAIR_CEDIS_SHIFT           (4U)
#define PMU_BISR_STS2_PD_NPU2_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS2_PD_NPU2_REPAIR_CEDIS_SHIFT)           /* 0x00000010 */
#define PMU_BISR_STS2_PD_VENC0_REPAIR_CEDIS_SHIFT          (5U)
#define PMU_BISR_STS2_PD_VENC0_REPAIR_CEDIS_MASK           (0x1U << PMU_BISR_STS2_PD_VENC0_REPAIR_CEDIS_SHIFT)          /* 0x00000020 */
#define PMU_BISR_STS2_PD_VENC1_REPAIR_CEDIS_SHIFT          (6U)
#define PMU_BISR_STS2_PD_VENC1_REPAIR_CEDIS_MASK           (0x1U << PMU_BISR_STS2_PD_VENC1_REPAIR_CEDIS_SHIFT)          /* 0x00000040 */
#define PMU_BISR_STS2_PD_RKVDEC0_REPAIR_CEDIS_SHIFT        (7U)
#define PMU_BISR_STS2_PD_RKVDEC0_REPAIR_CEDIS_MASK         (0x1U << PMU_BISR_STS2_PD_RKVDEC0_REPAIR_CEDIS_SHIFT)        /* 0x00000080 */
#define PMU_BISR_STS2_PD_RKVDEC1_REPAIR_CEDIS_SHIFT        (8U)
#define PMU_BISR_STS2_PD_RKVDEC1_REPAIR_CEDIS_MASK         (0x1U << PMU_BISR_STS2_PD_RKVDEC1_REPAIR_CEDIS_SHIFT)        /* 0x00000100 */
#define PMU_BISR_STS2_PD_VDPU_REPAIR_CEDIS_SHIFT           (9U)
#define PMU_BISR_STS2_PD_VDPU_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS2_PD_VDPU_REPAIR_CEDIS_SHIFT)           /* 0x00000200 */
#define PMU_BISR_STS2_PD_RGA30_REPAIR_CEDIS_SHIFT          (10U)
#define PMU_BISR_STS2_PD_RGA30_REPAIR_CEDIS_MASK           (0x1U << PMU_BISR_STS2_PD_RGA30_REPAIR_CEDIS_SHIFT)          /* 0x00000400 */
#define PMU_BISR_STS2_PD_AV1_REPAIR_CEDIS_SHIFT            (11U)
#define PMU_BISR_STS2_PD_AV1_REPAIR_CEDIS_MASK             (0x1U << PMU_BISR_STS2_PD_AV1_REPAIR_CEDIS_SHIFT)            /* 0x00000800 */
#define PMU_BISR_STS2_PD_VI_REPAIR_CEDIS_SHIFT             (12U)
#define PMU_BISR_STS2_PD_VI_REPAIR_CEDIS_MASK              (0x1U << PMU_BISR_STS2_PD_VI_REPAIR_CEDIS_SHIFT)             /* 0x00001000 */
#define PMU_BISR_STS2_PD_FEC_REPAIR_CEDIS_SHIFT            (13U)
#define PMU_BISR_STS2_PD_FEC_REPAIR_CEDIS_MASK             (0x1U << PMU_BISR_STS2_PD_FEC_REPAIR_CEDIS_SHIFT)            /* 0x00002000 */
#define PMU_BISR_STS2_PD_ISP1_REPAIR_CEDIS_SHIFT           (14U)
#define PMU_BISR_STS2_PD_ISP1_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS2_PD_ISP1_REPAIR_CEDIS_SHIFT)           /* 0x00004000 */
#define PMU_BISR_STS2_PD_RGA31_REPAIR_CEDIS_SHIFT          (15U)
#define PMU_BISR_STS2_PD_RGA31_REPAIR_CEDIS_MASK           (0x1U << PMU_BISR_STS2_PD_RGA31_REPAIR_CEDIS_SHIFT)          /* 0x00008000 */
#define PMU_BISR_STS2_PD_VOP_REPAIR_CEDIS_SHIFT            (16U)
#define PMU_BISR_STS2_PD_VOP_REPAIR_CEDIS_MASK             (0x1U << PMU_BISR_STS2_PD_VOP_REPAIR_CEDIS_SHIFT)            /* 0x00010000 */
#define PMU_BISR_STS2_PD_VO0_REPAIR_CEDIS_SHIFT            (17U)
#define PMU_BISR_STS2_PD_VO0_REPAIR_CEDIS_MASK             (0x1U << PMU_BISR_STS2_PD_VO0_REPAIR_CEDIS_SHIFT)            /* 0x00020000 */
#define PMU_BISR_STS2_PD_VO1_REPAIR_CEDIS_SHIFT            (18U)
#define PMU_BISR_STS2_PD_VO1_REPAIR_CEDIS_MASK             (0x1U << PMU_BISR_STS2_PD_VO1_REPAIR_CEDIS_SHIFT)            /* 0x00040000 */
#define PMU_BISR_STS2_PD_AUDIO_REPAIR_CEDIS_SHIFT          (19U)
#define PMU_BISR_STS2_PD_AUDIO_REPAIR_CEDIS_MASK           (0x1U << PMU_BISR_STS2_PD_AUDIO_REPAIR_CEDIS_SHIFT)          /* 0x00080000 */
#define PMU_BISR_STS2_PD_PHP_REPAIR_CEDIS_SHIFT            (20U)
#define PMU_BISR_STS2_PD_PHP_REPAIR_CEDIS_MASK             (0x1U << PMU_BISR_STS2_PD_PHP_REPAIR_CEDIS_SHIFT)            /* 0x00100000 */
#define PMU_BISR_STS2_PD_GMAC_REPAIR_CEDIS_SHIFT           (21U)
#define PMU_BISR_STS2_PD_GMAC_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS2_PD_GMAC_REPAIR_CEDIS_SHIFT)           /* 0x00200000 */
#define PMU_BISR_STS2_PD_PCIE_REPAIR_CEDIS_SHIFT           (22U)
#define PMU_BISR_STS2_PD_PCIE_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS2_PD_PCIE_REPAIR_CEDIS_SHIFT)           /* 0x00400000 */
#define PMU_BISR_STS2_PD_NVM0_REPAIR_CEDIS_SHIFT           (23U)
#define PMU_BISR_STS2_PD_NVM0_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS2_PD_NVM0_REPAIR_CEDIS_SHIFT)           /* 0x00800000 */
#define PMU_BISR_STS2_PD_SDIO_REPAIR_CEDIS_SHIFT           (24U)
#define PMU_BISR_STS2_PD_SDIO_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS2_PD_SDIO_REPAIR_CEDIS_SHIFT)           /* 0x01000000 */
#define PMU_BISR_STS2_PD_USB_REPAIR_CEDIS_SHIFT            (25U)
#define PMU_BISR_STS2_PD_USB_REPAIR_CEDIS_MASK             (0x1U << PMU_BISR_STS2_PD_USB_REPAIR_CEDIS_SHIFT)            /* 0x02000000 */
#define PMU_BISR_STS2_PD_SDMMC_REPAIR_CEDIS_SHIFT          (26U)
#define PMU_BISR_STS2_PD_SDMMC_REPAIR_CEDIS_MASK           (0x1U << PMU_BISR_STS2_PD_SDMMC_REPAIR_CEDIS_SHIFT)          /* 0x04000000 */
#define PMU_BISR_STS2_PD_CRYPTO_REPAIR_CEDIS_SHIFT         (27U)
#define PMU_BISR_STS2_PD_CRYPTO_REPAIR_CEDIS_MASK          (0x1U << PMU_BISR_STS2_PD_CRYPTO_REPAIR_CEDIS_SHIFT)         /* 0x08000000 */
#define PMU_BISR_STS2_PD_CENTER_REPAIR_CEDIS_SHIFT         (28U)
#define PMU_BISR_STS2_PD_CENTER_REPAIR_CEDIS_MASK          (0x1U << PMU_BISR_STS2_PD_CENTER_REPAIR_CEDIS_SHIFT)         /* 0x10000000 */
#define PMU_BISR_STS2_PD_DDR01_REPAIR_CEDIS_SHIFT          (29U)
#define PMU_BISR_STS2_PD_DDR01_REPAIR_CEDIS_MASK           (0x1U << PMU_BISR_STS2_PD_DDR01_REPAIR_CEDIS_SHIFT)          /* 0x20000000 */
#define PMU_BISR_STS2_PD_DDR23_REPAIR_CEDIS_SHIFT          (30U)
#define PMU_BISR_STS2_PD_DDR23_REPAIR_CEDIS_MASK           (0x1U << PMU_BISR_STS2_PD_DDR23_REPAIR_CEDIS_SHIFT)          /* 0x40000000 */
#define PMU_BISR_STS2_PD_BUS_REPAIR_CEDIS_SHIFT            (31U)
#define PMU_BISR_STS2_PD_BUS_REPAIR_CEDIS_MASK             (0x1U << PMU_BISR_STS2_PD_BUS_REPAIR_CEDIS_SHIFT)            /* 0x80000000 */
/* BISR_STS3 */
#define PMU_BISR_STS3_OFFSET                               (0x828CU)
#define PMU_BISR_STS3                                      (0x0U)
#define PMU_BISR_STS3_PD_DSU_REPAIR_CEDIS_SHIFT            (0U)
#define PMU_BISR_STS3_PD_DSU_REPAIR_CEDIS_MASK             (0x1U << PMU_BISR_STS3_PD_DSU_REPAIR_CEDIS_SHIFT)            /* 0x00000001 */
#define PMU_BISR_STS3_PD_CPU7_REPAIR_CEDIS_SHIFT           (1U)
#define PMU_BISR_STS3_PD_CPU7_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS3_PD_CPU7_REPAIR_CEDIS_SHIFT)           /* 0x00000002 */
#define PMU_BISR_STS3_PD_CPU6_REPAIR_CEDIS_SHIFT           (2U)
#define PMU_BISR_STS3_PD_CPU6_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS3_PD_CPU6_REPAIR_CEDIS_SHIFT)           /* 0x00000004 */
#define PMU_BISR_STS3_PD_CPU5_REPAIR_CEDIS_SHIFT           (3U)
#define PMU_BISR_STS3_PD_CPU5_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS3_PD_CPU5_REPAIR_CEDIS_SHIFT)           /* 0x00000008 */
#define PMU_BISR_STS3_PD_CPU4_REPAIR_CEDIS_SHIFT           (4U)
#define PMU_BISR_STS3_PD_CPU4_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS3_PD_CPU4_REPAIR_CEDIS_SHIFT)           /* 0x00000010 */
#define PMU_BISR_STS3_PD_CPU3_REPAIR_CEDIS_SHIFT           (5U)
#define PMU_BISR_STS3_PD_CPU3_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS3_PD_CPU3_REPAIR_CEDIS_SHIFT)           /* 0x00000020 */
#define PMU_BISR_STS3_PD_CPU2_REPAIR_CEDIS_SHIFT           (6U)
#define PMU_BISR_STS3_PD_CPU2_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS3_PD_CPU2_REPAIR_CEDIS_SHIFT)           /* 0x00000040 */
#define PMU_BISR_STS3_PD_CPU1_REPAIR_CEDIS_SHIFT           (7U)
#define PMU_BISR_STS3_PD_CPU1_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS3_PD_CPU1_REPAIR_CEDIS_SHIFT)           /* 0x00000080 */
#define PMU_BISR_STS3_PD_CPU0_REPAIR_CEDIS_SHIFT           (8U)
#define PMU_BISR_STS3_PD_CPU0_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS3_PD_CPU0_REPAIR_CEDIS_SHIFT)           /* 0x00000100 */
#define PMU_BISR_STS3_PD_VOPCLUSTER0_REPAIR_CEDIS_SHIFT    (9U)
#define PMU_BISR_STS3_PD_VOPCLUSTER0_REPAIR_CEDIS_MASK     (0x1U << PMU_BISR_STS3_PD_VOPCLUSTER0_REPAIR_CEDIS_SHIFT)    /* 0x00000200 */
#define PMU_BISR_STS3_PD_VOPCLUSTER1_REPAIR_CEDIS_SHIFT    (10U)
#define PMU_BISR_STS3_PD_VOPCLUSTER1_REPAIR_CEDIS_MASK     (0x1U << PMU_BISR_STS3_PD_VOPCLUSTER1_REPAIR_CEDIS_SHIFT)    /* 0x00000400 */
#define PMU_BISR_STS3_PD_VOPCLUSTER2_REPAIR_CEDIS_SHIFT    (11U)
#define PMU_BISR_STS3_PD_VOPCLUSTER2_REPAIR_CEDIS_MASK     (0x1U << PMU_BISR_STS3_PD_VOPCLUSTER2_REPAIR_CEDIS_SHIFT)    /* 0x00000800 */
#define PMU_BISR_STS3_PD_VOPCLUSTER3_REPAIR_CEDIS_SHIFT    (12U)
#define PMU_BISR_STS3_PD_VOPCLUSTER3_REPAIR_CEDIS_MASK     (0x1U << PMU_BISR_STS3_PD_VOPCLUSTER3_REPAIR_CEDIS_SHIFT)    /* 0x00001000 */
#define PMU_BISR_STS3_PD_VOPDSC8K_REPAIR_CEDIS_SHIFT       (13U)
#define PMU_BISR_STS3_PD_VOPDSC8K_REPAIR_CEDIS_MASK        (0x1U << PMU_BISR_STS3_PD_VOPDSC8K_REPAIR_CEDIS_SHIFT)       /* 0x00002000 */
#define PMU_BISR_STS3_PD_VOPDSC4K_REPAIR_CEDIS_SHIFT       (14U)
#define PMU_BISR_STS3_PD_VOPDSC4K_REPAIR_CEDIS_MASK        (0x1U << PMU_BISR_STS3_PD_VOPDSC4K_REPAIR_CEDIS_SHIFT)       /* 0x00004000 */
#define PMU_BISR_STS3_PD_VOPESMART_REPAIR_CEDIS_SHIFT      (15U)
#define PMU_BISR_STS3_PD_VOPESMART_REPAIR_CEDIS_MASK       (0x1U << PMU_BISR_STS3_PD_VOPESMART_REPAIR_CEDIS_SHIFT)      /* 0x00008000 */
#define PMU_BISR_STS3_HDMIRXPHY_REPAIR_CEDIS_SHIFT         (16U)
#define PMU_BISR_STS3_HDMIRXPHY_REPAIR_CEDIS_MASK          (0x1U << PMU_BISR_STS3_HDMIRXPHY_REPAIR_CEDIS_SHIFT)         /* 0x00010000 */
#define PMU_BISR_STS3_PCIEPHY_REPAIR_CEDIS_SHIFT           (17U)
#define PMU_BISR_STS3_PCIEPHY_REPAIR_CEDIS_MASK            (0x1U << PMU_BISR_STS3_PCIEPHY_REPAIR_CEDIS_SHIFT)           /* 0x00020000 */
/* BISR_STS4 */
#define PMU_BISR_STS4_OFFSET                               (0x8290U)
#define PMU_BISR_STS4                                      (0x0U)
#define PMU_BISR_STS4_PD_PMU1_PWR_REPAIR_STAT_SHIFT        (0U)
#define PMU_BISR_STS4_PD_PMU1_PWR_REPAIR_STAT_MASK         (0x1U << PMU_BISR_STS4_PD_PMU1_PWR_REPAIR_STAT_SHIFT)        /* 0x00000001 */
#define PMU_BISR_STS4_PD_GPU_BISR_PWR_REPAIR_STAT_SHIFT    (1U)
#define PMU_BISR_STS4_PD_GPU_BISR_PWR_REPAIR_STAT_MASK     (0x1U << PMU_BISR_STS4_PD_GPU_BISR_PWR_REPAIR_STAT_SHIFT)    /* 0x00000002 */
#define PMU_BISR_STS4_PD_NPUTOP_DWN_PWR_REPAIR_STAT_SHIFT  (2U)
#define PMU_BISR_STS4_PD_NPUTOP_DWN_PWR_REPAIR_STAT_MASK   (0x1U << PMU_BISR_STS4_PD_NPUTOP_DWN_PWR_REPAIR_STAT_SHIFT)  /* 0x00000004 */
#define PMU_BISR_STS4_PD_NPU1_DWN_PWR_REPAIR_STAT_SHIFT    (3U)
#define PMU_BISR_STS4_PD_NPU1_DWN_PWR_REPAIR_STAT_MASK     (0x1U << PMU_BISR_STS4_PD_NPU1_DWN_PWR_REPAIR_STAT_SHIFT)    /* 0x00000008 */
#define PMU_BISR_STS4_PD_NPU2_DWN_PWR_REPAIR_STAT_SHIFT    (4U)
#define PMU_BISR_STS4_PD_NPU2_DWN_PWR_REPAIR_STAT_MASK     (0x1U << PMU_BISR_STS4_PD_NPU2_DWN_PWR_REPAIR_STAT_SHIFT)    /* 0x00000010 */
#define PMU_BISR_STS4_PD_VENC0_DWN_PWR_REPAIR_STAT_SHIFT   (5U)
#define PMU_BISR_STS4_PD_VENC0_DWN_PWR_REPAIR_STAT_MASK    (0x1U << PMU_BISR_STS4_PD_VENC0_DWN_PWR_REPAIR_STAT_SHIFT)   /* 0x00000020 */
#define PMU_BISR_STS4_PD_VENC1_DWN_PWR_REPAIR_STAT_SHIFT   (6U)
#define PMU_BISR_STS4_PD_VENC1_DWN_PWR_REPAIR_STAT_MASK    (0x1U << PMU_BISR_STS4_PD_VENC1_DWN_PWR_REPAIR_STAT_SHIFT)   /* 0x00000040 */
#define PMU_BISR_STS4_PD_RKVDEC0_DWN_PWR_REPAIR_STAT_SHIFT (7U)
#define PMU_BISR_STS4_PD_RKVDEC0_DWN_PWR_REPAIR_STAT_MASK  (0x1U << PMU_BISR_STS4_PD_RKVDEC0_DWN_PWR_REPAIR_STAT_SHIFT) /* 0x00000080 */
#define PMU_BISR_STS4_PD_RKVDEC1_DWN_PWR_REPAIR_STAT_SHIFT (8U)
#define PMU_BISR_STS4_PD_RKVDEC1_DWN_PWR_REPAIR_STAT_MASK  (0x1U << PMU_BISR_STS4_PD_RKVDEC1_DWN_PWR_REPAIR_STAT_SHIFT) /* 0x00000100 */
#define PMU_BISR_STS4_PD_VDPU_DWN_PWR_REPAIR_STAT_SHIFT    (9U)
#define PMU_BISR_STS4_PD_VDPU_DWN_PWR_REPAIR_STAT_MASK     (0x1U << PMU_BISR_STS4_PD_VDPU_DWN_PWR_REPAIR_STAT_SHIFT)    /* 0x00000200 */
#define PMU_BISR_STS4_PD_RGA30_DWN_PWR_REPAIR_STAT_SHIFT   (10U)
#define PMU_BISR_STS4_PD_RGA30_DWN_PWR_REPAIR_STAT_MASK    (0x1U << PMU_BISR_STS4_PD_RGA30_DWN_PWR_REPAIR_STAT_SHIFT)   /* 0x00000400 */
#define PMU_BISR_STS4_PD_AV1_DWN_PWR_REPAIR_STAT_SHIFT     (11U)
#define PMU_BISR_STS4_PD_AV1_DWN_PWR_REPAIR_STAT_MASK      (0x1U << PMU_BISR_STS4_PD_AV1_DWN_PWR_REPAIR_STAT_SHIFT)     /* 0x00000800 */
#define PMU_BISR_STS4_PD_VI_DWN_PWR_REPAIR_STAT_SHIFT      (12U)
#define PMU_BISR_STS4_PD_VI_DWN_PWR_REPAIR_STAT_MASK       (0x1U << PMU_BISR_STS4_PD_VI_DWN_PWR_REPAIR_STAT_SHIFT)      /* 0x00001000 */
#define PMU_BISR_STS4_PD_FEC_DWN_PWR_REPAIR_STAT_SHIFT     (13U)
#define PMU_BISR_STS4_PD_FEC_DWN_PWR_REPAIR_STAT_MASK      (0x1U << PMU_BISR_STS4_PD_FEC_DWN_PWR_REPAIR_STAT_SHIFT)     /* 0x00002000 */
#define PMU_BISR_STS4_PD_ISP1_DWN_PWR_REPAIR_STAT_SHIFT    (14U)
#define PMU_BISR_STS4_PD_ISP1_DWN_PWR_REPAIR_STAT_MASK     (0x1U << PMU_BISR_STS4_PD_ISP1_DWN_PWR_REPAIR_STAT_SHIFT)    /* 0x00004000 */
#define PMU_BISR_STS4_PD_RGA31_DWN_PWR_REPAIR_STAT_SHIFT   (15U)
#define PMU_BISR_STS4_PD_RGA31_DWN_PWR_REPAIR_STAT_MASK    (0x1U << PMU_BISR_STS4_PD_RGA31_DWN_PWR_REPAIR_STAT_SHIFT)   /* 0x00008000 */
#define PMU_BISR_STS4_PD_VOP_DWN_PWR_REPAIR_STAT_SHIFT     (16U)
#define PMU_BISR_STS4_PD_VOP_DWN_PWR_REPAIR_STAT_MASK      (0x1U << PMU_BISR_STS4_PD_VOP_DWN_PWR_REPAIR_STAT_SHIFT)     /* 0x00010000 */
#define PMU_BISR_STS4_PD_VO0_DWN_PWR_REPAIR_STAT_SHIFT     (17U)
#define PMU_BISR_STS4_PD_VO0_DWN_PWR_REPAIR_STAT_MASK      (0x1U << PMU_BISR_STS4_PD_VO0_DWN_PWR_REPAIR_STAT_SHIFT)     /* 0x00020000 */
#define PMU_BISR_STS4_PD_VO1_DWN_PWR_REPAIR_STAT_SHIFT     (18U)
#define PMU_BISR_STS4_PD_VO1_DWN_PWR_REPAIR_STAT_MASK      (0x1U << PMU_BISR_STS4_PD_VO1_DWN_PWR_REPAIR_STAT_SHIFT)     /* 0x00040000 */
#define PMU_BISR_STS4_PD_AUDIO_DWN_PWR_REPAIR_STAT_SHIFT   (19U)
#define PMU_BISR_STS4_PD_AUDIO_DWN_PWR_REPAIR_STAT_MASK    (0x1U << PMU_BISR_STS4_PD_AUDIO_DWN_PWR_REPAIR_STAT_SHIFT)   /* 0x00080000 */
#define PMU_BISR_STS4_PD_PHP_DWN_PWR_REPAIR_STAT_SHIFT     (20U)
#define PMU_BISR_STS4_PD_PHP_DWN_PWR_REPAIR_STAT_MASK      (0x1U << PMU_BISR_STS4_PD_PHP_DWN_PWR_REPAIR_STAT_SHIFT)     /* 0x00100000 */
#define PMU_BISR_STS4_PD_GMAC_DWN_PWR_REPAIR_STAT_SHIFT    (21U)
#define PMU_BISR_STS4_PD_GMAC_DWN_PWR_REPAIR_STAT_MASK     (0x1U << PMU_BISR_STS4_PD_GMAC_DWN_PWR_REPAIR_STAT_SHIFT)    /* 0x00200000 */
#define PMU_BISR_STS4_PD_PCIE_DWN_PWR_REPAIR_STAT_SHIFT    (22U)
#define PMU_BISR_STS4_PD_PCIE_DWN_PWR_REPAIR_STAT_MASK     (0x1U << PMU_BISR_STS4_PD_PCIE_DWN_PWR_REPAIR_STAT_SHIFT)    /* 0x00400000 */
#define PMU_BISR_STS4_PD_NVM0_DWN_PWR_REPAIR_STAT_SHIFT    (23U)
#define PMU_BISR_STS4_PD_NVM0_DWN_PWR_REPAIR_STAT_MASK     (0x1U << PMU_BISR_STS4_PD_NVM0_DWN_PWR_REPAIR_STAT_SHIFT)    /* 0x00800000 */
#define PMU_BISR_STS4_PD_SDIO_DWN_PWR_REPAIR_STAT_SHIFT    (24U)
#define PMU_BISR_STS4_PD_SDIO_DWN_PWR_REPAIR_STAT_MASK     (0x1U << PMU_BISR_STS4_PD_SDIO_DWN_PWR_REPAIR_STAT_SHIFT)    /* 0x01000000 */
#define PMU_BISR_STS4_PD_USB_DWN_PWR_REPAIR_STAT_SHIFT     (25U)
#define PMU_BISR_STS4_PD_USB_DWN_PWR_REPAIR_STAT_MASK      (0x1U << PMU_BISR_STS4_PD_USB_DWN_PWR_REPAIR_STAT_SHIFT)     /* 0x02000000 */
#define PMU_BISR_STS4_PD_SDMMC_DWN_PWR_REPAIR_STAT_SHIFT   (26U)
#define PMU_BISR_STS4_PD_SDMMC_DWN_PWR_REPAIR_STAT_MASK    (0x1U << PMU_BISR_STS4_PD_SDMMC_DWN_PWR_REPAIR_STAT_SHIFT)   /* 0x04000000 */
#define PMU_BISR_STS4_PD_CRYPTO_DWN_PWR_REPAIR_STAT_SHIFT  (27U)
#define PMU_BISR_STS4_PD_CRYPTO_DWN_PWR_REPAIR_STAT_MASK   (0x1U << PMU_BISR_STS4_PD_CRYPTO_DWN_PWR_REPAIR_STAT_SHIFT)  /* 0x08000000 */
#define PMU_BISR_STS4_PD_CENTER_DWN_PWR_REPAIR_STAT_SHIFT  (28U)
#define PMU_BISR_STS4_PD_CENTER_DWN_PWR_REPAIR_STAT_MASK   (0x1U << PMU_BISR_STS4_PD_CENTER_DWN_PWR_REPAIR_STAT_SHIFT)  /* 0x10000000 */
#define PMU_BISR_STS4_PD_DDR01_DWN_PWR_REPAIR_STAT_SHIFT   (29U)
#define PMU_BISR_STS4_PD_DDR01_DWN_PWR_REPAIR_STAT_MASK    (0x1U << PMU_BISR_STS4_PD_DDR01_DWN_PWR_REPAIR_STAT_SHIFT)   /* 0x20000000 */
#define PMU_BISR_STS4_PD_DDR23_DWN_PWR_REPAIR_STAT_SHIFT   (30U)
#define PMU_BISR_STS4_PD_DDR23_DWN_PWR_REPAIR_STAT_MASK    (0x1U << PMU_BISR_STS4_PD_DDR23_DWN_PWR_REPAIR_STAT_SHIFT)   /* 0x40000000 */
#define PMU_BISR_STS4_PD_BUS_DWN_PWR_REPAIR_STAT_SHIFT     (31U)
#define PMU_BISR_STS4_PD_BUS_DWN_PWR_REPAIR_STAT_MASK      (0x1U << PMU_BISR_STS4_PD_BUS_DWN_PWR_REPAIR_STAT_SHIFT)     /* 0x80000000 */
/* BISR_STS5 */
#define PMU_BISR_STS5_OFFSET                               (0x8294U)
#define PMU_BISR_STS5                                      (0x0U)
#define PMU_BISR_STS5_PD_DSU_REPAIR_PWR_REPAIR_STAT_SHIFT  (0U)
#define PMU_BISR_STS5_PD_DSU_REPAIR_PWR_REPAIR_STAT_MASK   (0x1U << PMU_BISR_STS5_PD_DSU_REPAIR_PWR_REPAIR_STAT_SHIFT)  /* 0x00000001 */
#define PMU_BISR_STS5_PD_CPU7_REPAIR_PWR_REPAIR_STAT_SHIFT (1U)
#define PMU_BISR_STS5_PD_CPU7_REPAIR_PWR_REPAIR_STAT_MASK  (0x1U << PMU_BISR_STS5_PD_CPU7_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00000002 */
#define PMU_BISR_STS5_PD_CPU6_REPAIR_PWR_REPAIR_STAT_SHIFT (2U)
#define PMU_BISR_STS5_PD_CPU6_REPAIR_PWR_REPAIR_STAT_MASK  (0x1U << PMU_BISR_STS5_PD_CPU6_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00000004 */
#define PMU_BISR_STS5_PD_CPU5_REPAIR_PWR_REPAIR_STAT_SHIFT (3U)
#define PMU_BISR_STS5_PD_CPU5_REPAIR_PWR_REPAIR_STAT_MASK  (0x1U << PMU_BISR_STS5_PD_CPU5_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00000008 */
#define PMU_BISR_STS5_PD_CPU4_REPAIR_PWR_REPAIR_STAT_SHIFT (4U)
#define PMU_BISR_STS5_PD_CPU4_REPAIR_PWR_REPAIR_STAT_MASK  (0x1U << PMU_BISR_STS5_PD_CPU4_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00000010 */
#define PMU_BISR_STS5_PD_CPU3_REPAIR_PWR_REPAIR_STAT_SHIFT (5U)
#define PMU_BISR_STS5_PD_CPU3_REPAIR_PWR_REPAIR_STAT_MASK  (0x1U << PMU_BISR_STS5_PD_CPU3_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00000020 */
#define PMU_BISR_STS5_PD_CPU2_REPAIR_PWR_REPAIR_STAT_SHIFT (6U)
#define PMU_BISR_STS5_PD_CPU2_REPAIR_PWR_REPAIR_STAT_MASK  (0x1U << PMU_BISR_STS5_PD_CPU2_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00000040 */
#define PMU_BISR_STS5_PD_CPU1_REPAIR_PWR_REPAIR_STAT_SHIFT (7U)
#define PMU_BISR_STS5_PD_CPU1_REPAIR_PWR_REPAIR_STAT_MASK  (0x1U << PMU_BISR_STS5_PD_CPU1_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00000080 */
#define PMU_BISR_STS5_PD_CPU0_REPAIR_PWR_REPAIR_STAT_SHIFT (8U)
#define PMU_BISR_STS5_PD_CPU0_REPAIR_PWR_REPAIR_STAT_MASK  (0x1U << PMU_BISR_STS5_PD_CPU0_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00000100 */
#define PMU_BISR_STS5_PD_VOPCLUSTER0_REPAIR_PWR_REPAIR_STAT_SHIFT (9U)
#define PMU_BISR_STS5_PD_VOPCLUSTER0_REPAIR_PWR_REPAIR_STAT_MASK (0x1U << PMU_BISR_STS5_PD_VOPCLUSTER0_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00000200 */
#define PMU_BISR_STS5_PD_VOPCLUSTER1_REPAIR_PWR_REPAIR_STAT_SHIFT (10U)
#define PMU_BISR_STS5_PD_VOPCLUSTER1_REPAIR_PWR_REPAIR_STAT_MASK (0x1U << PMU_BISR_STS5_PD_VOPCLUSTER1_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00000400 */
#define PMU_BISR_STS5_PD_VOPCLUSTER2_REPAIR_PWR_REPAIR_STAT_SHIFT (11U)
#define PMU_BISR_STS5_PD_VOPCLUSTER2_REPAIR_PWR_REPAIR_STAT_MASK (0x1U << PMU_BISR_STS5_PD_VOPCLUSTER2_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00000800 */
#define PMU_BISR_STS5_PD_VOPCLUSTER3_REPAIR_PWR_REPAIR_STAT_SHIFT (12U)
#define PMU_BISR_STS5_PD_VOPCLUSTER3_REPAIR_PWR_REPAIR_STAT_MASK (0x1U << PMU_BISR_STS5_PD_VOPCLUSTER3_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00001000 */
#define PMU_BISR_STS5_PD_VOPDSC8K_REPAIR_PWR_REPAIR_STAT_SHIFT (13U)
#define PMU_BISR_STS5_PD_VOPDSC8K_REPAIR_PWR_REPAIR_STAT_MASK (0x1U << PMU_BISR_STS5_PD_VOPDSC8K_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00002000 */
#define PMU_BISR_STS5_PD_VOPDSC4K_REPAIR_PWR_REPAIR_STAT_SHIFT (14U)
#define PMU_BISR_STS5_PD_VOPDSC4K_REPAIR_PWR_REPAIR_STAT_MASK (0x1U << PMU_BISR_STS5_PD_VOPDSC4K_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00004000 */
#define PMU_BISR_STS5_PD_VOPESMART_REPAIR_PWR_REPAIR_STAT_SHIFT (15U)
#define PMU_BISR_STS5_PD_VOPESMART_REPAIR_PWR_REPAIR_STAT_MASK (0x1U << PMU_BISR_STS5_PD_VOPESMART_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00008000 */
#define PMU_BISR_STS5_HDMIRXPHY_REPAIR_PWR_REPAIR_STAT_SHIFT (16U)
#define PMU_BISR_STS5_HDMIRXPHY_REPAIR_PWR_REPAIR_STAT_MASK (0x1U << PMU_BISR_STS5_HDMIRXPHY_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00010000 */
#define PMU_BISR_STS5_PCIEPHY_REPAIR_PWR_REPAIR_STAT_SHIFT (17U)
#define PMU_BISR_STS5_PCIEPHY_REPAIR_PWR_REPAIR_STAT_MASK  (0x1U << PMU_BISR_STS5_PCIEPHY_REPAIR_PWR_REPAIR_STAT_SHIFT) /* 0x00020000 */
/******************************************WDT*******************************************/
/* CR */
#define WDT_CR_OFFSET                                      (0x0U)
#define WDT_CR_EN_SHIFT                                    (0U)
#define WDT_CR_EN_MASK                                     (0x1U << WDT_CR_EN_SHIFT)                                    /* 0x00000001 */
#define WDT_CR_RESP_MODE_SHIFT                             (1U)
#define WDT_CR_RESP_MODE_MASK                              (0x1U << WDT_CR_RESP_MODE_SHIFT)                             /* 0x00000002 */
#define WDT_CR_RST_PLUSE_LENGTH_SHIFT                      (2U)
#define WDT_CR_RST_PLUSE_LENGTH_MASK                       (0x7U << WDT_CR_RST_PLUSE_LENGTH_SHIFT)                      /* 0x0000001C */
/* TORR */
#define WDT_TORR_OFFSET                                    (0x4U)
#define WDT_TORR_TIMEOUT_PERIOD_SHIFT                      (0U)
#define WDT_TORR_TIMEOUT_PERIOD_MASK                       (0xFU << WDT_TORR_TIMEOUT_PERIOD_SHIFT)                      /* 0x0000000F */
/* CCVR */
#define WDT_CCVR_OFFSET                                    (0x8U)
#define WDT_CCVR                                           (0xFFFFU)
#define WDT_CCVR_CUR_CNT_SHIFT                             (0U)
#define WDT_CCVR_CUR_CNT_MASK                              (0xFFFFFFFFU << WDT_CCVR_CUR_CNT_SHIFT)                      /* 0xFFFFFFFF */
/* CRR */
#define WDT_CRR_OFFSET                                     (0xCU)
#define WDT_CRR_CNT_RESTART_SHIFT                          (0U)
#define WDT_CRR_CNT_RESTART_MASK                           (0xFFU << WDT_CRR_CNT_RESTART_SHIFT)                         /* 0x000000FF */
/* STAT */
#define WDT_STAT_OFFSET                                    (0x10U)
#define WDT_STAT                                           (0x0U)
#define WDT_STAT_STATUS_SHIFT                              (0U)
#define WDT_STAT_STATUS_MASK                               (0x1U << WDT_STAT_STATUS_SHIFT)                              /* 0x00000001 */
/* EOI */
#define WDT_EOI_OFFSET                                     (0x14U)
#define WDT_EOI                                            (0x0U)
#define WDT_EOI_INT_CLR_SHIFT                              (0U)
#define WDT_EOI_INT_CLR_MASK                               (0x1U << WDT_EOI_INT_CLR_SHIFT)                              /* 0x00000001 */
/*****************************************I2STDM*****************************************/
/* TXCR */
#define I2STDM_TXCR_OFFSET                                 (0x0U)
#define I2STDM_TXCR_VDW_SHIFT                              (0U)
#define I2STDM_TXCR_VDW_MASK                               (0x1FU << I2STDM_TXCR_VDW_SHIFT)                             /* 0x0000001F */
#define I2STDM_TXCR_TFS_SHIFT                              (5U)
#define I2STDM_TXCR_TFS_MASK                               (0x3U << I2STDM_TXCR_TFS_SHIFT)                              /* 0x00000060 */
#define I2STDM_TXCR_PBM_SHIFT                              (7U)
#define I2STDM_TXCR_PBM_MASK                               (0x3U << I2STDM_TXCR_PBM_SHIFT)                              /* 0x00000180 */
#define I2STDM_TXCR_IBM_SHIFT                              (9U)
#define I2STDM_TXCR_IBM_MASK                               (0x3U << I2STDM_TXCR_IBM_SHIFT)                              /* 0x00000600 */
#define I2STDM_TXCR_FBM_SHIFT                              (11U)
#define I2STDM_TXCR_FBM_MASK                               (0x1U << I2STDM_TXCR_FBM_SHIFT)                              /* 0x00000800 */
#define I2STDM_TXCR_SJM_SHIFT                              (12U)
#define I2STDM_TXCR_SJM_MASK                               (0x1U << I2STDM_TXCR_SJM_SHIFT)                              /* 0x00001000 */
#define I2STDM_TXCR_HWT_SHIFT                              (14U)
#define I2STDM_TXCR_HWT_MASK                               (0x1U << I2STDM_TXCR_HWT_SHIFT)                              /* 0x00004000 */
#define I2STDM_TXCR_TCSR_SHIFT                             (15U)
#define I2STDM_TXCR_TCSR_MASK                              (0x3U << I2STDM_TXCR_TCSR_SHIFT)                             /* 0x00018000 */
#define I2STDM_TXCR_RCNT_SHIFT                             (17U)
#define I2STDM_TXCR_RCNT_MASK                              (0x3FU << I2STDM_TXCR_RCNT_SHIFT)                            /* 0x007E0000 */
#define I2STDM_TXCR_TX_PATH_SELECT0_SHIFT                  (23U)
#define I2STDM_TXCR_TX_PATH_SELECT0_MASK                   (0x3U << I2STDM_TXCR_TX_PATH_SELECT0_SHIFT)                  /* 0x01800000 */
#define I2STDM_TXCR_TX_PATH_SELECT1_SHIFT                  (25U)
#define I2STDM_TXCR_TX_PATH_SELECT1_MASK                   (0x3U << I2STDM_TXCR_TX_PATH_SELECT1_SHIFT)                  /* 0x06000000 */
#define I2STDM_TXCR_TX_PATH_SELECT2_SHIFT                  (27U)
#define I2STDM_TXCR_TX_PATH_SELECT2_MASK                   (0x3U << I2STDM_TXCR_TX_PATH_SELECT2_SHIFT)                  /* 0x18000000 */
#define I2STDM_TXCR_TX_PATH_SELECT3_SHIFT                  (29U)
#define I2STDM_TXCR_TX_PATH_SELECT3_MASK                   (0x3U << I2STDM_TXCR_TX_PATH_SELECT3_SHIFT)                  /* 0x60000000 */
/* RXCR */
#define I2STDM_RXCR_OFFSET                                 (0x4U)
#define I2STDM_RXCR_VDW_SHIFT                              (0U)
#define I2STDM_RXCR_VDW_MASK                               (0x1FU << I2STDM_RXCR_VDW_SHIFT)                             /* 0x0000001F */
#define I2STDM_RXCR_TFS_SHIFT                              (5U)
#define I2STDM_RXCR_TFS_MASK                               (0x3U << I2STDM_RXCR_TFS_SHIFT)                              /* 0x00000060 */
#define I2STDM_RXCR_PBM_SHIFT                              (7U)
#define I2STDM_RXCR_PBM_MASK                               (0x3U << I2STDM_RXCR_PBM_SHIFT)                              /* 0x00000180 */
#define I2STDM_RXCR_IBM_SHIFT                              (9U)
#define I2STDM_RXCR_IBM_MASK                               (0x3U << I2STDM_RXCR_IBM_SHIFT)                              /* 0x00000600 */
#define I2STDM_RXCR_FBM_SHIFT                              (11U)
#define I2STDM_RXCR_FBM_MASK                               (0x1U << I2STDM_RXCR_FBM_SHIFT)                              /* 0x00000800 */
#define I2STDM_RXCR_SJM_SHIFT                              (12U)
#define I2STDM_RXCR_SJM_MASK                               (0x1U << I2STDM_RXCR_SJM_SHIFT)                              /* 0x00001000 */
#define I2STDM_RXCR_HWT_SHIFT                              (14U)
#define I2STDM_RXCR_HWT_MASK                               (0x1U << I2STDM_RXCR_HWT_SHIFT)                              /* 0x00004000 */
#define I2STDM_RXCR_RCSR_SHIFT                             (15U)
#define I2STDM_RXCR_RCSR_MASK                              (0x3U << I2STDM_RXCR_RCSR_SHIFT)                             /* 0x00018000 */
#define I2STDM_RXCR_RX_PATH_SELECT0_SHIFT                  (17U)
#define I2STDM_RXCR_RX_PATH_SELECT0_MASK                   (0x3U << I2STDM_RXCR_RX_PATH_SELECT0_SHIFT)                  /* 0x00060000 */
#define I2STDM_RXCR_RX_PATH_SELECT1_SHIFT                  (19U)
#define I2STDM_RXCR_RX_PATH_SELECT1_MASK                   (0x3U << I2STDM_RXCR_RX_PATH_SELECT1_SHIFT)                  /* 0x00180000 */
#define I2STDM_RXCR_RX_PATH_SELECT2_SHIFT                  (21U)
#define I2STDM_RXCR_RX_PATH_SELECT2_MASK                   (0x3U << I2STDM_RXCR_RX_PATH_SELECT2_SHIFT)                  /* 0x00600000 */
#define I2STDM_RXCR_RX_PATH_SELECT3_SHIFT                  (23U)
#define I2STDM_RXCR_RX_PATH_SELECT3_MASK                   (0x3U << I2STDM_RXCR_RX_PATH_SELECT3_SHIFT)                  /* 0x01800000 */
/* CKR */
#define I2STDM_CKR_OFFSET                                  (0x8U)
#define I2STDM_CKR_TSD_SHIFT                               (0U)
#define I2STDM_CKR_TSD_MASK                                (0xFFU << I2STDM_CKR_TSD_SHIFT)                              /* 0x000000FF */
#define I2STDM_CKR_RSD_SHIFT                               (8U)
#define I2STDM_CKR_RSD_MASK                                (0xFFU << I2STDM_CKR_RSD_SHIFT)                              /* 0x0000FF00 */
#define I2STDM_CKR_TLP_SHIFT                               (24U)
#define I2STDM_CKR_TLP_MASK                                (0x1U << I2STDM_CKR_TLP_SHIFT)                               /* 0x01000000 */
#define I2STDM_CKR_RLP_SHIFT                               (25U)
#define I2STDM_CKR_RLP_MASK                                (0x1U << I2STDM_CKR_RLP_SHIFT)                               /* 0x02000000 */
#define I2STDM_CKR_CKP_SHIFT                               (26U)
#define I2STDM_CKR_CKP_MASK                                (0x1U << I2STDM_CKR_CKP_SHIFT)                               /* 0x04000000 */
#define I2STDM_CKR_MSS_SHIFT                               (27U)
#define I2STDM_CKR_MSS_MASK                                (0x1U << I2STDM_CKR_MSS_SHIFT)                               /* 0x08000000 */
#define I2STDM_CKR_LRCK_COMMON_SHIFT                       (28U)
#define I2STDM_CKR_LRCK_COMMON_MASK                        (0x3U << I2STDM_CKR_LRCK_COMMON_SHIFT)                       /* 0x30000000 */
/* TXFIFOLR */
#define I2STDM_TXFIFOLR_OFFSET                             (0xCU)
#define I2STDM_TXFIFOLR_TFL0_SHIFT                         (0U)
#define I2STDM_TXFIFOLR_TFL0_MASK                          (0x3FU << I2STDM_TXFIFOLR_TFL0_SHIFT)                        /* 0x0000003F */
#define I2STDM_TXFIFOLR_TFL1_SHIFT                         (6U)
#define I2STDM_TXFIFOLR_TFL1_MASK                          (0x3FU << I2STDM_TXFIFOLR_TFL1_SHIFT)                        /* 0x00000FC0 */
#define I2STDM_TXFIFOLR_TFL2_SHIFT                         (12U)
#define I2STDM_TXFIFOLR_TFL2_MASK                          (0x3FU << I2STDM_TXFIFOLR_TFL2_SHIFT)                        /* 0x0003F000 */
#define I2STDM_TXFIFOLR_TFL3_SHIFT                         (18U)
#define I2STDM_TXFIFOLR_TFL3_MASK                          (0x3FU << I2STDM_TXFIFOLR_TFL3_SHIFT)                        /* 0x00FC0000 */
/* DMACR */
#define I2STDM_DMACR_OFFSET                                (0x10U)
#define I2STDM_DMACR_TDL_SHIFT                             (0U)
#define I2STDM_DMACR_TDL_MASK                              (0x1FU << I2STDM_DMACR_TDL_SHIFT)                            /* 0x0000001F */
#define I2STDM_DMACR_TDE_SHIFT                             (8U)
#define I2STDM_DMACR_TDE_MASK                              (0x1U << I2STDM_DMACR_TDE_SHIFT)                             /* 0x00000100 */
#define I2STDM_DMACR_RDL_SHIFT                             (16U)
#define I2STDM_DMACR_RDL_MASK                              (0x1FU << I2STDM_DMACR_RDL_SHIFT)                            /* 0x001F0000 */
#define I2STDM_DMACR_RDE_SHIFT                             (24U)
#define I2STDM_DMACR_RDE_MASK                              (0x1U << I2STDM_DMACR_RDE_SHIFT)                             /* 0x01000000 */
/* INTCR */
#define I2STDM_INTCR_OFFSET                                (0x14U)
#define I2STDM_INTCR_TXEIE_SHIFT                           (0U)
#define I2STDM_INTCR_TXEIE_MASK                            (0x1U << I2STDM_INTCR_TXEIE_SHIFT)                           /* 0x00000001 */
#define I2STDM_INTCR_TXUIE_SHIFT                           (1U)
#define I2STDM_INTCR_TXUIE_MASK                            (0x1U << I2STDM_INTCR_TXUIE_SHIFT)                           /* 0x00000002 */
#define I2STDM_INTCR_TXUIC_SHIFT                           (2U)
#define I2STDM_INTCR_TXUIC_MASK                            (0x1U << I2STDM_INTCR_TXUIC_SHIFT)                           /* 0x00000004 */
#define I2STDM_INTCR_TFT_SHIFT                             (4U)
#define I2STDM_INTCR_TFT_MASK                              (0x1FU << I2STDM_INTCR_TFT_SHIFT)                            /* 0x000001F0 */
#define I2STDM_INTCR_RXFIE_SHIFT                           (16U)
#define I2STDM_INTCR_RXFIE_MASK                            (0x1U << I2STDM_INTCR_RXFIE_SHIFT)                           /* 0x00010000 */
#define I2STDM_INTCR_RXOIE_SHIFT                           (17U)
#define I2STDM_INTCR_RXOIE_MASK                            (0x1U << I2STDM_INTCR_RXOIE_SHIFT)                           /* 0x00020000 */
#define I2STDM_INTCR_RXOIC_SHIFT                           (18U)
#define I2STDM_INTCR_RXOIC_MASK                            (0x1U << I2STDM_INTCR_RXOIC_SHIFT)                           /* 0x00040000 */
#define I2STDM_INTCR_RFT_SHIFT                             (20U)
#define I2STDM_INTCR_RFT_MASK                              (0x1FU << I2STDM_INTCR_RFT_SHIFT)                            /* 0x01F00000 */
/* INTSR */
#define I2STDM_INTSR_OFFSET                                (0x18U)
#define I2STDM_INTSR_TXEI_SHIFT                            (0U)
#define I2STDM_INTSR_TXEI_MASK                             (0x1U << I2STDM_INTSR_TXEI_SHIFT)                            /* 0x00000001 */
#define I2STDM_INTSR_TXUI_SHIFT                            (1U)
#define I2STDM_INTSR_TXUI_MASK                             (0x1U << I2STDM_INTSR_TXUI_SHIFT)                            /* 0x00000002 */
#define I2STDM_INTSR_RXFI_SHIFT                            (16U)
#define I2STDM_INTSR_RXFI_MASK                             (0x1U << I2STDM_INTSR_RXFI_SHIFT)                            /* 0x00010000 */
#define I2STDM_INTSR_RXOI_SHIFT                            (17U)
#define I2STDM_INTSR_RXOI_MASK                             (0x1U << I2STDM_INTSR_RXOI_SHIFT)                            /* 0x00020000 */
/* XFER */
#define I2STDM_XFER_OFFSET                                 (0x1CU)
#define I2STDM_XFER_TXS_SHIFT                              (0U)
#define I2STDM_XFER_TXS_MASK                               (0x1U << I2STDM_XFER_TXS_SHIFT)                              /* 0x00000001 */
#define I2STDM_XFER_RXS_SHIFT                              (1U)
#define I2STDM_XFER_RXS_MASK                               (0x1U << I2STDM_XFER_RXS_SHIFT)                              /* 0x00000002 */
/* CLR */
#define I2STDM_CLR_OFFSET                                  (0x20U)
#define I2STDM_CLR_TXC_SHIFT                               (0U)
#define I2STDM_CLR_TXC_MASK                                (0x1U << I2STDM_CLR_TXC_SHIFT)                               /* 0x00000001 */
#define I2STDM_CLR_RXC_SHIFT                               (1U)
#define I2STDM_CLR_RXC_MASK                                (0x1U << I2STDM_CLR_RXC_SHIFT)                               /* 0x00000002 */
/* TXDR */
#define I2STDM_TXDR_OFFSET                                 (0x24U)
#define I2STDM_TXDR_TXDR_SHIFT                             (0U)
#define I2STDM_TXDR_TXDR_MASK                              (0xFFFFFFFFU << I2STDM_TXDR_TXDR_SHIFT)                      /* 0xFFFFFFFF */
/* RXDR */
#define I2STDM_RXDR_OFFSET                                 (0x28U)
#define I2STDM_RXDR_RXDR_SHIFT                             (0U)
#define I2STDM_RXDR_RXDR_MASK                              (0xFFFFFFFFU << I2STDM_RXDR_RXDR_SHIFT)                      /* 0xFFFFFFFF */
/* RXFIFOLR */
#define I2STDM_RXFIFOLR_OFFSET                             (0x2CU)
#define I2STDM_RXFIFOLR_RFL0_SHIFT                         (0U)
#define I2STDM_RXFIFOLR_RFL0_MASK                          (0x3FU << I2STDM_RXFIFOLR_RFL0_SHIFT)                        /* 0x0000003F */
#define I2STDM_RXFIFOLR_RFL1_SHIFT                         (6U)
#define I2STDM_RXFIFOLR_RFL1_MASK                          (0x3FU << I2STDM_RXFIFOLR_RFL1_SHIFT)                        /* 0x00000FC0 */
#define I2STDM_RXFIFOLR_RFL2_SHIFT                         (12U)
#define I2STDM_RXFIFOLR_RFL2_MASK                          (0x3FU << I2STDM_RXFIFOLR_RFL2_SHIFT)                        /* 0x0003F000 */
#define I2STDM_RXFIFOLR_RFL3_SHIFT                         (18U)
#define I2STDM_RXFIFOLR_RFL3_MASK                          (0x3FU << I2STDM_RXFIFOLR_RFL3_SHIFT)                        /* 0x00FC0000 */
/* TDM_TXCTRL */
#define I2STDM_TDM_TXCTRL_OFFSET                           (0x30U)
#define I2STDM_TDM_TXCTRL_TDM_TX_FRAME_WIDTH_SHIFT         (0U)
#define I2STDM_TDM_TXCTRL_TDM_TX_FRAME_WIDTH_MASK          (0x1FFU << I2STDM_TDM_TXCTRL_TDM_TX_FRAME_WIDTH_SHIFT)       /* 0x000001FF */
#define I2STDM_TDM_TXCTRL_TDM_TX_SLOT_BIT_WIDTH_SHIFT      (9U)
#define I2STDM_TDM_TXCTRL_TDM_TX_SLOT_BIT_WIDTH_MASK       (0x1FU << I2STDM_TDM_TXCTRL_TDM_TX_SLOT_BIT_WIDTH_SHIFT)     /* 0x00003E00 */
#define I2STDM_TDM_TXCTRL_TDM_TX_SHIFT_CTRL_SHIFT          (14U)
#define I2STDM_TDM_TXCTRL_TDM_TX_SHIFT_CTRL_MASK           (0x7U << I2STDM_TDM_TXCTRL_TDM_TX_SHIFT_CTRL_SHIFT)          /* 0x0001C000 */
#define I2STDM_TDM_TXCTRL_TX_TDM_FSYNC_WIDTH_SEL0_SHIFT    (17U)
#define I2STDM_TDM_TXCTRL_TX_TDM_FSYNC_WIDTH_SEL0_MASK     (0x1U << I2STDM_TDM_TXCTRL_TX_TDM_FSYNC_WIDTH_SEL0_SHIFT)    /* 0x00020000 */
#define I2STDM_TDM_TXCTRL_TX_TDM_FSYNC_WIDTH_SEL1_SHIFT    (18U)
#define I2STDM_TDM_TXCTRL_TX_TDM_FSYNC_WIDTH_SEL1_MASK     (0x7U << I2STDM_TDM_TXCTRL_TX_TDM_FSYNC_WIDTH_SEL1_SHIFT)    /* 0x001C0000 */
/* TDM_RXCTRL */
#define I2STDM_TDM_RXCTRL_OFFSET                           (0x34U)
#define I2STDM_TDM_RXCTRL_TDM_RX_FRAME_WIDTH_SHIFT         (0U)
#define I2STDM_TDM_RXCTRL_TDM_RX_FRAME_WIDTH_MASK          (0x1FFU << I2STDM_TDM_RXCTRL_TDM_RX_FRAME_WIDTH_SHIFT)       /* 0x000001FF */
#define I2STDM_TDM_RXCTRL_TDM_RX_SLOT_BIT_WIDTH_SHIFT      (9U)
#define I2STDM_TDM_RXCTRL_TDM_RX_SLOT_BIT_WIDTH_MASK       (0x1FU << I2STDM_TDM_RXCTRL_TDM_RX_SLOT_BIT_WIDTH_SHIFT)     /* 0x00003E00 */
#define I2STDM_TDM_RXCTRL_TDM_RX_SHIFT_CTRL_SHIFT          (14U)
#define I2STDM_TDM_RXCTRL_TDM_RX_SHIFT_CTRL_MASK           (0x7U << I2STDM_TDM_RXCTRL_TDM_RX_SHIFT_CTRL_SHIFT)          /* 0x0001C000 */
#define I2STDM_TDM_RXCTRL_RX_TDM_FSYNC_WIDTH_SEL0_SHIFT    (17U)
#define I2STDM_TDM_RXCTRL_RX_TDM_FSYNC_WIDTH_SEL0_MASK     (0x1U << I2STDM_TDM_RXCTRL_RX_TDM_FSYNC_WIDTH_SEL0_SHIFT)    /* 0x00020000 */
#define I2STDM_TDM_RXCTRL_RX_TDM_FSYNC_WIDTH_SEL1_SHIFT    (18U)
#define I2STDM_TDM_RXCTRL_RX_TDM_FSYNC_WIDTH_SEL1_MASK     (0x7U << I2STDM_TDM_RXCTRL_RX_TDM_FSYNC_WIDTH_SEL1_SHIFT)    /* 0x001C0000 */
/* CLKDIV */
#define I2STDM_CLKDIV_OFFSET                               (0x38U)
#define I2STDM_CLKDIV_TX_MDIV_SHIFT                        (0U)
#define I2STDM_CLKDIV_TX_MDIV_MASK                         (0xFFU << I2STDM_CLKDIV_TX_MDIV_SHIFT)                       /* 0x000000FF */
#define I2STDM_CLKDIV_RX_MDIV_SHIFT                        (8U)
#define I2STDM_CLKDIV_RX_MDIV_MASK                         (0xFFU << I2STDM_CLKDIV_RX_MDIV_SHIFT)                       /* 0x0000FF00 */
/* VERSION */
#define I2STDM_VERSION_OFFSET                              (0x3CU)
#define I2STDM_VERSION_I2S_VERSION_SHIFT                   (0U)
#define I2STDM_VERSION_I2S_VERSION_MASK                    (0xFFFFFFFFU << I2STDM_VERSION_I2S_VERSION_SHIFT)            /* 0xFFFFFFFF */
/******************************************I2S*******************************************/
/* TXCR */
#define I2S_TXCR_OFFSET                                    (0x0U)
#define I2S_TXCR_VDW_SHIFT                                 (0U)
#define I2S_TXCR_VDW_MASK                                  (0x1FU << I2S_TXCR_VDW_SHIFT)                                /* 0x0000001F */
#define I2S_TXCR_TFS_SHIFT                                 (5U)
#define I2S_TXCR_TFS_MASK                                  (0x1U << I2S_TXCR_TFS_SHIFT)                                 /* 0x00000020 */
#define I2S_TXCR_PBM_SHIFT                                 (7U)
#define I2S_TXCR_PBM_MASK                                  (0x3U << I2S_TXCR_PBM_SHIFT)                                 /* 0x00000180 */
#define I2S_TXCR_IBM_SHIFT                                 (9U)
#define I2S_TXCR_IBM_MASK                                  (0x3U << I2S_TXCR_IBM_SHIFT)                                 /* 0x00000600 */
#define I2S_TXCR_FBM_SHIFT                                 (11U)
#define I2S_TXCR_FBM_MASK                                  (0x1U << I2S_TXCR_FBM_SHIFT)                                 /* 0x00000800 */
#define I2S_TXCR_SJM_SHIFT                                 (12U)
#define I2S_TXCR_SJM_MASK                                  (0x1U << I2S_TXCR_SJM_SHIFT)                                 /* 0x00001000 */
#define I2S_TXCR_HWT_SHIFT                                 (14U)
#define I2S_TXCR_HWT_MASK                                  (0x1U << I2S_TXCR_HWT_SHIFT)                                 /* 0x00004000 */
#define I2S_TXCR_TCSR_SHIFT                                (15U)
#define I2S_TXCR_TCSR_MASK                                 (0x3U << I2S_TXCR_TCSR_SHIFT)                                /* 0x00018000 */
#define I2S_TXCR_RCNT_SHIFT                                (17U)
#define I2S_TXCR_RCNT_MASK                                 (0x3FU << I2S_TXCR_RCNT_SHIFT)                               /* 0x007E0000 */
/* RXCR */
#define I2S_RXCR_OFFSET                                    (0x4U)
#define I2S_RXCR_VDW_SHIFT                                 (0U)
#define I2S_RXCR_VDW_MASK                                  (0x1FU << I2S_RXCR_VDW_SHIFT)                                /* 0x0000001F */
#define I2S_RXCR_TFS_SHIFT                                 (5U)
#define I2S_RXCR_TFS_MASK                                  (0x1U << I2S_RXCR_TFS_SHIFT)                                 /* 0x00000020 */
#define I2S_RXCR_PBM_SHIFT                                 (7U)
#define I2S_RXCR_PBM_MASK                                  (0x3U << I2S_RXCR_PBM_SHIFT)                                 /* 0x00000180 */
#define I2S_RXCR_IBM_SHIFT                                 (9U)
#define I2S_RXCR_IBM_MASK                                  (0x3U << I2S_RXCR_IBM_SHIFT)                                 /* 0x00000600 */
#define I2S_RXCR_FBM_SHIFT                                 (11U)
#define I2S_RXCR_FBM_MASK                                  (0x1U << I2S_RXCR_FBM_SHIFT)                                 /* 0x00000800 */
#define I2S_RXCR_SJM_SHIFT                                 (12U)
#define I2S_RXCR_SJM_MASK                                  (0x1U << I2S_RXCR_SJM_SHIFT)                                 /* 0x00001000 */
#define I2S_RXCR_HWT_SHIFT                                 (14U)
#define I2S_RXCR_HWT_MASK                                  (0x1U << I2S_RXCR_HWT_SHIFT)                                 /* 0x00004000 */
#define I2S_RXCR_RCSR_SHIFT                                (15U)
#define I2S_RXCR_RCSR_MASK                                 (0x3U << I2S_RXCR_RCSR_SHIFT)                                /* 0x00018000 */
/* CKR */
#define I2S_CKR_OFFSET                                     (0x8U)
#define I2S_CKR_TSD_SHIFT                                  (0U)
#define I2S_CKR_TSD_MASK                                   (0xFFU << I2S_CKR_TSD_SHIFT)                                 /* 0x000000FF */
#define I2S_CKR_RSD_SHIFT                                  (8U)
#define I2S_CKR_RSD_MASK                                   (0xFFU << I2S_CKR_RSD_SHIFT)                                 /* 0x0000FF00 */
#define I2S_CKR_MDIV_SHIFT                                 (16U)
#define I2S_CKR_MDIV_MASK                                  (0xFFU << I2S_CKR_MDIV_SHIFT)                                /* 0x00FF0000 */
#define I2S_CKR_TLP_SHIFT                                  (24U)
#define I2S_CKR_TLP_MASK                                   (0x1U << I2S_CKR_TLP_SHIFT)                                  /* 0x01000000 */
#define I2S_CKR_RLP_SHIFT                                  (25U)
#define I2S_CKR_RLP_MASK                                   (0x1U << I2S_CKR_RLP_SHIFT)                                  /* 0x02000000 */
#define I2S_CKR_CKP_SHIFT                                  (26U)
#define I2S_CKR_CKP_MASK                                   (0x1U << I2S_CKR_CKP_SHIFT)                                  /* 0x04000000 */
#define I2S_CKR_MSS_SHIFT                                  (27U)
#define I2S_CKR_MSS_MASK                                   (0x1U << I2S_CKR_MSS_SHIFT)                                  /* 0x08000000 */
#define I2S_CKR_TRCM_SHIFT                                 (28U)
#define I2S_CKR_TRCM_MASK                                  (0x3U << I2S_CKR_TRCM_SHIFT)                                 /* 0x30000000 */
/* TXFIFOLR */
#define I2S_TXFIFOLR_OFFSET                                (0xCU)
#define I2S_TXFIFOLR                                       (0x0U)
#define I2S_TXFIFOLR_TFL_SHIFT                             (0U)
#define I2S_TXFIFOLR_TFL_MASK                              (0x3FU << I2S_TXFIFOLR_TFL_SHIFT)                            /* 0x0000003F */
/* DMACR */
#define I2S_DMACR_OFFSET                                   (0x10U)
#define I2S_DMACR_TDL_SHIFT                                (0U)
#define I2S_DMACR_TDL_MASK                                 (0x1FU << I2S_DMACR_TDL_SHIFT)                               /* 0x0000001F */
#define I2S_DMACR_TDE_SHIFT                                (8U)
#define I2S_DMACR_TDE_MASK                                 (0x1U << I2S_DMACR_TDE_SHIFT)                                /* 0x00000100 */
#define I2S_DMACR_RDL_SHIFT                                (16U)
#define I2S_DMACR_RDL_MASK                                 (0x1FU << I2S_DMACR_RDL_SHIFT)                               /* 0x001F0000 */
#define I2S_DMACR_RDE_SHIFT                                (24U)
#define I2S_DMACR_RDE_MASK                                 (0x1U << I2S_DMACR_RDE_SHIFT)                                /* 0x01000000 */
/* INTCR */
#define I2S_INTCR_OFFSET                                   (0x14U)
#define I2S_INTCR_TXEIE_SHIFT                              (0U)
#define I2S_INTCR_TXEIE_MASK                               (0x1U << I2S_INTCR_TXEIE_SHIFT)                              /* 0x00000001 */
#define I2S_INTCR_TXUIE_SHIFT                              (1U)
#define I2S_INTCR_TXUIE_MASK                               (0x1U << I2S_INTCR_TXUIE_SHIFT)                              /* 0x00000002 */
#define I2S_INTCR_TXUIC_SHIFT                              (2U)
#define I2S_INTCR_TXUIC_MASK                               (0x1U << I2S_INTCR_TXUIC_SHIFT)                              /* 0x00000004 */
#define I2S_INTCR_TFT_SHIFT                                (4U)
#define I2S_INTCR_TFT_MASK                                 (0x1FU << I2S_INTCR_TFT_SHIFT)                               /* 0x000001F0 */
#define I2S_INTCR_RXFIE_SHIFT                              (16U)
#define I2S_INTCR_RXFIE_MASK                               (0x1U << I2S_INTCR_RXFIE_SHIFT)                              /* 0x00010000 */
#define I2S_INTCR_RXOIE_SHIFT                              (17U)
#define I2S_INTCR_RXOIE_MASK                               (0x1U << I2S_INTCR_RXOIE_SHIFT)                              /* 0x00020000 */
#define I2S_INTCR_RXOIC_SHIFT                              (18U)
#define I2S_INTCR_RXOIC_MASK                               (0x1U << I2S_INTCR_RXOIC_SHIFT)                              /* 0x00040000 */
#define I2S_INTCR_RFT_SHIFT                                (20U)
#define I2S_INTCR_RFT_MASK                                 (0x1FU << I2S_INTCR_RFT_SHIFT)                               /* 0x01F00000 */
/* INTSR */
#define I2S_INTSR_OFFSET                                   (0x18U)
#define I2S_INTSR                                          (0x0U)
#define I2S_INTSR_TXEI_SHIFT                               (0U)
#define I2S_INTSR_TXEI_MASK                                (0x1U << I2S_INTSR_TXEI_SHIFT)                               /* 0x00000001 */
#define I2S_INTSR_TXUI_SHIFT                               (1U)
#define I2S_INTSR_TXUI_MASK                                (0x1U << I2S_INTSR_TXUI_SHIFT)                               /* 0x00000002 */
#define I2S_INTSR_RXFI_SHIFT                               (16U)
#define I2S_INTSR_RXFI_MASK                                (0x1U << I2S_INTSR_RXFI_SHIFT)                               /* 0x00010000 */
#define I2S_INTSR_RXOI_SHIFT                               (17U)
#define I2S_INTSR_RXOI_MASK                                (0x1U << I2S_INTSR_RXOI_SHIFT)                               /* 0x00020000 */
/* XFER */
#define I2S_XFER_OFFSET                                    (0x1CU)
#define I2S_XFER_TXS_SHIFT                                 (0U)
#define I2S_XFER_TXS_MASK                                  (0x1U << I2S_XFER_TXS_SHIFT)                                 /* 0x00000001 */
#define I2S_XFER_RXS_SHIFT                                 (1U)
#define I2S_XFER_RXS_MASK                                  (0x1U << I2S_XFER_RXS_SHIFT)                                 /* 0x00000002 */
/* CLR */
#define I2S_CLR_OFFSET                                     (0x20U)
#define I2S_CLR_TXC_SHIFT                                  (0U)
#define I2S_CLR_TXC_MASK                                   (0x1U << I2S_CLR_TXC_SHIFT)                                  /* 0x00000001 */
#define I2S_CLR_RXC_SHIFT                                  (1U)
#define I2S_CLR_RXC_MASK                                   (0x1U << I2S_CLR_RXC_SHIFT)                                  /* 0x00000002 */
/* TXDR */
#define I2S_TXDR_OFFSET                                    (0x24U)
#define I2S_TXDR_TDR_SHIFT                                 (0U)
#define I2S_TXDR_TDR_MASK                                  (0xFFFFFFFFU << I2S_TXDR_TDR_SHIFT)                          /* 0xFFFFFFFF */
/* RXDR */
#define I2S_RXDR_OFFSET                                    (0x28U)
#define I2S_RXDR                                           (0x0U)
#define I2S_RXDR_RDR_SHIFT                                 (0U)
#define I2S_RXDR_RDR_MASK                                  (0xFFFFFFFFU << I2S_RXDR_RDR_SHIFT)                          /* 0xFFFFFFFF */
/* RXFIFOLR */
#define I2S_RXFIFOLR_OFFSET                                (0x2CU)
#define I2S_RXFIFOLR                                       (0x0U)
#define I2S_RXFIFOLR_RFL_SHIFT                             (0U)
#define I2S_RXFIFOLR_RFL_MASK                              (0x3FU << I2S_RXFIFOLR_RFL_SHIFT)                            /* 0x0000003F */
/* VERSION */
#define I2S_VERSION_OFFSET                                 (0x30U)
#define I2S_VERSION                                        (0x20150001U)
#define I2S_VERSION_VER_SHIFT                              (0U)
#define I2S_VERSION_VER_MASK                               (0xFFFFFFFFU << I2S_VERSION_VER_SHIFT)                       /* 0xFFFFFFFF */
/******************************************PDM*******************************************/
/* SYSCONFIG */
#define PDM_SYSCONFIG_OFFSET                               (0x0U)
#define PDM_SYSCONFIG_RX_CLR_SHIFT                         (0U)
#define PDM_SYSCONFIG_RX_CLR_MASK                          (0x1U << PDM_SYSCONFIG_RX_CLR_SHIFT)                         /* 0x00000001 */
#define PDM_SYSCONFIG_RX_START_SHIFT                       (2U)
#define PDM_SYSCONFIG_RX_START_MASK                        (0x1U << PDM_SYSCONFIG_RX_START_SHIFT)                       /* 0x00000004 */
/* CTRL0 */
#define PDM_CTRL0_OFFSET                                   (0x4U)
#define PDM_CTRL0_DATA_VLD_WIDTH_SHIFT                     (0U)
#define PDM_CTRL0_DATA_VLD_WIDTH_MASK                      (0x1FU << PDM_CTRL0_DATA_VLD_WIDTH_SHIFT)                    /* 0x0000001F */
#define PDM_CTRL0_SAMPLE_RATE_SEL_SHIFT                    (5U)
#define PDM_CTRL0_SAMPLE_RATE_SEL_MASK                     (0x7U << PDM_CTRL0_SAMPLE_RATE_SEL_SHIFT)                    /* 0x000000E0 */
#define PDM_CTRL0_INT_DIV_CON_SHIFT                        (8U)
#define PDM_CTRL0_INT_DIV_CON_MASK                         (0xFFU << PDM_CTRL0_INT_DIV_CON_SHIFT)                       /* 0x0000FF00 */
#define PDM_CTRL0_SIG_SCALE_MODE_SHIFT                     (24U)
#define PDM_CTRL0_SIG_SCALE_MODE_MASK                      (0x1U << PDM_CTRL0_SIG_SCALE_MODE_SHIFT)                     /* 0x01000000 */
#define PDM_CTRL0_FILTER_GATE_EN_SHIFT                     (25U)
#define PDM_CTRL0_FILTER_GATE_EN_MASK                      (0x1U << PDM_CTRL0_FILTER_GATE_EN_SHIFT)                     /* 0x02000000 */
#define PDM_CTRL0_HWT_EN_SHIFT                             (26U)
#define PDM_CTRL0_HWT_EN_MASK                              (0x1U << PDM_CTRL0_HWT_EN_SHIFT)                             /* 0x04000000 */
#define PDM_CTRL0_PATH0_EN_SHIFT                           (27U)
#define PDM_CTRL0_PATH0_EN_MASK                            (0x1U << PDM_CTRL0_PATH0_EN_SHIFT)                           /* 0x08000000 */
#define PDM_CTRL0_PATH1_EN_SHIFT                           (28U)
#define PDM_CTRL0_PATH1_EN_MASK                            (0x1U << PDM_CTRL0_PATH1_EN_SHIFT)                           /* 0x10000000 */
#define PDM_CTRL0_PATH2_EN_SHIFT                           (29U)
#define PDM_CTRL0_PATH2_EN_MASK                            (0x1U << PDM_CTRL0_PATH2_EN_SHIFT)                           /* 0x20000000 */
#define PDM_CTRL0_PATH3_EN_SHIFT                           (30U)
#define PDM_CTRL0_PATH3_EN_MASK                            (0x1U << PDM_CTRL0_PATH3_EN_SHIFT)                           /* 0x40000000 */
#define PDM_CTRL0_SJM_SEL_SHIFT                            (31U)
#define PDM_CTRL0_SJM_SEL_MASK                             (0x1U << PDM_CTRL0_SJM_SEL_SHIFT)                            /* 0x80000000 */
/* CTRL1 */
#define PDM_CTRL1_OFFSET                                   (0x8U)
#define PDM_CTRL1_FRAC_DIV_DENOMONATOR_SHIFT               (0U)
#define PDM_CTRL1_FRAC_DIV_DENOMONATOR_MASK                (0xFFFFU << PDM_CTRL1_FRAC_DIV_DENOMONATOR_SHIFT)            /* 0x0000FFFF */
#define PDM_CTRL1_FRAC_DIV_NUMERATOR_SHIFT                 (16U)
#define PDM_CTRL1_FRAC_DIV_NUMERATOR_MASK                  (0xFFFFU << PDM_CTRL1_FRAC_DIV_NUMERATOR_SHIFT)              /* 0xFFFF0000 */
/* CLK_CTRL */
#define PDM_CLK_CTRL_OFFSET                                (0xCU)
#define PDM_CLK_CTRL_CIC_DS_RATIO_SHIFT                    (0U)
#define PDM_CLK_CTRL_CIC_DS_RATIO_MASK                     (0x3U << PDM_CLK_CTRL_CIC_DS_RATIO_SHIFT)                    /* 0x00000003 */
#define PDM_CLK_CTRL_FIR_COM_BPS_SHIFT                     (2U)
#define PDM_CLK_CTRL_FIR_COM_BPS_MASK                      (0x1U << PDM_CLK_CTRL_FIR_COM_BPS_SHIFT)                     /* 0x00000004 */
#define PDM_CLK_CTRL_LR_CH_EX_SHIFT                        (3U)
#define PDM_CLK_CTRL_LR_CH_EX_MASK                         (0x1U << PDM_CLK_CTRL_LR_CH_EX_SHIFT)                        /* 0x00000008 */
#define PDM_CLK_CTRL_DIV_TYPE_SEL_SHIFT                    (4U)
#define PDM_CLK_CTRL_DIV_TYPE_SEL_MASK                     (0x1U << PDM_CLK_CTRL_DIV_TYPE_SEL_SHIFT)                    /* 0x00000010 */
#define PDM_CLK_CTRL_PDM_CLK_EN_SHIFT                      (5U)
#define PDM_CLK_CTRL_PDM_CLK_EN_MASK                       (0x1U << PDM_CLK_CTRL_PDM_CLK_EN_SHIFT)                      /* 0x00000020 */
/* HPF_CTRL */
#define PDM_HPF_CTRL_OFFSET                                (0x10U)
#define PDM_HPF_CTRL_HPF_CF_SHIFT                          (0U)
#define PDM_HPF_CTRL_HPF_CF_MASK                           (0x3U << PDM_HPF_CTRL_HPF_CF_SHIFT)                          /* 0x00000003 */
#define PDM_HPF_CTRL_HPFRE_SHIFT                           (2U)
#define PDM_HPF_CTRL_HPFRE_MASK                            (0x1U << PDM_HPF_CTRL_HPFRE_SHIFT)                           /* 0x00000004 */
#define PDM_HPF_CTRL_HPFLE_SHIFT                           (3U)
#define PDM_HPF_CTRL_HPFLE_MASK                            (0x1U << PDM_HPF_CTRL_HPFLE_SHIFT)                           /* 0x00000008 */
/* FIFO_CTRL */
#define PDM_FIFO_CTRL_OFFSET                               (0x14U)
#define PDM_FIFO_CTRL_RFL_SHIFT                            (0U)
#define PDM_FIFO_CTRL_RFL_MASK                             (0xFFU << PDM_FIFO_CTRL_RFL_SHIFT)                           /* 0x000000FF */
#define PDM_FIFO_CTRL_RFT_SHIFT                            (8U)
#define PDM_FIFO_CTRL_RFT_MASK                             (0x7FU << PDM_FIFO_CTRL_RFT_SHIFT)                           /* 0x00007F00 */
/* DMA_CTRL */
#define PDM_DMA_CTRL_OFFSET                                (0x18U)
#define PDM_DMA_CTRL_RDL_SHIFT                             (0U)
#define PDM_DMA_CTRL_RDL_MASK                              (0x7FU << PDM_DMA_CTRL_RDL_SHIFT)                            /* 0x0000007F */
#define PDM_DMA_CTRL_RDE_SHIFT                             (8U)
#define PDM_DMA_CTRL_RDE_MASK                              (0x1U << PDM_DMA_CTRL_RDE_SHIFT)                             /* 0x00000100 */
/* INT_EN */
#define PDM_INT_EN_OFFSET                                  (0x1CU)
#define PDM_INT_EN_RXTIE_SHIFT                             (0U)
#define PDM_INT_EN_RXTIE_MASK                              (0x1U << PDM_INT_EN_RXTIE_SHIFT)                             /* 0x00000001 */
#define PDM_INT_EN_RXOIE_SHIFT                             (1U)
#define PDM_INT_EN_RXOIE_MASK                              (0x1U << PDM_INT_EN_RXOIE_SHIFT)                             /* 0x00000002 */
/* INT_CLR */
#define PDM_INT_CLR_OFFSET                                 (0x20U)
#define PDM_INT_CLR_RXOIC_SHIFT                            (1U)
#define PDM_INT_CLR_RXOIC_MASK                             (0x1U << PDM_INT_CLR_RXOIC_SHIFT)                            /* 0x00000002 */
/* INT_ST */
#define PDM_INT_ST_OFFSET                                  (0x24U)
#define PDM_INT_ST                                         (0x0U)
#define PDM_INT_ST_RXFI_SHIFT                              (0U)
#define PDM_INT_ST_RXFI_MASK                               (0x1U << PDM_INT_ST_RXFI_SHIFT)                              /* 0x00000001 */
#define PDM_INT_ST_RXOI_SHIFT                              (1U)
#define PDM_INT_ST_RXOI_MASK                               (0x1U << PDM_INT_ST_RXOI_SHIFT)                              /* 0x00000002 */
/* RXFIFO_DATA_REG */
#define PDM_RXFIFO_DATA_REG_OFFSET                         (0x30U)
#define PDM_RXFIFO_DATA_REG                                (0x0U)
#define PDM_RXFIFO_DATA_REG_RXDR_SHIFT                     (0U)
#define PDM_RXFIFO_DATA_REG_RXDR_MASK                      (0xFFFFFFFFU << PDM_RXFIFO_DATA_REG_RXDR_SHIFT)              /* 0xFFFFFFFF */
/* DATA0R_REG */
#define PDM_DATA0R_REG_OFFSET                              (0x34U)
#define PDM_DATA0R_REG                                     (0x0U)
#define PDM_DATA0R_REG_DATA0R_SHIFT                        (0U)
#define PDM_DATA0R_REG_DATA0R_MASK                         (0xFFFFFFFFU << PDM_DATA0R_REG_DATA0R_SHIFT)                 /* 0xFFFFFFFF */
/* DATA0L_REG */
#define PDM_DATA0L_REG_OFFSET                              (0x38U)
#define PDM_DATA0L_REG                                     (0x0U)
#define PDM_DATA0L_REG_DATA0L_SHIFT                        (0U)
#define PDM_DATA0L_REG_DATA0L_MASK                         (0xFFFFFFFFU << PDM_DATA0L_REG_DATA0L_SHIFT)                 /* 0xFFFFFFFF */
/* DATA1R_REG */
#define PDM_DATA1R_REG_OFFSET                              (0x3CU)
#define PDM_DATA1R_REG                                     (0x0U)
#define PDM_DATA1R_REG_DATA1R_SHIFT                        (0U)
#define PDM_DATA1R_REG_DATA1R_MASK                         (0x1U << PDM_DATA1R_REG_DATA1R_SHIFT)                        /* 0x00000001 */
/* DATA1L_REG */
#define PDM_DATA1L_REG_OFFSET                              (0x40U)
#define PDM_DATA1L_REG                                     (0x0U)
#define PDM_DATA1L_REG_DATA1L_SHIFT                        (0U)
#define PDM_DATA1L_REG_DATA1L_MASK                         (0xFFFFFFFFU << PDM_DATA1L_REG_DATA1L_SHIFT)                 /* 0xFFFFFFFF */
/* DATA2R_REG */
#define PDM_DATA2R_REG_OFFSET                              (0x44U)
#define PDM_DATA2R_REG                                     (0x0U)
#define PDM_DATA2R_REG_DATA2R_SHIFT                        (0U)
#define PDM_DATA2R_REG_DATA2R_MASK                         (0xFFFFFFFFU << PDM_DATA2R_REG_DATA2R_SHIFT)                 /* 0xFFFFFFFF */
/* DATA2L_REG */
#define PDM_DATA2L_REG_OFFSET                              (0x48U)
#define PDM_DATA2L_REG                                     (0x0U)
#define PDM_DATA2L_REG_DATA2L_SHIFT                        (0U)
#define PDM_DATA2L_REG_DATA2L_MASK                         (0xFFFFFFFFU << PDM_DATA2L_REG_DATA2L_SHIFT)                 /* 0xFFFFFFFF */
/* DATA3R_REG */
#define PDM_DATA3R_REG_OFFSET                              (0x4CU)
#define PDM_DATA3R_REG                                     (0x0U)
#define PDM_DATA3R_REG_DATA3R_SHIFT                        (0U)
#define PDM_DATA3R_REG_DATA3R_MASK                         (0xFFFFFFFFU << PDM_DATA3R_REG_DATA3R_SHIFT)                 /* 0xFFFFFFFF */
/* DATA3L_REG */
#define PDM_DATA3L_REG_OFFSET                              (0x50U)
#define PDM_DATA3L_REG                                     (0x0U)
#define PDM_DATA3L_REG_DATA3L_SHIFT                        (0U)
#define PDM_DATA3L_REG_DATA3L_MASK                         (0xFFFFFFFFU << PDM_DATA3L_REG_DATA3L_SHIFT)                 /* 0xFFFFFFFF */
/* DATA_VALID */
#define PDM_DATA_VALID_OFFSET                              (0x54U)
#define PDM_DATA_VALID                                     (0x0U)
#define PDM_DATA_VALID_PATH3_VLD_SHIFT                     (0U)
#define PDM_DATA_VALID_PATH3_VLD_MASK                      (0x1U << PDM_DATA_VALID_PATH3_VLD_SHIFT)                     /* 0x00000001 */
#define PDM_DATA_VALID_PATH2_VLD_SHIFT                     (1U)
#define PDM_DATA_VALID_PATH2_VLD_MASK                      (0x1U << PDM_DATA_VALID_PATH2_VLD_SHIFT)                     /* 0x00000002 */
#define PDM_DATA_VALID_PATH1_VLD_SHIFT                     (2U)
#define PDM_DATA_VALID_PATH1_VLD_MASK                      (0x1U << PDM_DATA_VALID_PATH1_VLD_SHIFT)                     /* 0x00000004 */
#define PDM_DATA_VALID_PATH0_VLD_SHIFT                     (3U)
#define PDM_DATA_VALID_PATH0_VLD_MASK                      (0x1U << PDM_DATA_VALID_PATH0_VLD_SHIFT)                     /* 0x00000008 */
/* VERSION */
#define PDM_VERSION_OFFSET                                 (0x58U)
#define PDM_VERSION                                        (0x59313030U)
#define PDM_VERSION_VERSION_SHIFT                          (0U)
#define PDM_VERSION_VERSION_MASK                           (0xFFFFFFFFU << PDM_VERSION_VERSION_SHIFT)                   /* 0xFFFFFFFF */
/* INCR_RXDR */
#define PDM_INCR_RXDR_OFFSET                               (0x400U)
#define PDM_INCR_RXDR                                      (0x0U)
#define PDM_INCR_RXDR_RECEIVE_FIFO_DATA_SHIFT              (0U)
#define PDM_INCR_RXDR_RECEIVE_FIFO_DATA_MASK               (0xFFFFFFFFU << PDM_INCR_RXDR_RECEIVE_FIFO_DATA_SHIFT)       /* 0xFFFFFFFF */
/******************************************VAD*******************************************/
/* CONTROL */
#define VAD_CONTROL_OFFSET                                 (0x0U)
#define VAD_CONTROL_VAD_EN_SHIFT                           (0U)
#define VAD_CONTROL_VAD_EN_MASK                            (0x1U << VAD_CONTROL_VAD_EN_SHIFT)                           /* 0x00000001 */
#define VAD_CONTROL_SOURCE_SELECT_SHIFT                    (1U)
#define VAD_CONTROL_SOURCE_SELECT_MASK                     (0x7U << VAD_CONTROL_SOURCE_SELECT_SHIFT)                    /* 0x0000000E */
#define VAD_CONTROL_SOURCE_BURST_SHIFT                     (4U)
#define VAD_CONTROL_SOURCE_BURST_MASK                      (0x7U << VAD_CONTROL_SOURCE_BURST_SHIFT)                     /* 0x00000070 */
#define VAD_CONTROL_SOURCE_BURST_NUM_SHIFT                 (7U)
#define VAD_CONTROL_SOURCE_BURST_NUM_MASK                  (0x7U << VAD_CONTROL_SOURCE_BURST_NUM_SHIFT)                 /* 0x00000380 */
#define VAD_CONTROL_INCR_LENGTH_SHIFT                      (10U)
#define VAD_CONTROL_INCR_LENGTH_MASK                       (0xFU << VAD_CONTROL_INCR_LENGTH_SHIFT)                      /* 0x00003C00 */
#define VAD_CONTROL_SOURCE_FIXADDR_EN_SHIFT                (14U)
#define VAD_CONTROL_SOURCE_FIXADDR_EN_MASK                 (0x1U << VAD_CONTROL_SOURCE_FIXADDR_EN_SHIFT)                /* 0x00004000 */
#define VAD_CONTROL_VAD_MODE_SHIFT                         (20U)
#define VAD_CONTROL_VAD_MODE_MASK                          (0x3U << VAD_CONTROL_VAD_MODE_SHIFT)                         /* 0x00300000 */
#define VAD_CONTROL_VOICE_CHANNEL_NUM_SHIFT                (23U)
#define VAD_CONTROL_VOICE_CHANNEL_NUM_MASK                 (0x7U << VAD_CONTROL_VOICE_CHANNEL_NUM_SHIFT)                /* 0x03800000 */
#define VAD_CONTROL_VOICE_CHANNEL_BITWIDTH_SHIFT           (26U)
#define VAD_CONTROL_VOICE_CHANNEL_BITWIDTH_MASK            (0x1U << VAD_CONTROL_VOICE_CHANNEL_BITWIDTH_SHIFT)           /* 0x04000000 */
#define VAD_CONTROL_VOICE_24BIT_ALIGN_MODE_SHIFT           (27U)
#define VAD_CONTROL_VOICE_24BIT_ALIGN_MODE_MASK            (0x1U << VAD_CONTROL_VOICE_24BIT_ALIGN_MODE_SHIFT)           /* 0x08000000 */
#define VAD_CONTROL_VOICE_24BIT_SAT_SHIFT                  (28U)
#define VAD_CONTROL_VOICE_24BIT_SAT_MASK                   (0x1U << VAD_CONTROL_VOICE_24BIT_SAT_SHIFT)                  /* 0x10000000 */
#define VAD_CONTROL_VAD_DET_CHANNEL_SHIFT                  (29U)
#define VAD_CONTROL_VAD_DET_CHANNEL_MASK                   (0x7U << VAD_CONTROL_VAD_DET_CHANNEL_SHIFT)                  /* 0xE0000000 */
/* VS_ADDR */
#define VAD_VS_ADDR_OFFSET                                 (0x4U)
#define VAD_VS_ADDR_VS_ADDR_SHIFT                          (0U)
#define VAD_VS_ADDR_VS_ADDR_MASK                           (0xFFFFFFFFU << VAD_VS_ADDR_VS_ADDR_SHIFT)                   /* 0xFFFFFFFF */
/* TIMEOUT */
#define VAD_TIMEOUT_OFFSET                                 (0x4CU)
#define VAD_TIMEOUT_IDLE_TIMEOUT_THD_SHIFT                 (0U)
#define VAD_TIMEOUT_IDLE_TIMEOUT_THD_MASK                  (0xFFFFFU << VAD_TIMEOUT_IDLE_TIMEOUT_THD_SHIFT)             /* 0x000FFFFF */
#define VAD_TIMEOUT_WORK_TIMEOUT_THD_SHIFT                 (20U)
#define VAD_TIMEOUT_WORK_TIMEOUT_THD_MASK                  (0x3FFU << VAD_TIMEOUT_WORK_TIMEOUT_THD_SHIFT)               /* 0x3FF00000 */
#define VAD_TIMEOUT_IDLE_TIMEOUT_EN_SHIFT                  (30U)
#define VAD_TIMEOUT_IDLE_TIMEOUT_EN_MASK                   (0x1U << VAD_TIMEOUT_IDLE_TIMEOUT_EN_SHIFT)                  /* 0x40000000 */
#define VAD_TIMEOUT_WORK_TIMEOUT_EN_SHIFT                  (31U)
#define VAD_TIMEOUT_WORK_TIMEOUT_EN_MASK                   (0x1U << VAD_TIMEOUT_WORK_TIMEOUT_EN_SHIFT)                  /* 0x80000000 */
/* RAM_START_ADDR */
#define VAD_RAM_START_ADDR_OFFSET                          (0x50U)
#define VAD_RAM_START_ADDR_RAM_START_ADDR_SHIFT            (0U)
#define VAD_RAM_START_ADDR_RAM_START_ADDR_MASK             (0xFFFFFFFFU << VAD_RAM_START_ADDR_RAM_START_ADDR_SHIFT)     /* 0xFFFFFFFF */
/* RAM_END_ADDR */
#define VAD_RAM_END_ADDR_OFFSET                            (0x54U)
#define VAD_RAM_END_ADDR_RAM_END_ADDR_SHIFT                (0U)
#define VAD_RAM_END_ADDR_RAM_END_ADDR_MASK                 (0xFFFFFFFFU << VAD_RAM_END_ADDR_RAM_END_ADDR_SHIFT)         /* 0xFFFFFFFF */
/* RAM_CUR_ADDR */
#define VAD_RAM_CUR_ADDR_OFFSET                            (0x58U)
#define VAD_RAM_CUR_ADDR_RAM_CUR_ADDR_SHIFT                (0U)
#define VAD_RAM_CUR_ADDR_RAM_CUR_ADDR_MASK                 (0xFFFFFFFFU << VAD_RAM_CUR_ADDR_RAM_CUR_ADDR_SHIFT)         /* 0xFFFFFFFF */
/* DET_CON0 */
#define VAD_DET_CON0_OFFSET                                (0x5CU)
#define VAD_DET_CON0_GAIN_SHIFT                            (0U)
#define VAD_DET_CON0_GAIN_MASK                             (0xFFFU << VAD_DET_CON0_GAIN_SHIFT)                          /* 0x00000FFF */
#define VAD_DET_CON0_NOISE_LEVEL_SHIFT                     (12U)
#define VAD_DET_CON0_NOISE_LEVEL_MASK                      (0x7U << VAD_DET_CON0_NOISE_LEVEL_SHIFT)                     /* 0x00007000 */
#define VAD_DET_CON0_VAD_CON_THD_SHIFT                     (16U)
#define VAD_DET_CON0_VAD_CON_THD_MASK                      (0xFFU << VAD_DET_CON0_VAD_CON_THD_SHIFT)                    /* 0x00FF0000 */
#define VAD_DET_CON0_DIS_VAD_CON_THD_SHIFT                 (24U)
#define VAD_DET_CON0_DIS_VAD_CON_THD_MASK                  (0xFU << VAD_DET_CON0_DIS_VAD_CON_THD_SHIFT)                 /* 0x0F000000 */
#define VAD_DET_CON0_VAD_THD_MODE_SHIFT                    (28U)
#define VAD_DET_CON0_VAD_THD_MODE_MASK                     (0x3U << VAD_DET_CON0_VAD_THD_MODE_SHIFT)                    /* 0x30000000 */
/* DET_CON1 */
#define VAD_DET_CON1_OFFSET                                (0x60U)
#define VAD_DET_CON1_SOUND_THD_SHIFT                       (0U)
#define VAD_DET_CON1_SOUND_THD_MASK                        (0xFFFFU << VAD_DET_CON1_SOUND_THD_SHIFT)                    /* 0x0000FFFF */
#define VAD_DET_CON1_NOISE_SAMPLE_NUM_SHIFT                (16U)
#define VAD_DET_CON1_NOISE_SAMPLE_NUM_MASK                 (0x3FFU << VAD_DET_CON1_NOISE_SAMPLE_NUM_SHIFT)              /* 0x03FF0000 */
#define VAD_DET_CON1_CLEAN_IIR_EN_SHIFT                    (26U)
#define VAD_DET_CON1_CLEAN_IIR_EN_MASK                     (0x1U << VAD_DET_CON1_CLEAN_IIR_EN_SHIFT)                    /* 0x04000000 */
#define VAD_DET_CON1_FORCE_NOISE_CLK_EN_SHIFT              (28U)
#define VAD_DET_CON1_FORCE_NOISE_CLK_EN_MASK               (0x1U << VAD_DET_CON1_FORCE_NOISE_CLK_EN_SHIFT)              /* 0x10000000 */
#define VAD_DET_CON1_CLEAN_NOISE_AT_BEGIN_SHIFT            (29U)
#define VAD_DET_CON1_CLEAN_NOISE_AT_BEGIN_MASK             (0x1U << VAD_DET_CON1_CLEAN_NOISE_AT_BEGIN_SHIFT)            /* 0x20000000 */
#define VAD_DET_CON1_MIN_NOISE_FIND_MODE_SHIFT             (30U)
#define VAD_DET_CON1_MIN_NOISE_FIND_MODE_MASK              (0x1U << VAD_DET_CON1_MIN_NOISE_FIND_MODE_SHIFT)             /* 0x40000000 */
/* DET_CON2 */
#define VAD_DET_CON2_OFFSET                                (0x64U)
#define VAD_DET_CON2_NOISE_FRM_NUM_SHIFT                   (0U)
#define VAD_DET_CON2_NOISE_FRM_NUM_MASK                    (0x7FU << VAD_DET_CON2_NOISE_FRM_NUM_SHIFT)                  /* 0x0000007F */
#define VAD_DET_CON2_NOISE_ALPHA_SHIFT                     (8U)
#define VAD_DET_CON2_NOISE_ALPHA_MASK                      (0xFFU << VAD_DET_CON2_NOISE_ALPHA_SHIFT)                    /* 0x0000FF00 */
#define VAD_DET_CON2_IIR_ANUM_0_SHIFT                      (16U)
#define VAD_DET_CON2_IIR_ANUM_0_MASK                       (0xFFFFU << VAD_DET_CON2_IIR_ANUM_0_SHIFT)                   /* 0xFFFF0000 */
/* DET_CON3 */
#define VAD_DET_CON3_OFFSET                                (0x68U)
#define VAD_DET_CON3_IIR_ANUM_1_SHIFT                      (0U)
#define VAD_DET_CON3_IIR_ANUM_1_MASK                       (0xFFFFU << VAD_DET_CON3_IIR_ANUM_1_SHIFT)                   /* 0x0000FFFF */
#define VAD_DET_CON3_IIR_ANUM_2_SHIFT                      (16U)
#define VAD_DET_CON3_IIR_ANUM_2_MASK                       (0xFFFFU << VAD_DET_CON3_IIR_ANUM_2_SHIFT)                   /* 0xFFFF0000 */
/* DET_CON4 */
#define VAD_DET_CON4_OFFSET                                (0x6CU)
#define VAD_DET_CON4_IIR_ADEN_1_SHIFT                      (0U)
#define VAD_DET_CON4_IIR_ADEN_1_MASK                       (0xFFFFU << VAD_DET_CON4_IIR_ADEN_1_SHIFT)                   /* 0x0000FFFF */
#define VAD_DET_CON4_IIR_ADEN_2_SHIFT                      (16U)
#define VAD_DET_CON4_IIR_ADEN_2_MASK                       (0xFFFFU << VAD_DET_CON4_IIR_ADEN_2_SHIFT)                   /* 0xFFFF0000 */
/* DET_CON5 */
#define VAD_DET_CON5_OFFSET                                (0x70U)
#define VAD_DET_CON5_NOISE_ABS_SHIFT                       (0U)
#define VAD_DET_CON5_NOISE_ABS_MASK                        (0xFFFFU << VAD_DET_CON5_NOISE_ABS_SHIFT)                    /* 0x0000FFFF */
#define VAD_DET_CON5_IIR_RESULT_SHIFT                      (16U)
#define VAD_DET_CON5_IIR_RESULT_MASK                       (0xFFFFU << VAD_DET_CON5_IIR_RESULT_SHIFT)                   /* 0xFFFF0000 */
/* INT */
#define VAD_INT_OFFSET                                     (0x74U)
#define VAD_INT_VAD_DET_INT_EN_SHIFT                       (0U)
#define VAD_INT_VAD_DET_INT_EN_MASK                        (0x1U << VAD_INT_VAD_DET_INT_EN_SHIFT)                       /* 0x00000001 */
#define VAD_INT_ERROR_INT_EN_SHIFT                         (1U)
#define VAD_INT_ERROR_INT_EN_MASK                          (0x1U << VAD_INT_ERROR_INT_EN_SHIFT)                         /* 0x00000002 */
#define VAD_INT_IDLE_TIMEOUT_INT_EN_SHIFT                  (2U)
#define VAD_INT_IDLE_TIMEOUT_INT_EN_MASK                   (0x1U << VAD_INT_IDLE_TIMEOUT_INT_EN_SHIFT)                  /* 0x00000004 */
#define VAD_INT_WORK_TIMEOUT_INT_EN_SHIFT                  (3U)
#define VAD_INT_WORK_TIMEOUT_INT_EN_MASK                   (0x1U << VAD_INT_WORK_TIMEOUT_INT_EN_SHIFT)                  /* 0x00000008 */
#define VAD_INT_VAD_DET_INT_SHIFT                          (4U)
#define VAD_INT_VAD_DET_INT_MASK                           (0x1U << VAD_INT_VAD_DET_INT_SHIFT)                          /* 0x00000010 */
#define VAD_INT_ERROR_INT_SHIFT                            (5U)
#define VAD_INT_ERROR_INT_MASK                             (0x1U << VAD_INT_ERROR_INT_SHIFT)                            /* 0x00000020 */
#define VAD_INT_IDLE_TIMEOUT_INT_SHIFT                     (6U)
#define VAD_INT_IDLE_TIMEOUT_INT_MASK                      (0x1U << VAD_INT_IDLE_TIMEOUT_INT_SHIFT)                     /* 0x00000040 */
#define VAD_INT_WORK_TIMEOUT_INT_SHIFT                     (7U)
#define VAD_INT_WORK_TIMEOUT_INT_MASK                      (0x1U << VAD_INT_WORK_TIMEOUT_INT_SHIFT)                     /* 0x00000080 */
#define VAD_INT_RAMP_LOOP_FLAG_SHIFT                       (8U)
#define VAD_INT_RAMP_LOOP_FLAG_MASK                        (0x1U << VAD_INT_RAMP_LOOP_FLAG_SHIFT)                       /* 0x00000100 */
#define VAD_INT_VAD_IDLE_SHIFT                             (9U)
#define VAD_INT_VAD_IDLE_MASK                              (0x1U << VAD_INT_VAD_IDLE_SHIFT)                             /* 0x00000200 */
#define VAD_INT_VAD_DATA_TRANS_INT_EN_SHIFT                (10U)
#define VAD_INT_VAD_DATA_TRANS_INT_EN_MASK                 (0x1U << VAD_INT_VAD_DATA_TRANS_INT_EN_SHIFT)                /* 0x00000400 */
#define VAD_INT_VAD_DATA_TRANS_INT_SHIFT                   (11U)
#define VAD_INT_VAD_DATA_TRANS_INT_MASK                    (0x1U << VAD_INT_VAD_DATA_TRANS_INT_SHIFT)                   /* 0x00000800 */
#define VAD_INT_RAMP_LOOP_FLAG_BUS_SHIFT                   (12U)
#define VAD_INT_RAMP_LOOP_FLAG_BUS_MASK                    (0x1U << VAD_INT_RAMP_LOOP_FLAG_BUS_SHIFT)                   /* 0x00001000 */
/* AUX_CON0 */
#define VAD_AUX_CON0_OFFSET                                (0x78U)
#define VAD_AUX_CON0_BUS_WRITE_EN_SHIFT                    (0U)
#define VAD_AUX_CON0_BUS_WRITE_EN_MASK                     (0x1U << VAD_AUX_CON0_BUS_WRITE_EN_SHIFT)                    /* 0x00000001 */
#define VAD_AUX_CON0_DIS_RAM_ITF_SHIFT                     (1U)
#define VAD_AUX_CON0_DIS_RAM_ITF_MASK                      (0x1U << VAD_AUX_CON0_DIS_RAM_ITF_SHIFT)                     /* 0x00000002 */
#define VAD_AUX_CON0_DATA_TRANS_TRIG_INT_EN_SHIFT          (2U)
#define VAD_AUX_CON0_DATA_TRANS_TRIG_INT_EN_MASK           (0x1U << VAD_AUX_CON0_DATA_TRANS_TRIG_INT_EN_SHIFT)          /* 0x00000004 */
#define VAD_AUX_CON0_DATA_TRANS_KBYTE_THD_SHIFT            (4U)
#define VAD_AUX_CON0_DATA_TRANS_KBYTE_THD_MASK             (0xFFU << VAD_AUX_CON0_DATA_TRANS_KBYTE_THD_SHIFT)           /* 0x00000FF0 */
#define VAD_AUX_CON0_BUS_WRITE_ADDR_MODE_SHIFT             (12U)
#define VAD_AUX_CON0_BUS_WRITE_ADDR_MODE_MASK              (0x1U << VAD_AUX_CON0_BUS_WRITE_ADDR_MODE_SHIFT)             /* 0x00001000 */
#define VAD_AUX_CON0_BUS_WRITE_REWORK_ADDR_MODE_SHIFT      (13U)
#define VAD_AUX_CON0_BUS_WRITE_REWORK_ADDR_MODE_MASK       (0x1U << VAD_AUX_CON0_BUS_WRITE_REWORK_ADDR_MODE_SHIFT)      /* 0x00002000 */
#define VAD_AUX_CON0_RAM_WRITE_REWORK_ADDR_MODE_SHIFT      (14U)
#define VAD_AUX_CON0_RAM_WRITE_REWORK_ADDR_MODE_MASK       (0x1U << VAD_AUX_CON0_RAM_WRITE_REWORK_ADDR_MODE_SHIFT)      /* 0x00004000 */
#define VAD_AUX_CON0_INT_TRIG_VALID_THD_SHIFT              (16U)
#define VAD_AUX_CON0_INT_TRIG_VALID_THD_MASK               (0xFFFU << VAD_AUX_CON0_INT_TRIG_VALID_THD_SHIFT)            /* 0x0FFF0000 */
#define VAD_AUX_CON0_INT_TRIG_CTRL_EN_SHIFT                (28U)
#define VAD_AUX_CON0_INT_TRIG_CTRL_EN_MASK                 (0x1U << VAD_AUX_CON0_INT_TRIG_CTRL_EN_SHIFT)                /* 0x10000000 */
#define VAD_AUX_CON0_SAMPLE_CNT_EN_SHIFT                   (29U)
#define VAD_AUX_CON0_SAMPLE_CNT_EN_MASK                    (0x1U << VAD_AUX_CON0_SAMPLE_CNT_EN_SHIFT)                   /* 0x20000000 */
/* SAMPLE_CNT */
#define VAD_SAMPLE_CNT_OFFSET                              (0x7CU)
#define VAD_SAMPLE_CNT                                     (0x0U)
#define VAD_SAMPLE_CNT_SAMPLE_CNT_SHIFT                    (0U)
#define VAD_SAMPLE_CNT_SAMPLE_CNT_MASK                     (0xFFFFFFFFU << VAD_SAMPLE_CNT_SAMPLE_CNT_SHIFT)             /* 0xFFFFFFFF */
/* RAM_START_ADDR_BUS */
#define VAD_RAM_START_ADDR_BUS_OFFSET                      (0x80U)
#define VAD_RAM_START_ADDR_BUS_RAM_START_ADDR_BUS_SHIFT    (0U)
#define VAD_RAM_START_ADDR_BUS_RAM_START_ADDR_BUS_MASK     (0xFFFFFFFFU << VAD_RAM_START_ADDR_BUS_RAM_START_ADDR_BUS_SHIFT) /* 0xFFFFFFFF */
/* RAM_END_ADDR_BUS */
#define VAD_RAM_END_ADDR_BUS_OFFSET                        (0x84U)
#define VAD_RAM_END_ADDR_BUS_RAM_BEGIN_ADDR_BUS_SHIFT      (0U)
#define VAD_RAM_END_ADDR_BUS_RAM_BEGIN_ADDR_BUS_MASK       (0xFFFFFFFFU << VAD_RAM_END_ADDR_BUS_RAM_BEGIN_ADDR_BUS_SHIFT) /* 0xFFFFFFFF */
/* RAM_CUR_ADDR_BUS */
#define VAD_RAM_CUR_ADDR_BUS_OFFSET                        (0x88U)
#define VAD_RAM_CUR_ADDR_BUS_RAM_CUR_ADDR_BUS_SHIFT        (0U)
#define VAD_RAM_CUR_ADDR_BUS_RAM_CUR_ADDR_BUS_MASK         (0xFFFFFFFFU << VAD_RAM_CUR_ADDR_BUS_RAM_CUR_ADDR_BUS_SHIFT) /* 0xFFFFFFFF */
/* AUX_CON1 */
#define VAD_AUX_CON1_OFFSET                                (0x8CU)
#define VAD_AUX_CON1_DATA_TRANS_WORD_THD_SHIFT             (0U)
#define VAD_AUX_CON1_DATA_TRANS_WORD_THD_MASK              (0xFFFFU << VAD_AUX_CON1_DATA_TRANS_WORD_THD_SHIFT)          /* 0x0000FFFF */
#define VAD_AUX_CON1_DATA_TRANS_INT_MODE_SEL_SHIFT         (16U)
#define VAD_AUX_CON1_DATA_TRANS_INT_MODE_SEL_MASK          (0x1U << VAD_AUX_CON1_DATA_TRANS_INT_MODE_SEL_SHIFT)         /* 0x00010000 */
/* NOISE_FIRST_DATA */
#define VAD_NOISE_FIRST_DATA_OFFSET                        (0x100U)
#define VAD_NOISE_FIRST_DATA_NOISE_FIRST_DATA_SHIFT        (0U)
#define VAD_NOISE_FIRST_DATA_NOISE_FIRST_DATA_MASK         (0xFFFFU << VAD_NOISE_FIRST_DATA_NOISE_FIRST_DATA_SHIFT)     /* 0x0000FFFF */
/* NOISE_LAST_DATA */
#define VAD_NOISE_LAST_DATA_OFFSET                         (0x2FCU)
#define VAD_NOISE_LAST_DATA_NOISE_LAST_DATA_SHIFT          (0U)
#define VAD_NOISE_LAST_DATA_NOISE_LAST_DATA_MASK           (0xFFFFU << VAD_NOISE_LAST_DATA_NOISE_LAST_DATA_SHIFT)       /* 0x0000FFFF */
/******************************************DMA*******************************************/
/* DSR */
#define DMA_DSR_OFFSET                                     (0x0U)
#define DMA_DSR                                            (0x0U)
#define DMA_DSR_FIELD0000_SHIFT                            (0U)
#define DMA_DSR_FIELD0000_MASK                             (0xFU << DMA_DSR_FIELD0000_SHIFT)                            /* 0x0000000F */
#define DMA_DSR_FIELD0002_SHIFT                            (4U)
#define DMA_DSR_FIELD0002_MASK                             (0x1FU << DMA_DSR_FIELD0002_SHIFT)                           /* 0x000001F0 */
#define DMA_DSR_FIELD0001_SHIFT                            (9U)
#define DMA_DSR_FIELD0001_MASK                             (0x1U << DMA_DSR_FIELD0001_SHIFT)                            /* 0x00000200 */
/* DPC */
#define DMA_DPC_OFFSET                                     (0x4U)
#define DMA_DPC                                            (0x0U)
#define DMA_DPC_FIELD0000_SHIFT                            (0U)
#define DMA_DPC_FIELD0000_MASK                             (0xFFFFFFFFU << DMA_DPC_FIELD0000_SHIFT)                     /* 0xFFFFFFFF */
/* INTEN */
#define DMA_INTEN_OFFSET                                   (0x20U)
#define DMA_INTEN_FIELD0000_SHIFT                          (0U)
#define DMA_INTEN_FIELD0000_MASK                           (0xFFFFFFFFU << DMA_INTEN_FIELD0000_SHIFT)                   /* 0xFFFFFFFF */
/* EVENT_RIS */
#define DMA_EVENT_RIS_OFFSET                               (0x24U)
#define DMA_EVENT_RIS                                      (0x0U)
#define DMA_EVENT_RIS_FIELD0000_SHIFT                      (0U)
#define DMA_EVENT_RIS_FIELD0000_MASK                       (0xFFFFFFFFU << DMA_EVENT_RIS_FIELD0000_SHIFT)               /* 0xFFFFFFFF */
/* INTMIS */
#define DMA_INTMIS_OFFSET                                  (0x28U)
#define DMA_INTMIS                                         (0x0U)
#define DMA_INTMIS_FIELD0000_SHIFT                         (0U)
#define DMA_INTMIS_FIELD0000_MASK                          (0xFFFFFFFFU << DMA_INTMIS_FIELD0000_SHIFT)                  /* 0xFFFFFFFF */
/* INTCLR */
#define DMA_INTCLR_OFFSET                                  (0x2CU)
#define DMA_INTCLR_FIELD0000_SHIFT                         (0U)
#define DMA_INTCLR_FIELD0000_MASK                          (0xFFFFFFFFU << DMA_INTCLR_FIELD0000_SHIFT)                  /* 0xFFFFFFFF */
/* FSRD */
#define DMA_FSRD_OFFSET                                    (0x30U)
#define DMA_FSRD                                           (0x0U)
#define DMA_FSRD_FIELD0000_SHIFT                           (0U)
#define DMA_FSRD_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_FSRD_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* FSRC */
#define DMA_FSRC_OFFSET                                    (0x34U)
#define DMA_FSRC                                           (0x0U)
#define DMA_FSRC_FIELD0000_SHIFT                           (0U)
#define DMA_FSRC_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_FSRC_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* FTRD */
#define DMA_FTRD_OFFSET                                    (0x38U)
#define DMA_FTRD_FIELD0000_SHIFT                           (0U)
#define DMA_FTRD_FIELD0000_MASK                            (0x1U << DMA_FTRD_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTRD_FIELD0005_SHIFT                           (1U)
#define DMA_FTRD_FIELD0005_MASK                            (0x1U << DMA_FTRD_FIELD0005_SHIFT)                           /* 0x00000002 */
#define DMA_FTRD_FIELD0004_SHIFT                           (4U)
#define DMA_FTRD_FIELD0004_MASK                            (0x1U << DMA_FTRD_FIELD0004_SHIFT)                           /* 0x00000010 */
#define DMA_FTRD_FIELD0003_SHIFT                           (5U)
#define DMA_FTRD_FIELD0003_MASK                            (0x1U << DMA_FTRD_FIELD0003_SHIFT)                           /* 0x00000020 */
#define DMA_FTRD_FIELD0002_SHIFT                           (16U)
#define DMA_FTRD_FIELD0002_MASK                            (0x1U << DMA_FTRD_FIELD0002_SHIFT)                           /* 0x00010000 */
#define DMA_FTRD_FIELD0001_SHIFT                           (30U)
#define DMA_FTRD_FIELD0001_MASK                            (0x1U << DMA_FTRD_FIELD0001_SHIFT)                           /* 0x40000000 */
/* FTR0 */
#define DMA_FTR0_OFFSET                                    (0x40U)
#define DMA_FTR0                                           (0x0U)
#define DMA_FTR0_FIELD0000_SHIFT                           (0U)
#define DMA_FTR0_FIELD0000_MASK                            (0x1U << DMA_FTR0_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR0_FIELD0011_SHIFT                           (1U)
#define DMA_FTR0_FIELD0011_MASK                            (0x1U << DMA_FTR0_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR0_FIELD0010_SHIFT                           (5U)
#define DMA_FTR0_FIELD0010_MASK                            (0x1U << DMA_FTR0_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR0_FIELD0009_SHIFT                           (6U)
#define DMA_FTR0_FIELD0009_MASK                            (0x1U << DMA_FTR0_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR0_FIELD0008_SHIFT                           (7U)
#define DMA_FTR0_FIELD0008_MASK                            (0x1U << DMA_FTR0_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR0_FIELD0007_SHIFT                           (12U)
#define DMA_FTR0_FIELD0007_MASK                            (0x1U << DMA_FTR0_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR0_FIELD0006_SHIFT                           (13U)
#define DMA_FTR0_FIELD0006_MASK                            (0x1U << DMA_FTR0_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR0_FIELD0005_SHIFT                           (16U)
#define DMA_FTR0_FIELD0005_MASK                            (0x1U << DMA_FTR0_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR0_FIELD0004_SHIFT                           (17U)
#define DMA_FTR0_FIELD0004_MASK                            (0x1U << DMA_FTR0_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR0_FIELD0003_SHIFT                           (18U)
#define DMA_FTR0_FIELD0003_MASK                            (0x1U << DMA_FTR0_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR0_FIELD0002_SHIFT                           (30U)
#define DMA_FTR0_FIELD0002_MASK                            (0x1U << DMA_FTR0_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR0_FIELD0001_SHIFT                           (31U)
#define DMA_FTR0_FIELD0001_MASK                            (0x1U << DMA_FTR0_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR1 */
#define DMA_FTR1_OFFSET                                    (0x44U)
#define DMA_FTR1                                           (0x0U)
#define DMA_FTR1_FIELD0000_SHIFT                           (0U)
#define DMA_FTR1_FIELD0000_MASK                            (0x1U << DMA_FTR1_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR1_FIELD0011_SHIFT                           (1U)
#define DMA_FTR1_FIELD0011_MASK                            (0x1U << DMA_FTR1_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR1_FIELD0010_SHIFT                           (5U)
#define DMA_FTR1_FIELD0010_MASK                            (0x1U << DMA_FTR1_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR1_FIELD0009_SHIFT                           (6U)
#define DMA_FTR1_FIELD0009_MASK                            (0x1U << DMA_FTR1_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR1_FIELD0008_SHIFT                           (7U)
#define DMA_FTR1_FIELD0008_MASK                            (0x1U << DMA_FTR1_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR1_FIELD0007_SHIFT                           (12U)
#define DMA_FTR1_FIELD0007_MASK                            (0x1U << DMA_FTR1_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR1_FIELD0006_SHIFT                           (13U)
#define DMA_FTR1_FIELD0006_MASK                            (0x1U << DMA_FTR1_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR1_FIELD0005_SHIFT                           (16U)
#define DMA_FTR1_FIELD0005_MASK                            (0x1U << DMA_FTR1_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR1_FIELD0004_SHIFT                           (17U)
#define DMA_FTR1_FIELD0004_MASK                            (0x1U << DMA_FTR1_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR1_FIELD0003_SHIFT                           (18U)
#define DMA_FTR1_FIELD0003_MASK                            (0x1U << DMA_FTR1_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR1_FIELD0002_SHIFT                           (30U)
#define DMA_FTR1_FIELD0002_MASK                            (0x1U << DMA_FTR1_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR1_FIELD0001_SHIFT                           (31U)
#define DMA_FTR1_FIELD0001_MASK                            (0x1U << DMA_FTR1_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR2 */
#define DMA_FTR2_OFFSET                                    (0x48U)
#define DMA_FTR2                                           (0x0U)
#define DMA_FTR2_FIELD0000_SHIFT                           (0U)
#define DMA_FTR2_FIELD0000_MASK                            (0x1U << DMA_FTR2_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR2_FIELD0011_SHIFT                           (1U)
#define DMA_FTR2_FIELD0011_MASK                            (0x1U << DMA_FTR2_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR2_FIELD0010_SHIFT                           (5U)
#define DMA_FTR2_FIELD0010_MASK                            (0x1U << DMA_FTR2_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR2_FIELD0009_SHIFT                           (6U)
#define DMA_FTR2_FIELD0009_MASK                            (0x1U << DMA_FTR2_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR2_FIELD0008_SHIFT                           (7U)
#define DMA_FTR2_FIELD0008_MASK                            (0x1U << DMA_FTR2_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR2_FIELD0007_SHIFT                           (12U)
#define DMA_FTR2_FIELD0007_MASK                            (0x1U << DMA_FTR2_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR2_FIELD0006_SHIFT                           (13U)
#define DMA_FTR2_FIELD0006_MASK                            (0x1U << DMA_FTR2_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR2_FIELD0005_SHIFT                           (16U)
#define DMA_FTR2_FIELD0005_MASK                            (0x1U << DMA_FTR2_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR2_FIELD0004_SHIFT                           (17U)
#define DMA_FTR2_FIELD0004_MASK                            (0x1U << DMA_FTR2_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR2_FIELD0003_SHIFT                           (18U)
#define DMA_FTR2_FIELD0003_MASK                            (0x1U << DMA_FTR2_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR2_FIELD0002_SHIFT                           (30U)
#define DMA_FTR2_FIELD0002_MASK                            (0x1U << DMA_FTR2_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR2_FIELD0001_SHIFT                           (31U)
#define DMA_FTR2_FIELD0001_MASK                            (0x1U << DMA_FTR2_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR3 */
#define DMA_FTR3_OFFSET                                    (0x4CU)
#define DMA_FTR3                                           (0x0U)
#define DMA_FTR3_FIELD0000_SHIFT                           (0U)
#define DMA_FTR3_FIELD0000_MASK                            (0x1U << DMA_FTR3_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR3_FIELD0011_SHIFT                           (1U)
#define DMA_FTR3_FIELD0011_MASK                            (0x1U << DMA_FTR3_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR3_FIELD0010_SHIFT                           (5U)
#define DMA_FTR3_FIELD0010_MASK                            (0x1U << DMA_FTR3_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR3_FIELD0009_SHIFT                           (6U)
#define DMA_FTR3_FIELD0009_MASK                            (0x1U << DMA_FTR3_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR3_FIELD0008_SHIFT                           (7U)
#define DMA_FTR3_FIELD0008_MASK                            (0x1U << DMA_FTR3_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR3_FIELD0007_SHIFT                           (12U)
#define DMA_FTR3_FIELD0007_MASK                            (0x1U << DMA_FTR3_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR3_FIELD0006_SHIFT                           (13U)
#define DMA_FTR3_FIELD0006_MASK                            (0x1U << DMA_FTR3_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR3_FIELD0005_SHIFT                           (16U)
#define DMA_FTR3_FIELD0005_MASK                            (0x1U << DMA_FTR3_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR3_FIELD0004_SHIFT                           (17U)
#define DMA_FTR3_FIELD0004_MASK                            (0x1U << DMA_FTR3_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR3_FIELD0003_SHIFT                           (18U)
#define DMA_FTR3_FIELD0003_MASK                            (0x1U << DMA_FTR3_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR3_FIELD0002_SHIFT                           (30U)
#define DMA_FTR3_FIELD0002_MASK                            (0x1U << DMA_FTR3_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR3_FIELD0001_SHIFT                           (31U)
#define DMA_FTR3_FIELD0001_MASK                            (0x1U << DMA_FTR3_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR4 */
#define DMA_FTR4_OFFSET                                    (0x50U)
#define DMA_FTR4                                           (0x0U)
#define DMA_FTR4_FIELD0000_SHIFT                           (0U)
#define DMA_FTR4_FIELD0000_MASK                            (0x1U << DMA_FTR4_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR4_FIELD0011_SHIFT                           (1U)
#define DMA_FTR4_FIELD0011_MASK                            (0x1U << DMA_FTR4_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR4_FIELD0010_SHIFT                           (5U)
#define DMA_FTR4_FIELD0010_MASK                            (0x1U << DMA_FTR4_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR4_FIELD0009_SHIFT                           (6U)
#define DMA_FTR4_FIELD0009_MASK                            (0x1U << DMA_FTR4_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR4_FIELD0008_SHIFT                           (7U)
#define DMA_FTR4_FIELD0008_MASK                            (0x1U << DMA_FTR4_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR4_FIELD0007_SHIFT                           (12U)
#define DMA_FTR4_FIELD0007_MASK                            (0x1U << DMA_FTR4_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR4_FIELD0006_SHIFT                           (13U)
#define DMA_FTR4_FIELD0006_MASK                            (0x1U << DMA_FTR4_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR4_FIELD0005_SHIFT                           (16U)
#define DMA_FTR4_FIELD0005_MASK                            (0x1U << DMA_FTR4_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR4_FIELD0004_SHIFT                           (17U)
#define DMA_FTR4_FIELD0004_MASK                            (0x1U << DMA_FTR4_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR4_FIELD0003_SHIFT                           (18U)
#define DMA_FTR4_FIELD0003_MASK                            (0x1U << DMA_FTR4_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR4_FIELD0002_SHIFT                           (30U)
#define DMA_FTR4_FIELD0002_MASK                            (0x1U << DMA_FTR4_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR4_FIELD0001_SHIFT                           (31U)
#define DMA_FTR4_FIELD0001_MASK                            (0x1U << DMA_FTR4_FIELD0001_SHIFT)                           /* 0x80000000 */
/* FTR5 */
#define DMA_FTR5_OFFSET                                    (0x54U)
#define DMA_FTR5                                           (0x0U)
#define DMA_FTR5_FIELD0000_SHIFT                           (0U)
#define DMA_FTR5_FIELD0000_MASK                            (0x1U << DMA_FTR5_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_FTR5_FIELD0011_SHIFT                           (1U)
#define DMA_FTR5_FIELD0011_MASK                            (0x1U << DMA_FTR5_FIELD0011_SHIFT)                           /* 0x00000002 */
#define DMA_FTR5_FIELD0010_SHIFT                           (5U)
#define DMA_FTR5_FIELD0010_MASK                            (0x1U << DMA_FTR5_FIELD0010_SHIFT)                           /* 0x00000020 */
#define DMA_FTR5_FIELD0009_SHIFT                           (6U)
#define DMA_FTR5_FIELD0009_MASK                            (0x1U << DMA_FTR5_FIELD0009_SHIFT)                           /* 0x00000040 */
#define DMA_FTR5_FIELD0008_SHIFT                           (7U)
#define DMA_FTR5_FIELD0008_MASK                            (0x1U << DMA_FTR5_FIELD0008_SHIFT)                           /* 0x00000080 */
#define DMA_FTR5_FIELD0007_SHIFT                           (12U)
#define DMA_FTR5_FIELD0007_MASK                            (0x1U << DMA_FTR5_FIELD0007_SHIFT)                           /* 0x00001000 */
#define DMA_FTR5_FIELD0006_SHIFT                           (13U)
#define DMA_FTR5_FIELD0006_MASK                            (0x1U << DMA_FTR5_FIELD0006_SHIFT)                           /* 0x00002000 */
#define DMA_FTR5_FIELD0005_SHIFT                           (16U)
#define DMA_FTR5_FIELD0005_MASK                            (0x1U << DMA_FTR5_FIELD0005_SHIFT)                           /* 0x00010000 */
#define DMA_FTR5_FIELD0004_SHIFT                           (17U)
#define DMA_FTR5_FIELD0004_MASK                            (0x1U << DMA_FTR5_FIELD0004_SHIFT)                           /* 0x00020000 */
#define DMA_FTR5_FIELD0003_SHIFT                           (18U)
#define DMA_FTR5_FIELD0003_MASK                            (0x1U << DMA_FTR5_FIELD0003_SHIFT)                           /* 0x00040000 */
#define DMA_FTR5_FIELD0002_SHIFT                           (30U)
#define DMA_FTR5_FIELD0002_MASK                            (0x1U << DMA_FTR5_FIELD0002_SHIFT)                           /* 0x40000000 */
#define DMA_FTR5_FIELD0001_SHIFT                           (31U)
#define DMA_FTR5_FIELD0001_MASK                            (0x1U << DMA_FTR5_FIELD0001_SHIFT)                           /* 0x80000000 */
/* CSR0 */
#define DMA_CSR0_OFFSET                                    (0x100U)
#define DMA_CSR0                                           (0x0U)
#define DMA_CSR0_FIELD0000_SHIFT                           (0U)
#define DMA_CSR0_FIELD0000_MASK                            (0xFU << DMA_CSR0_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR0_FIELD0004_SHIFT                           (4U)
#define DMA_CSR0_FIELD0004_MASK                            (0x1FU << DMA_CSR0_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR0_FIELD0003_SHIFT                           (14U)
#define DMA_CSR0_FIELD0003_MASK                            (0x1U << DMA_CSR0_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR0_FIELD0002_SHIFT                           (15U)
#define DMA_CSR0_FIELD0002_MASK                            (0x1U << DMA_CSR0_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR0_FIELD0001_SHIFT                           (21U)
#define DMA_CSR0_FIELD0001_MASK                            (0x1U << DMA_CSR0_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC0 */
#define DMA_CPC0_OFFSET                                    (0x104U)
#define DMA_CPC0                                           (0x0U)
#define DMA_CPC0_FIELD0000_SHIFT                           (0U)
#define DMA_CPC0_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC0_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR1 */
#define DMA_CSR1_OFFSET                                    (0x108U)
#define DMA_CSR1                                           (0x0U)
#define DMA_CSR1_FIELD0000_SHIFT                           (0U)
#define DMA_CSR1_FIELD0000_MASK                            (0xFU << DMA_CSR1_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR1_FIELD0004_SHIFT                           (4U)
#define DMA_CSR1_FIELD0004_MASK                            (0x1FU << DMA_CSR1_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR1_FIELD0003_SHIFT                           (14U)
#define DMA_CSR1_FIELD0003_MASK                            (0x1U << DMA_CSR1_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR1_FIELD0002_SHIFT                           (15U)
#define DMA_CSR1_FIELD0002_MASK                            (0x1U << DMA_CSR1_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR1_FIELD0001_SHIFT                           (21U)
#define DMA_CSR1_FIELD0001_MASK                            (0x1U << DMA_CSR1_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC1 */
#define DMA_CPC1_OFFSET                                    (0x10CU)
#define DMA_CPC1                                           (0x0U)
#define DMA_CPC1_FIELD0000_SHIFT                           (0U)
#define DMA_CPC1_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC1_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR2 */
#define DMA_CSR2_OFFSET                                    (0x110U)
#define DMA_CSR2                                           (0x0U)
#define DMA_CSR2_FIELD0000_SHIFT                           (0U)
#define DMA_CSR2_FIELD0000_MASK                            (0xFU << DMA_CSR2_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR2_FIELD0004_SHIFT                           (4U)
#define DMA_CSR2_FIELD0004_MASK                            (0x1FU << DMA_CSR2_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR2_FIELD0003_SHIFT                           (14U)
#define DMA_CSR2_FIELD0003_MASK                            (0x1U << DMA_CSR2_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR2_FIELD0002_SHIFT                           (15U)
#define DMA_CSR2_FIELD0002_MASK                            (0x1U << DMA_CSR2_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR2_FIELD0001_SHIFT                           (21U)
#define DMA_CSR2_FIELD0001_MASK                            (0x1U << DMA_CSR2_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC2 */
#define DMA_CPC2_OFFSET                                    (0x114U)
#define DMA_CPC2                                           (0x0U)
#define DMA_CPC2_FIELD0000_SHIFT                           (0U)
#define DMA_CPC2_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC2_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR3 */
#define DMA_CSR3_OFFSET                                    (0x118U)
#define DMA_CSR3                                           (0x0U)
#define DMA_CSR3_FIELD0000_SHIFT                           (0U)
#define DMA_CSR3_FIELD0000_MASK                            (0xFU << DMA_CSR3_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR3_FIELD0004_SHIFT                           (4U)
#define DMA_CSR3_FIELD0004_MASK                            (0x1FU << DMA_CSR3_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR3_FIELD0003_SHIFT                           (14U)
#define DMA_CSR3_FIELD0003_MASK                            (0x1U << DMA_CSR3_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR3_FIELD0002_SHIFT                           (15U)
#define DMA_CSR3_FIELD0002_MASK                            (0x1U << DMA_CSR3_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR3_FIELD0001_SHIFT                           (21U)
#define DMA_CSR3_FIELD0001_MASK                            (0x1U << DMA_CSR3_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC3 */
#define DMA_CPC3_OFFSET                                    (0x11CU)
#define DMA_CPC3                                           (0x0U)
#define DMA_CPC3_FIELD0000_SHIFT                           (0U)
#define DMA_CPC3_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC3_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR4 */
#define DMA_CSR4_OFFSET                                    (0x120U)
#define DMA_CSR4                                           (0x0U)
#define DMA_CSR4_FIELD0000_SHIFT                           (0U)
#define DMA_CSR4_FIELD0000_MASK                            (0xFU << DMA_CSR4_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR4_FIELD0004_SHIFT                           (4U)
#define DMA_CSR4_FIELD0004_MASK                            (0x1FU << DMA_CSR4_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR4_FIELD0003_SHIFT                           (14U)
#define DMA_CSR4_FIELD0003_MASK                            (0x1U << DMA_CSR4_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR4_FIELD0002_SHIFT                           (15U)
#define DMA_CSR4_FIELD0002_MASK                            (0x1U << DMA_CSR4_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR4_FIELD0001_SHIFT                           (21U)
#define DMA_CSR4_FIELD0001_MASK                            (0x1U << DMA_CSR4_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC4 */
#define DMA_CPC4_OFFSET                                    (0x124U)
#define DMA_CPC4                                           (0x0U)
#define DMA_CPC4_FIELD0000_SHIFT                           (0U)
#define DMA_CPC4_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC4_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CSR5 */
#define DMA_CSR5_OFFSET                                    (0x128U)
#define DMA_CSR5                                           (0x0U)
#define DMA_CSR5_FIELD0000_SHIFT                           (0U)
#define DMA_CSR5_FIELD0000_MASK                            (0xFU << DMA_CSR5_FIELD0000_SHIFT)                           /* 0x0000000F */
#define DMA_CSR5_FIELD0004_SHIFT                           (4U)
#define DMA_CSR5_FIELD0004_MASK                            (0x1FU << DMA_CSR5_FIELD0004_SHIFT)                          /* 0x000001F0 */
#define DMA_CSR5_FIELD0003_SHIFT                           (14U)
#define DMA_CSR5_FIELD0003_MASK                            (0x1U << DMA_CSR5_FIELD0003_SHIFT)                           /* 0x00004000 */
#define DMA_CSR5_FIELD0002_SHIFT                           (15U)
#define DMA_CSR5_FIELD0002_MASK                            (0x1U << DMA_CSR5_FIELD0002_SHIFT)                           /* 0x00008000 */
#define DMA_CSR5_FIELD0001_SHIFT                           (21U)
#define DMA_CSR5_FIELD0001_MASK                            (0x1U << DMA_CSR5_FIELD0001_SHIFT)                           /* 0x00200000 */
/* CPC5 */
#define DMA_CPC5_OFFSET                                    (0x12CU)
#define DMA_CPC5                                           (0x0U)
#define DMA_CPC5_FIELD0000_SHIFT                           (0U)
#define DMA_CPC5_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_CPC5_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* SAR0 */
#define DMA_SAR0_OFFSET                                    (0x400U)
#define DMA_SAR0                                           (0x0U)
#define DMA_SAR0_FIELD0000_SHIFT                           (0U)
#define DMA_SAR0_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR0_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR0 */
#define DMA_DAR0_OFFSET                                    (0x404U)
#define DMA_DAR0                                           (0x0U)
#define DMA_DAR0_FIELD0000_SHIFT                           (0U)
#define DMA_DAR0_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR0_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR0 */
#define DMA_CCR0_OFFSET                                    (0x408U)
#define DMA_CCR0                                           (0x0U)
#define DMA_CCR0_FIELD0000_SHIFT                           (0U)
#define DMA_CCR0_FIELD0000_MASK                            (0x1U << DMA_CCR0_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR0_FIELD0009_SHIFT                           (1U)
#define DMA_CCR0_FIELD0009_MASK                            (0x7U << DMA_CCR0_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR0_FIELD0008_SHIFT                           (4U)
#define DMA_CCR0_FIELD0008_MASK                            (0xFU << DMA_CCR0_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR0_FIELD0007_SHIFT                           (8U)
#define DMA_CCR0_FIELD0007_MASK                            (0x7U << DMA_CCR0_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR0_FIELD0006_SHIFT                           (11U)
#define DMA_CCR0_FIELD0006_MASK                            (0x7U << DMA_CCR0_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR0_FIELD0005_SHIFT                           (14U)
#define DMA_CCR0_FIELD0005_MASK                            (0x1U << DMA_CCR0_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR0_FIELD0004_SHIFT                           (15U)
#define DMA_CCR0_FIELD0004_MASK                            (0x7U << DMA_CCR0_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR0_FIELD0003_SHIFT                           (18U)
#define DMA_CCR0_FIELD0003_MASK                            (0xFU << DMA_CCR0_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR0_FIELD0002_SHIFT                           (22U)
#define DMA_CCR0_FIELD0002_MASK                            (0x7U << DMA_CCR0_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR0_FIELD0001_SHIFT                           (25U)
#define DMA_CCR0_FIELD0001_MASK                            (0x7U << DMA_CCR0_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_0 */
#define DMA_LC0_0_OFFSET                                   (0x40CU)
#define DMA_LC0_0                                          (0x0U)
#define DMA_LC0_0_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_0_FIELD0000_MASK                           (0xFFU << DMA_LC0_0_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_0 */
#define DMA_LC1_0_OFFSET                                   (0x410U)
#define DMA_LC1_0                                          (0x0U)
#define DMA_LC1_0_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_0_FIELD0000_MASK                           (0xFFU << DMA_LC1_0_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING0_0 */
#define DMA_PADDING0_0_OFFSET                              (0x414U)
/* PADDING0_1 */
#define DMA_PADDING0_1_OFFSET                              (0x418U)
/* PADDING0_2 */
#define DMA_PADDING0_2_OFFSET                              (0x41CU)
/* SAR1 */
#define DMA_SAR1_OFFSET                                    (0x420U)
#define DMA_SAR1                                           (0x0U)
#define DMA_SAR1_FIELD0000_SHIFT                           (0U)
#define DMA_SAR1_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR1_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR1 */
#define DMA_DAR1_OFFSET                                    (0x424U)
#define DMA_DAR1                                           (0x0U)
#define DMA_DAR1_FIELD0000_SHIFT                           (0U)
#define DMA_DAR1_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR1_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR1 */
#define DMA_CCR1_OFFSET                                    (0x428U)
#define DMA_CCR1                                           (0x0U)
#define DMA_CCR1_FIELD0000_SHIFT                           (0U)
#define DMA_CCR1_FIELD0000_MASK                            (0x1U << DMA_CCR1_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR1_FIELD0009_SHIFT                           (1U)
#define DMA_CCR1_FIELD0009_MASK                            (0x7U << DMA_CCR1_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR1_FIELD0008_SHIFT                           (4U)
#define DMA_CCR1_FIELD0008_MASK                            (0xFU << DMA_CCR1_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR1_FIELD0007_SHIFT                           (8U)
#define DMA_CCR1_FIELD0007_MASK                            (0x7U << DMA_CCR1_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR1_FIELD0006_SHIFT                           (11U)
#define DMA_CCR1_FIELD0006_MASK                            (0x7U << DMA_CCR1_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR1_FIELD0005_SHIFT                           (14U)
#define DMA_CCR1_FIELD0005_MASK                            (0x1U << DMA_CCR1_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR1_FIELD0004_SHIFT                           (15U)
#define DMA_CCR1_FIELD0004_MASK                            (0x7U << DMA_CCR1_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR1_FIELD0003_SHIFT                           (18U)
#define DMA_CCR1_FIELD0003_MASK                            (0xFU << DMA_CCR1_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR1_FIELD0002_SHIFT                           (22U)
#define DMA_CCR1_FIELD0002_MASK                            (0x7U << DMA_CCR1_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR1_FIELD0001_SHIFT                           (25U)
#define DMA_CCR1_FIELD0001_MASK                            (0x7U << DMA_CCR1_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_1 */
#define DMA_LC0_1_OFFSET                                   (0x42CU)
#define DMA_LC0_1                                          (0x0U)
#define DMA_LC0_1_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_1_FIELD0000_MASK                           (0xFFU << DMA_LC0_1_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_1 */
#define DMA_LC1_1_OFFSET                                   (0x430U)
#define DMA_LC1_1                                          (0x0U)
#define DMA_LC1_1_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_1_FIELD0000_MASK                           (0xFFU << DMA_LC1_1_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING1_0 */
#define DMA_PADDING1_0_OFFSET                              (0x434U)
/* PADDING1_1 */
#define DMA_PADDING1_1_OFFSET                              (0x438U)
/* PADDING1_2 */
#define DMA_PADDING1_2_OFFSET                              (0x43CU)
/* SAR2 */
#define DMA_SAR2_OFFSET                                    (0x440U)
#define DMA_SAR2                                           (0x0U)
#define DMA_SAR2_FIELD0000_SHIFT                           (0U)
#define DMA_SAR2_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR2_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR2 */
#define DMA_DAR2_OFFSET                                    (0x444U)
#define DMA_DAR2                                           (0x0U)
#define DMA_DAR2_FIELD0000_SHIFT                           (0U)
#define DMA_DAR2_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR2_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR2 */
#define DMA_CCR2_OFFSET                                    (0x448U)
#define DMA_CCR2                                           (0x0U)
#define DMA_CCR2_FIELD0000_SHIFT                           (0U)
#define DMA_CCR2_FIELD0000_MASK                            (0x1U << DMA_CCR2_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR2_FIELD0009_SHIFT                           (1U)
#define DMA_CCR2_FIELD0009_MASK                            (0x7U << DMA_CCR2_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR2_FIELD0008_SHIFT                           (4U)
#define DMA_CCR2_FIELD0008_MASK                            (0xFU << DMA_CCR2_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR2_FIELD0007_SHIFT                           (8U)
#define DMA_CCR2_FIELD0007_MASK                            (0x7U << DMA_CCR2_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR2_FIELD0006_SHIFT                           (11U)
#define DMA_CCR2_FIELD0006_MASK                            (0x7U << DMA_CCR2_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR2_FIELD0005_SHIFT                           (14U)
#define DMA_CCR2_FIELD0005_MASK                            (0x1U << DMA_CCR2_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR2_FIELD0004_SHIFT                           (15U)
#define DMA_CCR2_FIELD0004_MASK                            (0x7U << DMA_CCR2_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR2_FIELD0003_SHIFT                           (18U)
#define DMA_CCR2_FIELD0003_MASK                            (0xFU << DMA_CCR2_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR2_FIELD0002_SHIFT                           (22U)
#define DMA_CCR2_FIELD0002_MASK                            (0x7U << DMA_CCR2_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR2_FIELD0001_SHIFT                           (25U)
#define DMA_CCR2_FIELD0001_MASK                            (0x7U << DMA_CCR2_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_2 */
#define DMA_LC0_2_OFFSET                                   (0x44CU)
#define DMA_LC0_2                                          (0x0U)
#define DMA_LC0_2_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_2_FIELD0000_MASK                           (0xFFU << DMA_LC0_2_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_2 */
#define DMA_LC1_2_OFFSET                                   (0x450U)
#define DMA_LC1_2                                          (0x0U)
#define DMA_LC1_2_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_2_FIELD0000_MASK                           (0xFFU << DMA_LC1_2_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING2_0 */
#define DMA_PADDING2_0_OFFSET                              (0x454U)
/* PADDING2_1 */
#define DMA_PADDING2_1_OFFSET                              (0x458U)
/* PADDING2_2 */
#define DMA_PADDING2_2_OFFSET                              (0x45CU)
/* SAR3 */
#define DMA_SAR3_OFFSET                                    (0x460U)
#define DMA_SAR3                                           (0x0U)
#define DMA_SAR3_FIELD0000_SHIFT                           (0U)
#define DMA_SAR3_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR3_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR3 */
#define DMA_DAR3_OFFSET                                    (0x464U)
#define DMA_DAR3                                           (0x0U)
#define DMA_DAR3_FIELD0000_SHIFT                           (0U)
#define DMA_DAR3_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR3_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR3 */
#define DMA_CCR3_OFFSET                                    (0x468U)
#define DMA_CCR3                                           (0x0U)
#define DMA_CCR3_FIELD0000_SHIFT                           (0U)
#define DMA_CCR3_FIELD0000_MASK                            (0x1U << DMA_CCR3_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR3_FIELD0009_SHIFT                           (1U)
#define DMA_CCR3_FIELD0009_MASK                            (0x7U << DMA_CCR3_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR3_FIELD0008_SHIFT                           (4U)
#define DMA_CCR3_FIELD0008_MASK                            (0xFU << DMA_CCR3_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR3_FIELD0007_SHIFT                           (8U)
#define DMA_CCR3_FIELD0007_MASK                            (0x7U << DMA_CCR3_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR3_FIELD0006_SHIFT                           (11U)
#define DMA_CCR3_FIELD0006_MASK                            (0x7U << DMA_CCR3_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR3_FIELD0005_SHIFT                           (14U)
#define DMA_CCR3_FIELD0005_MASK                            (0x1U << DMA_CCR3_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR3_FIELD0004_SHIFT                           (15U)
#define DMA_CCR3_FIELD0004_MASK                            (0x7U << DMA_CCR3_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR3_FIELD0003_SHIFT                           (18U)
#define DMA_CCR3_FIELD0003_MASK                            (0xFU << DMA_CCR3_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR3_FIELD0002_SHIFT                           (22U)
#define DMA_CCR3_FIELD0002_MASK                            (0x7U << DMA_CCR3_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR3_FIELD0001_SHIFT                           (25U)
#define DMA_CCR3_FIELD0001_MASK                            (0x7U << DMA_CCR3_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_3 */
#define DMA_LC0_3_OFFSET                                   (0x46CU)
#define DMA_LC0_3                                          (0x0U)
#define DMA_LC0_3_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_3_FIELD0000_MASK                           (0xFFU << DMA_LC0_3_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_3 */
#define DMA_LC1_3_OFFSET                                   (0x470U)
#define DMA_LC1_3                                          (0x0U)
#define DMA_LC1_3_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_3_FIELD0000_MASK                           (0xFFU << DMA_LC1_3_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING3_0 */
#define DMA_PADDING3_0_OFFSET                              (0x474U)
/* PADDING3_1 */
#define DMA_PADDING3_1_OFFSET                              (0x478U)
/* PADDING3_2 */
#define DMA_PADDING3_2_OFFSET                              (0x47CU)
/* SAR4 */
#define DMA_SAR4_OFFSET                                    (0x480U)
#define DMA_SAR4                                           (0x0U)
#define DMA_SAR4_FIELD0000_SHIFT                           (0U)
#define DMA_SAR4_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR4_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR4 */
#define DMA_DAR4_OFFSET                                    (0x484U)
#define DMA_DAR4                                           (0x0U)
#define DMA_DAR4_FIELD0000_SHIFT                           (0U)
#define DMA_DAR4_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR4_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR4 */
#define DMA_CCR4_OFFSET                                    (0x488U)
#define DMA_CCR4                                           (0x0U)
#define DMA_CCR4_FIELD0000_SHIFT                           (0U)
#define DMA_CCR4_FIELD0000_MASK                            (0x1U << DMA_CCR4_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR4_FIELD0009_SHIFT                           (1U)
#define DMA_CCR4_FIELD0009_MASK                            (0x7U << DMA_CCR4_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR4_FIELD0008_SHIFT                           (4U)
#define DMA_CCR4_FIELD0008_MASK                            (0xFU << DMA_CCR4_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR4_FIELD0007_SHIFT                           (8U)
#define DMA_CCR4_FIELD0007_MASK                            (0x7U << DMA_CCR4_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR4_FIELD0006_SHIFT                           (11U)
#define DMA_CCR4_FIELD0006_MASK                            (0x7U << DMA_CCR4_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR4_FIELD0005_SHIFT                           (14U)
#define DMA_CCR4_FIELD0005_MASK                            (0x1U << DMA_CCR4_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR4_FIELD0004_SHIFT                           (15U)
#define DMA_CCR4_FIELD0004_MASK                            (0x7U << DMA_CCR4_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR4_FIELD0003_SHIFT                           (18U)
#define DMA_CCR4_FIELD0003_MASK                            (0xFU << DMA_CCR4_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR4_FIELD0002_SHIFT                           (22U)
#define DMA_CCR4_FIELD0002_MASK                            (0x7U << DMA_CCR4_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR4_FIELD0001_SHIFT                           (25U)
#define DMA_CCR4_FIELD0001_MASK                            (0x7U << DMA_CCR4_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_4 */
#define DMA_LC0_4_OFFSET                                   (0x48CU)
#define DMA_LC0_4                                          (0x0U)
#define DMA_LC0_4_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_4_FIELD0000_MASK                           (0xFFU << DMA_LC0_4_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_4 */
#define DMA_LC1_4_OFFSET                                   (0x490U)
#define DMA_LC1_4                                          (0x0U)
#define DMA_LC1_4_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_4_FIELD0000_MASK                           (0xFFU << DMA_LC1_4_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING4_0 */
#define DMA_PADDING4_0_OFFSET                              (0x494U)
/* PADDING4_1 */
#define DMA_PADDING4_1_OFFSET                              (0x498U)
/* PADDING4_2 */
#define DMA_PADDING4_2_OFFSET                              (0x49CU)
/* SAR5 */
#define DMA_SAR5_OFFSET                                    (0x4A0U)
#define DMA_SAR5                                           (0x0U)
#define DMA_SAR5_FIELD0000_SHIFT                           (0U)
#define DMA_SAR5_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_SAR5_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* DAR5 */
#define DMA_DAR5_OFFSET                                    (0x4A4U)
#define DMA_DAR5                                           (0x0U)
#define DMA_DAR5_FIELD0000_SHIFT                           (0U)
#define DMA_DAR5_FIELD0000_MASK                            (0xFFFFFFFFU << DMA_DAR5_FIELD0000_SHIFT)                    /* 0xFFFFFFFF */
/* CCR5 */
#define DMA_CCR5_OFFSET                                    (0x4A8U)
#define DMA_CCR5                                           (0x0U)
#define DMA_CCR5_FIELD0000_SHIFT                           (0U)
#define DMA_CCR5_FIELD0000_MASK                            (0x1U << DMA_CCR5_FIELD0000_SHIFT)                           /* 0x00000001 */
#define DMA_CCR5_FIELD0009_SHIFT                           (1U)
#define DMA_CCR5_FIELD0009_MASK                            (0x7U << DMA_CCR5_FIELD0009_SHIFT)                           /* 0x0000000E */
#define DMA_CCR5_FIELD0008_SHIFT                           (4U)
#define DMA_CCR5_FIELD0008_MASK                            (0xFU << DMA_CCR5_FIELD0008_SHIFT)                           /* 0x000000F0 */
#define DMA_CCR5_FIELD0007_SHIFT                           (8U)
#define DMA_CCR5_FIELD0007_MASK                            (0x7U << DMA_CCR5_FIELD0007_SHIFT)                           /* 0x00000700 */
#define DMA_CCR5_FIELD0006_SHIFT                           (11U)
#define DMA_CCR5_FIELD0006_MASK                            (0x7U << DMA_CCR5_FIELD0006_SHIFT)                           /* 0x00003800 */
#define DMA_CCR5_FIELD0005_SHIFT                           (14U)
#define DMA_CCR5_FIELD0005_MASK                            (0x1U << DMA_CCR5_FIELD0005_SHIFT)                           /* 0x00004000 */
#define DMA_CCR5_FIELD0004_SHIFT                           (15U)
#define DMA_CCR5_FIELD0004_MASK                            (0x7U << DMA_CCR5_FIELD0004_SHIFT)                           /* 0x00038000 */
#define DMA_CCR5_FIELD0003_SHIFT                           (18U)
#define DMA_CCR5_FIELD0003_MASK                            (0xFU << DMA_CCR5_FIELD0003_SHIFT)                           /* 0x003C0000 */
#define DMA_CCR5_FIELD0002_SHIFT                           (22U)
#define DMA_CCR5_FIELD0002_MASK                            (0x7U << DMA_CCR5_FIELD0002_SHIFT)                           /* 0x01C00000 */
#define DMA_CCR5_FIELD0001_SHIFT                           (25U)
#define DMA_CCR5_FIELD0001_MASK                            (0x7U << DMA_CCR5_FIELD0001_SHIFT)                           /* 0x0E000000 */
/* LC0_5 */
#define DMA_LC0_5_OFFSET                                   (0x4ACU)
#define DMA_LC0_5                                          (0x0U)
#define DMA_LC0_5_FIELD0000_SHIFT                          (0U)
#define DMA_LC0_5_FIELD0000_MASK                           (0xFFU << DMA_LC0_5_FIELD0000_SHIFT)                         /* 0x000000FF */
/* LC1_5 */
#define DMA_LC1_5_OFFSET                                   (0x4B0U)
#define DMA_LC1_5                                          (0x0U)
#define DMA_LC1_5_FIELD0000_SHIFT                          (0U)
#define DMA_LC1_5_FIELD0000_MASK                           (0xFFU << DMA_LC1_5_FIELD0000_SHIFT)                         /* 0x000000FF */
/* PADDING5_0 */
#define DMA_PADDING5_0_OFFSET                              (0x4B4U)
/* PADDING5_1 */
#define DMA_PADDING5_1_OFFSET                              (0x4B8U)
/* PADDING5_2 */
#define DMA_PADDING5_2_OFFSET                              (0x4BCU)
/* DBGSTATUS */
#define DMA_DBGSTATUS_OFFSET                               (0xD00U)
#define DMA_DBGSTATUS                                      (0x0U)
#define DMA_DBGSTATUS_FIELD0000_SHIFT                      (0U)
#define DMA_DBGSTATUS_FIELD0000_MASK                       (0x3U << DMA_DBGSTATUS_FIELD0000_SHIFT)                      /* 0x00000003 */
/* DBGCMD */
#define DMA_DBGCMD_OFFSET                                  (0xD04U)
#define DMA_DBGCMD_FIELD0000_SHIFT                         (0U)
#define DMA_DBGCMD_FIELD0000_MASK                          (0x3U << DMA_DBGCMD_FIELD0000_SHIFT)                         /* 0x00000003 */
/* DBGINST0 */
#define DMA_DBGINST0_OFFSET                                (0xD08U)
#define DMA_DBGINST0_FIELD0000_SHIFT                       (0U)
#define DMA_DBGINST0_FIELD0000_MASK                        (0x1U << DMA_DBGINST0_FIELD0000_SHIFT)                       /* 0x00000001 */
#define DMA_DBGINST0_FIELD0003_SHIFT                       (8U)
#define DMA_DBGINST0_FIELD0003_MASK                        (0x7U << DMA_DBGINST0_FIELD0003_SHIFT)                       /* 0x00000700 */
#define DMA_DBGINST0_FIELD0002_SHIFT                       (16U)
#define DMA_DBGINST0_FIELD0002_MASK                        (0xFFU << DMA_DBGINST0_FIELD0002_SHIFT)                      /* 0x00FF0000 */
#define DMA_DBGINST0_FIELD0001_SHIFT                       (24U)
#define DMA_DBGINST0_FIELD0001_MASK                        (0xFFU << DMA_DBGINST0_FIELD0001_SHIFT)                      /* 0xFF000000 */
/* DBGINST1 */
#define DMA_DBGINST1_OFFSET                                (0xD0CU)
#define DMA_DBGINST1_FIELD0000_SHIFT                       (0U)
#define DMA_DBGINST1_FIELD0000_MASK                        (0xFFU << DMA_DBGINST1_FIELD0000_SHIFT)                      /* 0x000000FF */
#define DMA_DBGINST1_FIELD0003_SHIFT                       (8U)
#define DMA_DBGINST1_FIELD0003_MASK                        (0xFFU << DMA_DBGINST1_FIELD0003_SHIFT)                      /* 0x0000FF00 */
#define DMA_DBGINST1_FIELD0002_SHIFT                       (16U)
#define DMA_DBGINST1_FIELD0002_MASK                        (0xFFU << DMA_DBGINST1_FIELD0002_SHIFT)                      /* 0x00FF0000 */
#define DMA_DBGINST1_FIELD0001_SHIFT                       (24U)
#define DMA_DBGINST1_FIELD0001_MASK                        (0xFFU << DMA_DBGINST1_FIELD0001_SHIFT)                      /* 0xFF000000 */
/* CR0 */
#define DMA_CR0_OFFSET                                     (0xE00U)
#define DMA_CR0                                            (0x47051U)
#define DMA_CR0_FIELD0000_SHIFT                            (0U)
#define DMA_CR0_FIELD0000_MASK                             (0x1U << DMA_CR0_FIELD0000_SHIFT)                            /* 0x00000001 */
#define DMA_CR0_FIELD0005_SHIFT                            (1U)
#define DMA_CR0_FIELD0005_MASK                             (0x1U << DMA_CR0_FIELD0005_SHIFT)                            /* 0x00000002 */
#define DMA_CR0_FIELD0004_SHIFT                            (2U)
#define DMA_CR0_FIELD0004_MASK                             (0x1U << DMA_CR0_FIELD0004_SHIFT)                            /* 0x00000004 */
#define DMA_CR0_FIELD0003_SHIFT                            (4U)
#define DMA_CR0_FIELD0003_MASK                             (0x7U << DMA_CR0_FIELD0003_SHIFT)                            /* 0x00000070 */
#define DMA_CR0_FIELD0002_SHIFT                            (12U)
#define DMA_CR0_FIELD0002_MASK                             (0x1FU << DMA_CR0_FIELD0002_SHIFT)                           /* 0x0001F000 */
#define DMA_CR0_FIELD0001_SHIFT                            (17U)
#define DMA_CR0_FIELD0001_MASK                             (0x1FU << DMA_CR0_FIELD0001_SHIFT)                           /* 0x003E0000 */
/* CR1 */
#define DMA_CR1_OFFSET                                     (0xE04U)
#define DMA_CR1                                            (0x57U)
#define DMA_CR1_FIELD0000_SHIFT                            (0U)
#define DMA_CR1_FIELD0000_MASK                             (0x7U << DMA_CR1_FIELD0000_SHIFT)                            /* 0x00000007 */
#define DMA_CR1_FIELD0001_SHIFT                            (4U)
#define DMA_CR1_FIELD0001_MASK                             (0xFU << DMA_CR1_FIELD0001_SHIFT)                            /* 0x000000F0 */
/* CR2 */
#define DMA_CR2_OFFSET                                     (0xE08U)
#define DMA_CR2                                            (0x0U)
#define DMA_CR2_FIELD0000_SHIFT                            (0U)
#define DMA_CR2_FIELD0000_MASK                             (0xFFFFFFFFU << DMA_CR2_FIELD0000_SHIFT)                     /* 0xFFFFFFFF */
/* CR3 */
#define DMA_CR3_OFFSET                                     (0xE0CU)
#define DMA_CR3                                            (0x0U)
#define DMA_CR3_FIELD0000_SHIFT                            (0U)
#define DMA_CR3_FIELD0000_MASK                             (0xFFFFFFFFU << DMA_CR3_FIELD0000_SHIFT)                     /* 0xFFFFFFFF */
/* CR4 */
#define DMA_CR4_OFFSET                                     (0xE10U)
#define DMA_CR4                                            (0x6U)
#define DMA_CR4_FIELD0000_SHIFT                            (0U)
#define DMA_CR4_FIELD0000_MASK                             (0xFFFFFFFFU << DMA_CR4_FIELD0000_SHIFT)                     /* 0xFFFFFFFF */
/* CRDN */
#define DMA_CRDN_OFFSET                                    (0xE14U)
#define DMA_CRDN                                           (0x2094733U)
#define DMA_CRDN_FIELD0000_SHIFT                           (0U)
#define DMA_CRDN_FIELD0000_MASK                            (0x7U << DMA_CRDN_FIELD0000_SHIFT)                           /* 0x00000007 */
#define DMA_CRDN_FIELD0005_SHIFT                           (4U)
#define DMA_CRDN_FIELD0005_MASK                            (0x7U << DMA_CRDN_FIELD0005_SHIFT)                           /* 0x00000070 */
#define DMA_CRDN_FIELD0004_SHIFT                           (8U)
#define DMA_CRDN_FIELD0004_MASK                            (0xFU << DMA_CRDN_FIELD0004_SHIFT)                           /* 0x00000F00 */
#define DMA_CRDN_FIELD0003_SHIFT                           (12U)
#define DMA_CRDN_FIELD0003_MASK                            (0x7U << DMA_CRDN_FIELD0003_SHIFT)                           /* 0x00007000 */
#define DMA_CRDN_FIELD0002_SHIFT                           (16U)
#define DMA_CRDN_FIELD0002_MASK                            (0xFU << DMA_CRDN_FIELD0002_SHIFT)                           /* 0x000F0000 */
#define DMA_CRDN_FIELD0001_SHIFT                           (20U)
#define DMA_CRDN_FIELD0001_MASK                            (0x3FFU << DMA_CRDN_FIELD0001_SHIFT)                         /* 0x3FF00000 */
/* WD */
#define DMA_WD_OFFSET                                      (0xE80U)
#define DMA_WD_FIELD0000_SHIFT                             (0U)
#define DMA_WD_FIELD0000_MASK                              (0x1U << DMA_WD_FIELD0000_SHIFT)                             /* 0x00000001 */
/*****************************************TIMER******************************************/
/* LOAD_COUNT0 */
#define TIMER_LOAD_COUNT0_OFFSET                           (0x0U)
#define TIMER_LOAD_COUNT0_COUNT0_SHIFT                     (0U)
#define TIMER_LOAD_COUNT0_COUNT0_MASK                      (0xFFFFFFFFU << TIMER_LOAD_COUNT0_COUNT0_SHIFT)              /* 0xFFFFFFFF */
/* LOAD_COUNT1 */
#define TIMER_LOAD_COUNT1_OFFSET                           (0x4U)
#define TIMER_LOAD_COUNT1_COUNT1_SHIFT                     (0U)
#define TIMER_LOAD_COUNT1_COUNT1_MASK                      (0xFFFFFFFFU << TIMER_LOAD_COUNT1_COUNT1_SHIFT)              /* 0xFFFFFFFF */
/* CURRENT_VALUE0 */
#define TIMER_CURRENT_VALUE0_OFFSET                        (0x8U)
#define TIMER_CURRENT_VALUE0                               (0x0U)
#define TIMER_CURRENT_VALUE0_CURRENT_VALUE0_SHIFT          (0U)
#define TIMER_CURRENT_VALUE0_CURRENT_VALUE0_MASK           (0xFFFFFFFFU << TIMER_CURRENT_VALUE0_CURRENT_VALUE0_SHIFT)   /* 0xFFFFFFFF */
/* CURRENT_VALUE1 */
#define TIMER_CURRENT_VALUE1_OFFSET                        (0xCU)
#define TIMER_CURRENT_VALUE1                               (0x0U)
#define TIMER_CURRENT_VALUE1_CURRENT_VALUE1_SHIFT          (0U)
#define TIMER_CURRENT_VALUE1_CURRENT_VALUE1_MASK           (0xFFFFFFFFU << TIMER_CURRENT_VALUE1_CURRENT_VALUE1_SHIFT)   /* 0xFFFFFFFF */
/* CONTROLREG */
#define TIMER_CONTROLREG_OFFSET                            (0x10U)
#define TIMER_CONTROLREG_TIMER_ENABLE_SHIFT                (0U)
#define TIMER_CONTROLREG_TIMER_ENABLE_MASK                 (0x1U << TIMER_CONTROLREG_TIMER_ENABLE_SHIFT)                /* 0x00000001 */
#define TIMER_CONTROLREG_TIMER_MODE_SHIFT                  (1U)
#define TIMER_CONTROLREG_TIMER_MODE_MASK                   (0x1U << TIMER_CONTROLREG_TIMER_MODE_SHIFT)                  /* 0x00000002 */
#define TIMER_CONTROLREG_TIMER_INT_MASK_SHIFT              (2U)
#define TIMER_CONTROLREG_TIMER_INT_MASK_MASK               (0x1U << TIMER_CONTROLREG_TIMER_INT_MASK_SHIFT)              /* 0x00000004 */
/* INTSTATUS */
#define TIMER_INTSTATUS_OFFSET                             (0x18U)
#define TIMER_INTSTATUS_INT_PD_SHIFT                       (0U)
#define TIMER_INTSTATUS_INT_PD_MASK                        (0x1U << TIMER_INTSTATUS_INT_PD_SHIFT)                       /* 0x00000001 */
/******************************************MBOX******************************************/
/* A2B_INTEN */
#define MBOX_A2B_INTEN_OFFSET                              (0x0U)
#define MBOX_A2B_INTEN_INT0_SHIFT                          (0U)
#define MBOX_A2B_INTEN_INT0_MASK                           (0x1U << MBOX_A2B_INTEN_INT0_SHIFT)                          /* 0x00000001 */
#define MBOX_A2B_INTEN_INT1_SHIFT                          (1U)
#define MBOX_A2B_INTEN_INT1_MASK                           (0x1U << MBOX_A2B_INTEN_INT1_SHIFT)                          /* 0x00000002 */
#define MBOX_A2B_INTEN_INT2_SHIFT                          (2U)
#define MBOX_A2B_INTEN_INT2_MASK                           (0x1U << MBOX_A2B_INTEN_INT2_SHIFT)                          /* 0x00000004 */
#define MBOX_A2B_INTEN_INT3_SHIFT                          (3U)
#define MBOX_A2B_INTEN_INT3_MASK                           (0x1U << MBOX_A2B_INTEN_INT3_SHIFT)                          /* 0x00000008 */
/* A2B_STATUS */
#define MBOX_A2B_STATUS_OFFSET                             (0x4U)
#define MBOX_A2B_STATUS_INT0_SHIFT                         (0U)
#define MBOX_A2B_STATUS_INT0_MASK                          (0x1U << MBOX_A2B_STATUS_INT0_SHIFT)                         /* 0x00000001 */
#define MBOX_A2B_STATUS_INT1_SHIFT                         (1U)
#define MBOX_A2B_STATUS_INT1_MASK                          (0x1U << MBOX_A2B_STATUS_INT1_SHIFT)                         /* 0x00000002 */
#define MBOX_A2B_STATUS_INT2_SHIFT                         (2U)
#define MBOX_A2B_STATUS_INT2_MASK                          (0x1U << MBOX_A2B_STATUS_INT2_SHIFT)                         /* 0x00000004 */
#define MBOX_A2B_STATUS_INT3_SHIFT                         (3U)
#define MBOX_A2B_STATUS_INT3_MASK                          (0x1U << MBOX_A2B_STATUS_INT3_SHIFT)                         /* 0x00000008 */
/* A2B_CMD_0 */
#define MBOX_A2B_CMD_0_OFFSET                              (0x8U)
#define MBOX_A2B_CMD_0_COMMAND_SHIFT                       (0U)
#define MBOX_A2B_CMD_0_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_A2B_CMD_0_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* A2B_DAT_0 */
#define MBOX_A2B_DAT_0_OFFSET                              (0xCU)
#define MBOX_A2B_DAT_0_DATA_SHIFT                          (0U)
#define MBOX_A2B_DAT_0_DATA_MASK                           (0xFFFFFFFFU << MBOX_A2B_DAT_0_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* A2B_CMD_1 */
#define MBOX_A2B_CMD_1_OFFSET                              (0x10U)
#define MBOX_A2B_CMD_1_COMMAND_SHIFT                       (0U)
#define MBOX_A2B_CMD_1_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_A2B_CMD_1_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* A2B_DAT_1 */
#define MBOX_A2B_DAT_1_OFFSET                              (0x14U)
#define MBOX_A2B_DAT_1_DATA_SHIFT                          (0U)
#define MBOX_A2B_DAT_1_DATA_MASK                           (0xFFFFFFFFU << MBOX_A2B_DAT_1_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* A2B_CMD_2 */
#define MBOX_A2B_CMD_2_OFFSET                              (0x18U)
#define MBOX_A2B_CMD_2_COMMAND_SHIFT                       (0U)
#define MBOX_A2B_CMD_2_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_A2B_CMD_2_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* A2B_DAT_2 */
#define MBOX_A2B_DAT_2_OFFSET                              (0x1CU)
#define MBOX_A2B_DAT_2_DATA_SHIFT                          (0U)
#define MBOX_A2B_DAT_2_DATA_MASK                           (0xFFFFFFFFU << MBOX_A2B_DAT_2_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* A2B_CMD_3 */
#define MBOX_A2B_CMD_3_OFFSET                              (0x20U)
#define MBOX_A2B_CMD_3_COMMAND_SHIFT                       (0U)
#define MBOX_A2B_CMD_3_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_A2B_CMD_3_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* A2B_DAT_3 */
#define MBOX_A2B_DAT_3_OFFSET                              (0x24U)
#define MBOX_A2B_DAT_3_DATA_SHIFT                          (0U)
#define MBOX_A2B_DAT_3_DATA_MASK                           (0xFFFFFFFFU << MBOX_A2B_DAT_3_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* B2A_INTEN */
#define MBOX_B2A_INTEN_OFFSET                              (0x28U)
#define MBOX_B2A_INTEN_INT0_SHIFT                          (0U)
#define MBOX_B2A_INTEN_INT0_MASK                           (0x1U << MBOX_B2A_INTEN_INT0_SHIFT)                          /* 0x00000001 */
#define MBOX_B2A_INTEN_INT1_SHIFT                          (1U)
#define MBOX_B2A_INTEN_INT1_MASK                           (0x1U << MBOX_B2A_INTEN_INT1_SHIFT)                          /* 0x00000002 */
#define MBOX_B2A_INTEN_INT2_SHIFT                          (2U)
#define MBOX_B2A_INTEN_INT2_MASK                           (0x1U << MBOX_B2A_INTEN_INT2_SHIFT)                          /* 0x00000004 */
#define MBOX_B2A_INTEN_INT3_SHIFT                          (3U)
#define MBOX_B2A_INTEN_INT3_MASK                           (0x1U << MBOX_B2A_INTEN_INT3_SHIFT)                          /* 0x00000008 */
/* B2A_STATUS */
#define MBOX_B2A_STATUS_OFFSET                             (0x2CU)
#define MBOX_B2A_STATUS_INT0_SHIFT                         (0U)
#define MBOX_B2A_STATUS_INT0_MASK                          (0x1U << MBOX_B2A_STATUS_INT0_SHIFT)                         /* 0x00000001 */
#define MBOX_B2A_STATUS_INT1_SHIFT                         (1U)
#define MBOX_B2A_STATUS_INT1_MASK                          (0x1U << MBOX_B2A_STATUS_INT1_SHIFT)                         /* 0x00000002 */
#define MBOX_B2A_STATUS_INT2_SHIFT                         (2U)
#define MBOX_B2A_STATUS_INT2_MASK                          (0x1U << MBOX_B2A_STATUS_INT2_SHIFT)                         /* 0x00000004 */
#define MBOX_B2A_STATUS_INT3_SHIFT                         (3U)
#define MBOX_B2A_STATUS_INT3_MASK                          (0x1U << MBOX_B2A_STATUS_INT3_SHIFT)                         /* 0x00000008 */
/* B2A_CMD_0 */
#define MBOX_B2A_CMD_0_OFFSET                              (0x30U)
#define MBOX_B2A_CMD_0_COMMAND_SHIFT                       (0U)
#define MBOX_B2A_CMD_0_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_B2A_CMD_0_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* B2A_DAT_0 */
#define MBOX_B2A_DAT_0_OFFSET                              (0x34U)
#define MBOX_B2A_DAT_0_DATA_SHIFT                          (0U)
#define MBOX_B2A_DAT_0_DATA_MASK                           (0xFFFFFFFFU << MBOX_B2A_DAT_0_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* B2A_CMD_1 */
#define MBOX_B2A_CMD_1_OFFSET                              (0x38U)
#define MBOX_B2A_CMD_1_COMMAND_SHIFT                       (0U)
#define MBOX_B2A_CMD_1_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_B2A_CMD_1_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* B2A_DAT_1 */
#define MBOX_B2A_DAT_1_OFFSET                              (0x3CU)
#define MBOX_B2A_DAT_1_DATA_SHIFT                          (0U)
#define MBOX_B2A_DAT_1_DATA_MASK                           (0xFFFFFFFFU << MBOX_B2A_DAT_1_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* B2A_CMD_2 */
#define MBOX_B2A_CMD_2_OFFSET                              (0x40U)
#define MBOX_B2A_CMD_2_COMMAND_SHIFT                       (0U)
#define MBOX_B2A_CMD_2_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_B2A_CMD_2_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* B2A_DAT_2 */
#define MBOX_B2A_DAT_2_OFFSET                              (0x44U)
#define MBOX_B2A_DAT_2_DATA_SHIFT                          (0U)
#define MBOX_B2A_DAT_2_DATA_MASK                           (0xFFFFFFFFU << MBOX_B2A_DAT_2_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* B2A_CMD_3 */
#define MBOX_B2A_CMD_3_OFFSET                              (0x48U)
#define MBOX_B2A_CMD_3_COMMAND_SHIFT                       (0U)
#define MBOX_B2A_CMD_3_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_B2A_CMD_3_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* B2A_DAT_3 */
#define MBOX_B2A_DAT_3_OFFSET                              (0x4CU)
#define MBOX_B2A_DAT_3_DATA_SHIFT                          (0U)
#define MBOX_B2A_DAT_3_DATA_MASK                           (0xFFFFFFFFU << MBOX_B2A_DAT_3_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* ATOMIC_LOCK_00 */
#define MBOX_ATOMIC_LOCK_00_OFFSET                         (0x100U)
#define MBOX_ATOMIC_LOCK_00_ATOMIC_LOCK_00_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_00_ATOMIC_LOCK_00_MASK            (0x1U << MBOX_ATOMIC_LOCK_00_ATOMIC_LOCK_00_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_01 */
#define MBOX_ATOMIC_LOCK_01_OFFSET                         (0x104U)
#define MBOX_ATOMIC_LOCK_01_ATOMIC_LOCK_01_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_01_ATOMIC_LOCK_01_MASK            (0x1U << MBOX_ATOMIC_LOCK_01_ATOMIC_LOCK_01_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_02 */
#define MBOX_ATOMIC_LOCK_02_OFFSET                         (0x108U)
#define MBOX_ATOMIC_LOCK_02_ATOMIC_LOCK_02_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_02_ATOMIC_LOCK_02_MASK            (0x1U << MBOX_ATOMIC_LOCK_02_ATOMIC_LOCK_02_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_03 */
#define MBOX_ATOMIC_LOCK_03_OFFSET                         (0x10CU)
#define MBOX_ATOMIC_LOCK_03_ATOMIC_LOCK_03_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_03_ATOMIC_LOCK_03_MASK            (0x1U << MBOX_ATOMIC_LOCK_03_ATOMIC_LOCK_03_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_04 */
#define MBOX_ATOMIC_LOCK_04_OFFSET                         (0x110U)
#define MBOX_ATOMIC_LOCK_04_ATOMIC_LOCK_04_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_04_ATOMIC_LOCK_04_MASK            (0x1U << MBOX_ATOMIC_LOCK_04_ATOMIC_LOCK_04_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_05 */
#define MBOX_ATOMIC_LOCK_05_OFFSET                         (0x114U)
#define MBOX_ATOMIC_LOCK_05_ATOMIC_LOCK_05_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_05_ATOMIC_LOCK_05_MASK            (0x1U << MBOX_ATOMIC_LOCK_05_ATOMIC_LOCK_05_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_06 */
#define MBOX_ATOMIC_LOCK_06_OFFSET                         (0x118U)
#define MBOX_ATOMIC_LOCK_06_ATOMIC_LOCK_06_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_06_ATOMIC_LOCK_06_MASK            (0x1U << MBOX_ATOMIC_LOCK_06_ATOMIC_LOCK_06_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_07 */
#define MBOX_ATOMIC_LOCK_07_OFFSET                         (0x11CU)
#define MBOX_ATOMIC_LOCK_07_ATOMIC_LOCK_07_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_07_ATOMIC_LOCK_07_MASK            (0x1U << MBOX_ATOMIC_LOCK_07_ATOMIC_LOCK_07_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_08 */
#define MBOX_ATOMIC_LOCK_08_OFFSET                         (0x120U)
#define MBOX_ATOMIC_LOCK_08_ATOMIC_LOCK_08_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_08_ATOMIC_LOCK_08_MASK            (0x1U << MBOX_ATOMIC_LOCK_08_ATOMIC_LOCK_08_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_09 */
#define MBOX_ATOMIC_LOCK_09_OFFSET                         (0x124U)
#define MBOX_ATOMIC_LOCK_09_ATOMIC_LOCK_09_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_09_ATOMIC_LOCK_09_MASK            (0x1U << MBOX_ATOMIC_LOCK_09_ATOMIC_LOCK_09_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_10 */
#define MBOX_ATOMIC_LOCK_10_OFFSET                         (0x128U)
#define MBOX_ATOMIC_LOCK_10_ATOMIC_LOCK_10_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_10_ATOMIC_LOCK_10_MASK            (0x1U << MBOX_ATOMIC_LOCK_10_ATOMIC_LOCK_10_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_11 */
#define MBOX_ATOMIC_LOCK_11_OFFSET                         (0x12CU)
#define MBOX_ATOMIC_LOCK_11_ATOMIC_LOCK_11_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_11_ATOMIC_LOCK_11_MASK            (0x1U << MBOX_ATOMIC_LOCK_11_ATOMIC_LOCK_11_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_12 */
#define MBOX_ATOMIC_LOCK_12_OFFSET                         (0x130U)
#define MBOX_ATOMIC_LOCK_12_ATOMIC_LOCK_12_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_12_ATOMIC_LOCK_12_MASK            (0x1U << MBOX_ATOMIC_LOCK_12_ATOMIC_LOCK_12_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_13 */
#define MBOX_ATOMIC_LOCK_13_OFFSET                         (0x134U)
#define MBOX_ATOMIC_LOCK_13_ATOMIC_LOCK_13_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_13_ATOMIC_LOCK_13_MASK            (0x1U << MBOX_ATOMIC_LOCK_13_ATOMIC_LOCK_13_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_14 */
#define MBOX_ATOMIC_LOCK_14_OFFSET                         (0x138U)
#define MBOX_ATOMIC_LOCK_14_ATOMIC_LOCK_14_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_14_ATOMIC_LOCK_14_MASK            (0x1U << MBOX_ATOMIC_LOCK_14_ATOMIC_LOCK_14_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_15 */
#define MBOX_ATOMIC_LOCK_15_OFFSET                         (0x13CU)
#define MBOX_ATOMIC_LOCK_15_ATOMIC_LOCK_15_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_15_ATOMIC_LOCK_15_MASK            (0x1U << MBOX_ATOMIC_LOCK_15_ATOMIC_LOCK_15_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_16 */
#define MBOX_ATOMIC_LOCK_16_OFFSET                         (0x140U)
#define MBOX_ATOMIC_LOCK_16_ATOMIC_LOCK_16_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_16_ATOMIC_LOCK_16_MASK            (0x1U << MBOX_ATOMIC_LOCK_16_ATOMIC_LOCK_16_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_17 */
#define MBOX_ATOMIC_LOCK_17_OFFSET                         (0x144U)
#define MBOX_ATOMIC_LOCK_17_ATOMIC_LOCK_17_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_17_ATOMIC_LOCK_17_MASK            (0x1U << MBOX_ATOMIC_LOCK_17_ATOMIC_LOCK_17_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_18 */
#define MBOX_ATOMIC_LOCK_18_OFFSET                         (0x148U)
#define MBOX_ATOMIC_LOCK_18_ATOMIC_LOCK_18_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_18_ATOMIC_LOCK_18_MASK            (0x1U << MBOX_ATOMIC_LOCK_18_ATOMIC_LOCK_18_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_19 */
#define MBOX_ATOMIC_LOCK_19_OFFSET                         (0x14CU)
#define MBOX_ATOMIC_LOCK_19_ATOMIC_LOCK_19_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_19_ATOMIC_LOCK_19_MASK            (0x1U << MBOX_ATOMIC_LOCK_19_ATOMIC_LOCK_19_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_20 */
#define MBOX_ATOMIC_LOCK_20_OFFSET                         (0x150U)
#define MBOX_ATOMIC_LOCK_20_ATOMIC_LOCK_20_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_20_ATOMIC_LOCK_20_MASK            (0x1U << MBOX_ATOMIC_LOCK_20_ATOMIC_LOCK_20_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_21 */
#define MBOX_ATOMIC_LOCK_21_OFFSET                         (0x154U)
#define MBOX_ATOMIC_LOCK_21_ATOMIC_LOCK_21_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_21_ATOMIC_LOCK_21_MASK            (0x1U << MBOX_ATOMIC_LOCK_21_ATOMIC_LOCK_21_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_22 */
#define MBOX_ATOMIC_LOCK_22_OFFSET                         (0x158U)
#define MBOX_ATOMIC_LOCK_22_ATOMIC_LOCK_22_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_22_ATOMIC_LOCK_22_MASK            (0x1U << MBOX_ATOMIC_LOCK_22_ATOMIC_LOCK_22_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_23 */
#define MBOX_ATOMIC_LOCK_23_OFFSET                         (0x15CU)
#define MBOX_ATOMIC_LOCK_23_ATOMIC_LOCK_23_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_23_ATOMIC_LOCK_23_MASK            (0x1U << MBOX_ATOMIC_LOCK_23_ATOMIC_LOCK_23_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_24 */
#define MBOX_ATOMIC_LOCK_24_OFFSET                         (0x160U)
#define MBOX_ATOMIC_LOCK_24_ATOMIC_LOCK_24_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_24_ATOMIC_LOCK_24_MASK            (0x1U << MBOX_ATOMIC_LOCK_24_ATOMIC_LOCK_24_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_25 */
#define MBOX_ATOMIC_LOCK_25_OFFSET                         (0x164U)
#define MBOX_ATOMIC_LOCK_25_ATOMIC_LOCK_25_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_25_ATOMIC_LOCK_25_MASK            (0x1U << MBOX_ATOMIC_LOCK_25_ATOMIC_LOCK_25_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_26 */
#define MBOX_ATOMIC_LOCK_26_OFFSET                         (0x168U)
#define MBOX_ATOMIC_LOCK_26_ATOMIC_LOCK_26_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_26_ATOMIC_LOCK_26_MASK            (0x1U << MBOX_ATOMIC_LOCK_26_ATOMIC_LOCK_26_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_27 */
#define MBOX_ATOMIC_LOCK_27_OFFSET                         (0x16CU)
#define MBOX_ATOMIC_LOCK_27_ATOMIC_LOCK_27_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_27_ATOMIC_LOCK_27_MASK            (0x1U << MBOX_ATOMIC_LOCK_27_ATOMIC_LOCK_27_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_28 */
#define MBOX_ATOMIC_LOCK_28_OFFSET                         (0x170U)
#define MBOX_ATOMIC_LOCK_28_ATOMIC_LOCK_28_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_28_ATOMIC_LOCK_28_MASK            (0x1U << MBOX_ATOMIC_LOCK_28_ATOMIC_LOCK_28_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_29 */
#define MBOX_ATOMIC_LOCK_29_OFFSET                         (0x174U)
#define MBOX_ATOMIC_LOCK_29_ATOMIC_LOCK_29_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_29_ATOMIC_LOCK_29_MASK            (0x1U << MBOX_ATOMIC_LOCK_29_ATOMIC_LOCK_29_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_30 */
#define MBOX_ATOMIC_LOCK_30_OFFSET                         (0x178U)
#define MBOX_ATOMIC_LOCK_30_ATOMIC_LOCK_30_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_30_ATOMIC_LOCK_30_MASK            (0x1U << MBOX_ATOMIC_LOCK_30_ATOMIC_LOCK_30_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_31 */
#define MBOX_ATOMIC_LOCK_31_OFFSET                         (0x17CU)
#define MBOX_ATOMIC_LOCK_31_ATOMIC_LOCK_31_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_31_ATOMIC_LOCK_31_MASK            (0x1U << MBOX_ATOMIC_LOCK_31_ATOMIC_LOCK_31_SHIFT)           /* 0x00000001 */

// ========================= CRU module definition bank=0 =========================
// CRU_SOFTRST_CON01(Offset:0xA04)
#define SRST_ARESETN_TOP_BIU                          0x00000013
#define SRST_PRESETN_TOP_BIU                          0x00000014
#define SRST_PRESETN_CSIPHY0                          0x00000016
#define SRST_PRESETN_CSIPHY1                          0x00000018
#define SRST_ARESETN_TOP_M500_BIU                     0x0000001F

// CRU_SOFTRST_CON02(Offset:0xA08)
#define SRST_ARESETN_TOP_M400_BIU                     0x00000020
#define SRST_ARESETN_TOP_S200_BIU                     0x00000021
#define SRST_ARESETN_TOP_S400_BIU                     0x00000022
#define SRST_ARESETN_TOP_M300_BIU                     0x00000023
#define SRST_RESETN_USBDP_COMBO_PHY0_INIT             0x00000028
#define SRST_RESETN_USBDP_COMBO_PHY0_CMN              0x00000029
#define SRST_RESETN_USBDP_COMBO_PHY0_LANE             0x0000002A
#define SRST_RESETN_USBDP_COMBO_PHY0_PCS              0x0000002B
#define SRST_RESETN_USBDP_COMBO_PHY1_INIT             0x0000002F

// CRU_SOFTRST_CON03(Offset:0xA0C)
#define SRST_RESETN_USBDP_COMBO_PHY1_CMN              0x00000030
#define SRST_RESETN_USBDP_COMBO_PHY1_LANE             0x00000031
#define SRST_RESETN_USBDP_COMBO_PHY1_PCS              0x00000032
#define SRST_PRESETN_MIPI_DCPHY0                      0x0000003E
#define SRST_PRESETN_MIPI_DCPHY0_GRF                  0x0000003F

// CRU_SOFTRST_CON04(Offset:0xA10)
#define SRST_PRESETN_MIPI_DCPHY1                      0x00000043
#define SRST_PRESETN_MIPI_DCPHY1_GRF                  0x00000044
#define SRST_PRESETN_APB2ASB_SLV_CDPHY                0x00000045
#define SRST_PRESETN_APB2ASB_SLV_CSIPHY               0x00000046
#define SRST_PRESETN_APB2ASB_SLV_VCCIO3_5             0x00000047
#define SRST_PRESETN_APB2ASB_SLV_VCCIO6               0x00000048
#define SRST_PRESETN_APB2ASB_SLV_EMMCIO               0x00000049
#define SRST_PRESETN_APB2ASB_SLV_IOC_TOP              0x0000004A
#define SRST_PRESETN_APB2ASB_SLV_IOC_RIGHT            0x0000004B

// CRU_SOFTRST_CON05(Offset:0xA14)
#define SRST_PRESETN_CRU                              0x00000050
#define SRST_ARESETN_CHANNEL_SECURE2VO1USB            0x00000057
#define SRST_ARESETN_CHANNEL_SECURE2CENTER            0x00000058
#define SRST_HRESETN_CHANNEL_SECURE2VO1USB            0x0000005E
#define SRST_HRESETN_CHANNEL_SECURE2CENTER            0x0000005F

// CRU_SOFTRST_CON06(Offset:0xA18)
#define SRST_PRESETN_CHANNEL_SECURE2VO1USB            0x00000060
#define SRST_PRESETN_CHANNEL_SECURE2CENTER            0x00000061

// CRU_SOFTRST_CON07(Offset:0xA1C)
#define SRST_HRESETN_AUDIO_BIU                        0x00000072
#define SRST_PRESETN_AUDIO_BIU                        0x00000073
#define SRST_HRESETN_I2S0_8CH                         0x00000074
#define SRST_MRESETN_I2S0_8CH_TX                      0x00000077
#define SRST_MRESETN_I2S0_8CH_RX                      0x0000007A
#define SRST_PRESETN_ACDCDIG                          0x0000007B
#define SRST_HRESETN_I2S2_2CH                         0x0000007C
#define SRST_HRESETN_I2S3_2CH                         0x0000007D

// CRU_SOFTRST_CON08(Offset:0xA20)
#define SRST_MRESETN_I2S2_2CH                         0x00000080
#define SRST_MRESETN_I2S3_2CH                         0x00000083
#define SRST_RESETN_DAC_ACDCDIG                       0x00000084
#define SRST_HRESETN_SPDIF0                           0x0000008E

// CRU_SOFTRST_CON09(Offset:0xA24)
#define SRST_MRESETN_SPDIF0                           0x00000091
#define SRST_HRESETN_SPDIF1                           0x00000092
#define SRST_MRESETN_SPDIF1                           0x00000095
#define SRST_HRESETN_PDM1                             0x00000096
#define SRST_RESETN_PDM1                              0x00000097

// CRU_SOFTRST_CON10(Offset:0xA28)
#define SRST_ARESETN_BUS_BIU                          0x000000A1
#define SRST_PRESETN_BUS_BIU                          0x000000A2
#define SRST_ARESETN_GIC                              0x000000A3
#define SRST_ARESETN_GIC_DBG                          0x000000A4
#define SRST_ARESETN_DMAC0                            0x000000A5
#define SRST_ARESETN_DMAC1                            0x000000A6
#define SRST_ARESETN_DMAC2                            0x000000A7
#define SRST_PRESETN_I2C1                             0x000000A8
#define SRST_PRESETN_I2C2                             0x000000A9
#define SRST_PRESETN_I2C3                             0x000000AA
#define SRST_PRESETN_I2C4                             0x000000AB
#define SRST_PRESETN_I2C5                             0x000000AC
#define SRST_PRESETN_I2C6                             0x000000AD
#define SRST_PRESETN_I2C7                             0x000000AE
#define SRST_PRESETN_I2C8                             0x000000AF

// CRU_SOFTRST_CON11(Offset:0xA2C)
#define SRST_RESETN_I2C1                              0x000000B0
#define SRST_RESETN_I2C2                              0x000000B1
#define SRST_RESETN_I2C3                              0x000000B2
#define SRST_RESETN_I2C4                              0x000000B3
#define SRST_RESETN_I2C5                              0x000000B4
#define SRST_RESETN_I2C6                              0x000000B5
#define SRST_RESETN_I2C7                              0x000000B6
#define SRST_RESETN_I2C8                              0x000000B7
#define SRST_PRESETN_CAN0                             0x000000B8
#define SRST_RESETN_CAN0                              0x000000B9
#define SRST_PRESETN_CAN1                             0x000000BA
#define SRST_RESETN_CAN1                              0x000000BB
#define SRST_PRESETN_CAN2                             0x000000BC
#define SRST_RESETN_CAN2                              0x000000BD
#define SRST_PRESETN_SARADC                           0x000000BE

// CRU_SOFTRST_CON12(Offset:0xA30)
#define SRST_PRESETN_TSADC                            0x000000C0
#define SRST_RESETN_TSADC                             0x000000C1
#define SRST_PRESETN_UART1                            0x000000C2
#define SRST_PRESETN_UART2                            0x000000C3
#define SRST_PRESETN_UART3                            0x000000C4
#define SRST_PRESETN_UART4                            0x000000C5
#define SRST_PRESETN_UART5                            0x000000C6
#define SRST_PRESETN_UART6                            0x000000C7
#define SRST_PRESETN_UART7                            0x000000C8
#define SRST_PRESETN_UART8                            0x000000C9
#define SRST_PRESETN_UART9                            0x000000CA
#define SRST_SRESETN_UART1                            0x000000CD

// CRU_SOFTRST_CON13(Offset:0xA34)
#define SRST_SRESETN_UART2                            0x000000D0
#define SRST_SRESETN_UART3                            0x000000D3
#define SRST_SRESETN_UART4                            0x000000D6
#define SRST_SRESETN_UART5                            0x000000D9
#define SRST_SRESETN_UART6                            0x000000DC
#define SRST_SRESETN_UART7                            0x000000DF

// CRU_SOFTRST_CON14(Offset:0xA38)
#define SRST_SRESETN_UART8                            0x000000E2
#define SRST_SRESETN_UART9                            0x000000E5
#define SRST_PRESETN_SPI0                             0x000000E6
#define SRST_PRESETN_SPI1                             0x000000E7
#define SRST_PRESETN_SPI2                             0x000000E8
#define SRST_PRESETN_SPI3                             0x000000E9
#define SRST_PRESETN_SPI4                             0x000000EA
#define SRST_RESETN_SPI0                              0x000000EB
#define SRST_RESETN_SPI1                              0x000000EC
#define SRST_RESETN_SPI2                              0x000000ED
#define SRST_RESETN_SPI3                              0x000000EE
#define SRST_RESETN_SPI4                              0x000000EF

// CRU_SOFTRST_CON15(Offset:0xA3C)
#define SRST_PRESETN_WDT0                             0x000000F0
#define SRST_TRESETN_WDT0                             0x000000F1
#define SRST_PRESETN_SYS_GRF                          0x000000F2
#define SRST_PRESETN_PWM1                             0x000000F3
#define SRST_RESETN_PWM1                              0x000000F4
#define SRST_PRESETN_PWM2                             0x000000F6
#define SRST_RESETN_PWM2                              0x000000F7
#define SRST_PRESETN_PWM3                             0x000000F9
#define SRST_RESETN_PWM3                              0x000000FA
#define SRST_PRESETN_BUSTIMER0                        0x000000FC
#define SRST_PRESETN_BUSTIMER1                        0x000000FD
#define SRST_RESETN_BUSTIMER0                         0x000000FF

// CRU_SOFTRST_CON16(Offset:0xA40)
#define SRST_RESETN_BUSTIMER1                         0x00000100
#define SRST_RESETN_BUSTIMER2                         0x00000101
#define SRST_RESETN_BUSTIMER3                         0x00000102
#define SRST_RESETN_BUSTIMER4                         0x00000103
#define SRST_RESETN_BUSTIMER5                         0x00000104
#define SRST_RESETN_BUSTIMER6                         0x00000105
#define SRST_RESETN_BUSTIMER7                         0x00000106
#define SRST_RESETN_BUSTIMER8                         0x00000107
#define SRST_RESETN_BUSTIMER9                         0x00000108
#define SRST_RESETN_BUSTIMER10                        0x00000109
#define SRST_RESETN_BUSTIMER11                        0x0000010A
#define SRST_PRESETN_MAILBOX0                         0x0000010B
#define SRST_PRESETN_MAILBOX1                         0x0000010C
#define SRST_PRESETN_MAILBOX2                         0x0000010D
#define SRST_PRESETN_GPIO1                            0x0000010E
#define SRST_DBRESETN_GPIO1                           0x0000010F

// CRU_SOFTRST_CON17(Offset:0xA44)
#define SRST_PRESETN_GPIO2                            0x00000110
#define SRST_DBRESETN_GPIO2                           0x00000111
#define SRST_PRESETN_GPIO3                            0x00000112
#define SRST_DBRESETN_GPIO3                           0x00000113
#define SRST_PRESETN_GPIO4                            0x00000114
#define SRST_DBRESETN_GPIO4                           0x00000115
#define SRST_ARESETN_DECOM                            0x00000116
#define SRST_PRESETN_DECOM                            0x00000117
#define SRST_DRESETN_DECOM                            0x00000118
#define SRST_PRESETN_TOP                              0x00000119
#define SRST_ARESETN_GICADB_GIC2CORE_BUS              0x0000011B
#define SRST_PRESETN_DFT2APB                          0x0000011C
#define SRST_PRESETN_APB2ASB_MST_TOP                  0x0000011D
#define SRST_PRESETN_APB2ASB_MST_CDPHY                0x0000011E
#define SRST_PRESETN_APB2ASB_MST_BOT_RIGHT            0x0000011F

// CRU_SOFTRST_CON18(Offset:0xA48)
#define SRST_PRESETN_APB2ASB_MST_IOC_TOP              0x00000120
#define SRST_PRESETN_APB2ASB_MST_IOC_RIGHT            0x00000121
#define SRST_PRESETN_APB2ASB_MST_CSIPHY               0x00000122
#define SRST_PRESETN_APB2ASB_MST_VCCIO3_5             0x00000123
#define SRST_PRESETN_APB2ASB_MST_VCCIO6               0x00000124
#define SRST_PRESETN_APB2ASB_MST_EMMCIO               0x00000125
#define SRST_ARESETN_SPINLOCK                         0x00000126
#define SRST_PRESETN_OTPC_NS                          0x00000129
#define SRST_RESETN_OTPC_NS                           0x0000012A
#define SRST_RESETN_OTPC_ARB                          0x0000012B

// CRU_SOFTRST_CON19(Offset:0xA4C)
#define SRST_PRESETN_BUSIOC                           0x00000130
#define SRST_PRESETN_PMUCM0_INTMUX                    0x00000134
#define SRST_PRESETN_DDRCM0_INTMUX                    0x00000135

// CRU_SOFTRST_CON20(Offset:0xA50)
#define SRST_PRESETN_DDR_DFICTL_CH0                   0x00000140
#define SRST_PRESETN_DDR_MON_CH0                      0x00000141
#define SRST_PRESETN_DDR_STANDBY_CH0                  0x00000142
#define SRST_PRESETN_DDR_UPCTL_CH0                    0x00000143
#define SRST_TMRESETN_DDR_MON_CH0                     0x00000144
#define SRST_PRESETN_DDR_GRF_CH01                     0x00000145
#define SRST_RESETN_DFI_CH0                           0x00000146
#define SRST_RESETN_SBR_CH0                           0x00000147
#define SRST_RESETN_DDR_UPCTL_CH0                     0x00000148
#define SRST_RESETN_DDR_DFICTL_CH0                    0x00000149
#define SRST_RESETN_DDR_MON_CH0                       0x0000014A
#define SRST_RESETN_DDR_STANDBY_CH0                   0x0000014B
#define SRST_ARESETN_DDR_UPCTL_CH0                    0x0000014C
#define SRST_PRESETN_DDR_DFICTL_CH1                   0x0000014D
#define SRST_PRESETN_DDR_MON_CH1                      0x0000014E
#define SRST_PRESETN_DDR_STANDBY_CH1                  0x0000014F

// CRU_SOFTRST_CON21(Offset:0xA54)
#define SRST_PRESETN_DDR_UPCTL_CH1                    0x00000150
#define SRST_TMRESETN_DDR_MON_CH1                     0x00000151
#define SRST_RESETN_DFI_CH1                           0x00000152
#define SRST_RESETN_SBR_CH1                           0x00000153
#define SRST_RESETN_DDR_UPCTL_CH1                     0x00000154
#define SRST_RESETN_DDR_DFICTL_CH1                    0x00000155
#define SRST_RESETN_DDR_MON_CH1                       0x00000156
#define SRST_RESETN_DDR_STANDBY_CH1                   0x00000157
#define SRST_ARESETN_DDR_UPCTL_CH1                    0x00000158
#define SRST_ARESETN_DDR_DDRSCH0                      0x0000015D
#define SRST_ARESETN_DDR_RS_DDRSCH0                   0x0000015E
#define SRST_ARESETN_DDR_FRS_DDRSCH0                  0x0000015F

// CRU_SOFTRST_CON22(Offset:0xA58)
#define SRST_ARESETN_DDR_SCRAMBLE0                    0x00000160
#define SRST_ARESETN_DDR_FRS_SCRAMBLE0                0x00000161
#define SRST_ARESETN_DDR_DDRSCH1                      0x00000162
#define SRST_ARESETN_DDR_RS_DDRSCH1                   0x00000163
#define SRST_ARESETN_DDR_FRS_DDRSCH1                  0x00000164
#define SRST_ARESETN_DDR_SCRAMBLE1                    0x00000165
#define SRST_ARESETN_DDR_FRS_SCRAMBLE1                0x00000166
#define SRST_PRESETN_DDR_DDRSCH0                      0x00000167
#define SRST_PRESETN_DDR_DDRSCH1                      0x00000168

// CRU_SOFTRST_CON23(Offset:0xA5C)
#define SRST_PRESETN_DDR_DFICTL_CH2                   0x00000170
#define SRST_PRESETN_DDR_MON_CH2                      0x00000171
#define SRST_PRESETN_DDR_STANDBY_CH2                  0x00000172
#define SRST_PRESETN_DDR_UPCTL_CH2                    0x00000173
#define SRST_TMRESETN_DDR_MON_CH2                     0x00000174
#define SRST_PRESETN_DDR_GRF_CH23                     0x00000175
#define SRST_RESETN_DFI_CH2                           0x00000176
#define SRST_RESETN_SBR_CH2                           0x00000177
#define SRST_RESETN_DDR_UPCTL_CH2                     0x00000178
#define SRST_RESETN_DDR_DFICTL_CH2                    0x00000179
#define SRST_RESETN_DDR_MON_CH2                       0x0000017A
#define SRST_RESETN_DDR_STANDBY_CH2                   0x0000017B
#define SRST_ARESETN_DDR_UPCTL_CH2                    0x0000017C
#define SRST_PRESETN_DDR_DFICTL_CH3                   0x0000017D
#define SRST_PRESETN_DDR_MON_CH3                      0x0000017E
#define SRST_PRESETN_DDR_STANDBY_CH3                  0x0000017F

// CRU_SOFTRST_CON24(Offset:0xA60)
#define SRST_PRESETN_DDR_UPCTL_CH3                    0x00000180
#define SRST_TMRESETN_DDR_MON_CH3                     0x00000181
#define SRST_RESETN_DFI_CH3                           0x00000182
#define SRST_RESETN_SBR_CH3                           0x00000183
#define SRST_RESETN_DDR_UPCTL_CH3                     0x00000184
#define SRST_RESETN_DDR_DFICTL_CH3                    0x00000185
#define SRST_RESETN_DDR_MON_CH3                       0x00000186
#define SRST_RESETN_DDR_STANDBY_CH3                   0x00000187
#define SRST_ARESETN_DDR_UPCTL_CH3                    0x00000188
#define SRST_ARESETN_DDR_DDRSCH2                      0x0000018D
#define SRST_ARESETN_DDR_RS_DDRSCH2                   0x0000018E
#define SRST_ARESETN_DDR_FRS_DDRSCH2                  0x0000018F

// CRU_SOFTRST_CON25(Offset:0xA64)
#define SRST_ARESETN_DDR_SCRAMBLE2                    0x00000190
#define SRST_ARESETN_DDR_FRS_SCRAMBLE2                0x00000191
#define SRST_ARESETN_DDR_DDRSCH3                      0x00000192
#define SRST_ARESETN_DDR_RS_DDRSCH3                   0x00000193
#define SRST_ARESETN_DDR_FRS_DDRSCH3                  0x00000194
#define SRST_ARESETN_DDR_SCRAMBLE3                    0x00000195
#define SRST_ARESETN_DDR_FRS_SCRAMBLE3                0x00000196
#define SRST_PRESETN_DDR_DDRSCH2                      0x00000197
#define SRST_PRESETN_DDR_DDRSCH3                      0x00000198

// CRU_SOFTRST_CON26(Offset:0xA68)
#define SRST_RESETN_ISP1                              0x000001A3
#define SRST_RESETN_ISP1_VICAP                        0x000001A4
#define SRST_ARESETN_ISP1_BIU                         0x000001A6
#define SRST_HRESETN_ISP1_BIU                         0x000001A8

// CRU_SOFTRST_CON27(Offset:0xA6C)
#define SRST_ARESETN_RKNN1                            0x000001B0
#define SRST_ARESETN_RKNN1_BIU                        0x000001B1
#define SRST_HRESETN_RKNN1                            0x000001B2
#define SRST_HRESETN_RKNN1_BIU                        0x000001B3

// CRU_SOFTRST_CON28(Offset:0xA70)
#define SRST_ARESETN_RKNN2                            0x000001C0
#define SRST_ARESETN_RKNN2_BIU                        0x000001C1
#define SRST_HRESETN_RKNN2                            0x000001C2
#define SRST_HRESETN_RKNN2_BIU                        0x000001C3

// CRU_SOFTRST_CON29(Offset:0xA74)
#define SRST_ARESETN_RKNN_DSU0                        0x000001D3
#define SRST_PRESETN_NPUTOP_BIU                       0x000001D5
#define SRST_PRESETN_NPU_TIMER                        0x000001D6
#define SRST_RESETN_NPUTIMER0                         0x000001D8
#define SRST_RESETN_NPUTIMER1                         0x000001D9
#define SRST_PRESETN_NPU_WDT                          0x000001DA
#define SRST_TRESETN_NPU_WDT                          0x000001DB
#define SRST_PRESETN_PVTM1                            0x000001DC
#define SRST_PRESETN_NPU_GRF                          0x000001DD
#define SRST_RESETN_PVTM1                             0x000001DE

// CRU_SOFTRST_CON30(Offset:0xA78)
#define SRST_RESETN_NPU_PVTPLL                        0x000001E0
#define SRST_HRESETN_NPU_CM0_BIU                      0x000001E2
#define SRST_FRESETN_NPU_CM0_CORE                     0x000001E3
#define SRST_TRESETN_NPU_CM0_JTAG                     0x000001E4
#define SRST_ARESETN_RKNN0                            0x000001E6
#define SRST_ARESETN_RKNN0_BIU                        0x000001E7
#define SRST_HRESETN_RKNN0                            0x000001E8
#define SRST_HRESETN_RKNN0_BIU                        0x000001E9

// CRU_SOFTRST_CON31(Offset:0xA7C)
#define SRST_HRESETN_NVM_BIU                          0x000001F2
#define SRST_ARESETN_NVM_BIU                          0x000001F3
#define SRST_HRESETN_EMMC                             0x000001F4
#define SRST_ARESETN_EMMC                             0x000001F5
#define SRST_CRESETN_EMMC                             0x000001F6
#define SRST_BRESETN_EMMC                             0x000001F7
#define SRST_TRESETN_EMMC                             0x000001F8
#define SRST_SRESETN_SFC                              0x000001F9
#define SRST_HRESETN_SFC                              0x000001FA
#define SRST_HRESETN_SFC_XIP                          0x000001FB

// CRU_SOFTRST_CON32(Offset:0xA80)
#define SRST_PRESETN_GRF                              0x00000201
#define SRST_PRESETN_DEC_BIU                          0x00000202
#define SRST_PRESETN_PHP_BIU                          0x00000205
#define SRST_ARESETN_PCIE_BRIDGE                      0x00000208
#define SRST_ARESETN_PHP_BIU                          0x00000209
#define SRST_ARESETN_GMAC0                            0x0000020A
#define SRST_ARESETN_GMAC1                            0x0000020B
#define SRST_ARESETN_PCIE_BIU                         0x0000020C
#define SRST_RESETN_PCIE_4L_POWER_UP                  0x0000020D
#define SRST_RESETN_PCIE_2L_POWER_UP                  0x0000020E
#define SRST_RESETN_PCIE_1L0_POWER_UP                 0x0000020F

// CRU_SOFTRST_CON33(Offset:0xA84)
#define SRST_RESETN_PCIE_1L1_POWER_UP                 0x00000210
#define SRST_RESETN_PCIE_1L2_POWER_UP                 0x00000211
#define SRST_PRESETN_PCIE_4L                          0x0000021C
#define SRST_PRESETN_PCIE_2L                          0x0000021D
#define SRST_PRESETN_PCIE_1L0                         0x0000021E
#define SRST_PRESETN_PCIE_1L1                         0x0000021F

// CRU_SOFTRST_CON34(Offset:0xA88)
#define SRST_PRESETN_PCIE_1L2                         0x00000220
#define SRST_ARESETN_PHP_GIC_ITS                      0x00000226
#define SRST_ARESETN_MMU_PCIE                         0x00000227
#define SRST_ARESETN_MMU_PHP                          0x00000228
#define SRST_ARESETN_MMU_BIU                          0x00000229

// CRU_SOFTRST_CON35(Offset:0xA8C)
#define SRST_ARESETN_USB3OTG2                         0x00000237

// CRU_SOFTRST_CON37(Offset:0xA94)
#define SRST_RESETN_PMALIVE0                          0x00000254
#define SRST_RESETN_PMALIVE1                          0x00000255
#define SRST_RESETN_PMALIVE2                          0x00000256
#define SRST_ARESETN_SATA0                            0x00000257
#define SRST_ARESETN_SATA1                            0x00000258
#define SRST_ARESETN_SATA2                            0x00000259
#define SRST_RESETN_RXOOB0                            0x0000025A
#define SRST_RESETN_RXOOB1                            0x0000025B
#define SRST_RESETN_RXOOB2                            0x0000025C
#define SRST_RESETN_ASIC0                             0x0000025D
#define SRST_RESETN_ASIC1                             0x0000025E
#define SRST_RESETN_ASIC2                             0x0000025F

// CRU_SOFTRST_CON40(Offset:0xAA0)
#define SRST_ARESETN_RKVDEC_CCU                       0x00000282
#define SRST_HRESETN_RKVDEC0                          0x00000283
#define SRST_ARESETN_RKVDEC0                          0x00000284
#define SRST_HRESETN_RKVDEC0_BIU                      0x00000285
#define SRST_ARESETN_RKVDEC0_BIU                      0x00000286
#define SRST_RESETN_RKVDEC0_CA                        0x00000287
#define SRST_RESETN_RKVDEC0_HEVC_CA                   0x00000288
#define SRST_RESETN_RKVDEC0_CORE                      0x00000289

// CRU_SOFTRST_CON41(Offset:0xAA4)
#define SRST_HRESETN_RKVDEC1                          0x00000292
#define SRST_ARESETN_RKVDEC1                          0x00000293
#define SRST_HRESETN_RKVDEC1_BIU                      0x00000294
#define SRST_ARESETN_RKVDEC1_BIU                      0x00000295
#define SRST_RESETN_RKVDEC1_CA                        0x00000296
#define SRST_RESETN_RKVDEC1_HEVC_CA                   0x00000297
#define SRST_RESETN_RKVDEC1_CORE                      0x00000298

// CRU_SOFTRST_CON42(Offset:0xAA8)
#define SRST_ARESETN_USB_BIU                          0x000002A2
#define SRST_HRESETN_USB_BIU                          0x000002A3
#define SRST_ARESETN_USB3OTG0                         0x000002A4
#define SRST_ARESETN_USB3OTG1                         0x000002A7
#define SRST_HRESETN_HOST0                            0x000002AA
#define SRST_HRESETN_HOST_ARB0                        0x000002AB
#define SRST_HRESETN_HOST1                            0x000002AC
#define SRST_HRESETN_HOST_ARB1                        0x000002AD
#define SRST_ARESETN_USB_GRF                          0x000002AE
#define SRST_CRESETN_USB2P0_HOST0                     0x000002AF

// CRU_SOFTRST_CON43(Offset:0xAAC)
#define SRST_CRESETN_USB2P0_HOST1                     0x000002B0
#define SRST_RESETN_HOST_UTMI0                        0x000002B1
#define SRST_RESETN_HOST_UTMI1                        0x000002B2

// CRU_SOFTRST_CON44(Offset:0xAB0)
#define SRST_ARESETN_VDPU_BIU                         0x000002C4
#define SRST_ARESETN_VDPU_LOW_BIU                     0x000002C5
#define SRST_HRESETN_VDPU_BIU                         0x000002C6
#define SRST_ARESETN_JPEG_DECODER_BIU                 0x000002C7
#define SRST_ARESETN_VPU                              0x000002C8
#define SRST_HRESETN_VPU                              0x000002C9
#define SRST_ARESETN_JPEG_ENCODER0                    0x000002CA
#define SRST_HRESETN_JPEG_ENCODER0                    0x000002CB
#define SRST_ARESETN_JPEG_ENCODER1                    0x000002CC
#define SRST_HRESETN_JPEG_ENCODER1                    0x000002CD
#define SRST_ARESETN_JPEG_ENCODER2                    0x000002CE
#define SRST_HRESETN_JPEG_ENCODER2                    0x000002CF

// CRU_SOFTRST_CON45(Offset:0xAB4)
#define SRST_ARESETN_JPEG_ENCODER3                    0x000002D0
#define SRST_HRESETN_JPEG_ENCODER3                    0x000002D1
#define SRST_ARESETN_JPEG_DECODER                     0x000002D2
#define SRST_HRESETN_JPEG_DECODER                     0x000002D3
#define SRST_HRESETN_IEP2P0                           0x000002D4
#define SRST_ARESETN_IEP2P0                           0x000002D5
#define SRST_RESETN_IEP2P0_CORE                       0x000002D6
#define SRST_HRESETN_RGA2                             0x000002D7
#define SRST_ARESETN_RGA2                             0x000002D8
#define SRST_RESETN_RGA2_CORE                         0x000002D9
#define SRST_HRESETN_RGA3_0                           0x000002DA
#define SRST_ARESETN_RGA3_0                           0x000002DB
#define SRST_RESETN_RGA3_0_CORE                       0x000002DC

// CRU_SOFTRST_CON47(Offset:0xABC)
#define SRST_HRESETN_RKVENC0_BIU                      0x000002F2
#define SRST_ARESETN_RKVENC0_BIU                      0x000002F3
#define SRST_HRESETN_RKVENC0                          0x000002F4
#define SRST_ARESETN_RKVENC0                          0x000002F5
#define SRST_RESETN_RKVENC0_CORE                      0x000002F6

// CRU_SOFTRST_CON48(Offset:0xAC0)
#define SRST_HRESETN_RKVENC1_BIU                      0x00000302
#define SRST_ARESETN_RKVENC1_BIU                      0x00000303
#define SRST_HRESETN_RKVENC1                          0x00000304
#define SRST_ARESETN_RKVENC1                          0x00000305
#define SRST_RESETN_RKVENC1_CORE                      0x00000306

// CRU_SOFTRST_CON49(Offset:0xAC4)
#define SRST_ARESETN_VI_BIU                           0x00000313
#define SRST_HRESETN_VI_BIU                           0x00000314
#define SRST_PRESETN_VI_BIU                           0x00000315
#define SRST_DRESETN_VICAP                            0x00000316
#define SRST_ARESETN_VICAP                            0x00000317
#define SRST_HRESETN_VICAP                            0x00000318
#define SRST_RESETN_ISP0                              0x0000031A
#define SRST_RESETN_ISP0_VICAP                        0x0000031B

// CRU_SOFTRST_CON50(Offset:0xAC8)
#define SRST_RESETN_FISHEYE0                          0x00000320
#define SRST_RESETN_FISHEYE1                          0x00000323
#define SRST_PRESETN_CSI_HOST_0                       0x00000324
#define SRST_PRESETN_CSI_HOST_1                       0x00000325
#define SRST_PRESETN_CSI_HOST_2                       0x00000326
#define SRST_PRESETN_CSI_HOST_3                       0x00000327
#define SRST_PRESETN_CSI_HOST_4                       0x00000328
#define SRST_PRESETN_CSI_HOST_5                       0x00000329

// CRU_SOFTRST_CON51(Offset:0xACC)
#define SRST_RESETN_CSIHOST0_VICAP                    0x00000334
#define SRST_RESETN_CSIHOST1_VICAP                    0x00000335
#define SRST_RESETN_CSIHOST2_VICAP                    0x00000336
#define SRST_RESETN_CSIHOST3_VICAP                    0x00000337
#define SRST_RESETN_CSIHOST4_VICAP                    0x00000338
#define SRST_RESETN_CSIHOST5_VICAP                    0x00000339
#define SRST_RESETN_CIFIN                             0x0000033D

// CRU_SOFTRST_CON52(Offset:0xAD0)
#define SRST_ARESETN_VOP_BIU                          0x00000344
#define SRST_ARESETN_VOP_LOW_BIU                      0x00000345
#define SRST_HRESETN_VOP_BIU                          0x00000346
#define SRST_PRESETN_VOP_BIU                          0x00000347
#define SRST_HRESETN_VOP                              0x00000348
#define SRST_ARESETN_VOP                              0x00000349
#define SRST_DRESETN_VOP0                             0x0000034D
#define SRST_DRESETN_VOP2HDMI_BRIDGE0                 0x0000034E
#define SRST_DRESETN_VOP2HDMI_BRIDGE1                 0x0000034F

// CRU_SOFTRST_CON53(Offset:0xAD4)
#define SRST_DRESETN_VOP1                             0x00000350
#define SRST_DRESETN_VOP2                             0x00000351
#define SRST_DRESETN_VOP3                             0x00000352
#define SRST_PRESETN_VOPGRF                           0x00000353
#define SRST_PRESETN_DSIHOST0                         0x00000354
#define SRST_PRESETN_DSIHOST1                         0x00000355
#define SRST_RESETN_DSIHOST0                          0x00000356
#define SRST_RESETN_DSIHOST1                          0x00000357
#define SRST_RESETN_VOP_PMU                           0x00000358
#define SRST_PRESETN_VOP_CHANNEL_BIU                  0x00000359

// CRU_SOFTRST_CON55(Offset:0xADC)
#define SRST_HRESETN_VO0_BIU                          0x00000375
#define SRST_HRESETN_VO0_S_BIU                        0x00000376
#define SRST_PRESETN_VO0_BIU                          0x00000377
#define SRST_PRESETN_VO0_S_BIU                        0x00000378
#define SRST_ARESETN_HDCP0_BIU                        0x00000379
#define SRST_PRESETN_VO0GRF                           0x0000037A
#define SRST_HRESETN_HDCP_KEY0                        0x0000037B
#define SRST_ARESETN_HDCP0                            0x0000037C
#define SRST_HRESETN_HDCP0                            0x0000037D
#define SRST_RESETN_HDCP0                             0x0000037F

// CRU_SOFTRST_CON56(Offset:0xAE0)
#define SRST_PRESETN_TRNG0                            0x00000381
#define SRST_RESETN_DP0                               0x00000388
#define SRST_RESETN_DP1                               0x00000389
#define SRST_HRESETN_I2S4_8CH                         0x0000038A
#define SRST_MRESETN_I2S4_8CH_TX                      0x0000038D
#define SRST_HRESETN_I2S8_8CH                         0x0000038E

// CRU_SOFTRST_CON57(Offset:0xAE4)
#define SRST_MRESETN_I2S8_8CH_TX                      0x00000391
#define SRST_HRESETN_SPDIF2_DP0                       0x00000392
#define SRST_MRESETN_SPDIF2_DP0                       0x00000396
#define SRST_HRESETN_SPDIF5_DP1                       0x00000397
#define SRST_MRESETN_SPDIF5_DP1                       0x0000039B

// CRU_SOFTRST_CON59(Offset:0xAEC)
#define SRST_ARESETN_HDCP1_BIU                        0x000003B6
#define SRST_ARESETN_VO1_BIU                          0x000003B8
#define SRST_HRESETN_VOP1_BIU                         0x000003B9
#define SRST_HRESETN_VOP1_S_BIU                       0x000003BA
#define SRST_PRESETN_VOP1_BIU                         0x000003BB
#define SRST_PRESETN_VO1GRF                           0x000003BC
#define SRST_PRESETN_VO1_S_BIU                        0x000003BD

// CRU_SOFTRST_CON60(Offset:0xAF0)
#define SRST_HRESETN_I2S7_8CH                         0x000003C0
#define SRST_MRESETN_I2S7_8CH_RX                      0x000003C3
#define SRST_HRESETN_HDCP_KEY1                        0x000003C4
#define SRST_ARESETN_HDCP1                            0x000003C5
#define SRST_HRESETN_HDCP1                            0x000003C6
#define SRST_RESETN_HDCP1                             0x000003C8
#define SRST_PRESETN_TRNG1                            0x000003CA
#define SRST_PRESETN_HDMITX0                          0x000003CB

// CRU_SOFTRST_CON61(Offset:0xAF4)
#define SRST_RESETN_HDMITX0_REF                       0x000003D0
#define SRST_PRESETN_HDMITX1                          0x000003D2
#define SRST_RESETN_HDMITX1_REF                       0x000003D7
#define SRST_ARESETN_HDMIRX                           0x000003D9
#define SRST_PRESETN_HDMIRX                           0x000003DA
#define SRST_RESETN_HDMIRX_REF                        0x000003DB

// CRU_SOFTRST_CON62(Offset:0xAF8)
#define SRST_PRESETN_EDP0                             0x000003E0
#define SRST_RESETN_EDP0_24M                          0x000003E1
#define SRST_PRESETN_EDP1                             0x000003E3
#define SRST_RESETN_EDP1_24M                          0x000003E4
#define SRST_MRESETN_I2S5_8CH_TX                      0x000003E8
#define SRST_HRESETN_I2S5_8CH                         0x000003EC
#define SRST_MRESETN_I2S6_8CH_TX                      0x000003EF

// CRU_SOFTRST_CON63(Offset:0xAFC)
#define SRST_MRESETN_I2S6_8CH_RX                      0x000003F2
#define SRST_HRESETN_I2S6_8CH                         0x000003F3
#define SRST_HRESETN_SPDIF3                           0x000003F4
#define SRST_MRESETN_SPDIF3                           0x000003F7
#define SRST_HRESETN_SPDIF4                           0x000003F8
#define SRST_MRESETN_SPDIF4                           0x000003FB
#define SRST_HRESETN_SPDIFRX0                         0x000003FC
#define SRST_MRESETN_SPDIFRX0                         0x000003FD
#define SRST_HRESETN_SPDIFRX1                         0x000003FE
#define SRST_MRESETN_SPDIFRX1                         0x000003FF

// CRU_SOFTRST_CON64(Offset:0xB00)
#define SRST_HRESETN_SPDIFRX2                         0x00000400
#define SRST_MRESETN_SPDIFRX2                         0x00000401
#define SRST_RESETN_LINKSYM_HDMITXPHY0                0x0000040C
#define SRST_RESETN_LINKSYM_HDMITXPHY1                0x0000040D
#define SRST_RESETN_VO1_BRIDGE0                       0x0000040E
#define SRST_RESETN_VO1_BRIDGE1                       0x0000040F

// CRU_SOFTRST_CON65(Offset:0xB04)
#define SRST_HRESETN_I2S9_8CH                         0x00000410
#define SRST_MRESETN_I2S9_8CH_RX                      0x00000413
#define SRST_HRESETN_I2S10_8CH                        0x00000414
#define SRST_MRESETN_I2S10_8CH_RX                     0x00000417
#define SRST_PRESETN_S_HDMIRX                         0x00000418

// CRU_SOFTRST_CON66(Offset:0xB08)
#define SRST_RESETN_GPU                               0x00000424
#define SRST_SYSRESETN_GPU                            0x00000425
#define SRST_ARESETN_S_GPU_BIU                        0x00000428
#define SRST_ARESETN_M0_GPU_BIU                       0x00000429
#define SRST_ARESETN_M1_GPU_BIU                       0x0000042A
#define SRST_ARESETN_M2_GPU_BIU                       0x0000042B
#define SRST_ARESETN_M3_GPU_BIU                       0x0000042C
#define SRST_PRESETN_GPU_BIU                          0x0000042E
#define SRST_PRESETN_PVTM2                            0x0000042F

// CRU_SOFTRST_CON67(Offset:0xB0C)
#define SRST_RESETN_PVTM2                             0x00000430
#define SRST_PRESETN_GPU_GRF                          0x00000432
#define SRST_RESETN_GPU_PVTPLL                        0x00000433
#define SRST_PORESETN_GPU_JTAG                        0x00000434

// CRU_SOFTRST_CON68(Offset:0xB10)
#define SRST_ARESETN_AV1_BIU                          0x00000441
#define SRST_ARESETN_AV1                              0x00000442
#define SRST_PRESETN_AV1_BIU                          0x00000444
#define SRST_PRESETN_AV1                              0x00000445

// CRU_SOFTRST_CON69(Offset:0xB14)
#define SRST_ARESETN_DDR_BIU                          0x00000454
#define SRST_ARESETN_DMA2DDR                          0x00000455
#define SRST_ARESETN_DDR_SHAREMEM                     0x00000456
#define SRST_ARESETN_DDR_SHAREMEM_BIU                 0x00000457
#define SRST_ARESETN_CENTER_S200_BIU                  0x0000045A
#define SRST_ARESETN_CENTER_S400_BIU                  0x0000045B
#define SRST_HRESETN_AHB2APB                          0x0000045C
#define SRST_HRESETN_CENTER_BIU                       0x0000045D
#define SRST_FRESETN_DDR_CM0_CORE                     0x0000045E

// CRU_SOFTRST_CON70(Offset:0xB18)
#define SRST_RESETN_DDR_TIMER0                        0x00000460
#define SRST_RESETN_DDR_TIMER1                        0x00000461
#define SRST_TRESETN_WDT_DDR                          0x00000462
#define SRST_TRESETN_DDR_CM0_JTAG                     0x00000463
#define SRST_PRESETN_CENTER_GRF                       0x00000465
#define SRST_PRESETN_AHB2APB                          0x00000466
#define SRST_PRESETN_WDT                              0x00000467
#define SRST_PRESETN_TIMER                            0x00000468
#define SRST_PRESETN_DMA2DDR                          0x00000469
#define SRST_PRESETN_SHAREMEM                         0x0000046A
#define SRST_PRESETN_CENTER_BIU                       0x0000046B
#define SRST_PRESETN_CENTER_CHANNEL_BIU               0x0000046C

// CRU_SOFTRST_CON72(Offset:0xB20)
#define SRST_PRESETN_USBDPGRF0                        0x00000481
#define SRST_PRESETN_USBDPPHY0                        0x00000482
#define SRST_PRESETN_USBDPGRF1                        0x00000483
#define SRST_PRESETN_USBDPPHY1                        0x00000484
#define SRST_PRESETN_HDPTX0                           0x00000485
#define SRST_PRESETN_HDPTX1                           0x00000486
#define SRST_PRESETN_APB2ASB_SLV_BOT_RIGHT            0x00000487
#define SRST_PRESETN_USB2PHY_U3_0_GRF0                0x00000488
#define SRST_PRESETN_USB2PHY_U3_1_GRF0                0x00000489
#define SRST_PRESETN_USB2PHY_U2_0_GRF0                0x0000048A
#define SRST_PRESETN_USB2PHY_U2_1_GRF0                0x0000048B

// CRU_SOFTRST_CON73(Offset:0xB24)
#define SRST_RESETN_HDMIHDP0                          0x0000049C
#define SRST_RESETN_HDMIHDP1                          0x0000049D

// CRU_SOFTRST_CON74(Offset:0xB28)
#define SRST_ARESETN_VO1USB_TOP_BIU                   0x000004A1
#define SRST_HRESETN_VO1USB_TOP_BIU                   0x000004A3

// CRU_SOFTRST_CON75(Offset:0xB2C)
#define SRST_HRESETN_SDIO_BIU                         0x000004B1
#define SRST_HRESETN_SDIO                             0x000004B2
#define SRST_RESETN_SDIO                              0x000004B3

// CRU_SOFTRST_CON76(Offset:0xB30)
#define SRST_HRESETN_RGA3_BIU                         0x000004C2
#define SRST_ARESETN_RGA3_BIU                         0x000004C3
#define SRST_HRESETN_RGA3_1                           0x000004C4
#define SRST_ARESETN_RGA3_1                           0x000004C5
#define SRST_RESETN_RGA3_1_CORE                       0x000004C6

// CRU_SOFTRST_CON77(Offset:0xB34)
#define SRST_RESETN_REF_PIPE_PHY0                     0x000004D6
#define SRST_RESETN_REF_PIPE_PHY1                     0x000004D7
#define SRST_RESETN_REF_PIPE_PHY2                     0x000004D8

// CRU_GATE_CON00(Offset:0x800)
#define CLK_MATRIX_50M_SRC_GATE                  0x00000000
#define CLK_MATRIX_100M_SRC_GATE                 0x00000001
#define CLK_MATRIX_150M_SRC_GATE                 0x00000002
#define CLK_MATRIX_200M_SRC_GATE                 0x00000003
#define CLK_MATRIX_250M_SRC_GATE                 0x00000004
#define CLK_MATRIX_300M_SRC_GATE                 0x00000005
#define CLK_MATRIX_350M_SRC_GATE                 0x00000006
#define CLK_MATRIX_400M_SRC_GATE                 0x00000007
#define CLK_MATRIX_450M_SRC_GATE                 0x00000008
#define CLK_MATRIX_500M_SRC_GATE                 0x00000009
#define CLK_MATRIX_600M_SRC_GATE                 0x0000000A
#define CLK_MATRIX_650M_SRC_GATE                 0x0000000B
#define CLK_MATRIX_700M_SRC_GATE                 0x0000000C
#define CLK_MATRIX_800M_SRC_GATE                 0x0000000D
#define CLK_MATRIX_1000M_SRC_GATE                0x0000000E
#define CLK_MATRIX_1200M_SRC_GATE                0x0000000F

// CRU_GATE_CON01(Offset:0x804)
#define ACLK_TOP_ROOT_GATE                       0x00000010
#define PCLK_TOP_ROOT_GATE                       0x00000011
#define ACLK_LOW_TOP_ROOT_GATE                   0x00000012
#define ACLK_TOP_BIU_GATE                        0x00000013
#define PCLK_TOP_BIU_GATE                        0x00000014
#define PCLK_CSIPHY0_GATE                        0x00000016
#define PCLK_CSIPHY1_GATE                        0x00000018
#define ACLK_TOP_M300_ROOT_GATE                  0x0000001A
#define ACLK_TOP_M500_ROOT_GATE                  0x0000001B
#define ACLK_TOP_M400_ROOT_GATE                  0x0000001C
#define ACLK_TOP_S200_ROOT_GATE                  0x0000001D
#define ACLK_TOP_S400_ROOT_GATE                  0x0000001E
#define ACLK_TOP_M500_BIU_GATE                   0x0000001F

// CRU_GATE_CON02(Offset:0x808)
#define ACLK_TOP_M400_BIU_GATE                   0x00000020
#define ACLK_TOP_S200_BIU_GATE                   0x00000021
#define ACLK_TOP_S400_BIU_GATE                   0x00000022
#define ACLK_TOP_M300_BIU_GATE                   0x00000023
#define CLK_TESTOUT_TOP_GATE                     0x00000024
#define CLK_TESTOUT_GRP0_GATE                    0x00000026
#define CLK_USBDP_COMBO_PHY0_IMMORTAL_GATE       0x00000028
#define CLK_USBDP_COMBO_PHY1_IMMORTAL_GATE       0x0000002F

// CRU_GATE_CON03(Offset:0x80C)
#define PCLK_MIPI_DCPHY0_GATE                    0x0000003E
#define PCLK_MIPI_DCPHY0_GRF_GATE                0x0000003F

// CRU_GATE_CON04(Offset:0x810)
#define PCLK_MIPI_DCPHY1_GATE                    0x00000043
#define PCLK_MIPI_DCPHY1_GRF_GATE                0x00000044
#define PCLK_APB2ASB_SLV_CDPHY_GATE              0x00000045
#define PCLK_APB2ASB_SLV_CSIPHY_GATE             0x00000046
#define PCLK_APB2ASB_SLV_VCCIO3_5_GATE           0x00000047
#define PCLK_APB2ASB_SLV_VCCIO6_GATE             0x00000048
#define PCLK_APB2ASB_SLV_EMMCIO_GATE             0x00000049
#define PCLK_APB2ASB_SLV_IOC_TOP_GATE            0x0000004A
#define PCLK_APB2ASB_SLV_IOC_RIGHT_GATE          0x0000004B

// CRU_GATE_CON05(Offset:0x814)
#define PCLK_CRU_GATE                            0x00000050
#define MCLK_GMAC0_OUT_GATE                      0x00000053
#define REFCLKO25M_ETH0_OUT_GATE                 0x00000054
#define REFCLKO25M_ETH1_OUT_GATE                 0x00000055
#define CLK_CIFOUT_OUT_GATE                      0x00000056
#define ACLK_CHANNEL_SECURE2VO1USB_GATE          0x00000057
#define ACLK_CHANNEL_SECURE2CENTER_GATE          0x00000058
#define CLK_MIPI_CAMERAOUT_M0_GATE               0x00000059
#define CLK_MIPI_CAMERAOUT_M1_GATE               0x0000005A
#define CLK_MIPI_CAMERAOUT_M2_GATE               0x0000005B
#define CLK_MIPI_CAMERAOUT_M3_GATE               0x0000005C
#define CLK_MIPI_CAMERAOUT_M4_GATE               0x0000005D
#define HCLK_CHANNEL_SECURE2VO1USB_GATE          0x0000005E
#define HCLK_CHANNEL_SECURE2CENTER_GATE          0x0000005F

// CRU_GATE_CON06(Offset:0x818)
#define PCLK_CHANNEL_SECURE2VO1USB_GATE          0x00000060
#define PCLK_CHANNEL_SECURE2CENTER_GATE          0x00000061

// CRU_GATE_CON07(Offset:0x81C)
#define HCLK_AUDIO_ROOT_GATE                     0x00000070
#define PCLK_AUDIO_ROOT_GATE                     0x00000071
#define HCLK_AUDIO_BIU_GATE                      0x00000072
#define PCLK_AUDIO_BIU_GATE                      0x00000073
#define HCLK_I2S0_8CH_GATE                       0x00000074
#define CLK_I2S0_8CH_TX_GATE                     0x00000075
#define CLK_I2S0_8CH_FRAC_TX_GATE                0x00000076
#define MCLK_I2S0_8CH_TX_GATE                    0x00000077
#define CLK_I2S0_8CH_RX_GATE                     0x00000078
#define CLK_I2S0_8CH_FRAC_RX_GATE                0x00000079
#define MCLK_I2S0_8CH_RX_GATE                    0x0000007A
#define PCLK_ACDCDIG_GATE                        0x0000007B
#define HCLK_I2S2_2CH_GATE                       0x0000007C
#define HCLK_I2S3_2CH_GATE                       0x0000007D
#define CLK_I2S2_2CH_GATE                        0x0000007E
#define CLK_I2S2_2CH_FRAC_GATE                   0x0000007F

// CRU_GATE_CON08(Offset:0x820)
#define MCLK_I2S2_2CH_GATE                       0x00000080
#define CLK_I2S3_2CH_GATE                        0x00000081
#define CLK_I2S3_2CH_FRAC_GATE                   0x00000082
#define MCLK_I2S3_2CH_GATE                       0x00000083
#define CLK_DAC_ACDCDIG_GATE                     0x00000084
#define HCLK_SPDIF0_GATE                         0x0000008E
#define CLK_SPDIF0_GATE                          0x0000008F

// CRU_GATE_CON09(Offset:0x824)
#define CLK_SPDIF0_FRAC_GATE                     0x00000090
#define MCLK_SPDIF0_GATE                         0x00000091
#define HCLK_SPDIF1_GATE                         0x00000092
#define CLK_SPDIF1_GATE                          0x00000093
#define CLK_SPDIF1_FRAC_GATE                     0x00000094
#define MCLK_SPDIF1_GATE                         0x00000095
#define HCLK_PDM1_GATE                           0x00000096
#define MCLK_PDM1_GATE                           0x00000097

// CRU_GATE_CON10(Offset:0x828)
#define ACLK_BUS_ROOT_GATE                       0x000000A0
#define ACLK_BUS_BIU_GATE                        0x000000A1
#define PCLK_BUS_BIU_GATE                        0x000000A2
#define ACLK_GIC_GATE                            0x000000A3
#define ACLK_DMAC0_GATE                          0x000000A5
#define ACLK_DMAC1_GATE                          0x000000A6
#define ACLK_DMAC2_GATE                          0x000000A7
#define PCLK_I2C1_GATE                           0x000000A8
#define PCLK_I2C2_GATE                           0x000000A9
#define PCLK_I2C3_GATE                           0x000000AA
#define PCLK_I2C4_GATE                           0x000000AB
#define PCLK_I2C5_GATE                           0x000000AC
#define PCLK_I2C6_GATE                           0x000000AD
#define PCLK_I2C7_GATE                           0x000000AE
#define PCLK_I2C8_GATE                           0x000000AF

// CRU_GATE_CON11(Offset:0x82C)
#define CLK_I2C1_GATE                            0x000000B0
#define CLK_I2C2_GATE                            0x000000B1
#define CLK_I2C3_GATE                            0x000000B2
#define CLK_I2C4_GATE                            0x000000B3
#define CLK_I2C5_GATE                            0x000000B4
#define CLK_I2C6_GATE                            0x000000B5
#define CLK_I2C7_GATE                            0x000000B6
#define CLK_I2C8_GATE                            0x000000B7
#define PCLK_CAN0_GATE                           0x000000B8
#define CLK_CAN0_GATE                            0x000000B9
#define PCLK_CAN1_GATE                           0x000000BA
#define CLK_CAN1_GATE                            0x000000BB
#define PCLK_CAN2_GATE                           0x000000BC
#define CLK_CAN2_GATE                            0x000000BD
#define PCLK_SARADC_GATE                         0x000000BE
#define CLK_SARADC_GATE                          0x000000BF

// CRU_GATE_CON12(Offset:0x830)
#define PCLK_TSADC_GATE                          0x000000C0
#define CLK_TSADC_GATE                           0x000000C1
#define PCLK_UART1_GATE                          0x000000C2
#define PCLK_UART2_GATE                          0x000000C3
#define PCLK_UART3_GATE                          0x000000C4
#define PCLK_UART4_GATE                          0x000000C5
#define PCLK_UART5_GATE                          0x000000C6
#define PCLK_UART6_GATE                          0x000000C7
#define PCLK_UART7_GATE                          0x000000C8
#define PCLK_UART8_GATE                          0x000000C9
#define PCLK_UART9_GATE                          0x000000CA
#define CLK_UART1_GATE                           0x000000CB
#define CLK_UART1_FRAC_GATE                      0x000000CC
#define SCLK_UART1_GATE                          0x000000CD
#define CLK_UART2_GATE                           0x000000CE
#define CLK_UART2_FRAC_GATE                      0x000000CF

// CRU_GATE_CON13(Offset:0x834)
#define SCLK_UART2_GATE                          0x000000D0
#define CLK_UART3_GATE                           0x000000D1
#define CLK_UART3_FRAC_GATE                      0x000000D2
#define SCLK_UART3_GATE                          0x000000D3
#define CLK_UART4_GATE                           0x000000D4
#define CLK_UART4_FRAC_GATE                      0x000000D5
#define SCLK_UART4_GATE                          0x000000D6
#define CLK_UART5_GATE                           0x000000D7
#define CLK_UART5_FRAC_GATE                      0x000000D8
#define SCLK_UART5_GATE                          0x000000D9
#define CLK_UART6_GATE                           0x000000DA
#define CLK_UART6_FRAC_GATE                      0x000000DB
#define SCLK_UART6_GATE                          0x000000DC
#define CLK_UART7_GATE                           0x000000DD
#define CLK_UART7_FRAC_GATE                      0x000000DE
#define SCLK_UART7_GATE                          0x000000DF

// CRU_GATE_CON14(Offset:0x838)
#define CLK_UART8_GATE                           0x000000E0
#define CLK_UART8_FRAC_GATE                      0x000000E1
#define SCLK_UART8_GATE                          0x000000E2
#define CLK_UART9_GATE                           0x000000E3
#define CLK_UART9_FRAC_GATE                      0x000000E4
#define SCLK_UART9_GATE                          0x000000E5
#define PCLK_SPI0_GATE                           0x000000E6
#define PCLK_SPI1_GATE                           0x000000E7
#define PCLK_SPI2_GATE                           0x000000E8
#define PCLK_SPI3_GATE                           0x000000E9
#define PCLK_SPI4_GATE                           0x000000EA
#define CLK_SPI0_GATE                            0x000000EB
#define CLK_SPI1_GATE                            0x000000EC
#define CLK_SPI2_GATE                            0x000000ED
#define CLK_SPI3_GATE                            0x000000EE
#define CLK_SPI4_GATE                            0x000000EF

// CRU_GATE_CON15(Offset:0x83C)
#define PCLK_WDT0_GATE                           0x000000F0
#define TCLK_WDT0_GATE                           0x000000F1
#define PCLK_SYS_GRF_GATE                        0x000000F2
#define PCLK_PWM1_GATE                           0x000000F3
#define CLK_PWM1_GATE                            0x000000F4
#define CLK_PWM1_CAPTURE_GATE                    0x000000F5
#define PCLK_PWM2_GATE                           0x000000F6
#define CLK_PWM2_GATE                            0x000000F7
#define CLK_PWM2_CAPTURE_GATE                    0x000000F8
#define PCLK_PWM3_GATE                           0x000000F9
#define CLK_PWM3_GATE                            0x000000FA
#define CLK_PWM3_CAPTURE_GATE                    0x000000FB
#define PCLK_BUSTIMER0_GATE                      0x000000FC
#define PCLK_BUSTIMER1_GATE                      0x000000FD
#define CLK_BUSTIMER_ROOT_GATE                   0x000000FE
#define CLK_BUSTIMER0_GATE                       0x000000FF

// CRU_GATE_CON16(Offset:0x840)
#define CLK_BUSTIMER1_GATE                       0x00000100
#define CLK_BUSTIMER2_GATE                       0x00000101
#define CLK_BUSTIMER3_GATE                       0x00000102
#define CLK_BUSTIMER4_GATE                       0x00000103
#define CLK_BUSTIMER5_GATE                       0x00000104
#define CLK_BUSTIMER6_GATE                       0x00000105
#define CLK_BUSTIMER7_GATE                       0x00000106
#define CLK_BUSTIMER8_GATE                       0x00000107
#define CLK_BUSTIMER9_GATE                       0x00000108
#define CLK_BUSTIMER10_GATE                      0x00000109
#define CLK_BUSTIMER11_GATE                      0x0000010A
#define PCLK_MAILBOX0_GATE                       0x0000010B
#define PCLK_MAILBOX1_GATE                       0x0000010C
#define PCLK_MAILBOX2_GATE                       0x0000010D
#define PCLK_GPIO1_GATE                          0x0000010E
#define DBCLK_GPIO1_GATE                         0x0000010F

// CRU_GATE_CON17(Offset:0x844)
#define PCLK_GPIO2_GATE                          0x00000110
#define DBCLK_GPIO2_GATE                         0x00000111
#define PCLK_GPIO3_GATE                          0x00000112
#define DBCLK_GPIO3_GATE                         0x00000113
#define PCLK_GPIO4_GATE                          0x00000114
#define DBCLK_GPIO4_GATE                         0x00000115
#define ACLK_DECOM_GATE                          0x00000116
#define PCLK_DECOM_GATE                          0x00000117
#define DCLK_DECOM_GATE                          0x00000118
#define PCLK_TOP_GATE                            0x00000119
#define ACLK_GICADB_GIC2CORE_BUS_GATE            0x0000011B
#define PCLK_DFT2APB_GATE                        0x0000011C
#define PCLK_APB2ASB_MST_TOP_GATE                0x0000011D
#define PCLK_APB2ASB_MST_CDPHY_GATE              0x0000011E
#define PCLK_APB2ASB_MST_BOT_RIGHT_GATE          0x0000011F

// CRU_GATE_CON18(Offset:0x848)
#define PCLK_APB2ASB_MST_IOC_TOP_GATE            0x00000120
#define PCLK_APB2ASB_MST_IOC_RIGHT_GATE          0x00000121
#define PCLK_APB2ASB_MST_CSIPHY_GATE             0x00000122
#define PCLK_APB2ASB_MST_VCCIO3_5_GATE           0x00000123
#define PCLK_APB2ASB_MST_VCCIO6_GATE             0x00000124
#define PCLK_APB2ASB_MST_EMMCIO_GATE             0x00000125
#define ACLK_SPINLOCK_GATE                       0x00000126
#define PCLK_OTPC_NS_GATE                        0x00000129
#define CLK_OTPC_NS_GATE                         0x0000012A
#define CLK_OTPC_ARB_GATE                        0x0000012B
#define CLK_OTPC_AUTO_RD_GATE                    0x0000012C
#define CLK_OTP_PHY_GATE                         0x0000012D

// CRU_GATE_CON19(Offset:0x84C)
#define PCLK_BUSIOC_GATE                         0x00000130
#define CLK_BISRINTF_PLLSRC_GATE                 0x00000131
#define CLK_BISRINTF_GATE                        0x00000132
#define PCLK_PMU2_GATE                           0x00000133
#define PCLK_PMUCM0_INTMUX_GATE                  0x00000134
#define PCLK_DDRCM0_INTMUX_GATE                  0x00000135

// CRU_GATE_CON20(Offset:0x850)
#define PCLK_DDR_DFICTL_CH0_GATE                 0x00000140
#define PCLK_DDR_MON_CH0_GATE                    0x00000141
#define PCLK_DDR_STANDBY_CH0_GATE                0x00000142
#define PCLK_DDR_UPCTL_CH0_GATE                  0x00000143
#define TMCLK_DDR_MON_CH0_GATE                   0x00000144
#define PCLK_DDR_GRF_CH01_GATE                   0x00000145
#define CLK_DFI_CH0_GATE                         0x00000146
#define CLK_SBR_CH0_GATE                         0x00000147
#define CLK_DDR_UPCTL_CH0_GATE                   0x00000148
#define CLK_DDR_DFICTL_CH0_GATE                  0x00000149
#define CLK_DDR_MON_CH0_GATE                     0x0000014A
#define CLK_DDR_STANDBY_CH0_GATE                 0x0000014B
#define ACLK_DDR_UPCTL_CH0_GATE                  0x0000014C
#define PCLK_DDR_DFICTL_CH1_GATE                 0x0000014D
#define PCLK_DDR_MON_CH1_GATE                    0x0000014E
#define PCLK_DDR_STANDBY_CH1_GATE                0x0000014F

// CRU_GATE_CON21(Offset:0x854)
#define PCLK_DDR_UPCTL_CH1_GATE                  0x00000150
#define TMCLK_DDR_MON_CH1_GATE                   0x00000151
#define CLK_DFI_CH1_GATE                         0x00000152
#define CLK_SBR_CH1_GATE                         0x00000153
#define CLK_DDR_UPCTL_CH1_GATE                   0x00000154
#define CLK_DDR_DFICTL_CH1_GATE                  0x00000155
#define CLK_DDR_MON_CH1_GATE                     0x00000156
#define CLK_DDR_STANDBY_CH1_GATE                 0x00000157
#define ACLK_DDR_UPCTL_CH1_GATE                  0x00000158
#define ACLK_DDR_DDRSCH0_GATE                    0x0000015D
#define ACLK_DDR_RS_DDRSCH0_GATE                 0x0000015E
#define ACLK_DDR_FRS_DDRSCH0_GATE                0x0000015F

// CRU_GATE_CON22(Offset:0x858)
#define ACLK_DDR_SCRAMBLE0_GATE                  0x00000160
#define ACLK_DDR_FRS_SCRAMBLE0_GATE              0x00000161
#define ACLK_DDR_DDRSCH1_GATE                    0x00000162
#define ACLK_DDR_RS_DDRSCH1_GATE                 0x00000163
#define ACLK_DDR_FRS_DDRSCH1_GATE                0x00000164
#define ACLK_DDR_SCRAMBLE1_GATE                  0x00000165
#define ACLK_DDR_FRS_SCRAMBLE1_GATE              0x00000166
#define PCLK_DDR_DDRSCH0_GATE                    0x00000167
#define PCLK_DDR_DDRSCH1_GATE                    0x00000168
#define CLK_TESTOUT_DDR01_GATE                   0x00000169

// CRU_GATE_CON23(Offset:0x85C)
#define PCLK_DDR_DFICTL_CH2_GATE                 0x00000170
#define PCLK_DDR_MON_CH2_GATE                    0x00000171
#define PCLK_DDR_STANDBY_CH2_GATE                0x00000172
#define PCLK_DDR_UPCTL_CH2_GATE                  0x00000173
#define TMCLK_DDR_MON_CH2_GATE                   0x00000174
#define PCLK_DDR_GRF_CH23_GATE                   0x00000175
#define CLK_DFI_CH2_GATE                         0x00000176
#define CLK_SBR_CH2_GATE                         0x00000177
#define CLK_DDR_UPCTL_CH2_GATE                   0x00000178
#define CLK_DDR_DFICTL_CH2_GATE                  0x00000179
#define CLK_DDR_MON_CH2_GATE                     0x0000017A
#define CLK_DDR_STANDBY_CH2_GATE                 0x0000017B
#define ACLK_DDR_UPCTL_CH2_GATE                  0x0000017C
#define PCLK_DDR_DFICTL_CH3_GATE                 0x0000017D
#define PCLK_DDR_MON_CH3_GATE                    0x0000017E
#define PCLK_DDR_STANDBY_CH3_GATE                0x0000017F

// CRU_GATE_CON24(Offset:0x860)
#define PCLK_DDR_UPCTL_CH3_GATE                  0x00000180
#define TMCLK_DDR_MON_CH3_GATE                   0x00000181
#define CLK_DFI_CH3_GATE                         0x00000182
#define CLK_SBR_CH3_GATE                         0x00000183
#define CLK_DDR_UPCTL_CH3_GATE                   0x00000184
#define CLK_DDR_DFICTL_CH3_GATE                  0x00000185
#define CLK_DDR_MON_CH3_GATE                     0x00000186
#define CLK_DDR_STANDBY_CH3_GATE                 0x00000187
#define ACLK_DDR_UPCTL_CH3_GATE                  0x00000188
#define ACLK_DDR_DDRSCH2_GATE                    0x0000018D
#define ACLK_DDR_RS_DDRSCH2_GATE                 0x0000018E
#define ACLK_DDR_FRS_DDRSCH2_GATE                0x0000018F

// CRU_GATE_CON25(Offset:0x864)
#define ACLK_DDR_SCRAMBLE2_GATE                  0x00000190
#define ACLK_DDR_FRS_SCRAMBLE2_GATE              0x00000191
#define ACLK_DDR_DDRSCH3_GATE                    0x00000192
#define ACLK_DDR_RS_DDRSCH3_GATE                 0x00000193
#define ACLK_DDR_FRS_DDRSCH3_GATE                0x00000194
#define ACLK_DDR_SCRAMBLE3_GATE                  0x00000195
#define ACLK_DDR_FRS_SCRAMBLE3_GATE              0x00000196
#define PCLK_DDR_DDRSCH2_GATE                    0x00000197
#define PCLK_DDR_DDRSCH3_GATE                    0x00000198
#define CLK_TESTOUT_DDR23_GATE                   0x00000199

// CRU_GATE_CON26(Offset:0x868)
#define ACLK_ISP1_ROOT_GATE                      0x000001A0
#define HCLK_ISP1_ROOT_GATE                      0x000001A1
#define CLK_ISP1_CORE_GATE                       0x000001A2
#define CLK_ISP1_CORE_MARVIN_GATE                0x000001A3
#define CLK_ISP1_CORE_VICAP_GATE                 0x000001A4
#define ACLK_ISP1_GATE                           0x000001A5
#define ACLK_ISP1_BIU_GATE                       0x000001A6
#define HCLK_ISP1_GATE                           0x000001A7
#define HCLK_ISP1_BIU_GATE                       0x000001A8

// CRU_GATE_CON27(Offset:0x86C)
#define ACLK_RKNN1_GATE                          0x000001B0
#define ACLK_RKNN1_BIU_GATE                      0x000001B1
#define HCLK_RKNN1_GATE                          0x000001B2
#define HCLK_RKNN1_BIU_GATE                      0x000001B3

// CRU_GATE_CON28(Offset:0x870)
#define ACLK_RKNN2_GATE                          0x000001C0
#define ACLK_RKNN2_BIU_GATE                      0x000001C1
#define HCLK_RKNN2_GATE                          0x000001C2
#define HCLK_RKNN2_BIU_GATE                      0x000001C3

// CRU_GATE_CON29(Offset:0x874)
#define HCLK_RKNN_ROOT_GATE                      0x000001D0
#define CLK_RKNN_DSU0_DF_GATE                    0x000001D1
#define CLK_TESTOUT_NPU_GATE                     0x000001D2
#define CLK_RKNN_DSU0_GATE                       0x000001D3
#define PCLK_NPUTOP_ROOT_GATE                    0x000001D4
#define PCLK_NPUTOP_BIU_GATE                     0x000001D5
#define PCLK_NPU_TIMER_GATE                      0x000001D6
#define CLK_NPUTIMER_ROOT_GATE                   0x000001D7
#define CLK_NPUTIMER0_GATE                       0x000001D8
#define CLK_NPUTIMER1_GATE                       0x000001D9
#define PCLK_NPU_WDT_GATE                        0x000001DA
#define TCLK_NPU_WDT_GATE                        0x000001DB
#define PCLK_PVTM1_GATE                          0x000001DC
#define PCLK_NPU_GRF_GATE                        0x000001DD
#define CLK_PVTM1_GATE                           0x000001DE
#define CLK_NPU_PVTM_GATE                        0x000001DF

// CRU_GATE_CON30(Offset:0x878)
#define CLK_NPU_PVTPLL_GATE                      0x000001E0
#define HCLK_NPU_CM0_ROOT_GATE                   0x000001E1
#define HCLK_NPU_CM0_BIU_GATE                    0x000001E2
#define FCLK_NPU_CM0_CORE_GATE                   0x000001E3
#define CLK_NPU_CM0_RTC_GATE                     0x000001E5
#define ACLK_RKNN0_GATE                          0x000001E6
#define ACLK_RKNN0_BIU_GATE                      0x000001E7
#define HCLK_RKNN0_GATE                          0x000001E8
#define HCLK_RKNN0_BIU_GATE                      0x000001E9

// CRU_GATE_CON31(Offset:0x87C)
#define HCLK_NVM_ROOT_GATE                       0x000001F0
#define ACLK_NVM_ROOT_GATE                       0x000001F1
#define HCLK_NVM_BIU_GATE                        0x000001F2
#define ACLK_NVM_BIU_GATE                        0x000001F3
#define HCLK_EMMC_GATE                           0x000001F4
#define ACLK_EMMC_GATE                           0x000001F5
#define CCLK_EMMC_GATE                           0x000001F6
#define BCLK_EMMC_GATE                           0x000001F7
#define TMCLK_EMMC_GATE                          0x000001F8
#define SCLK_SFC_GATE                            0x000001F9
#define HCLK_SFC_GATE                            0x000001FA
#define HCLK_SFC_XIP_GATE                        0x000001FB

// CRU_GATE_CON32(Offset:0x880)
#define PCLK_PHP_ROOT_GATE                       0x00000200
#define PCLK_GRF_GATE                            0x00000201
#define PCLK_DEC_BIU_GATE                        0x00000202
#define PCLK_GMAC0_GATE                          0x00000203
#define PCLK_GMAC1_GATE                          0x00000204
#define PCLK_PHP_BIU_GATE                        0x00000205
#define ACLK_PCIE_ROOT_GATE                      0x00000206
#define ACLK_PHP_ROOT_GATE                       0x00000207
#define ACLK_PCIE_BRIDGE_GATE                    0x00000208
#define ACLK_PHP_BIU_GATE                        0x00000209
#define ACLK_GMAC0_GATE                          0x0000020A
#define ACLK_GMAC1_GATE                          0x0000020B
#define ACLK_PCIE_BIU_GATE                       0x0000020C
#define ACLK_PCIE_4L_DBI_GATE                    0x0000020D
#define ACLK_PCIE_2L_DBI_GATE                    0x0000020E
#define ACLK_PCIE_1L0_DBI_GATE                   0x0000020F

// CRU_GATE_CON33(Offset:0x884)
#define ACLK_PCIE_1L1_DBI_GATE                   0x00000210
#define ACLK_PCIE_1L2_DBI_GATE                   0x00000211
#define ACLK_PCIE_4L_MSTR_GATE                   0x00000212
#define ACLK_PCIE_2L_MSTR_GATE                   0x00000213
#define ACLK_PCIE_1L0_MSTR_GATE                  0x00000214
#define ACLK_PCIE_1L1_MSTR_GATE                  0x00000215
#define ACLK_PCIE_1L2_MSTR_GATE                  0x00000216
#define ACLK_PCIE_4L_SLV_GATE                    0x00000217
#define ACLK_PCIE_2L_SLV_GATE                    0x00000218
#define ACLK_PCIE_1L0_SLV_GATE                   0x00000219
#define ACLK_PCIE_1L1_SLV_GATE                   0x0000021A
#define ACLK_PCIE_1L2_SLV_GATE                   0x0000021B
#define PCLK_PCIE_4L_GATE                        0x0000021C
#define PCLK_PCIE_2L_GATE                        0x0000021D
#define PCLK_PCIE_1L0_GATE                       0x0000021E
#define PCLK_PCIE_1L1_GATE                       0x0000021F

// CRU_GATE_CON34(Offset:0x888)
#define PCLK_PCIE_1L2_GATE                       0x00000220
#define CLK_PCIE_4L_AUX_GATE                     0x00000221
#define CLK_PCIE_2L_AUX_GATE                     0x00000222
#define CLK_PCIE_1L0_AUX_GATE                    0x00000223
#define CLK_PCIE_1L1_AUX_GATE                    0x00000224
#define CLK_PCIE_1L2_AUX_GATE                    0x00000225
#define ACLK_PHP_GIC_ITS_GATE                    0x00000226
#define ACLK_MMU_PCIE_GATE                       0x00000227
#define ACLK_MMU_PHP_GATE                        0x00000228
#define ACLK_MMU_BIU_GATE                        0x00000229
#define CLK_GMAC0_PTP_REF_GATE                   0x0000022A
#define CLK_GMAC1_PTP_REF_GATE                   0x0000022B

// CRU_GATE_CON35(Offset:0x88C)
#define CLK_GMAC_125M_CRU_GATE                   0x00000235
#define CLK_GMAC_50M_CRU_GATE                    0x00000236
#define ACLK_USB3OTG2_GATE                       0x00000237
#define SUSPEND_CLK_USB3OTG2_GATE                0x00000238
#define REF_CLK_USB3OTG2_GATE                    0x00000239
#define CLK_UTMI_OTG2_GATE                       0x0000023A

// CRU_GATE_CON37(Offset:0x894)
#define CLK_PIPEPHY0_REF_GATE                    0x00000250
#define CLK_PIPEPHY1_REF_GATE                    0x00000251
#define CLK_PIPEPHY2_REF_GATE                    0x00000252
#define CLK_PMALIVE0_GATE                        0x00000254
#define CLK_PMALIVE1_GATE                        0x00000255
#define CLK_PMALIVE2_GATE                        0x00000256
#define ACLK_SATA0_GATE                          0x00000257
#define ACLK_SATA1_GATE                          0x00000258
#define ACLK_SATA2_GATE                          0x00000259
#define CLK_RXOOB0_GATE                          0x0000025A
#define CLK_RXOOB1_GATE                          0x0000025B
#define CLK_RXOOB2_GATE                          0x0000025C

// CRU_GATE_CON38(Offset:0x898)
#define CLK_PIPEPHY0_PIPE_G_GATE                 0x00000263
#define CLK_PIPEPHY1_PIPE_G_GATE                 0x00000264
#define CLK_PIPEPHY2_PIPE_G_GATE                 0x00000265
#define CLK_PIPEPHY0_PIPE_ASIC_G_GATE            0x00000266
#define CLK_PIPEPHY1_PIPE_ASIC_G_GATE            0x00000267
#define CLK_PIPEPHY2_PIPE_ASIC_G_GATE            0x00000268
#define CLK_PIPEPHY2_PIPE_U3_G_GATE              0x00000269
#define CLK_PCIE_1L2_PIPE_GATE                   0x0000026D
#define CLK_PCIE_1L0_PIPE_GATE                   0x0000026E
#define CLK_PCIE_1L1_PIPE_GATE                   0x0000026F

// CRU_GATE_CON39(Offset:0x89C)
#define CLK_PCIE_4L_PIPE_GATE                    0x00000270
#define CLK_PCIE_2L_PIPE_GATE                    0x00000271

// CRU_GATE_CON40(Offset:0x8A0)
#define HCLK_RKVDEC0_ROOT_GATE                   0x00000280
#define ACLK_RKVDEC0_ROOT_GATE                   0x00000281
#define ACLK_RKVDEC_CCU_GATE                     0x00000282
#define HCLK_RKVDEC0_GATE                        0x00000283
#define ACLK_RKVDEC0_GATE                        0x00000284
#define HCLK_RKVDEC0_BIU_GATE                    0x00000285
#define ACLK_RKVDEC0_BIU_GATE                    0x00000286
#define CLK_RKVDEC0_CA_GATE                      0x00000287
#define CLK_RKVDEC0_HEVC_CA_GATE                 0x00000288
#define CLK_RKVDEC0_CORE_GATE                    0x00000289

// CRU_GATE_CON41(Offset:0x8A4)
#define HCLK_RKVDEC1_ROOT_GATE                   0x00000290
#define ACLK_RKVDEC1_ROOT_GATE                   0x00000291
#define HCLK_RKVDEC1_GATE                        0x00000292
#define ACLK_RKVDEC1_GATE                        0x00000293
#define HCLK_RKVDEC1_BIU_GATE                    0x00000294
#define ACLK_RKVDEC1_BIU_GATE                    0x00000295
#define CLK_RKVDEC1_CA_GATE                      0x00000296
#define CLK_RKVDEC1_HEVC_CA_GATE                 0x00000297
#define CLK_RKVDEC1_CORE_GATE                    0x00000298

// CRU_GATE_CON42(Offset:0x8A8)
#define ACLK_USB_ROOT_GATE                       0x000002A0
#define HCLK_USB_ROOT_GATE                       0x000002A1
#define ACLK_USB_BIU_GATE                        0x000002A2
#define HCLK_USB_BIU_GATE                        0x000002A3
#define ACLK_USB3OTG0_GATE                       0x000002A4
#define SUSPEND_CLK_USB3OTG0_GATE                0x000002A5
#define REF_CLK_USB3OTG0_GATE                    0x000002A6
#define ACLK_USB3OTG1_GATE                       0x000002A7
#define SUSPEND_CLK_USB3OTG1_GATE                0x000002A8
#define REF_CLK_USB3OTG1_GATE                    0x000002A9
#define HCLK_HOST0_GATE                          0x000002AA
#define HCLK_HOST_ARB0_GATE                      0x000002AB
#define HCLK_HOST1_GATE                          0x000002AC
#define HCLK_HOST_ARB1_GATE                      0x000002AD
#define ACLK_USB_GRF_GATE                        0x000002AE
#define UTMI_OHCI_CLK48_HOST0_GATE               0x000002AF

// CRU_GATE_CON43(Offset:0x8AC)
#define UTMI_OHCI_CLK48_HOST1_GATE               0x000002B0

// CRU_GATE_CON44(Offset:0x8B0)
#define ACLK_VDPU_ROOT_GATE                      0x000002C0
#define ACLK_VDPU_LOW_ROOT_GATE                  0x000002C1
#define HCLK_VDPU_ROOT_GATE                      0x000002C2
#define ACLK_JPEG_DECODER_ROOT_GATE              0x000002C3
#define ACLK_VDPU_BIU_GATE                       0x000002C4
#define ACLK_VDPU_LOW_BIU_GATE                   0x000002C5
#define HCLK_VDPU_BIU_GATE                       0x000002C6
#define ACLK_JPEG_DECODER_BIU_GATE               0x000002C7
#define ACLK_VPU_GATE                            0x000002C8
#define HCLK_VPU_GATE                            0x000002C9
#define ACLK_JPEG_ENCODER0_GATE                  0x000002CA
#define HCLK_JPEG_ENCODER0_GATE                  0x000002CB
#define ACLK_JPEG_ENCODER1_GATE                  0x000002CC
#define HCLK_JPEG_ENCODER1_GATE                  0x000002CD
#define ACLK_JPEG_ENCODER2_GATE                  0x000002CE
#define HCLK_JPEG_ENCODER2_GATE                  0x000002CF

// CRU_GATE_CON45(Offset:0x8B4)
#define ACLK_JPEG_ENCODER3_GATE                  0x000002D0
#define HCLK_JPEG_ENCODER3_GATE                  0x000002D1
#define ACLK_JPEG_DECODER_GATE                   0x000002D2
#define HCLK_JPEG_DECODER_GATE                   0x000002D3
#define HCLK_IEP2P0_GATE                         0x000002D4
#define ACLK_IEP2P0_GATE                         0x000002D5
#define CLK_IEP2P0_CORE_GATE                     0x000002D6
#define HCLK_RGA2_GATE                           0x000002D7
#define ACLK_RGA2_GATE                           0x000002D8
#define CLK_RGA2_CORE_GATE                       0x000002D9
#define HCLK_RGA3_0_GATE                         0x000002DA
#define ACLK_RGA3_0_GATE                         0x000002DB
#define CLK_RGA3_0_CORE_GATE                     0x000002DC

// CRU_GATE_CON47(Offset:0x8BC)
#define HCLK_RKVENC0_ROOT_GATE                   0x000002F0
#define ACLK_RKVENC0_ROOT_GATE                   0x000002F1
#define HCLK_RKVENC0_BIU_GATE                    0x000002F2
#define ACLK_RKVENC0_BIU_GATE                    0x000002F3
#define HCLK_RKVENC0_GATE                        0x000002F4
#define ACLK_RKVENC0_GATE                        0x000002F5
#define CLK_RKVENC0_CORE_GATE                    0x000002F6

// CRU_GATE_CON48(Offset:0x8C0)
#define HCLK_RKVENC1_ROOT_GATE                   0x00000300
#define ACLK_RKVENC1_ROOT_GATE                   0x00000301
#define HCLK_RKVENC1_BIU_GATE                    0x00000302
#define ACLK_RKVENC1_BIU_GATE                    0x00000303
#define HCLK_RKVENC1_GATE                        0x00000304
#define ACLK_RKVENC1_GATE                        0x00000305
#define CLK_RKVENC1_CORE_GATE                    0x00000306

// CRU_GATE_CON49(Offset:0x8C4)
#define ACLK_VI_ROOT_GATE                        0x00000310
#define HCLK_VI_ROOT_GATE                        0x00000311
#define PCLK_VI_ROOT_GATE                        0x00000312
#define ACLK_VI_BIU_GATE                         0x00000313
#define HCLK_VI_BIU_GATE                         0x00000314
#define PCLK_VI_BIU_GATE                         0x00000315
#define DCLK_VICAP_GATE                          0x00000316
#define ACLK_VICAP_GATE                          0x00000317
#define HCLK_VICAP_GATE                          0x00000318
#define CLK_ISP0_CORE_GATE                       0x00000319
#define CLK_ISP0_CORE_MARVIN_GATE                0x0000031A
#define CLK_ISP0_CORE_VICAP_GATE                 0x0000031B
#define ACLK_ISP0_GATE                           0x0000031C
#define HCLK_ISP0_GATE                           0x0000031D
#define ACLK_FISHEYE0_GATE                       0x0000031E
#define HCLK_FISHEYE0_GATE                       0x0000031F

// CRU_GATE_CON50(Offset:0x8C8)
#define CLK_FISHEYE0_CORE_GATE                   0x00000320
#define ACLK_FISHEYE1_GATE                       0x00000321
#define HCLK_FISHEYE1_GATE                       0x00000322
#define CLK_FISHEYE1_CORE_GATE                   0x00000323
#define PCLK_CSI_HOST_0_GATE                     0x00000324
#define PCLK_CSI_HOST_1_GATE                     0x00000325
#define PCLK_CSI_HOST_2_GATE                     0x00000326
#define PCLK_CSI_HOST_3_GATE                     0x00000327
#define PCLK_CSI_HOST_4_GATE                     0x00000328
#define PCLK_CSI_HOST_5_GATE                     0x00000329

// CRU_GATE_CON51(Offset:0x8CC)
#define CLK_CSIHOST0_VICAP_GATE                  0x00000334
#define CLK_CSIHOST1_VICAP_GATE                  0x00000335
#define CLK_CSIHOST2_VICAP_GATE                  0x00000336
#define CLK_CSIHOST3_VICAP_GATE                  0x00000337
#define CLK_CSIHOST4_VICAP_GATE                  0x00000338
#define CLK_CSIHOST5_VICAP_GATE                  0x00000339
#define ICLK_CSIHOST01_GATE                      0x0000033A
#define ICLK_CSIHOST0_GATE                       0x0000033B
#define ICLK_CSIHOST1_GATE                       0x0000033C

// CRU_GATE_CON52(Offset:0x8D0)
#define ACLK_VOP_ROOT_GATE                       0x00000340
#define ACLK_VOP_LOW_ROOT_GATE                   0x00000341
#define HCLK_VOP_ROOT_GATE                       0x00000342
#define PCLK_VOP_ROOT_GATE                       0x00000343
#define ACLK_VOP_BIU_GATE                        0x00000344
#define ACLK_VOP_LOW_BIU_GATE                    0x00000345
#define HCLK_VOP_BIU_GATE                        0x00000346
#define PCLK_VOP_BIU_GATE                        0x00000347
#define HCLK_VOP_GATE                            0x00000348
#define ACLK_VOP_GATE                            0x00000349
#define DCLK_VOP0_SRC_GATE                       0x0000034A
#define DCLK_VOP1_SRC_GATE                       0x0000034B
#define DCLK_VOP2_SRC_GATE                       0x0000034C
#define DCLK_VOP0_GATE                           0x0000034D

// CRU_GATE_CON53(Offset:0x8D4)
#define DCLK_VOP1_GATE                           0x00000350
#define DCLK_VOP2_GATE                           0x00000351
#define DCLK_VOP3_GATE                           0x00000352
#define PCLK_VOPGRF_GATE                         0x00000353
#define PCLK_DSIHOST0_GATE                       0x00000354
#define PCLK_DSIHOST1_GATE                       0x00000355
#define CLK_DSIHOST0_GATE                        0x00000356
#define CLK_DSIHOST1_GATE                        0x00000357
#define CLK_VOP_PMU_GATE                         0x00000358
#define PCLK_VOP_CHANNEL_BIU_GATE                0x00000359
#define ACLK_VOP_DOBY_GATE                       0x0000035A

// CRU_GATE_CON55(Offset:0x8DC)
#define ACLK_VO0_ROOT_GATE                       0x00000370
#define HCLK_VO0_ROOT_GATE                       0x00000371
#define HCLK_VO0_S_ROOT_GATE                     0x00000372
#define PCLK_VO0_ROOT_GATE                       0x00000373
#define PCLK_VO0_S_ROOT_GATE                     0x00000374
#define HCLK_VO0_BIU_GATE                        0x00000375
#define HCLK_VO0_S_BIU_GATE                      0x00000376
#define PCLK_VO0_BIU_GATE                        0x00000377
#define PCLK_VO0_S_BIU_GATE                      0x00000378
#define ACLK_HDCP0_BIU_GATE                      0x00000379
#define PCLK_VO0GRF_GATE                         0x0000037A
#define HCLK_HDCP_KEY0_GATE                      0x0000037B
#define ACLK_HDCP0_GATE                          0x0000037C
#define HCLK_HDCP0_GATE                          0x0000037D
#define PCLK_HDCP0_GATE                          0x0000037E

// CRU_GATE_CON56(Offset:0x8E0)
#define ACLK_TRNG0_GATE                          0x00000380
#define PCLK_TRNG0_GATE                          0x00000381
#define CLK_AUX16MHZ_0_GATE                      0x00000382
#define CLK_AUX16MHZ_1_GATE                      0x00000383
#define PCLK_DP0_GATE                            0x00000384
#define PCLK_DP1_GATE                            0x00000385
#define PCLK_S_DP0_GATE                          0x00000386
#define PCLK_S_DP1_GATE                          0x00000387
#define CLK_DP0_GATE                             0x00000388
#define CLK_DP1_GATE                             0x00000389
#define HCLK_I2S4_8CH_GATE                       0x0000038A
#define CLK_I2S4_8CH_TX_GATE                     0x0000038B
#define CLK_I2S4_8CH_FRAC_TX_GATE                0x0000038C
#define MCLK_I2S4_8CH_TX_GATE                    0x0000038D
#define HCLK_I2S8_8CH_GATE                       0x0000038E
#define CLK_I2S8_8CH_TX_GATE                     0x0000038F

// CRU_GATE_CON57(Offset:0x8E4)
#define CLK_I2S8_8CH_FRAC_TX_GATE                0x00000390
#define MCLK_I2S8_8CH_TX_GATE                    0x00000391
#define HCLK_SPDIF2_DP0_GATE                     0x00000392
#define CLK_SPDIF2_DP0_GATE                      0x00000393
#define CLK_SPDIF2_DP0_FRAC_GATE                 0x00000394
#define MCLK_SPDIF2_DP0_GATE                     0x00000395
#define MCLK_SPDIF2_GATE                         0x00000396
#define HCLK_SPDIF5_DP1_GATE                     0x00000397
#define CLK_SPDIF5_DP1_GATE                      0x00000398
#define CLK_SPDIF5_DP1_FRAC_GATE                 0x00000399
#define MCLK_SPDIF5_DP1_GATE                     0x0000039A
#define MCLK_SPDIF5_GATE                         0x0000039B

// CRU_GATE_CON59(Offset:0x8EC)
#define ACLK_HDCP1_ROOT_GATE                     0x000003B0
#define ACLK_HDMIRX_ROOT_GATE                    0x000003B1
#define HCLK_VO1_ROOT_GATE                       0x000003B2
#define HCLK_VO1_S_ROOT_GATE                     0x000003B3
#define PCLK_VO1_ROOT_GATE                       0x000003B4
#define PCLK_VO1_S_ROOT_GATE                     0x000003B5
#define ACLK_HDCP1_BIU_GATE                      0x000003B6
#define ACLK_VO1_BIU_GATE                        0x000003B8
#define HCLK_VO1_BIU_GATE                        0x000003B9
#define HCLK_VO1_S_BIU_GATE                      0x000003BA
#define PCLK_VO1_BIU_GATE                        0x000003BB
#define PCLK_VO1GRF_GATE                         0x000003BC
#define PCLK_VO1_S_BIU_GATE                      0x000003BD
#define PCLK_S_EDP0_GATE                         0x000003BE
#define PCLK_S_EDP1_GATE                         0x000003BF

// CRU_GATE_CON60(Offset:0x8F0)
#define HCLK_I2S7_8CH_GATE                       0x000003C0
#define CLK_I2S7_8CH_RX_GATE                     0x000003C1
#define CLK_I2S7_8CH_FRAC_RX_GATE                0x000003C2
#define MCLK_I2S7_8CH_RX_GATE                    0x000003C3
#define HCLK_HDCP_KEY1_GATE                      0x000003C4
#define ACLK_HDCP1_GATE                          0x000003C5
#define HCLK_HDCP1_GATE                          0x000003C6
#define PCLK_HDCP1_GATE                          0x000003C7
#define ACLK_TRNG1_GATE                          0x000003C9
#define PCLK_TRNG1_GATE                          0x000003CA
#define PCLK_HDMITX0_GATE                        0x000003CB
#define CLK_HDMITX0_EARC_GATE                    0x000003CF

// CRU_GATE_CON61(Offset:0x8F4)
#define CLK_HDMITX0_REF_GATE                     0x000003D0
#define PCLK_HDMITX1_GATE                        0x000003D2
#define CLK_HDMITX1_EARC_GATE                    0x000003D6
#define CLK_HDMITX1_REF_GATE                     0x000003D7
#define ACLK_HDMIRX_GATE                         0x000003D9
#define PCLK_HDMIRX_GATE                         0x000003DA
#define CLK_HDMIRX_REF_GATE                      0x000003DB
#define CLK_HDMIRX_AUD_SRC_GATE                  0x000003DC
#define CLK_HDMIRX_AUD_FRAC_GATE                 0x000003DD
#define CLK_HDMIRX_AUD_GATE                      0x000003DE
#define CLK_HDMIRX_TMDSQP_GATE                   0x000003DF

// CRU_GATE_CON62(Offset:0x8F8)
#define PCLK_EDP0_GATE                           0x000003E0
#define CLK_EDP0_24M_GATE                        0x000003E1
#define CLK_EDP0_200M_GATE                       0x000003E2
#define PCLK_EDP1_GATE                           0x000003E3
#define CLK_EDP1_24M_GATE                        0x000003E4
#define CLK_EDP1_200M_GATE                       0x000003E5
#define CLK_I2S5_8CH_TX_GATE                     0x000003E6
#define CLK_I2S5_8CH_FRAC_TX_GATE                0x000003E7
#define MCLK_I2S5_8CH_TX_GATE                    0x000003E8
#define HCLK_I2S5_8CH_GATE                       0x000003EC
#define CLK_I2S6_8CH_TX_GATE                     0x000003ED
#define CLK_I2S6_8CH_FRAC_TX_GATE                0x000003EE
#define MCLK_I2S6_8CH_TX_GATE                    0x000003EF

// CRU_GATE_CON63(Offset:0x8FC)
#define CLK_I2S6_8CH_RX_GATE                     0x000003F0
#define CLK_I2S6_8CH_FRAC_RX_GATE                0x000003F1
#define MCLK_I2S6_8CH_RX_GATE                    0x000003F2
#define HCLK_I2S6_8CH_GATE                       0x000003F3
#define HCLK_SPDIF3_GATE                         0x000003F4
#define CLK_SPDIF3_GATE                          0x000003F5
#define CLK_SPDIF3_FRAC_GATE                     0x000003F6
#define MCLK_SPDIF3_GATE                         0x000003F7
#define HCLK_SPDIF4_GATE                         0x000003F8
#define CLK_SPDIF4_GATE                          0x000003F9
#define CLK_SPDIF4_FRAC_GATE                     0x000003FA
#define MCLK_SPDIF4_GATE                         0x000003FB
#define HCLK_SPDIFRX0_GATE                       0x000003FC
#define MCLK_SPDIFRX0_GATE                       0x000003FD
#define HCLK_SPDIFRX1_GATE                       0x000003FE
#define MCLK_SPDIFRX1_GATE                       0x000003FF

// CRU_GATE_CON64(Offset:0x900)
#define HCLK_SPDIFRX2_GATE                       0x00000400
#define MCLK_SPDIFRX2_GATE                       0x00000401
#define DCLK_VOP2HDMI_BRIDGE0_VO1_GATE           0x0000040E
#define DCLK_VOP2HDMI_BRIDGE1_VO1_GATE           0x0000040F

// CRU_GATE_CON65(Offset:0x904)
#define HCLK_I2S9_8CH_GATE                       0x00000410
#define CLK_I2S9_8CH_RX_GATE                     0x00000411
#define CLK_I2S9_8CH_FRAC_RX_GATE                0x00000412
#define MCLK_I2S9_8CH_RX_GATE                    0x00000413
#define HCLK_I2S10_8CH_GATE                      0x00000414
#define CLK_I2S10_8CH_RX_GATE                    0x00000415
#define CLK_I2S10_8CH_FRAC_RX_GATE               0x00000416
#define MCLK_I2S10_8CH_RX_GATE                   0x00000417
#define PCLK_S_HDMIRX_GATE                       0x00000418
#define CLK_HDMITRX_REFSRC_GATE                  0x00000419

// CRU_GATE_CON66(Offset:0x908)
#define CLK_GPU_SRC_DF_GATE                      0x00000421
#define CLK_TESTOUT_GPU_GATE                     0x00000422
#define CLK_GPU_SRC_GATE                         0x00000423
#define CLK_GPU_GATE                             0x00000424
#define CLK_GPU_COREGROUP_GATE                   0x00000426
#define CLK_GPU_STACKS_GATE                      0x00000427
#define ACLK_S_GPU_BIU_GATE                      0x00000428
#define ACLK_M0_GPU_BIU_GATE                     0x00000429
#define ACLK_M1_GPU_BIU_GATE                     0x0000042A
#define ACLK_M2_GPU_BIU_GATE                     0x0000042B
#define ACLK_M3_GPU_BIU_GATE                     0x0000042C
#define PCLK_GPU_ROOT_GATE                       0x0000042D
#define PCLK_GPU_BIU_GATE                        0x0000042E
#define PCLK_PVTM2_GATE                          0x0000042F

// CRU_GATE_CON67(Offset:0x90C)
#define CLK_PVTM2_GATE                           0x00000430
#define CLK_GPU_PVTM_GATE                        0x00000431
#define PCLK_GPU_GRF_GATE                        0x00000432
#define CLK_GPU_PVTPLL_GATE                      0x00000433

// CRU_GATE_CON68(Offset:0x910)
#define ACLK_AV1_ROOT_GATE                       0x00000440
#define ACLK_AV1_BIU_GATE                        0x00000441
#define ACLK_AV1_GATE                            0x00000442
#define PCLK_AV1_ROOT_GATE                       0x00000443
#define PCLK_AV1_BIU_GATE                        0x00000444
#define PCLK_AV1_GATE                            0x00000445

// CRU_GATE_CON69(Offset:0x914)
#define ACLK_CENTER_ROOT_GATE                    0x00000450
#define ACLK_CENTER_LOW_ROOT_GATE                0x00000451
#define HCLK_CENTER_ROOT_GATE                    0x00000452
#define PCLK_CENTER_ROOT_GATE                    0x00000453
#define ACLK_DDR_BIU_GATE                        0x00000454
#define ACLK_DMA2DDR_GATE                        0x00000455
#define ACLK_DDR_SHAREMEM_GATE                   0x00000456
#define ACLK_DDR_SHAREMEM_BIU_GATE               0x00000457
#define ACLK_CENTER_S200_ROOT_GATE               0x00000458
#define ACLK_CENTER_S400_ROOT_GATE               0x00000459
#define ACLK_CENTER_S200_BIU_GATE                0x0000045A
#define ACLK_CENTER_S400_BIU_GATE                0x0000045B
#define HCLK_AHB2APB_GATE                        0x0000045C
#define HCLK_CENTER_BIU_GATE                     0x0000045D
#define FCLK_DDR_CM0_CORE_GATE                   0x0000045E
#define CLK_DDR_TIMER_ROOT_GATE                  0x0000045F

// CRU_GATE_CON70(Offset:0x918)
#define CLK_DDR_TIMER0_GATE                      0x00000460
#define CLK_DDR_TIMER1_GATE                      0x00000461
#define TCLK_WDT_DDR_GATE                        0x00000462
#define CLK_DDR_CM0_RTC_GATE                     0x00000464
#define PCLK_CENTER_GRF_GATE                     0x00000465
#define PCLK_AHB2APB_GATE                        0x00000466
#define PCLK_WDT_GATE                            0x00000467
#define PCLK_TIMER_GATE                          0x00000468
#define PCLK_DMA2DDR_GATE                        0x00000469
#define PCLK_SHAREMEM_GATE                       0x0000046A
#define PCLK_CENTER_BIU_GATE                     0x0000046B
#define PCLK_CENTER_CHANNEL_BIU_GATE             0x0000046C

// CRU_GATE_CON72(Offset:0x920)
#define PCLK_USBDPGRF0_GATE                      0x00000481
#define PCLK_USBDPPHY0_GATE                      0x00000482
#define PCLK_USBDPGRF1_GATE                      0x00000483
#define PCLK_USBDPPHY1_GATE                      0x00000484
#define PCLK_HDPTX0_GATE                         0x00000485
#define PCLK_HDPTX1_GATE                         0x00000486
#define PCLK_APB2ASB_SLV_BOT_RIGHT_GATE          0x00000487
#define PCLK_USB2PHY_U3_0_GRF0_GATE              0x00000488
#define PCLK_USB2PHY_U3_1_GRF0_GATE              0x00000489
#define PCLK_USB2PHY_U2_0_GRF0_GATE              0x0000048A
#define PCLK_USB2PHY_U2_1_GRF0_GATE              0x0000048B

// CRU_GATE_CON73(Offset:0x924)
#define CLK_HDMIHDP0_GATE                        0x0000049C
#define CLK_HDMIHDP1_GATE                        0x0000049D

// CRU_GATE_CON74(Offset:0x928)
#define ACLK_VO1USB_TOP_ROOT_GATE                0x000004A0
#define ACLK_VO1USB_TOP_BIU_GATE                 0x000004A1
#define HCLK_VO1USB_TOP_ROOT_GATE                0x000004A2
#define HCLK_VO1USB_TOP_BIU_GATE                 0x000004A3

// CRU_GATE_CON75(Offset:0x92C)
#define HCLK_SDIO_ROOT_GATE                      0x000004B0
#define HCLK_SDIO_BIU_GATE                       0x000004B1
#define HCLK_SDIO_GATE                           0x000004B2
#define CCLK_SRC_SDIO_GATE                       0x000004B3

// CRU_GATE_CON76(Offset:0x930)
#define ACLK_RGA3_ROOT_GATE                      0x000004C0
#define HCLK_RGA3_ROOT_GATE                      0x000004C1
#define HCLK_RGA3_BIU_GATE                       0x000004C2
#define ACLK_RGA3_BIU_GATE                       0x000004C3
#define HCLK_RGA3_1_GATE                         0x000004C4
#define ACLK_RGA3_1_GATE                         0x000004C5
#define CLK_RGA3_1_CORE_GATE                     0x000004C6

// CRU_GATE_CON77(Offset:0x934)
#define CLK_REF_PIPE_PHY0_OSC_SRC_GATE           0x000004D0
#define CLK_REF_PIPE_PHY1_OSC_SRC_GATE           0x000004D1
#define CLK_REF_PIPE_PHY2_OSC_SRC_GATE           0x000004D2
#define CLK_REF_PIPE_PHY0_PLL_SRC_GATE           0x000004D3
#define CLK_REF_PIPE_PHY1_PLL_SRC_GATE           0x000004D4
#define CLK_REF_PIPE_PHY2_PLL_SRC_GATE           0x000004D5

// CRU_CLKSEL_CON00(Offset:0x300)
#define CLK_MATRIX_50M_SRC_DIV                   0x05000000
#define CLK_MATRIX_100M_SRC_DIV                  0x05060000
#define CLK_MATRIX_50M_SRC_SEL                   0x01050000
#define CLK_MATRIX_50M_SRC_SEL_CLK_GPLL_MUX      0U
#define CLK_MATRIX_50M_SRC_SEL_CLK_CPLL_MUX      1U
#define CLK_MATRIX_100M_SRC_SEL                  0x010B0000
#define CLK_MATRIX_100M_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_MATRIX_100M_SRC_SEL_CLK_CPLL_MUX     1U

// CRU_CLKSEL_CON01(Offset:0x304)
#define CLK_MATRIX_150M_SRC_DIV                  0x05000001
#define CLK_MATRIX_200M_SRC_DIV                  0x05060001
#define CLK_MATRIX_150M_SRC_SEL                  0x01050001
#define CLK_MATRIX_150M_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_MATRIX_150M_SRC_SEL_CLK_CPLL_MUX     1U
#define CLK_MATRIX_200M_SRC_SEL                  0x010B0001
#define CLK_MATRIX_200M_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_MATRIX_200M_SRC_SEL_CLK_CPLL_MUX     1U

// CRU_CLKSEL_CON02(Offset:0x308)
#define CLK_MATRIX_250M_SRC_DIV                  0x05000002
#define CLK_MATRIX_300M_SRC_DIV                  0x05060002
#define CLK_MATRIX_250M_SRC_SEL                  0x01050002
#define CLK_MATRIX_250M_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_MATRIX_250M_SRC_SEL_CLK_CPLL_MUX     1U
#define CLK_MATRIX_300M_SRC_SEL                  0x010B0002
#define CLK_MATRIX_300M_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_MATRIX_300M_SRC_SEL_CLK_CPLL_MUX     1U

// CRU_CLKSEL_CON03(Offset:0x30C)
#define CLK_MATRIX_350M_SRC_DIV                  0x05000003
#define CLK_MATRIX_400M_SRC_DIV                  0x05060003
#define CLK_MATRIX_350M_SRC_SEL                  0x01050003
#define CLK_MATRIX_350M_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_MATRIX_350M_SRC_SEL_CLK_SPLL_MUX     1U
#define CLK_MATRIX_400M_SRC_SEL                  0x010B0003
#define CLK_MATRIX_400M_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_MATRIX_400M_SRC_SEL_CLK_CPLL_MUX     1U

// CRU_CLKSEL_CON04(Offset:0x310)
#define CLK_MATRIX_450M_SRC_DIV                  0x05000004
#define CLK_MATRIX_500M_SRC_DIV                  0x05060004
#define CLK_MATRIX_450M_SRC_SEL                  0x01050004
#define CLK_MATRIX_450M_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_MATRIX_450M_SRC_SEL_CLK_CPLL_MUX     1U
#define CLK_MATRIX_500M_SRC_SEL                  0x010B0004
#define CLK_MATRIX_500M_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_MATRIX_500M_SRC_SEL_CLK_CPLL_MUX     1U

// CRU_CLKSEL_CON05(Offset:0x314)
#define CLK_MATRIX_600M_SRC_DIV                  0x05000005
#define CLK_MATRIX_650M_SRC_DIV                  0x05060005
#define CLK_MATRIX_600M_SRC_SEL                  0x01050005
#define CLK_MATRIX_600M_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_MATRIX_600M_SRC_SEL_CLK_CPLL_MUX     1U
#define CLK_MATRIX_650M_SRC_SEL                  0x010B0005
#define CLK_MATRIX_650M_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_MATRIX_650M_SRC_SEL_CLK_LPLL_MUX     1U

// CRU_CLKSEL_CON06(Offset:0x318)
#define CLK_MATRIX_700M_SRC_DIV                  0x05000006
#define CLK_MATRIX_800M_SRC_DIV                  0x05060006
#define CLK_MATRIX_700M_SRC_SEL                  0x01050006
#define CLK_MATRIX_700M_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_MATRIX_700M_SRC_SEL_CLK_SPLL_MUX     1U
#define CLK_MATRIX_800M_SRC_SEL                  0x010B0006
#define CLK_MATRIX_800M_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_MATRIX_800M_SRC_SEL_CLK_AUPLL_MUX    1U

// CRU_CLKSEL_CON07(Offset:0x31C)
#define CLK_MATRIX_1000M_SRC_DIV                 0x05000007
#define CLK_MATRIX_1200M_SRC_DIV                 0x05070007
#define CLK_MATRIX_1000M_SRC_SEL                 0x02050007
#define CLK_MATRIX_1000M_SRC_SEL_CLK_GPLL_MUX    0U
#define CLK_MATRIX_1000M_SRC_SEL_CLK_CPLL_MUX    1U
#define CLK_MATRIX_1000M_SRC_SEL_CLK_NPLL_MUX    2U
#define CLK_MATRIX_1000M_SRC_SEL_CLK_V0PLL_MUX   3U
#define CLK_MATRIX_1200M_SRC_SEL                 0x010C0007
#define CLK_MATRIX_1200M_SRC_SEL_CLK_GPLL_MUX    0U
#define CLK_MATRIX_1200M_SRC_SEL_CLK_CPLL_MUX    1U

// CRU_CLKSEL_CON08(Offset:0x320)
#define ACLK_TOP_ROOT_DIV                        0x05000008
#define ACLK_LOW_TOP_ROOT_DIV                    0x05090008
#define ACLK_TOP_ROOT_SEL                        0x02050008
#define ACLK_TOP_ROOT_SEL_CLK_GPLL_MUX           0U
#define ACLK_TOP_ROOT_SEL_CLK_CPLL_MUX           1U
#define ACLK_TOP_ROOT_SEL_CLK_AUPLL_MUX          2U
#define PCLK_TOP_ROOT_SEL                        0x02070008
#define PCLK_TOP_ROOT_SEL_CLK_MATRIX_100M_SRC    0U
#define PCLK_TOP_ROOT_SEL_CLK_MATRIX_50M_SRC     1U
#define PCLK_TOP_ROOT_SEL_XIN_OSC0_FUNC          2U
#define ACLK_LOW_TOP_ROOT_SEL                    0x010E0008
#define ACLK_LOW_TOP_ROOT_SEL_CLK_GPLL_MUX       0U
#define ACLK_LOW_TOP_ROOT_SEL_CLK_CPLL_MUX       1U

// CRU_CLKSEL_CON09(Offset:0x324)
#define ACLK_TOP_M300_ROOT_SEL                   0x02000009
#define ACLK_TOP_M300_ROOT_SEL_CLK_MATRIX_300M_SRC 0U
#define ACLK_TOP_M300_ROOT_SEL_CLK_MATRIX_200M_SRC 1U
#define ACLK_TOP_M300_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define ACLK_TOP_M300_ROOT_SEL_XIN_OSC0_FUNC     3U
#define ACLK_TOP_M500_ROOT_SEL                   0x02020009
#define ACLK_TOP_M500_ROOT_SEL_CLK_MATRIX_500M_SRC 0U
#define ACLK_TOP_M500_ROOT_SEL_CLK_MATRIX_300M_SRC 1U
#define ACLK_TOP_M500_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define ACLK_TOP_M500_ROOT_SEL_XIN_OSC0_FUNC     3U
#define ACLK_TOP_M400_ROOT_SEL                   0x02040009
#define ACLK_TOP_M400_ROOT_SEL_CLK_MATRIX_400M_SRC 0U
#define ACLK_TOP_M400_ROOT_SEL_CLK_MATRIX_200M_SRC 1U
#define ACLK_TOP_M400_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define ACLK_TOP_M400_ROOT_SEL_XIN_OSC0_FUNC     3U
#define ACLK_TOP_S200_ROOT_SEL                   0x02060009
#define ACLK_TOP_S200_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define ACLK_TOP_S200_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define ACLK_TOP_S200_ROOT_SEL_CLK_MATRIX_50M_SRC 2U
#define ACLK_TOP_S200_ROOT_SEL_XIN_OSC0_FUNC     3U
#define ACLK_TOP_S400_ROOT_SEL                   0x02080009
#define ACLK_TOP_S400_ROOT_SEL_CLK_MATRIX_400M_SRC 0U
#define ACLK_TOP_S400_ROOT_SEL_CLK_MATRIX_200M_SRC 1U
#define ACLK_TOP_S400_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define ACLK_TOP_S400_ROOT_SEL_XIN_OSC0_FUNC     3U

// CRU_CLKSEL_CON10(Offset:0x328)
#define CLK_TESTOUT_TOP_DIV                      0x0600000A
#define CLK_TESTOUT_TOP_SEL                      0x0306000A
#define CLK_TESTOUT_TOP_SEL_CLK_GPLL_MUX         0U
#define CLK_TESTOUT_TOP_SEL_CLK_CPLL_MUX         1U
#define CLK_TESTOUT_TOP_SEL_CLK_AUPLL_MUX        2U
#define CLK_TESTOUT_TOP_SEL_CLK_SPLL_MUX         3U
#define CLK_TESTOUT_TOP_SEL_CLK_V0PLL_MUX        4U
#define CLK_TESTOUT_TOP_SEL_CLK_DEEPSLOW         5U
#define CLK_TESTOUT_SEL                          0x0309000A
#define CLK_TESTOUT_SEL_CLK_TESTOUT_GRP0         0U
#define CLK_TESTOUT_SEL_CLK_TESTOUT_B0           1U
#define CLK_TESTOUT_SEL_CLK_TESTOUT_B1           2U
#define CLK_TESTOUT_SEL_CLK_TESTOUT_L            3U
#define CLK_TESTOUT_SEL_CLK_TESTOUT_DDR01        4U
#define CLK_TESTOUT_SEL_CLK_TESTOUT_DDR23        5U
#define CLK_TESTOUT_GRP0_SEL                     0x030C000A
#define CLK_TESTOUT_GRP0_SEL_CLK_REF_PIPE_PHY0   0U
#define CLK_TESTOUT_GRP0_SEL_CLK_REF_PIPE_PHY1   1U
#define CLK_TESTOUT_GRP0_SEL_CLK_REF_PIPE_PHY2   2U
#define CLK_TESTOUT_GRP0_SEL_CLK_TESTOUT_TOP     3U
#define CLK_TESTOUT_GRP0_SEL_CLK_TESTOUT_GPU     4U
#define CLK_TESTOUT_GRP0_SEL_CLK_TESTOUT_NPU     5U

// CRU_CLKSEL_CON15(Offset:0x33C)
#define MCLK_GMAC0_OUT_DIV                       0x0700000F
#define REFCLKO25M_ETH0_OUT_DIV                  0x0708000F
#define MCLK_GMAC0_OUT_SEL                       0x0107000F
#define MCLK_GMAC0_OUT_SEL_CLK_GPLL_MUX          0U
#define MCLK_GMAC0_OUT_SEL_CLK_CPLL_MUX          1U
#define REFCLKO25M_ETH0_OUT_SEL                  0x010F000F
#define REFCLKO25M_ETH0_OUT_SEL_CLK_GPLL_MUX     0U
#define REFCLKO25M_ETH0_OUT_SEL_CLK_CPLL_MUX     1U

// CRU_CLKSEL_CON16(Offset:0x340)
#define REFCLKO25M_ETH1_OUT_DIV                  0x07000010
#define REFCLKO25M_ETH1_OUT_SEL                  0x01070010
#define REFCLKO25M_ETH1_OUT_SEL_CLK_GPLL_MUX     0U
#define REFCLKO25M_ETH1_OUT_SEL_CLK_CPLL_MUX     1U

// CRU_CLKSEL_CON17(Offset:0x344)
#define CLK_CIFOUT_OUT_DIV                       0x08000011
#define CLK_CIFOUT_OUT_SEL                       0x02080011
#define CLK_CIFOUT_OUT_SEL_CLK_GPLL_MUX          0U
#define CLK_CIFOUT_OUT_SEL_CLK_CPLL_MUX          1U
#define CLK_CIFOUT_OUT_SEL_XIN_OSC0_FUNC         2U
#define CLK_CIFOUT_OUT_SEL_CLK_SPLL_MUX          3U

// CRU_CLKSEL_CON18(Offset:0x348)
#define CLK_MIPI_CAMARAOUT_M0_DIV                0x08000012
#define CLK_MIPI_CAMARAOUT_M0_SEL                0x02080012
#define CLK_MIPI_CAMARAOUT_M0_SEL_XIN_OSC0_FUNC  0U
#define CLK_MIPI_CAMARAOUT_M0_SEL_CLK_SPLL_MUX   1U
#define CLK_MIPI_CAMARAOUT_M0_SEL_CLK_GPLL_MUX   2U
#define CLK_MIPI_CAMARAOUT_M0_SEL_CLK_CPLL_MUX   3U

// CRU_CLKSEL_CON19(Offset:0x34C)
#define CLK_MIPI_CAMARAOUT_M1_DIV                0x08000013
#define CLK_MIPI_CAMARAOUT_M1_SEL                0x02080013
#define CLK_MIPI_CAMARAOUT_M1_SEL_XIN_OSC0_FUNC  0U
#define CLK_MIPI_CAMARAOUT_M1_SEL_CLK_SPLL_MUX   1U
#define CLK_MIPI_CAMARAOUT_M1_SEL_CLK_GPLL_MUX   2U
#define CLK_MIPI_CAMARAOUT_M1_SEL_CLK_CPLL_MUX   3U

// CRU_CLKSEL_CON20(Offset:0x350)
#define CLK_MIPI_CAMARAOUT_M2_DIV                0x08000014
#define CLK_MIPI_CAMARAOUT_M2_SEL                0x02080014
#define CLK_MIPI_CAMARAOUT_M2_SEL_XIN_OSC0_FUNC  0U
#define CLK_MIPI_CAMARAOUT_M2_SEL_CLK_SPLL_MUX   1U
#define CLK_MIPI_CAMARAOUT_M2_SEL_CLK_GPLL_MUX   2U
#define CLK_MIPI_CAMARAOUT_M2_SEL_CLK_CPLL_MUX   3U

// CRU_CLKSEL_CON21(Offset:0x354)
#define CLK_MIPI_CAMARAOUT_M3_DIV                0x08000015
#define CLK_MIPI_CAMARAOUT_M3_SEL                0x02080015
#define CLK_MIPI_CAMARAOUT_M3_SEL_XIN_OSC0_FUNC  0U
#define CLK_MIPI_CAMARAOUT_M3_SEL_CLK_SPLL_MUX   1U
#define CLK_MIPI_CAMARAOUT_M3_SEL_CLK_GPLL_MUX   2U
#define CLK_MIPI_CAMARAOUT_M3_SEL_CLK_CPLL_MUX   3U

// CRU_CLKSEL_CON22(Offset:0x358)
#define CLK_MIPI_CAMARAOUT_M4_DIV                0x08000016
#define CLK_MIPI_CAMARAOUT_M4_SEL                0x02080016
#define CLK_MIPI_CAMARAOUT_M4_SEL_XIN_OSC0_FUNC  0U
#define CLK_MIPI_CAMARAOUT_M4_SEL_CLK_SPLL_MUX   1U
#define CLK_MIPI_CAMARAOUT_M4_SEL_CLK_GPLL_MUX   2U
#define CLK_MIPI_CAMARAOUT_M4_SEL_CLK_CPLL_MUX   3U

// CRU_CLKSEL_CON24(Offset:0x360)
#define CLK_I2S0_8CH_TX_SRC_DIV                  0x05040018
#define HCLK_AUDIO_ROOT_SEL                      0x02000018
#define HCLK_AUDIO_ROOT_SEL_CLK_MATRIX_200M_SRC  0U
#define HCLK_AUDIO_ROOT_SEL_CLK_MATRIX_100M_SRC  1U
#define HCLK_AUDIO_ROOT_SEL_CLK_MATRIX_50M_SRC   2U
#define HCLK_AUDIO_ROOT_SEL_XIN_OSC0_FUNC        3U
#define PCLK_AUDIO_ROOT_SEL                      0x02020018
#define PCLK_AUDIO_ROOT_SEL_CLK_MATRIX_100M_SRC  0U
#define PCLK_AUDIO_ROOT_SEL_CLK_MATRIX_50M_SRC   1U
#define PCLK_AUDIO_ROOT_SEL_XIN_OSC0_FUNC        2U
#define CLK_I2S0_8CH_TX_SRC_SEL                  0x01090018
#define CLK_I2S0_8CH_TX_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_I2S0_8CH_TX_SRC_SEL_CLK_AUPLL_MUX    1U

// CRU_CLKSEL_CON25(Offset:0x364)
#define CLK_I2S0_8CH_TX_FRAC_DIV                 0x20000019

// CRU_CLKSEL_CON26(Offset:0x368)
#define CLK_I2S0_8CH_RX_SRC_DIV                  0x0502001A
#define MCLK_I2S0_8CH_TX_SEL                     0x0200001A
#define MCLK_I2S0_8CH_TX_SEL_CLK_I2S0_8CH_TX_SRC 0U
#define MCLK_I2S0_8CH_TX_SEL_CLK_I2S0_8CH_TX_FRAC 1U
#define MCLK_I2S0_8CH_TX_SEL_I2S0_MCLKIN         2U
#define MCLK_I2S0_8CH_TX_SEL_XIN_OSC0_HALF       3U
#define CLK_I2S0_8CH_RX_SRC_SEL                  0x0107001A
#define CLK_I2S0_8CH_RX_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_I2S0_8CH_RX_SRC_SEL_CLK_AUPLL_MUX    1U

// CRU_CLKSEL_CON27(Offset:0x36C)
#define CLK_I2S0_8CH_RX_FRAC_DIV                 0x2000001B

// CRU_CLKSEL_CON28(Offset:0x370)
#define CLK_I2S2_2CH_SRC_DIV                     0x0504001C
#define MCLK_I2S0_8CH_RX_SEL                     0x0200001C
#define MCLK_I2S0_8CH_RX_SEL_CLK_I2S0_8CH_RX_SRC 0U
#define MCLK_I2S0_8CH_RX_SEL_CLK_I2S0_8CH_RX_FRAC 1U
#define MCLK_I2S0_8CH_RX_SEL_I2S0_MCLKIN         2U
#define MCLK_I2S0_8CH_RX_SEL_XIN_OSC0_HALF       3U
#define I2S0_8CH_MCLKOUT_SEL                     0x0202001C
#define I2S0_8CH_MCLKOUT_SEL_MCLK_I2S0_8CH_TX    0U
#define I2S0_8CH_MCLKOUT_SEL_MCLK_I2S0_8CH_RX    1U
#define I2S0_8CH_MCLKOUT_SEL_XIN_OSC0_HALF       2U
#define CLK_I2S2_2CH_SRC_SEL                     0x0109001C
#define CLK_I2S2_2CH_SRC_SEL_CLK_GPLL_MUX        0U
#define CLK_I2S2_2CH_SRC_SEL_CLK_AUPLL_MUX       1U

// CRU_CLKSEL_CON29(Offset:0x374)
#define CLK_I2S2_2CH_FRAC_DIV                    0x2000001D

// CRU_CLKSEL_CON30(Offset:0x378)
#define CLK_I2S3_2CH_SRC_DIV                     0x0503001E
#define MCLK_I2S2_2CH_SEL                        0x0200001E
#define MCLK_I2S2_2CH_SEL_CLK_I2S2_2CH_SRC       0U
#define MCLK_I2S2_2CH_SEL_CLK_I2S2_2CH_FRAC      1U
#define MCLK_I2S2_2CH_SEL_I2S2_MCLKIN            2U
#define MCLK_I2S2_2CH_SEL_XIN_OSC0_HALF          3U
#define I2S2_2CH_MCLKOUT_SEL                     0x0102001E
#define I2S2_2CH_MCLKOUT_SEL_MCLK_I2S2_2CH       0U
#define I2S2_2CH_MCLKOUT_SEL_XIN_OSC0_HALF       1U
#define CLK_I2S3_2CH_SRC_SEL                     0x0108001E
#define CLK_I2S3_2CH_SRC_SEL_CLK_GPLL_MUX        0U
#define CLK_I2S3_2CH_SRC_SEL_CLK_AUPLL_MUX       1U

// CRU_CLKSEL_CON31(Offset:0x37C)
#define CLK_I2S3_2CH_FRAC_DIV                    0x2000001F

// CRU_CLKSEL_CON32(Offset:0x380)
#define CLK_SPDIF0_SRC_DIV                       0x05030020
#define MCLK_I2S3_2CH_SEL                        0x02000020
#define MCLK_I2S3_2CH_SEL_CLK_I2S3_2CH_SRC       0U
#define MCLK_I2S3_2CH_SEL_CLK_I2S3_2CH_FRAC      1U
#define MCLK_I2S3_2CH_SEL_I2S3_MCLKIN            2U
#define MCLK_I2S3_2CH_SEL_XIN_OSC0_HALF          3U
#define I2S3_2CH_MCLKOUT_SEL                     0x01020020
#define I2S3_2CH_MCLKOUT_SEL_MCLK_I2S3_2CH       0U
#define I2S3_2CH_MCLKOUT_SEL_XIN_OSC0_HALF       1U
#define CLK_SPDIF0_SRC_SEL                       0x01080020
#define CLK_SPDIF0_SRC_SEL_CLK_GPLL_MUX          0U
#define CLK_SPDIF0_SRC_SEL_CLK_AUPLL_MUX         1U

// CRU_CLKSEL_CON33(Offset:0x384)
#define CLK_SPDIF0_FRAC_DIV                      0x20000021

// CRU_CLKSEL_CON34(Offset:0x388)
#define CLK_SPDIF1_SRC_DIV                       0x05020022
#define MCLK_SPDIF0_SEL                          0x02000022
#define MCLK_SPDIF0_SEL_CLK_SPDIF0_SRC           0U
#define MCLK_SPDIF0_SEL_CLK_SPDIF0_FRAC          1U
#define MCLK_SPDIF0_SEL_XIN_OSC0_HALF            2U
#define CLK_SPDIF1_SRC_SEL                       0x01070022
#define CLK_SPDIF1_SRC_SEL_CLK_GPLL_MUX          0U
#define CLK_SPDIF1_SRC_SEL_CLK_AUPLL_MUX         1U

// CRU_CLKSEL_CON35(Offset:0x38C)
#define CLK_SPDIF1_FRAC_DIV                      0x20000023

// CRU_CLKSEL_CON36(Offset:0x390)
#define MCLK_PDM1_DIV                            0x05020024
#define MCLK_SPDIF1_SEL                          0x02000024
#define MCLK_SPDIF1_SEL_CLK_SPDIF1_SRC           0U
#define MCLK_SPDIF1_SEL_CLK_SPDIF1_FRAC          1U
#define MCLK_SPDIF1_SEL_XIN_OSC0_HALF            2U
#define MCLK_PDM1_SEL                            0x02070024
#define MCLK_PDM1_SEL_CLK_GPLL_MUX               0U
#define MCLK_PDM1_SEL_CLK_CPLL_MUX               1U
#define MCLK_PDM1_SEL_CLK_AUPLL_MUX              2U

// CRU_CLKSEL_CON38(Offset:0x398)
#define ACLK_BUS_ROOT_DIV                        0x05000026
#define ACLK_BUS_ROOT_SEL                        0x01050026
#define ACLK_BUS_ROOT_SEL_CLK_GPLL_MUX           0U
#define ACLK_BUS_ROOT_SEL_CLK_CPLL_MUX           1U
#define CLK_I2C1_SEL                             0x01060026
#define CLK_I2C1_SEL_CLK_MATRIX_200M_SRC         0U
#define CLK_I2C1_SEL_CLK_MATRIX_100M_SRC         1U
#define CLK_I2C2_SEL                             0x01070026
#define CLK_I2C2_SEL_CLK_MATRIX_200M_SRC         0U
#define CLK_I2C2_SEL_CLK_MATRIX_100M_SRC         1U
#define CLK_I2C3_SEL                             0x01080026
#define CLK_I2C3_SEL_CLK_MATRIX_200M_SRC         0U
#define CLK_I2C3_SEL_CLK_MATRIX_100M_SRC         1U
#define CLK_I2C4_SEL                             0x01090026
#define CLK_I2C4_SEL_CLK_MATRIX_200M_SRC         0U
#define CLK_I2C4_SEL_CLK_MATRIX_100M_SRC         1U
#define CLK_I2C5_SEL                             0x010A0026
#define CLK_I2C5_SEL_CLK_MATRIX_200M_SRC         0U
#define CLK_I2C5_SEL_CLK_MATRIX_100M_SRC         1U
#define CLK_I2C6_SEL                             0x010B0026
#define CLK_I2C6_SEL_CLK_MATRIX_200M_SRC         0U
#define CLK_I2C6_SEL_CLK_MATRIX_100M_SRC         1U
#define CLK_I2C7_SEL                             0x010C0026
#define CLK_I2C7_SEL_CLK_MATRIX_200M_SRC         0U
#define CLK_I2C7_SEL_CLK_MATRIX_100M_SRC         1U
#define CLK_I2C8_SEL                             0x010D0026
#define CLK_I2C8_SEL_CLK_MATRIX_200M_SRC         0U
#define CLK_I2C8_SEL_CLK_MATRIX_100M_SRC         1U

// CRU_CLKSEL_CON39(Offset:0x39C)
#define CLK_CAN0_DIV                             0x05000027
#define CLK_CAN1_DIV                             0x05060027
#define CLK_CAN0_SEL                             0x01050027
#define CLK_CAN0_SEL_CLK_GPLL_MUX                0U
#define CLK_CAN0_SEL_CLK_CPLL_MUX                1U
#define CLK_CAN1_SEL                             0x010B0027
#define CLK_CAN1_SEL_CLK_GPLL_MUX                0U
#define CLK_CAN1_SEL_CLK_CPLL_MUX                1U

// CRU_CLKSEL_CON40(Offset:0x3A0)
#define CLK_CAN2_DIV                             0x05000028
#define CLK_SARADC_DIV                           0x08060028
#define CLK_CAN2_SEL                             0x01050028
#define CLK_CAN2_SEL_CLK_GPLL_MUX                0U
#define CLK_CAN2_SEL_CLK_CPLL_MUX                1U
#define CLK_SARADC_SEL                           0x010E0028
#define CLK_SARADC_SEL_CLK_GPLL_MUX              0U
#define CLK_SARADC_SEL_XIN_OSC0_FUNC             1U

// CRU_CLKSEL_CON41(Offset:0x3A4)
#define CLK_TSADC_DIV                            0x08000029
#define CLK_UART1_SRC_DIV                        0x05090029
#define CLK_TSADC_SEL                            0x01080029
#define CLK_TSADC_SEL_CLK_GPLL_MUX               0U
#define CLK_TSADC_SEL_XIN_OSC0_FUNC              1U
#define CLK_UART1_SRC_SEL                        0x010E0029
#define CLK_UART1_SRC_SEL_CLK_GPLL_MUX           0U
#define CLK_UART1_SRC_SEL_CLK_CPLL_MUX           1U

// CRU_CLKSEL_CON42(Offset:0x3A8)
#define CLK_UART1_FRAC_DIV                       0x2000002A

// CRU_CLKSEL_CON43(Offset:0x3AC)
#define CLK_UART2_SRC_DIV                        0x0502002B
#define SCLK_UART1_SEL                           0x0200002B
#define SCLK_UART1_SEL_CLK_UART1_SRC             0U
#define SCLK_UART1_SEL_CLK_UART1_FRAC            1U
#define SCLK_UART1_SEL_XIN_OSC0_FUNC             2U
#define CLK_UART2_SRC_SEL                        0x0107002B
#define CLK_UART2_SRC_SEL_CLK_GPLL_MUX           0U
#define CLK_UART2_SRC_SEL_CLK_CPLL_MUX           1U

// CRU_CLKSEL_CON44(Offset:0x3B0)
#define CLK_UART2_FRAC_DIV                       0x2000002C

// CRU_CLKSEL_CON45(Offset:0x3B4)
#define CLK_UART3_SRC_DIV                        0x0502002D
#define SCLK_UART2_SEL                           0x0200002D
#define SCLK_UART2_SEL_CLK_UART2_SRC             0U
#define SCLK_UART2_SEL_CLK_UART2_FRAC            1U
#define SCLK_UART2_SEL_XIN_OSC0_FUNC             2U
#define CLK_UART3_SRC_SEL                        0x0107002D
#define CLK_UART3_SRC_SEL_CLK_GPLL_MUX           0U
#define CLK_UART3_SRC_SEL_CLK_CPLL_MUX           1U

// CRU_CLKSEL_CON46(Offset:0x3B8)
#define CLK_UART3_FRAC_DIV                       0x2000002E

// CRU_CLKSEL_CON47(Offset:0x3BC)
#define CLK_UART4_SRC_DIV                        0x0502002F
#define SCLK_UART3_SEL                           0x0200002F
#define SCLK_UART3_SEL_CLK_UART3_SRC             0U
#define SCLK_UART3_SEL_CLK_UART3_FRAC            1U
#define SCLK_UART3_SEL_XIN_OSC0_FUNC             2U
#define CLK_UART4_SRC_SEL                        0x0107002F
#define CLK_UART4_SRC_SEL_CLK_GPLL_MUX           0U
#define CLK_UART4_SRC_SEL_CLK_CPLL_MUX           1U

// CRU_CLKSEL_CON48(Offset:0x3C0)
#define CLK_UART4_FRAC_DIV                       0x20000030

// CRU_CLKSEL_CON49(Offset:0x3C4)
#define CLK_UART5_SRC_DIV                        0x05020031
#define SCLK_UART4_SEL                           0x02000031
#define SCLK_UART4_SEL_CLK_UART4_SRC             0U
#define SCLK_UART4_SEL_CLK_UART4_FRAC            1U
#define SCLK_UART4_SEL_XIN_OSC0_FUNC             2U
#define CLK_UART5_SRC_SEL                        0x01070031
#define CLK_UART5_SRC_SEL_CLK_GPLL_MUX           0U
#define CLK_UART5_SRC_SEL_CLK_CPLL_MUX           1U

// CRU_CLKSEL_CON50(Offset:0x3C8)
#define CLK_UART5_FRAC_DIV                       0x20000032

// CRU_CLKSEL_CON51(Offset:0x3CC)
#define CLK_UART6_SRC_DIV                        0x05020033
#define SCLK_UART5_SEL                           0x02000033
#define SCLK_UART5_SEL_CLK_UART5_SRC             0U
#define SCLK_UART5_SEL_CLK_UART5_FRAC            1U
#define SCLK_UART5_SEL_XIN_OSC0_FUNC             2U
#define CLK_UART6_SRC_SEL                        0x01070033
#define CLK_UART6_SRC_SEL_CLK_GPLL_MUX           0U
#define CLK_UART6_SRC_SEL_CLK_CPLL_MUX           1U

// CRU_CLKSEL_CON52(Offset:0x3D0)
#define CLK_UART6_FRAC_DIV                       0x20000034

// CRU_CLKSEL_CON53(Offset:0x3D4)
#define CLK_UART7_SRC_DIV                        0x05020035
#define SCLK_UART6_SEL                           0x02000035
#define SCLK_UART6_SEL_CLK_UART6_SRC             0U
#define SCLK_UART6_SEL_CLK_UART6_FRAC            1U
#define SCLK_UART6_SEL_XIN_OSC0_FUNC             2U
#define CLK_UART7_SRC_SEL                        0x01070035
#define CLK_UART7_SRC_SEL_CLK_GPLL_MUX           0U
#define CLK_UART7_SRC_SEL_CLK_CPLL_MUX           1U

// CRU_CLKSEL_CON54(Offset:0x3D8)
#define CLK_UART7_FRAC_DIV                       0x20000036

// CRU_CLKSEL_CON55(Offset:0x3DC)
#define CLK_UART8_SRC_DIV                        0x05020037
#define SCLK_UART7_SEL                           0x02000037
#define SCLK_UART7_SEL_CLK_UART7_SRC             0U
#define SCLK_UART7_SEL_CLK_UART7_FRAC            1U
#define SCLK_UART7_SEL_XIN_OSC0_FUNC             2U
#define CLK_UART8_SRC_SEL                        0x01070037
#define CLK_UART8_SRC_SEL_CLK_GPLL_MUX           0U
#define CLK_UART8_SRC_SEL_CLK_CPLL_MUX           1U

// CRU_CLKSEL_CON56(Offset:0x3E0)
#define CLK_UART8_FRAC_DIV                       0x20000038

// CRU_CLKSEL_CON57(Offset:0x3E4)
#define CLK_UART9_SRC_DIV                        0x05020039
#define SCLK_UART8_SEL                           0x02000039
#define SCLK_UART8_SEL_CLK_UART8_SRC             0U
#define SCLK_UART8_SEL_CLK_UART8_FRAC            1U
#define SCLK_UART8_SEL_XIN_OSC0_FUNC             2U
#define CLK_UART9_SRC_SEL                        0x01070039
#define CLK_UART9_SRC_SEL_CLK_GPLL_MUX           0U
#define CLK_UART9_SRC_SEL_CLK_CPLL_MUX           1U

// CRU_CLKSEL_CON58(Offset:0x3E8)
#define CLK_UART9_FRAC_DIV                       0x2000003A

// CRU_CLKSEL_CON59(Offset:0x3EC)
#define SCLK_UART9_SEL                           0x0200003B
#define SCLK_UART9_SEL_CLK_UART9_SRC             0U
#define SCLK_UART9_SEL_CLK_UART9_FRAC            1U
#define SCLK_UART9_SEL_XIN_OSC0_FUNC             2U
#define CLK_SPI0_SEL                             0x0202003B
#define CLK_SPI0_SEL_CLK_MATRIX_200M_SRC         0U
#define CLK_SPI0_SEL_CLK_MATRIX_150M_SRC         1U
#define CLK_SPI0_SEL_XIN_OSC0_FUNC               2U
#define CLK_SPI1_SEL                             0x0204003B
#define CLK_SPI1_SEL_CLK_MATRIX_200M_SRC         0U
#define CLK_SPI1_SEL_CLK_MATRIX_150M_SRC         1U
#define CLK_SPI1_SEL_XIN_OSC0_FUNC               2U
#define CLK_SPI2_SEL                             0x0206003B
#define CLK_SPI2_SEL_CLK_MATRIX_200M_SRC         0U
#define CLK_SPI2_SEL_CLK_MATRIX_150M_SRC         1U
#define CLK_SPI2_SEL_XIN_OSC0_FUNC               2U
#define CLK_SPI3_SEL                             0x0208003B
#define CLK_SPI3_SEL_CLK_MATRIX_200M_SRC         0U
#define CLK_SPI3_SEL_CLK_MATRIX_150M_SRC         1U
#define CLK_SPI3_SEL_XIN_OSC0_FUNC               2U
#define CLK_SPI4_SEL                             0x020A003B
#define CLK_SPI4_SEL_CLK_MATRIX_200M_SRC         0U
#define CLK_SPI4_SEL_CLK_MATRIX_150M_SRC         1U
#define CLK_SPI4_SEL_XIN_OSC0_FUNC               2U
#define CLK_PWM1_SEL                             0x020C003B
#define CLK_PWM1_SEL_CLK_MATRIX_100M_SRC         0U
#define CLK_PWM1_SEL_CLK_MATRIX_50M_SRC          1U
#define CLK_PWM1_SEL_XIN_OSC0_FUNC               2U
#define CLK_PWM2_SEL                             0x020E003B
#define CLK_PWM2_SEL_CLK_MATRIX_100M_SRC         0U
#define CLK_PWM2_SEL_CLK_MATRIX_50M_SRC          1U
#define CLK_PWM2_SEL_XIN_OSC0_FUNC               2U

// CRU_CLKSEL_CON60(Offset:0x3F0)
#define DBCLK_GPIO1_DIV                          0x0503003C
#define DBCLK_GPIO2_DIV                          0x0509003C
#define CLK_PWM3_SEL                             0x0200003C
#define CLK_PWM3_SEL_CLK_MATRIX_100M_SRC         0U
#define CLK_PWM3_SEL_CLK_MATRIX_50M_SRC          1U
#define CLK_PWM3_SEL_XIN_OSC0_FUNC               2U
#define CLK_BUS_TIMER_ROOT_SEL                   0x0102003C
#define CLK_BUS_TIMER_ROOT_SEL_XIN_OSC0_FUNC     0U
#define CLK_BUS_TIMER_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define DBCLK_GPIO1_SEL                          0x0108003C
#define DBCLK_GPIO1_SEL_XIN_OSC0_FUNC            0U
#define DBCLK_GPIO1_SEL_CLK_DEEPSLOW             1U
#define DBCLK_GPIO2_SEL                          0x010E003C
#define DBCLK_GPIO2_SEL_XIN_OSC0_FUNC            0U
#define DBCLK_GPIO2_SEL_CLK_DEEPSLOW             1U

// CRU_CLKSEL_CON61(Offset:0x3F4)
#define DBCLK_GPIO3_DIV                          0x0500003D
#define DBCLK_GPIO4_DIV                          0x0506003D
#define DBCLK_GPIO3_SEL                          0x0105003D
#define DBCLK_GPIO3_SEL_XIN_OSC0_FUNC            0U
#define DBCLK_GPIO3_SEL_CLK_DEEPSLOW             1U
#define DBCLK_GPIO4_SEL                          0x010B003D
#define DBCLK_GPIO4_SEL_XIN_OSC0_FUNC            0U
#define DBCLK_GPIO4_SEL_CLK_DEEPSLOW             1U

// CRU_CLKSEL_CON62(Offset:0x3F8)
#define DCLK_DECOM_DIV                           0x0500003E
#define CLK_BISRINTF_PLLSRC_DIV                  0x0506003E
#define DCLK_DECOM_SEL                           0x0105003E
#define DCLK_DECOM_SEL_CLK_GPLL_MUX              0U
#define DCLK_DECOM_SEL_CLK_SPLL_MUX              1U

// CRU_CLKSEL_CON63(Offset:0x3FC)
#define CLK_TESTOUT_DDR01_DIV                    0x0600003F
#define CLK_TESTOUT_DDR01_SEL                    0x0106003F
#define CLK_TESTOUT_DDR01_SEL_CLK_DFI_CH0        0U
#define CLK_TESTOUT_DDR01_SEL_CLK_DFI_CH1        1U

// CRU_CLKSEL_CON65(Offset:0x404)
#define CLK_TESTOUT_DDR23_DIV                    0x06000041
#define CLK_TESTOUT_DDR23_SEL                    0x01060041
#define CLK_TESTOUT_DDR23_SEL_CLK_DFI_CH2        0U
#define CLK_TESTOUT_DDR23_SEL_CLK_DFI_CH3        1U

// CRU_CLKSEL_CON67(Offset:0x40C)
#define ACLK_ISP1_ROOT_DIV                       0x05000043
#define CLK_ISP1_CORE_DIV                        0x05090043
#define ACLK_ISP1_ROOT_SEL                       0x02050043
#define ACLK_ISP1_ROOT_SEL_CLK_GPLL_MUX          0U
#define ACLK_ISP1_ROOT_SEL_CLK_CPLL_MUX          1U
#define ACLK_ISP1_ROOT_SEL_CLK_AUPLL_MUX         2U
#define ACLK_ISP1_ROOT_SEL_CLK_SPLL_MUX          3U
#define HCLK_ISP1_ROOT_SEL                       0x02070043
#define HCLK_ISP1_ROOT_SEL_CLK_MATRIX_200M_SRC   0U
#define HCLK_ISP1_ROOT_SEL_CLK_MATRIX_100M_SRC   1U
#define HCLK_ISP1_ROOT_SEL_CLK_MATRIX_50M_SRC    2U
#define HCLK_ISP1_ROOT_SEL_XIN_OSC0_FUNC         3U
#define CLK_ISP1_CORE_SEL                        0x020E0043
#define CLK_ISP1_CORE_SEL_CLK_GPLL_MUX           0U
#define CLK_ISP1_CORE_SEL_CLK_CPLL_MUX           1U
#define CLK_ISP1_CORE_SEL_CLK_AUPLL_MUX          2U
#define CLK_ISP1_CORE_SEL_CLK_SPLL_MUX           3U

// CRU_CLKSEL_CON73(Offset:0x424)
#define CLK_RKNN_DSU0_SRC_T_DIV                  0x05020049
#define CLK_TESTOUT_NPU_DIV                      0x050A0049
#define HCLK_RKNN_ROOT_SEL                       0x02000049
#define HCLK_RKNN_ROOT_SEL_CLK_MATRIX_200M_SRC   0U
#define HCLK_RKNN_ROOT_SEL_CLK_MATRIX_100M_SRC   1U
#define HCLK_RKNN_ROOT_SEL_CLK_MATRIX_50M_SRC    2U
#define HCLK_RKNN_ROOT_SEL_XIN_OSC0_FUNC         3U
#define CLK_RKNN_DSU0_SRC_T_SEL                  0x03070049
#define CLK_RKNN_DSU0_SRC_T_SEL_CLK_GPLL_MUX     0U
#define CLK_RKNN_DSU0_SRC_T_SEL_CLK_CPLL_MUX     1U
#define CLK_RKNN_DSU0_SRC_T_SEL_CLK_AUPLL_MUX    2U
#define CLK_RKNN_DSU0_SRC_T_SEL_CLK_NPLL_MUX     3U
#define CLK_RKNN_DSU0_SRC_T_SEL_CLK_SPLL_MUX     4U
#define CLK_TESTOUT_NPU_SEL                      0x010F0049
#define CLK_TESTOUT_NPU_SEL_CLK_RKNN_DSU0_SRC_T  0U
#define CLK_TESTOUT_NPU_SEL_CLK_NPU_PVTPLL       1U

// CRU_CLKSEL_CON74(Offset:0x428)
#define CLK_NPU_CM0_RTC_DIV                      0x0507004A
#define CLK_RKNN_DSU0_SEL                        0x0100004A
#define CLK_RKNN_DSU0_SEL_CLK_RKNN_DSU0_SRC_T    0U
#define CLK_RKNN_DSU0_SEL_CLK_NPU_PVTPLL         1U
#define PCLK_NPUTOP_ROOT_SEL                     0x0201004A
#define PCLK_NPUTOP_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define PCLK_NPUTOP_ROOT_SEL_CLK_MATRIX_50M_SRC  1U
#define PCLK_NPUTOP_ROOT_SEL_XIN_OSC0_FUNC       2U
#define CLK_NPUTIMER_ROOT_SEL                    0x0103004A
#define CLK_NPUTIMER_ROOT_SEL_XIN_OSC0_FUNC      0U
#define CLK_NPUTIMER_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define CLK_NPU_PVTPLL_SEL                       0x0104004A
#define CLK_NPU_PVTPLL_SEL_CLK_RKNN_DSU0_SRC_T   0U
#define CLK_NPU_PVTPLL_SEL_XIN_OSC0_FUNC         1U
#define HCLK_NPU_CM0_ROOT_SEL                    0x0205004A
#define HCLK_NPU_CM0_ROOT_SEL_CLK_MATRIX_400M_SRC 0U
#define HCLK_NPU_CM0_ROOT_SEL_CLK_MATRIX_200M_SRC 1U
#define HCLK_NPU_CM0_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define HCLK_NPU_CM0_ROOT_SEL_XIN_OSC0_FUNC      3U
#define CLK_NPU_CM0_RTC_SEL                      0x010C004A
#define CLK_NPU_CM0_RTC_SEL_XIN_OSC0_FUNC        0U
#define CLK_NPU_CM0_RTC_SEL_CLK_DEEPSLOW         1U

// CRU_CLKSEL_CON77(Offset:0x434)
#define ACLK_NVM_ROOT_DIV                        0x0502004D
#define CCLK_EMMC_DIV                            0x0608004D
#define HCLK_NVM_ROOT_SEL                        0x0200004D
#define HCLK_NVM_ROOT_SEL_CLK_MATRIX_200M_SRC    0U
#define HCLK_NVM_ROOT_SEL_CLK_MATRIX_100M_SRC    1U
#define HCLK_NVM_ROOT_SEL_CLK_MATRIX_50M_SRC     2U
#define HCLK_NVM_ROOT_SEL_XIN_OSC0_FUNC          3U
#define ACLK_NVM_ROOT_SEL                        0x0107004D
#define ACLK_NVM_ROOT_SEL_CLK_GPLL_MUX           0U
#define ACLK_NVM_ROOT_SEL_CLK_CPLL_MUX           1U
#define CCLK_EMMC_SEL                            0x020E004D
#define CCLK_EMMC_SEL_CLK_GPLL_MUX               0U
#define CCLK_EMMC_SEL_CLK_CPLL_MUX               1U
#define CCLK_EMMC_SEL_XIN_OSC0_FUNC              2U

// CRU_CLKSEL_CON78(Offset:0x438)
#define BCLK_EMMC_DIV                            0x0500004E
#define SCLK_SFC_DIV                             0x0606004E
#define BCLK_EMMC_SEL                            0x0105004E
#define BCLK_EMMC_SEL_CLK_GPLL_MUX               0U
#define BCLK_EMMC_SEL_CLK_CPLL_MUX               1U
#define SCLK_SFC_SEL                             0x020C004E
#define SCLK_SFC_SEL_CLK_GPLL_MUX                0U
#define SCLK_SFC_SEL_CLK_CPLL_MUX                1U
#define SCLK_SFC_SEL_XIN_OSC0_FUNC               2U

// CRU_CLKSEL_CON80(Offset:0x440)
#define ACLK_PCIE_ROOT_DIV                       0x05020050
#define ACLK_PHP_ROOT_DIV                        0x05080050
#define PCLK_PHP_ROOT_SEL                        0x02000050
#define PCLK_PHP_ROOT_SEL_CLK_MATRIX_150M_SRC    0U
#define PCLK_PHP_ROOT_SEL_CLK_MATRIX_50M_SRC     1U
#define PCLK_PHP_ROOT_SEL_XIN_OSC0_FUNC          2U
#define ACLK_PCIE_ROOT_SEL                       0x01070050
#define ACLK_PCIE_ROOT_SEL_CLK_GPLL_MUX          0U
#define ACLK_PCIE_ROOT_SEL_CLK_CPLL_MUX          1U
#define ACLK_PHP_ROOT_SEL                        0x010D0050
#define ACLK_PHP_ROOT_SEL_CLK_GPLL_MUX           0U
#define ACLK_PHP_ROOT_SEL_CLK_CPLL_MUX           1U

// CRU_CLKSEL_CON81(Offset:0x444)
#define CLK_GMAC0_PTP_REF_DIV                    0x06000051
#define CLK_GMAC1_PTP_REF_DIV                    0x06070051
#define CLK_GMAC0_PTP_REF_SEL                    0x01060051
#define CLK_GMAC0_PTP_REF_SEL_CLK_CPLL_MUX       0U
#define CLK_GMAC0_PTP_REF_SEL_CLK_GMAC0_PTPREFO  1U
#define CLK_GMAC1_PTP_REF_SEL                    0x010D0051
#define CLK_GMAC1_PTP_REF_SEL_CLK_CPLL_MUX       0U
#define CLK_GMAC1_PTP_REF_SEL_CLK_GMAC1_PTPREFO  1U

// CRU_CLKSEL_CON82(Offset:0x448)
#define CLK_RXOOB0_DIV                           0x07000052
#define CLK_RXOOB1_DIV                           0x07080052
#define CLK_RXOOB0_SEL                           0x01070052
#define CLK_RXOOB0_SEL_CLK_GPLL_MUX              0U
#define CLK_RXOOB0_SEL_CLK_CPLL_MUX              1U
#define CLK_RXOOB1_SEL                           0x010F0052
#define CLK_RXOOB1_SEL_CLK_GPLL_MUX              0U
#define CLK_RXOOB1_SEL_CLK_CPLL_MUX              1U

// CRU_CLKSEL_CON83(Offset:0x44C)
#define CLK_RXOOB2_DIV                           0x07000053
#define CLK_GMAC_125M_CRU_I_DIV                  0x07080053
#define CLK_RXOOB2_SEL                           0x01070053
#define CLK_RXOOB2_SEL_CLK_GPLL_MUX              0U
#define CLK_RXOOB2_SEL_CLK_CPLL_MUX              1U
#define CLK_GMAC_125M_CRU_I_SEL                  0x010F0053
#define CLK_GMAC_125M_CRU_I_SEL_CLK_GPLL_MUX     0U
#define CLK_GMAC_125M_CRU_I_SEL_CLK_CPLL_MUX     1U

// CRU_CLKSEL_CON84(Offset:0x450)
#define CLK_GMAC_50M_CRU_I_DIV                   0x07000054
#define CLK_UTMI_OTG2_DIV                        0x04080054
#define CLK_GMAC_50M_CRU_I_SEL                   0x01070054
#define CLK_GMAC_50M_CRU_I_SEL_CLK_GPLL_MUX      0U
#define CLK_GMAC_50M_CRU_I_SEL_CLK_CPLL_MUX      1U
#define CLK_UTMI_OTG2_SEL                        0x020C0054
#define CLK_UTMI_OTG2_SEL_CLK_MATRIX_150M_SRC    0U
#define CLK_UTMI_OTG2_SEL_CLK_MATRIX_50M_SRC     1U
#define CLK_UTMI_OTG2_SEL_XIN_OSC0_FUNC          2U

// CRU_CLKSEL_CON85(Offset:0x454)
#define CLK_GMAC0_TX_125M_O_DIV                  0x06000055
#define CLK_GMAC1_TX_125M_O_DIV                  0x06060055

// CRU_CLKSEL_CON89(Offset:0x464)
#define ACLK_RKVDEC0_ROOT_DIV                    0x05020059
#define ACLK_RKVDEC_CCU_DIV                      0x05090059
#define HCLK_RKVDEC0_ROOT_SEL                    0x02000059
#define HCLK_RKVDEC0_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_RKVDEC0_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_RKVDEC0_ROOT_SEL_CLK_MATRIX_50M_SRC 2U
#define HCLK_RKVDEC0_ROOT_SEL_XIN_OSC0_FUNC      3U
#define ACLK_RKVDEC0_ROOT_SEL                    0x02070059
#define ACLK_RKVDEC0_ROOT_SEL_CLK_GPLL_MUX       0U
#define ACLK_RKVDEC0_ROOT_SEL_CLK_CPLL_MUX       1U
#define ACLK_RKVDEC0_ROOT_SEL_CLK_AUPLL_MUX      2U
#define ACLK_RKVDEC0_ROOT_SEL_CLK_SPLL_MUX       3U
#define ACLK_RKVDEC_CCU_SEL                      0x020E0059
#define ACLK_RKVDEC_CCU_SEL_CLK_GPLL_MUX         0U
#define ACLK_RKVDEC_CCU_SEL_CLK_CPLL_MUX         1U
#define ACLK_RKVDEC_CCU_SEL_CLK_AUPLL_MUX        2U
#define ACLK_RKVDEC_CCU_SEL_CLK_SPLL_MUX         3U

// CRU_CLKSEL_CON90(Offset:0x468)
#define CLK_RKVDEC0_CA_DIV                       0x0500005A
#define CLK_RKVDEC0_HEVC_CA_DIV                  0x0506005A
#define CLK_RKVDEC0_CA_SEL                       0x0105005A
#define CLK_RKVDEC0_CA_SEL_CLK_GPLL_MUX          0U
#define CLK_RKVDEC0_CA_SEL_CLK_CPLL_MUX          1U
#define CLK_RKVDEC0_HEVC_CA_SEL                  0x020B005A
#define CLK_RKVDEC0_HEVC_CA_SEL_CLK_GPLL_MUX     0U
#define CLK_RKVDEC0_HEVC_CA_SEL_CLK_CPLL_MUX     1U
#define CLK_RKVDEC0_HEVC_CA_SEL_CLK_NPLL_MUX     2U
#define CLK_RKVDEC0_HEVC_CA_SEL_CLK_MATRIX_1000M_SRC 3U

// CRU_CLKSEL_CON91(Offset:0x46C)
#define CLK_RKVDEC0_CORE_DIV                     0x0500005B
#define CLK_RKVDEC0_CORE_SEL                     0x0105005B
#define CLK_RKVDEC0_CORE_SEL_CLK_GPLL_MUX        0U
#define CLK_RKVDEC0_CORE_SEL_CLK_CPLL_MUX        1U

// CRU_CLKSEL_CON93(Offset:0x474)
#define ACLK_RKVDEC1_ROOT_DIV                    0x0502005D
#define CLK_RKVDEC1_CA_DIV                       0x0509005D
#define HCLK_RKVDEC1_ROOT_SEL                    0x0200005D
#define HCLK_RKVDEC1_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_RKVDEC1_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_RKVDEC1_ROOT_SEL_CLK_MATRIX_50M_SRC 2U
#define HCLK_RKVDEC1_ROOT_SEL_XIN_OSC0_FUNC      3U
#define ACLK_RKVDEC1_ROOT_SEL                    0x0207005D
#define ACLK_RKVDEC1_ROOT_SEL_CLK_GPLL_MUX       0U
#define ACLK_RKVDEC1_ROOT_SEL_CLK_CPLL_MUX       1U
#define ACLK_RKVDEC1_ROOT_SEL_CLK_AUPLL_MUX      2U
#define ACLK_RKVDEC1_ROOT_SEL_CLK_NPLL_MUX       3U
#define CLK_RKVDEC1_CA_SEL                       0x010E005D
#define CLK_RKVDEC1_CA_SEL_CLK_GPLL_MUX          0U
#define CLK_RKVDEC1_CA_SEL_CLK_CPLL_MUX          1U

// CRU_CLKSEL_CON94(Offset:0x478)
#define CLK_RKVDEC1_HEVC_CA_DIV                  0x0500005E
#define CLK_RKVDEC1_CORE_DIV                     0x0507005E
#define CLK_RKVDEC1_HEVC_CA_SEL                  0x0205005E
#define CLK_RKVDEC1_HEVC_CA_SEL_CLK_GPLL_MUX     0U
#define CLK_RKVDEC1_HEVC_CA_SEL_CLK_CPLL_MUX     1U
#define CLK_RKVDEC1_HEVC_CA_SEL_CLK_NPLL_MUX     2U
#define CLK_RKVDEC1_HEVC_CA_SEL_CLK_MATRIX_1000M_SRC 3U
#define CLK_RKVDEC1_CORE_SEL                     0x010C005E
#define CLK_RKVDEC1_CORE_SEL_CLK_GPLL_MUX        0U
#define CLK_RKVDEC1_CORE_SEL_CLK_CPLL_MUX        1U

// CRU_CLKSEL_CON96(Offset:0x480)
#define ACLK_USB_ROOT_DIV                        0x05000060
#define ACLK_USB_ROOT_SEL                        0x01050060
#define ACLK_USB_ROOT_SEL_CLK_GPLL_MUX           0U
#define ACLK_USB_ROOT_SEL_CLK_CPLL_MUX           1U
#define HCLK_USB_ROOT_SEL                        0x02060060
#define HCLK_USB_ROOT_SEL_CLK_MATRIX_150M_SRC    0U
#define HCLK_USB_ROOT_SEL_CLK_MATRIX_100M_SRC    1U
#define HCLK_USB_ROOT_SEL_CLK_MATRIX_50M_SRC     2U
#define HCLK_USB_ROOT_SEL_XIN_OSC0_FUNC          3U

// CRU_CLKSEL_CON98(Offset:0x488)
#define ACLK_VDPU_ROOT_DIV                       0x05000062
#define ACLK_VDPU_ROOT_SEL                       0x02050062
#define ACLK_VDPU_ROOT_SEL_CLK_GPLL_MUX          0U
#define ACLK_VDPU_ROOT_SEL_CLK_CPLL_MUX          1U
#define ACLK_VDPU_ROOT_SEL_CLK_AUPLL_MUX         2U
#define ACLK_VDPU_LOW_ROOT_SEL                   0x02070062
#define ACLK_VDPU_LOW_ROOT_SEL_CLK_MATRIX_400M_SRC 0U
#define ACLK_VDPU_LOW_ROOT_SEL_CLK_MATRIX_200M_SRC 1U
#define ACLK_VDPU_LOW_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define ACLK_VDPU_LOW_ROOT_SEL_XIN_OSC0_FUNC     3U
#define HCLK_VDPU_ROOT_SEL                       0x02090062
#define HCLK_VDPU_ROOT_SEL_CLK_MATRIX_200M_SRC   0U
#define HCLK_VDPU_ROOT_SEL_CLK_MATRIX_100M_SRC   1U
#define HCLK_VDPU_ROOT_SEL_CLK_MATRIX_50M_SRC    2U
#define HCLK_VDPU_ROOT_SEL_XIN_OSC0_FUNC         3U

// CRU_CLKSEL_CON99(Offset:0x48C)
#define ACLK_JPEG_DECODER_ROOT_DIV               0x05000063
#define CLK_IEP2P0_CORE_DIV                      0x05070063
#define ACLK_JPEG_DECODER_ROOT_SEL               0x02050063
#define ACLK_JPEG_DECODER_ROOT_SEL_CLK_GPLL_MUX  0U
#define ACLK_JPEG_DECODER_ROOT_SEL_CLK_CPLL_MUX  1U
#define ACLK_JPEG_DECODER_ROOT_SEL_CLK_AUPLL_MUX 2U
#define ACLK_JPEG_DECODER_ROOT_SEL_CLK_SPLL_MUX  3U
#define CLK_IEP2P0_CORE_SEL                      0x010C0063
#define CLK_IEP2P0_CORE_SEL_CLK_GPLL_MUX         0U
#define CLK_IEP2P0_CORE_SEL_CLK_CPLL_MUX         1U

// CRU_CLKSEL_CON100(Offset:0x490)
#define CLK_RGA2_CORE_DIV                        0x05000064
#define CLK_RGA3_0_CORE_DIV                      0x05080064
#define CLK_RGA2_CORE_SEL                        0x03050064
#define CLK_RGA2_CORE_SEL_CLK_GPLL_MUX           0U
#define CLK_RGA2_CORE_SEL_CLK_CPLL_MUX           1U
#define CLK_RGA2_CORE_SEL_CLK_NPLL_MUX           2U
#define CLK_RGA2_CORE_SEL_CLK_AUPLL_MUX          3U
#define CLK_RGA2_CORE_SEL_CLK_SPLL_MUX           4U
#define CLK_RGA3_0_CORE_SEL                      0x030D0064
#define CLK_RGA3_0_CORE_SEL_CLK_GPLL_MUX         0U
#define CLK_RGA3_0_CORE_SEL_CLK_CPLL_MUX         1U
#define CLK_RGA3_0_CORE_SEL_CLK_NPLL_MUX         2U
#define CLK_RGA3_0_CORE_SEL_CLK_AUPLL_MUX        3U
#define CLK_RGA3_0_CORE_SEL_CLK_SPLL_MUX         4U

// CRU_CLKSEL_CON102(Offset:0x498)
#define ACLK_RKVENC0_ROOT_DIV                    0x05020066
#define CLK_RKVENC0_CORE_DIV                     0x05090066
#define HCLK_RKVENC0_ROOT_SEL                    0x02000066
#define HCLK_RKVENC0_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_RKVENC0_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_RKVENC0_ROOT_SEL_CLK_MATRIX_50M_SRC 2U
#define HCLK_RKVENC0_ROOT_SEL_XIN_OSC0_FUNC      3U
#define ACLK_RKVENC0_ROOT_SEL                    0x02070066
#define ACLK_RKVENC0_ROOT_SEL_CLK_GPLL_MUX       0U
#define ACLK_RKVENC0_ROOT_SEL_CLK_CPLL_MUX       1U
#define ACLK_RKVENC0_ROOT_SEL_CLK_NPLL_MUX       2U
#define CLK_RKVENC0_CORE_SEL                     0x020E0066
#define CLK_RKVENC0_CORE_SEL_CLK_GPLL_MUX        0U
#define CLK_RKVENC0_CORE_SEL_CLK_CPLL_MUX        1U
#define CLK_RKVENC0_CORE_SEL_CLK_AUPLL_MUX       2U
#define CLK_RKVENC0_CORE_SEL_CLK_NPLL_MUX        3U

// CRU_CLKSEL_CON104(Offset:0x4A0)
#define ACLK_RKVENC1_ROOT_DIV                    0x05020068
#define CLK_RKVENC1_CORE_DIV                     0x05090068
#define HCLK_RKVENC1_ROOT_SEL                    0x02000068
#define HCLK_RKVENC1_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_RKVENC1_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_RKVENC1_ROOT_SEL_CLK_MATRIX_50M_SRC 2U
#define HCLK_RKVENC1_ROOT_SEL_XIN_OSC0_FUNC      3U
#define ACLK_RKVENC1_ROOT_SEL                    0x02070068
#define ACLK_RKVENC1_ROOT_SEL_CLK_GPLL_MUX       0U
#define ACLK_RKVENC1_ROOT_SEL_CLK_CPLL_MUX       1U
#define ACLK_RKVENC1_ROOT_SEL_CLK_NPLL_MUX       2U
#define CLK_RKVENC1_CORE_SEL                     0x020E0068
#define CLK_RKVENC1_CORE_SEL_CLK_GPLL_MUX        0U
#define CLK_RKVENC1_CORE_SEL_CLK_CPLL_MUX        1U
#define CLK_RKVENC1_CORE_SEL_CLK_AUPLL_MUX       2U
#define CLK_RKVENC1_CORE_SEL_CLK_NPLL_MUX        3U

// CRU_CLKSEL_CON106(Offset:0x4A8)
#define ACLK_VI_ROOT_DIV                         0x0500006A
#define ACLK_VI_ROOT_SEL                         0x0305006A
#define ACLK_VI_ROOT_SEL_CLK_GPLL_MUX            0U
#define ACLK_VI_ROOT_SEL_CLK_CPLL_MUX            1U
#define ACLK_VI_ROOT_SEL_CLK_NPLL_MUX            2U
#define ACLK_VI_ROOT_SEL_CLK_AUPLL_MUX           3U
#define ACLK_VI_ROOT_SEL_CLK_SPLL_MUX            4U
#define HCLK_VI_ROOT_SEL                         0x0208006A
#define HCLK_VI_ROOT_SEL_CLK_MATRIX_200M_SRC     0U
#define HCLK_VI_ROOT_SEL_CLK_MATRIX_100M_SRC     1U
#define HCLK_VI_ROOT_SEL_CLK_MATRIX_50M_SRC      2U
#define HCLK_VI_ROOT_SEL_XIN_OSC0_FUNC           3U
#define PCLK_VI_ROOT_SEL                         0x020A006A
#define PCLK_VI_ROOT_SEL_CLK_MATRIX_100M_SRC     0U
#define PCLK_VI_ROOT_SEL_CLK_MATRIX_50M_SRC      1U
#define PCLK_VI_ROOT_SEL_XIN_OSC0_FUNC           2U

// CRU_CLKSEL_CON107(Offset:0x4AC)
#define DCLK_VICAP_DIV                           0x0500006B
#define CLK_ISP0_CORE_DIV                        0x0506006B
#define DCLK_VICAP_SEL                           0x0105006B
#define DCLK_VICAP_SEL_CLK_GPLL_MUX              0U
#define DCLK_VICAP_SEL_CLK_CPLL_MUX              1U
#define CLK_ISP0_CORE_SEL                        0x020B006B
#define CLK_ISP0_CORE_SEL_CLK_GPLL_MUX           0U
#define CLK_ISP0_CORE_SEL_CLK_CPLL_MUX           1U
#define CLK_ISP0_CORE_SEL_CLK_AUPLL_MUX          2U
#define CLK_ISP0_CORE_SEL_CLK_SPLL_MUX           3U

// CRU_CLKSEL_CON108(Offset:0x4B0)
#define CLK_FISHEYE0_CORE_DIV                    0x0500006C
#define CLK_FISHEYE1_CORE_DIV                    0x0507006C
#define CLK_FISHEYE0_CORE_SEL                    0x0205006C
#define CLK_FISHEYE0_CORE_SEL_CLK_GPLL_MUX       0U
#define CLK_FISHEYE0_CORE_SEL_CLK_CPLL_MUX       1U
#define CLK_FISHEYE0_CORE_SEL_CLK_AUPLL_MUX      2U
#define CLK_FISHEYE0_CORE_SEL_CLK_SPLL_MUX       3U
#define CLK_FISHEYE1_CORE_SEL                    0x020C006C
#define CLK_FISHEYE1_CORE_SEL_CLK_GPLL_MUX       0U
#define CLK_FISHEYE1_CORE_SEL_CLK_CPLL_MUX       1U
#define CLK_FISHEYE1_CORE_SEL_CLK_AUPLL_MUX      2U
#define CLK_FISHEYE1_CORE_SEL_CLK_SPLL_MUX       3U
#define ICLK_CSIHOST01_SEL                       0x020E006C
#define ICLK_CSIHOST01_SEL_CLK_MATRIX_400M_SRC   0U
#define ICLK_CSIHOST01_SEL_CLK_MATRIX_200M_SRC   1U
#define ICLK_CSIHOST01_SEL_CLK_MATRIX_100M_SRC   2U
#define ICLK_CSIHOST01_SEL_XIN_OSC0_FUNC         3U

// CRU_CLKSEL_CON110(Offset:0x4B8)
#define ACLK_VOP_ROOT_DIV                        0x0500006E
#define ACLK_VOP_ROOT_SEL                        0x0305006E
#define ACLK_VOP_ROOT_SEL_CLK_GPLL_MUX           0U
#define ACLK_VOP_ROOT_SEL_CLK_CPLL_MUX           1U
#define ACLK_VOP_ROOT_SEL_CLK_AUPLL_MUX          2U
#define ACLK_VOP_ROOT_SEL_CLK_NPLL_MUX           3U
#define ACLK_VOP_ROOT_SEL_CLK_SPLL_MUX           4U
#define ACLK_VOP_LOW_ROOT_SEL                    0x0208006E
#define ACLK_VOP_LOW_ROOT_SEL_CLK_MATRIX_400M_SRC 0U
#define ACLK_VOP_LOW_ROOT_SEL_CLK_MATRIX_200M_SRC 1U
#define ACLK_VOP_LOW_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define ACLK_VOP_LOW_ROOT_SEL_XIN_OSC0_FUNC      3U
#define HCLK_VOP_ROOT_SEL                        0x020A006E
#define HCLK_VOP_ROOT_SEL_CLK_MATRIX_200M_SRC    0U
#define HCLK_VOP_ROOT_SEL_CLK_MATRIX_100M_SRC    1U
#define HCLK_VOP_ROOT_SEL_CLK_MATRIX_50M_SRC     2U
#define HCLK_VOP_ROOT_SEL_XIN_OSC0_FUNC          3U
#define PCLK_VOP_ROOT_SEL                        0x020C006E
#define PCLK_VOP_ROOT_SEL_CLK_MATRIX_100M_SRC    0U
#define PCLK_VOP_ROOT_SEL_CLK_MATRIX_50M_SRC     1U
#define PCLK_VOP_ROOT_SEL_XIN_OSC0_FUNC          2U

// CRU_CLKSEL_CON111(Offset:0x4BC)
#define DCLK_VOP0_SRC_DIV                        0x0700006F
#define DCLK_VOP1_SRC_DIV                        0x0509006F
#define DCLK_VOP0_SRC_SEL                        0x0207006F
#define DCLK_VOP0_SRC_SEL_CLK_GPLL_MUX           0U
#define DCLK_VOP0_SRC_SEL_CLK_CPLL_MUX           1U
#define DCLK_VOP0_SRC_SEL_CLK_V0PLL_MUX          2U
#define DCLK_VOP0_SRC_SEL_CLK_AUPLL_MUX          3U
#define DCLK_VOP1_SRC_SEL                        0x020E006F
#define DCLK_VOP1_SRC_SEL_CLK_GPLL_MUX           0U
#define DCLK_VOP1_SRC_SEL_CLK_CPLL_MUX           1U
#define DCLK_VOP1_SRC_SEL_CLK_V0PLL_MUX          2U
#define DCLK_VOP1_SRC_SEL_CLK_AUPLL_MUX          3U

// CRU_CLKSEL_CON112(Offset:0x4C0)
#define DCLK_VOP2_SRC_DIV                        0x05000070
#define DCLK_VOP2_SRC_SEL                        0x02050070
#define DCLK_VOP2_SRC_SEL_CLK_GPLL_MUX           0U
#define DCLK_VOP2_SRC_SEL_CLK_CPLL_MUX           1U
#define DCLK_VOP2_SRC_SEL_CLK_V0PLL_MUX          2U
#define DCLK_VOP2_SRC_SEL_CLK_AUPLL_MUX          3U
#define DCLK_VOP0_SEL                            0x02070070
#define DCLK_VOP0_SEL_DCLK_VOP0_SRC              0U
#define DCLK_VOP0_SEL_CLK_HDMIPHY_PIXEL0_O       1U
#define DCLK_VOP0_SEL_CLK_HDMIPHY_PIXEL1_O       2U
#define DCLK_VOP1_SEL                            0x02090070
#define DCLK_VOP1_SEL_DCLK_VOP1_SRC              0U
#define DCLK_VOP1_SEL_CLK_HDMIPHY_PIXEL0_O       1U
#define DCLK_VOP1_SEL_CLK_HDMIPHY_PIXEL1_O       2U
#define DCLK_VOP2_SEL                            0x020B0070
#define DCLK_VOP2_SEL_DCLK_VOP2_SRC              0U
#define DCLK_VOP2_SEL_CLK_HDMIPHY_PIXEL0_O       1U
#define DCLK_VOP2_SEL_CLK_HDMIPHY_PIXEL1_O       2U

// CRU_CLKSEL_CON113(Offset:0x4C4)
#define DCLK_VOP3_DIV                            0x07000071
#define DCLK_VOP3_SEL                            0x02070071
#define DCLK_VOP3_SEL_CLK_GPLL_MUX               0U
#define DCLK_VOP3_SEL_CLK_CPLL_MUX               1U
#define DCLK_VOP3_SEL_CLK_V0PLL_MUX              2U
#define DCLK_VOP3_SEL_CLK_AUPLL_MUX              3U

// CRU_CLKSEL_CON114(Offset:0x4C8)
#define CLK_DSIHOST0_DIV                         0x07000072
#define CLK_DSIHOST0_SEL                         0x02070072
#define CLK_DSIHOST0_SEL_CLK_GPLL_MUX            0U
#define CLK_DSIHOST0_SEL_CLK_CPLL_MUX            1U
#define CLK_DSIHOST0_SEL_CLK_V0PLL_MUX           2U
#define CLK_DSIHOST0_SEL_CLK_SPLL_MUX            3U

// CRU_CLKSEL_CON115(Offset:0x4CC)
#define CLK_DSIHOST1_DIV                         0x07000073
#define CLK_DSIHOST1_SEL                         0x02070073
#define CLK_DSIHOST1_SEL_CLK_GPLL_MUX            0U
#define CLK_DSIHOST1_SEL_CLK_CPLL_MUX            1U
#define CLK_DSIHOST1_SEL_CLK_V0PLL_MUX           2U
#define CLK_DSIHOST1_SEL_CLK_SPLL_MUX            3U
#define ACLK_VOP_SUB_SRC_SEL                     0x01090073
#define ACLK_VOP_SUB_SRC_SEL_ACLK_VOP_ROOT       0U
#define ACLK_VOP_SUB_SRC_SEL_ACLK_VOP_DIV2_SRC   1U

// CRU_CLKSEL_CON116(Offset:0x4D0)
#define ACLK_VO0_ROOT_DIV                        0x05000074
#define ACLK_VO0_ROOT_SEL                        0x01050074
#define ACLK_VO0_ROOT_SEL_CLK_GPLL_MUX           0U
#define ACLK_VO0_ROOT_SEL_CLK_CPLL_MUX           1U
#define HCLK_VO0_ROOT_SEL                        0x02060074
#define HCLK_VO0_ROOT_SEL_CLK_MATRIX_200M_SRC    0U
#define HCLK_VO0_ROOT_SEL_CLK_MATRIX_100M_SRC    1U
#define HCLK_VO0_ROOT_SEL_CLK_MATRIX_50M_SRC     2U
#define HCLK_VO0_ROOT_SEL_XIN_OSC0_FUNC          3U
#define HCLK_VO0_S_ROOT_SEL                      0x02080074
#define HCLK_VO0_S_ROOT_SEL_CLK_MATRIX_200M_SRC  0U
#define HCLK_VO0_S_ROOT_SEL_CLK_MATRIX_100M_SRC  1U
#define HCLK_VO0_S_ROOT_SEL_CLK_MATRIX_50M_SRC   2U
#define HCLK_VO0_S_ROOT_SEL_XIN_OSC0_FUNC        3U
#define PCLK_VO0_ROOT_SEL                        0x020A0074
#define PCLK_VO0_ROOT_SEL_CLK_MATRIX_100M_SRC    0U
#define PCLK_VO0_ROOT_SEL_CLK_MATRIX_50M_SRC     1U
#define PCLK_VO0_ROOT_SEL_XIN_OSC0_FUNC          2U
#define PCLK_VO0_S_ROOT_SEL                      0x020C0074
#define PCLK_VO0_S_ROOT_SEL_CLK_MATRIX_100M_SRC  0U
#define PCLK_VO0_S_ROOT_SEL_CLK_MATRIX_50M_SRC   1U
#define PCLK_VO0_S_ROOT_SEL_XIN_OSC0_FUNC        2U

// CRU_CLKSEL_CON117(Offset:0x4D4)
#define CLK_AUX16MHZ_0_DIV                       0x08000075
#define CLK_AUX16MHZ_1_DIV                       0x08080075

// CRU_CLKSEL_CON118(Offset:0x4D8)
#define CLK_I2S4_8CH_TX_SRC_DIV                  0x05000076
#define CLK_I2S4_8CH_TX_SRC_SEL                  0x01050076
#define CLK_I2S4_8CH_TX_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_I2S4_8CH_TX_SRC_SEL_CLK_AUPLL_MUX    1U

// CRU_CLKSEL_CON119(Offset:0x4DC)
#define CLK_I2S4_8CH_TX_FRAC_DIV                 0x20000077

// CRU_CLKSEL_CON120(Offset:0x4E0)
#define CLK_I2S8_8CH_TX_SRC_DIV                  0x05030078
#define MCLK_I2S4_8CH_TX_SEL                     0x02000078
#define MCLK_I2S4_8CH_TX_SEL_CLK_I2S4_8CH_TX_SRC 0U
#define MCLK_I2S4_8CH_TX_SEL_CLK_I2S4_8CH_TX_FRAC 1U
#define MCLK_I2S4_8CH_TX_SEL_I2S4_MCLKIN         2U
#define MCLK_I2S4_8CH_TX_SEL_XIN_OSC0_HALF       3U
#define CLK_I2S8_8CH_TX_SRC_SEL                  0x01080078
#define CLK_I2S8_8CH_TX_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_I2S8_8CH_TX_SRC_SEL_CLK_AUPLL_MUX    1U

// CRU_CLKSEL_CON121(Offset:0x4E4)
#define CLK_I2S8_8CH_TX_FRAC_DIV                 0x20000079

// CRU_CLKSEL_CON122(Offset:0x4E8)
#define CLK_SPDIF2_DP0_SRC_DIV                   0x0503007A
#define MCLK_I2S8_8CH_TX_SEL                     0x0200007A
#define MCLK_I2S8_8CH_TX_SEL_CLK_I2S8_8CH_TX_SRC 0U
#define MCLK_I2S8_8CH_TX_SEL_CLK_I2S8_8CH_TX_FRAC 1U
#define MCLK_I2S8_8CH_TX_SEL_I2S8_MCLKIN         2U
#define MCLK_I2S8_8CH_TX_SEL_XIN_OSC0_HALF       3U
#define CLK_SPDIF2_DP0_SRC_SEL                   0x0108007A
#define CLK_SPDIF2_DP0_SRC_SEL_CLK_GPLL_MUX      0U
#define CLK_SPDIF2_DP0_SRC_SEL_CLK_AUPLL_MUX     1U

// CRU_CLKSEL_CON123(Offset:0x4EC)
#define CLK_SPDIF2_DP0_FRAC_DIV                  0x2000007B

// CRU_CLKSEL_CON124(Offset:0x4F0)
#define CLK_SPDIF5_DP1_SRC_DIV                   0x0502007C
#define MCLK_4X_SPDIF2_DP0_SEL                   0x0200007C
#define MCLK_4X_SPDIF2_DP0_SEL_CLK_SPDIF2_DP0_SRC 0U
#define MCLK_4X_SPDIF2_DP0_SEL_CLK_SPDIF2_DP0_FRAC 1U
#define MCLK_4X_SPDIF2_DP0_SEL_XIN_OSC0_HALF     2U
#define CLK_SPDIF5_DP1_SRC_SEL                   0x0107007C
#define CLK_SPDIF5_DP1_SRC_SEL_CLK_GPLL_MUX      0U
#define CLK_SPDIF5_DP1_SRC_SEL_CLK_AUPLL_MUX     1U

// CRU_CLKSEL_CON125(Offset:0x4F4)
#define CLK_SPDIF5_DP1_FRAC_DIV                  0x2000007D

// CRU_CLKSEL_CON126(Offset:0x4F8)
#define MCLK_4X_SPDIF5_DP1_SEL                   0x0200007E
#define MCLK_4X_SPDIF5_DP1_SEL_CLK_SPDIF5_DP1_SRC 0U
#define MCLK_4X_SPDIF5_DP1_SEL_CLK_SPDIF5_DP1_FRAC 1U
#define MCLK_4X_SPDIF5_DP1_SEL_XIN_OSC0_HALF     2U

// CRU_CLKSEL_CON128(Offset:0x500)
#define ACLK_HDCP1_ROOT_DIV                      0x05000080
#define ACLK_HDMIRX_ROOT_DIV                     0x05070080
#define ACLK_HDCP1_ROOT_SEL                      0x02050080
#define ACLK_HDCP1_ROOT_SEL_CLK_GPLL_MUX         0U
#define ACLK_HDCP1_ROOT_SEL_CLK_CPLL_MUX         1U
#define ACLK_HDCP1_ROOT_SEL_CLK_HDMITRX_REFSRC   2U
#define ACLK_HDMIRX_ROOT_SEL                     0x010C0080
#define ACLK_HDMIRX_ROOT_SEL_CLK_GPLL_MUX        0U
#define ACLK_HDMIRX_ROOT_SEL_CLK_CPLL_MUX        1U
#define HCLK_VO1_ROOT_SEL                        0x020D0080
#define HCLK_VO1_ROOT_SEL_CLK_MATRIX_200M_SRC    0U
#define HCLK_VO1_ROOT_SEL_CLK_MATRIX_100M_SRC    1U
#define HCLK_VO1_ROOT_SEL_CLK_MATRIX_50M_SRC     2U
#define HCLK_VO1_ROOT_SEL_XIN_OSC0_FUNC          3U

// CRU_CLKSEL_CON129(Offset:0x504)
#define CLK_I2S7_8CH_RX_SRC_DIV                  0x05060081
#define HCLK_VO1_S_ROOT_SEL                      0x02000081
#define HCLK_VO1_S_ROOT_SEL_CLK_MATRIX_200M_SRC  0U
#define HCLK_VO1_S_ROOT_SEL_CLK_MATRIX_100M_SRC  1U
#define HCLK_VO1_S_ROOT_SEL_CLK_MATRIX_50M_SRC   2U
#define HCLK_VO1_S_ROOT_SEL_XIN_OSC0_FUNC        3U
#define PCLK_VO1_ROOT_SEL                        0x02020081
#define PCLK_VO1_ROOT_SEL_CLK_MATRIX_150M_SRC    0U
#define PCLK_VO1_ROOT_SEL_CLK_MATRIX_100M_SRC    1U
#define PCLK_VO1_ROOT_SEL_XIN_OSC0_FUNC          2U
#define PCLK_VO1_S_ROOT_SEL                      0x02040081
#define PCLK_VO1_S_ROOT_SEL_CLK_MATRIX_100M_SRC  0U
#define PCLK_VO1_S_ROOT_SEL_CLK_MATRIX_50M_SRC   1U
#define PCLK_VO1_S_ROOT_SEL_XIN_OSC0_FUNC        2U
#define CLK_I2S7_8CH_RX_SRC_SEL                  0x010B0081
#define CLK_I2S7_8CH_RX_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_I2S7_8CH_RX_SRC_SEL_CLK_AUPLL_MUX    1U

// CRU_CLKSEL_CON130(Offset:0x508)
#define CLK_I2S7_8CH_RX_FRAC_DIV                 0x20000082

// CRU_CLKSEL_CON131(Offset:0x50C)
#define MCLK_I2S7_8CH_RX_SEL                     0x02000083
#define MCLK_I2S7_8CH_RX_SEL_CLK_I2S7_8CH_RX_SRC 0U
#define MCLK_I2S7_8CH_RX_SEL_CLK_I2S7_8CH_RX_FRAC 1U
#define MCLK_I2S7_8CH_RX_SEL_I2S7_MCLKIN         2U
#define MCLK_I2S7_8CH_RX_SEL_XIN_OSC0_HALF       3U

// CRU_CLKSEL_CON133(Offset:0x514)
#define CLK_HDMITX0_EARC_DIV                     0x05010085
#define CLK_HDMITX0_EARC_SEL                     0x01060085
#define CLK_HDMITX0_EARC_SEL_CLK_GPLL_MUX        0U
#define CLK_HDMITX0_EARC_SEL_CLK_CPLL_MUX        1U

// CRU_CLKSEL_CON136(Offset:0x520)
#define CLK_HDMITX1_EARC_DIV                     0x05010088
#define CLK_HDMITX1_EARC_SEL                     0x01060088
#define CLK_HDMITX1_EARC_SEL_CLK_GPLL_MUX        0U
#define CLK_HDMITX1_EARC_SEL_CLK_CPLL_MUX        1U

// CRU_CLKSEL_CON138(Offset:0x528)
#define CLK_HDMIRX_AUD_SRC_DIV                   0x0800008A
#define CLK_HDMIRX_AUD_SRC_SEL                   0x0108008A
#define CLK_HDMIRX_AUD_SRC_SEL_CLK_GPLL_MUX      0U
#define CLK_HDMIRX_AUD_SRC_SEL_CLK_AUPLL_MUX     1U

// CRU_CLKSEL_CON139(Offset:0x52C)
#define CLK_HDMIRX_AUD_FRAC_DIV                  0x2000008B

// CRU_CLKSEL_CON140(Offset:0x530)
#define CLK_I2S5_8CH_TX_SRC_DIV                  0x0505008C
#define CLK_HDMIRX_AUD_SEL                       0x0100008C
#define CLK_HDMIRX_AUD_SEL_CLK_HDMIRX_AUD_SRC    0U
#define CLK_HDMIRX_AUD_SEL_CLK_HDMIRX_AUD_FRAC   1U
#define CLK_EDP0_200M_SEL                        0x0201008C
#define CLK_EDP0_200M_SEL_CLK_MATRIX_200M_SRC    0U
#define CLK_EDP0_200M_SEL_CLK_MATRIX_100M_SRC    1U
#define CLK_EDP0_200M_SEL_CLK_MATRIX_50M_SRC     2U
#define CLK_EDP0_200M_SEL_XIN_OSC0_FUNC          3U
#define CLK_EDP1_200M_SEL                        0x0203008C
#define CLK_EDP1_200M_SEL_CLK_MATRIX_200M_SRC    0U
#define CLK_EDP1_200M_SEL_CLK_MATRIX_100M_SRC    1U
#define CLK_EDP1_200M_SEL_CLK_MATRIX_50M_SRC     2U
#define CLK_EDP1_200M_SEL_XIN_OSC0_FUNC          3U
#define CLK_I2S5_8CH_TX_SRC_SEL                  0x010A008C
#define CLK_I2S5_8CH_TX_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_I2S5_8CH_TX_SRC_SEL_CLK_AUPLL_MUX    1U

// CRU_CLKSEL_CON141(Offset:0x534)
#define CLK_I2S5_8CH_TX_FRAC_DIV                 0x2000008D

// CRU_CLKSEL_CON142(Offset:0x538)
#define MCLK_I2S5_8CH_TX_SEL                     0x0200008E
#define MCLK_I2S5_8CH_TX_SEL_CLK_I2S5_8CH_TX_SRC 0U
#define MCLK_I2S5_8CH_TX_SEL_CLK_I2S5_8CH_TX_FRAC 1U
#define MCLK_I2S5_8CH_TX_SEL_I2S5_MCLKIN         2U
#define MCLK_I2S5_8CH_TX_SEL_XIN_OSC0_HALF       3U

// CRU_CLKSEL_CON144(Offset:0x540)
#define CLK_I2S6_8CH_TX_SRC_DIV                  0x05030090
#define CLK_I2S6_8CH_TX_SRC_SEL                  0x01080090
#define CLK_I2S6_8CH_TX_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_I2S6_8CH_TX_SRC_SEL_CLK_AUPLL_MUX    1U

// CRU_CLKSEL_CON145(Offset:0x544)
#define CLK_I2S6_8CH_TX_FRAC_DIV                 0x20000091

// CRU_CLKSEL_CON146(Offset:0x548)
#define CLK_I2S6_8CH_RX_SRC_DIV                  0x05020092
#define MCLK_I2S6_8CH_TX_SEL                     0x02000092
#define MCLK_I2S6_8CH_TX_SEL_CLK_I2S6_8CH_TX_SRC 0U
#define MCLK_I2S6_8CH_TX_SEL_CLK_I2S6_8CH_TX_FRAC 1U
#define MCLK_I2S6_8CH_TX_SEL_I2S6_MCLKIN         2U
#define MCLK_I2S6_8CH_TX_SEL_XIN_OSC0_HALF       3U
#define CLK_I2S6_8CH_RX_SRC_SEL                  0x01070092
#define CLK_I2S6_8CH_RX_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_I2S6_8CH_RX_SRC_SEL_CLK_AUPLL_MUX    1U

// CRU_CLKSEL_CON147(Offset:0x54C)
#define CLK_I2S6_8CH_RX_FRAC_DIV                 0x20000093

// CRU_CLKSEL_CON148(Offset:0x550)
#define CLK_SPDIF3_SRC_DIV                       0x05040094
#define MCLK_I2S6_8CH_RX_SEL                     0x02000094
#define MCLK_I2S6_8CH_RX_SEL_CLK_I2S6_8CH_RX_SRC 0U
#define MCLK_I2S6_8CH_RX_SEL_CLK_I2S6_8CH_RX_FRAC 1U
#define MCLK_I2S6_8CH_RX_SEL_I2S6_MCLKIN         2U
#define MCLK_I2S6_8CH_RX_SEL_XIN_OSC0_HALF       3U
#define I2S6_8CH_MCLKOUT_SEL                     0x02020094
#define I2S6_8CH_MCLKOUT_SEL_MCLK_I2S6_8CH_TX    0U
#define I2S6_8CH_MCLKOUT_SEL_MCLK_I2S6_8CH_RX    1U
#define I2S6_8CH_MCLKOUT_SEL_XIN_OSC0_HALF       2U
#define CLK_SPDIF3_SRC_SEL                       0x01090094
#define CLK_SPDIF3_SRC_SEL_CLK_GPLL_MUX          0U
#define CLK_SPDIF3_SRC_SEL_CLK_AUPLL_MUX         1U

// CRU_CLKSEL_CON149(Offset:0x554)
#define CLK_SPDIF3_FRAC_DIV                      0x20000095

// CRU_CLKSEL_CON150(Offset:0x558)
#define CLK_SPDIF4_SRC_DIV                       0x05020096
#define MCLK_SPDIF3_SEL                          0x02000096
#define MCLK_SPDIF3_SEL_CLK_SPDIF3_SRC           0U
#define MCLK_SPDIF3_SEL_CLK_SPDIF3_FRAC          1U
#define MCLK_SPDIF3_SEL_XIN_OSC0_HALF            2U
#define CLK_SPDIF4_SRC_SEL                       0x01070096
#define CLK_SPDIF4_SRC_SEL_CLK_GPLL_MUX          0U
#define CLK_SPDIF4_SRC_SEL_CLK_AUPLL_MUX         1U

// CRU_CLKSEL_CON151(Offset:0x55C)
#define CLK_SPDIF4_FRAC_DIV                      0x20000097

// CRU_CLKSEL_CON152(Offset:0x560)
#define MCLK_SPDIFRX0_DIV                        0x05020098
#define MCLK_SPDIFRX1_DIV                        0x05090098
#define MCLK_SPDIF4_SEL                          0x02000098
#define MCLK_SPDIF4_SEL_CLK_SPDIF4_SRC           0U
#define MCLK_SPDIF4_SEL_CLK_SPDIF4_FRAC          1U
#define MCLK_SPDIF4_SEL_XIN_OSC0_HALF            2U
#define MCLK_SPDIFRX0_SEL                        0x02070098
#define MCLK_SPDIFRX0_SEL_CLK_GPLL_MUX           0U
#define MCLK_SPDIFRX0_SEL_CLK_CPLL_MUX           1U
#define MCLK_SPDIFRX0_SEL_CLK_AUPLL_MUX          2U
#define MCLK_SPDIFRX1_SEL                        0x020E0098
#define MCLK_SPDIFRX1_SEL_CLK_GPLL_MUX           0U
#define MCLK_SPDIFRX1_SEL_CLK_CPLL_MUX           1U
#define MCLK_SPDIFRX1_SEL_CLK_AUPLL_MUX          2U

// CRU_CLKSEL_CON153(Offset:0x564)
#define MCLK_SPDIFRX2_DIV                        0x05000099
#define CLK_I2S9_8CH_RX_SRC_DIV                  0x05070099
#define MCLK_SPDIFRX2_SEL                        0x02050099
#define MCLK_SPDIFRX2_SEL_CLK_GPLL_MUX           0U
#define MCLK_SPDIFRX2_SEL_CLK_CPLL_MUX           1U
#define MCLK_SPDIFRX2_SEL_CLK_AUPLL_MUX          2U
#define CLK_I2S9_8CH_RX_SRC_SEL                  0x010C0099
#define CLK_I2S9_8CH_RX_SRC_SEL_CLK_GPLL_MUX     0U
#define CLK_I2S9_8CH_RX_SRC_SEL_CLK_AUPLL_MUX    1U

// CRU_CLKSEL_CON154(Offset:0x568)
#define CLK_I2S9_8CH_RX_FRAC_DIV                 0x2000009A

// CRU_CLKSEL_CON155(Offset:0x56C)
#define CLK_I2S10_8CH_RX_SRC_DIV                 0x0503009B
#define MCLK_I2S9_8CH_RX_SEL                     0x0200009B
#define MCLK_I2S9_8CH_RX_SEL_CLK_I2S9_8CH_RX_SRC 0U
#define MCLK_I2S9_8CH_RX_SEL_CLK_I2S9_8CH_RX_FRAC 1U
#define MCLK_I2S9_8CH_RX_SEL_I2S9_MCLKIN         2U
#define MCLK_I2S9_8CH_RX_SEL_XIN_OSC0_HALF       3U
#define CLK_I2S10_8CH_RX_SRC_SEL                 0x0108009B
#define CLK_I2S10_8CH_RX_SRC_SEL_CLK_GPLL_MUX    0U
#define CLK_I2S10_8CH_RX_SRC_SEL_CLK_AUPLL_MUX   1U

// CRU_CLKSEL_CON156(Offset:0x570)
#define CLK_I2S10_8CH_RX_FRAC_DIV                0x2000009C

// CRU_CLKSEL_CON157(Offset:0x574)
#define CLK_HDMITRX_REFSRC_DIV                   0x0502009D
#define MCLK_I2S10_8CH_RX_SEL                    0x0200009D
#define MCLK_I2S10_8CH_RX_SEL_CLK_I2S10_8CH_RX_SRC 0U
#define MCLK_I2S10_8CH_RX_SEL_CLK_I2S10_8CH_RX_FRAC 1U
#define MCLK_I2S10_8CH_RX_SEL_I2S10_MCLKIN       2U
#define MCLK_I2S10_8CH_RX_SEL_XIN_OSC0_HALF      3U
#define CLK_HDMITRX_REFSRC_SEL                   0x0107009D
#define CLK_HDMITRX_REFSRC_SEL_CLK_GPLL_MUX      0U
#define CLK_HDMITRX_REFSRC_SEL_CLK_CPLL_MUX      1U

// CRU_CLKSEL_CON158(Offset:0x578)
#define CLK_GPU_SRC_T_DIV                        0x0500009E
#define CLK_TESTOUT_GPU_DIV                      0x0508009E
#define CLK_GPU_SRC_T_SEL                        0x0305009E
#define CLK_GPU_SRC_T_SEL_CLK_GPLL_MUX           0U
#define CLK_GPU_SRC_T_SEL_CLK_CPLL_MUX           1U
#define CLK_GPU_SRC_T_SEL_CLK_AUPLL_MUX          2U
#define CLK_GPU_SRC_T_SEL_CLK_NPLL_MUX           3U
#define CLK_GPU_SRC_T_SEL_CLK_SPLL_MUX           4U
#define CLK_TESTOUT_GPU_SEL                      0x010D009E
#define CLK_TESTOUT_GPU_SEL_CLK_GPU_SRC_T        0U
#define CLK_TESTOUT_GPU_SEL_CLK_GPU_PVTPLL       1U
#define CLK_GPU_SRC_SEL                          0x010E009E
#define CLK_GPU_SRC_SEL_CLK_GPU_SRC_T            0U
#define CLK_GPU_SRC_SEL_CLK_GPU_PVTPLL           1U

// CRU_CLKSEL_CON159(Offset:0x57C)
#define CLK_GPU_STACKS_DIV                       0x0500009F
#define ACLK_S_GPU_BIU_DIV                       0x0505009F
#define ACLK_M0_GPU_BIU_DIV                      0x050A009F

// CRU_CLKSEL_CON160(Offset:0x580)
#define ACLK_M1_GPU_BIU_DIV                      0x050000A0
#define ACLK_M2_GPU_BIU_DIV                      0x050500A0
#define ACLK_M3_GPU_BIU_DIV                      0x050A00A0

// CRU_CLKSEL_CON161(Offset:0x584)
#define PCLK_GPU_ROOT_SEL                        0x020000A1
#define PCLK_GPU_ROOT_SEL_CLK_MATRIX_100M_SRC    0U
#define PCLK_GPU_ROOT_SEL_CLK_MATRIX_50M_SRC     1U
#define PCLK_GPU_ROOT_SEL_XIN_OSC0_FUNC          2U
#define CLK_GPU_PVTPLL_SEL                       0x010200A1
#define CLK_GPU_PVTPLL_SEL_CLK_GPU_SRC_T         0U
#define CLK_GPU_PVTPLL_SEL_XIN_OSC0_FUNC         1U

// CRU_CLKSEL_CON163(Offset:0x58C)
#define ACLK_AV1_ROOT_DIV                        0x050000A3
#define ACLK_AV1_ROOT_SEL                        0x020500A3
#define ACLK_AV1_ROOT_SEL_CLK_GPLL_MUX           0U
#define ACLK_AV1_ROOT_SEL_CLK_CPLL_MUX           1U
#define ACLK_AV1_ROOT_SEL_CLK_AUPLL_MUX          2U
#define PCLK_AV1_ROOT_SEL                        0x020700A3
#define PCLK_AV1_ROOT_SEL_CLK_MATRIX_200M_SRC    0U
#define PCLK_AV1_ROOT_SEL_CLK_MATRIX_100M_SRC    1U
#define PCLK_AV1_ROOT_SEL_CLK_MATRIX_50M_SRC     2U
#define PCLK_AV1_ROOT_SEL_XIN_OSC0_FUNC          3U

// CRU_CLKSEL_CON165(Offset:0x594)
#define ACLK_CENTER_ROOT_SEL                     0x020000A5
#define ACLK_CENTER_ROOT_SEL_CLK_MATRIX_700M_SRC 0U
#define ACLK_CENTER_ROOT_SEL_CLK_MATRIX_400M_SRC 1U
#define ACLK_CENTER_ROOT_SEL_CLK_MATRIX_200M_SRC 2U
#define ACLK_CENTER_ROOT_SEL_XIN_OSC0_FUNC       3U
#define ACLK_CENTER_LOW_ROOT_SEL                 0x020200A5
#define ACLK_CENTER_LOW_ROOT_SEL_CLK_MATRIX_500M_SRC 0U
#define ACLK_CENTER_LOW_ROOT_SEL_CLK_MATRIX_250M_SRC 1U
#define ACLK_CENTER_LOW_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define ACLK_CENTER_LOW_ROOT_SEL_XIN_OSC0_FUNC   3U
#define HCLK_CENTER_ROOT_SEL                     0x020400A5
#define HCLK_CENTER_ROOT_SEL_CLK_MATRIX_400M_SRC 0U
#define HCLK_CENTER_ROOT_SEL_CLK_MATRIX_200M_SRC 1U
#define HCLK_CENTER_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define HCLK_CENTER_ROOT_SEL_XIN_OSC0_FUNC       3U
#define PCLK_CENTER_ROOT_SEL                     0x020600A5
#define PCLK_CENTER_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define PCLK_CENTER_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define PCLK_CENTER_ROOT_SEL_CLK_MATRIX_50M_SRC  2U
#define PCLK_CENTER_ROOT_SEL_XIN_OSC0_FUNC       3U
#define ACLK_CENTER_S200_ROOT_SEL                0x020800A5
#define ACLK_CENTER_S200_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define ACLK_CENTER_S200_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define ACLK_CENTER_S200_ROOT_SEL_CLK_MATRIX_50M_SRC 2U
#define ACLK_CENTER_S200_ROOT_SEL_XIN_OSC0_FUNC  3U
#define ACLK_CENTER_S400_ROOT_SEL                0x020A00A5
#define ACLK_CENTER_S400_ROOT_SEL_CLK_MATRIX_400M_SRC 0U
#define ACLK_CENTER_S400_ROOT_SEL_CLK_MATRIX_200M_SRC 1U
#define ACLK_CENTER_S400_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define ACLK_CENTER_S400_ROOT_SEL_XIN_OSC0_FUNC  3U
#define CLK_DDR_TIMER_ROOT_SEL                   0x010C00A5
#define CLK_DDR_TIMER_ROOT_SEL_XIN_OSC0_FUNC     0U
#define CLK_DDR_TIMER_ROOT_SEL_CLK_MATRIX_100M_SRC 1U

// CRU_CLKSEL_CON166(Offset:0x598)
#define CLK_DDR_CM0_RTC_DIV                      0x050000A6
#define CLK_DDR_CM0_RTC_SEL                      0x010500A6
#define CLK_DDR_CM0_RTC_SEL_XIN_OSC0_FUNC        0U
#define CLK_DDR_CM0_RTC_SEL_CLK_DEEPSLOW         1U

// CRU_CLKSEL_CON170(Offset:0x5A8)
#define ACLK_VO1USB_TOP_ROOT_DIV                 0x050000AA
#define ACLK_VO1USB_TOP_ROOT_SEL                 0x010500AA
#define ACLK_VO1USB_TOP_ROOT_SEL_CLK_GPLL_MUX    0U
#define ACLK_VO1USB_TOP_ROOT_SEL_CLK_CPLL_MUX    1U
#define HCLK_VO1USB_TOP_ROOT_SEL                 0x020600AA
#define HCLK_VO1USB_TOP_ROOT_SEL_CLK_MATRIX_200M_SRC 0U
#define HCLK_VO1USB_TOP_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_VO1USB_TOP_ROOT_SEL_CLK_MATRIX_50M_SRC 2U
#define HCLK_VO1USB_TOP_ROOT_SEL_XIN_OSC0_FUNC   3U

// CRU_CLKSEL_CON172(Offset:0x5B0)
#define CCLK_SRC_SDIO_DIV                        0x060200AC
#define HCLK_SDIO_ROOT_SEL                       0x020000AC
#define HCLK_SDIO_ROOT_SEL_CLK_MATRIX_200M_SRC   0U
#define HCLK_SDIO_ROOT_SEL_CLK_MATRIX_100M_SRC   1U
#define HCLK_SDIO_ROOT_SEL_CLK_MATRIX_50M_SRC    2U
#define HCLK_SDIO_ROOT_SEL_XIN_OSC0_FUNC         3U
#define CCLK_SRC_SDIO_SEL                        0x020800AC
#define CCLK_SRC_SDIO_SEL_CLK_GPLL_MUX           0U
#define CCLK_SRC_SDIO_SEL_CLK_CPLL_MUX           1U
#define CCLK_SRC_SDIO_SEL_XIN_OSC0_FUNC          2U

// CRU_CLKSEL_CON174(Offset:0x5B8)
#define ACLK_RGA3_ROOT_DIV                       0x050000AE
#define CLK_RGA3_1_CORE_DIV                      0x050900AE
#define ACLK_RGA3_ROOT_SEL                       0x020500AE
#define ACLK_RGA3_ROOT_SEL_CLK_GPLL_MUX          0U
#define ACLK_RGA3_ROOT_SEL_CLK_CPLL_MUX          1U
#define ACLK_RGA3_ROOT_SEL_CLK_AUPLL_MUX         2U
#define HCLK_RGA3_ROOT_SEL                       0x020700AE
#define HCLK_RGA3_ROOT_SEL_CLK_MATRIX_200M_SRC   0U
#define HCLK_RGA3_ROOT_SEL_CLK_MATRIX_100M_SRC   1U
#define HCLK_RGA3_ROOT_SEL_CLK_MATRIX_50M_SRC    2U
#define HCLK_RGA3_ROOT_SEL_XIN_OSC0_FUNC         3U
#define CLK_RGA3_1_CORE_SEL                      0x020E00AE
#define CLK_RGA3_1_CORE_SEL_CLK_GPLL_MUX         0U
#define CLK_RGA3_1_CORE_SEL_CLK_CPLL_MUX         1U
#define CLK_RGA3_1_CORE_SEL_CLK_AUPLL_MUX        2U
#define CLK_RGA3_1_CORE_SEL_CLK_SPLL_MUX         3U

// CRU_CLKSEL_CON176(Offset:0x5C0)
#define CLK_REF_PIPE_PHY0_PLL_SRC_DIV            0x060000B0
#define CLK_REF_PIPE_PHY1_PLL_SRC_DIV            0x060600B0

// CRU_CLKSEL_CON177(Offset:0x5C4)
#define CLK_REF_PIPE_PHY2_PLL_SRC_DIV            0x060000B1
#define CLK_REF_PIPE_PHY0_SEL                    0x010600B1
#define CLK_REF_PIPE_PHY0_SEL_CLK_REF_PIPE_PHY0_OSC_SRC 0U
#define CLK_REF_PIPE_PHY0_SEL_CLK_REF_PIPE_PHY0_PLL_SRC 1U
#define CLK_REF_PIPE_PHY1_SEL                    0x010700B1
#define CLK_REF_PIPE_PHY1_SEL_CLK_REF_PIPE_PHY1_OSC_SRC 0U
#define CLK_REF_PIPE_PHY1_SEL_CLK_REF_PIPE_PHY1_PLL_SRC 1U
#define CLK_REF_PIPE_PHY2_SEL                    0x010800B1
#define CLK_REF_PIPE_PHY2_SEL_CLK_REF_PIPE_PHY2_OSC_SRC 0U
#define CLK_REF_PIPE_PHY2_SEL_CLK_REF_PIPE_PHY2_PLL_SRC 1U

// ====================== PHPTOPCRU module definition bank=1 ======================
// PHPTOPCRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_PRESETN_PHPTOP_CRU                       0x00001001
#define SRST_PRESETN_PCIE_COMBO_PIPE_GRF0             0x00001002
#define SRST_PRESETN_PCIE_COMBO_PIPE_GRF1             0x00001003
#define SRST_PRESETN_PCIE_COMBO_PIPE_GRF2             0x00001004
#define SRST_PRESETN_PCIE_COMBO_PIPE_PHY0             0x00001005
#define SRST_PRESETN_PCIE_COMBO_PIPE_PHY1             0x00001006
#define SRST_PRESETN_PCIE_COMBO_PIPE_PHY2             0x00001007
#define SRST_PRESETN_PCIE3_PHY                        0x00001008
#define SRST_PRESETN_APB2ASB_SLV_CHIP_TOP             0x00001009
#define SRST_RESETN_PCIE3_PHY                         0x0000100A

// PHPTOPCRU_GATE_CON00(Offset:0x800)
#define PCLK_PHPTOP_CRU_GATE                     0x00001001
#define PCLK_PCIE_COMBO_PIPE_GRF0_GATE           0x00001002
#define PCLK_PCIE_COMBO_PIPE_GRF1_GATE           0x00001003
#define PCLK_PCIE_COMBO_PIPE_GRF2_GATE           0x00001004
#define PCLK_PCIE_COMBO_PIPE_PHY0_GATE           0x00001005
#define PCLK_PCIE_COMBO_PIPE_PHY1_GATE           0x00001006
#define PCLK_PCIE_COMBO_PIPE_PHY2_GATE           0x00001007
#define PCLK_PCIE3_PHY_GATE                      0x00001008
#define PCLK_APB2ASB_SLV_CHIP_TOP_GATE           0x00001009

// ====================== SECURECRU module definition bank=2 ======================
// SECURECRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_ARESETN_SECURE_NS_BIU                    0x0000200A
#define SRST_HRESETN_SECURE_NS_BIU                    0x0000200B
#define SRST_ARESETN_SECURE_S_BIU                     0x0000200C
#define SRST_HRESETN_SECURE_S_BIU                     0x0000200D
#define SRST_PRESETN_SECURE_S_BIU                     0x0000200E
#define SRST_RESETN_CRYPTO_CORE                       0x0000200F

// SECURECRU_SOFTRST_CON01(Offset:0xA04)
#define SRST_RESETN_CRYPTO_PKA                        0x00002010
#define SRST_RESETN_CRYPTO_RNG                        0x00002011
#define SRST_ARESETN_CRYPTO                           0x00002012
#define SRST_HRESETN_CRYPTO                           0x00002013
#define SRST_RESETN_SCRYPTO_CORE                      0x00002014
#define SRST_RESETN_SCRYPTO_PKA                       0x00002015
#define SRST_RESETN_SCRYPTO_RNG                       0x00002016
#define SRST_ARESETN_SCRYPTO                          0x00002017
#define SRST_HRESETN_SCRYPTO                          0x00002018
#define SRST_RESETN_KEYLADDER_CORE                    0x00002019
#define SRST_RESETN_KEYLADDER_RNG                     0x0000201A
#define SRST_ARESETN_KEYLADDER                        0x0000201B
#define SRST_HRESETN_KEYLADDER                        0x0000201C
#define SRST_PRESETN_OTPC_S                           0x0000201D
#define SRST_RESETN_OTPC_S                            0x0000201E
#define SRST_PRESETN_WDT_S                            0x0000201F

// SECURECRU_SOFTRST_CON02(Offset:0xA08)
#define SRST_TRESETN_WDT_S                            0x00002020
#define SRST_HRESETN_BOOTROM                          0x00002021
#define SRST_ARESETN_DCF                              0x00002022
#define SRST_PRESETN_DCF                              0x00002023
#define SRST_PRESETN_STIMER0                          0x00002024
#define SRST_HRESETN_BOOTROM_NS                       0x00002025
#define SRST_RESETN_STIMER0                           0x00002027
#define SRST_RESETN_STIMER1                           0x00002028
#define SRST_RESETN_STIMER2                           0x00002029
#define SRST_RESETN_STIMER3                           0x0000202A
#define SRST_RESETN_STIMER4                           0x0000202B
#define SRST_RESETN_STIMER5                           0x0000202C
#define SRST_PRESETN_SCRYPTO                          0x0000202D
#define SRST_PRESETN_KEYLAD                           0x0000202E
#define SRST_HRESETN_TRNG_S                           0x0000202F

// SECURECRU_SOFTRST_CON03(Offset:0xA0C)
#define SRST_HRESETN_TRNG_NS                          0x00002030
#define SRST_DRESETN_SDMMC_BUFFER                     0x00002031
#define SRST_HRESETN_SDMMC                            0x00002032
#define SRST_HRESETN_SDMMC_BUFFER                     0x00002033
#define SRST_RESETN_SDMMC                             0x00002034
#define SRST_PRESETN_TRNG_CHK                         0x00002035
#define SRST_RESETN_TRNG_S                            0x00002036
#define SRST_PRESETN_SECURE_CRU                       0x00002037

// SECURECRU_GATE_CON00(Offset:0x800)
#define CLK_MATRIX_SEC_50M_SRC_GATE              0x00002000
#define CLK_MATRIX_SEC_100M_SRC_GATE             0x00002001
#define CLK_MATRIX_SEC_175M_SRC_GATE             0x00002002
#define CLK_MATRIX_SEC_200M_SRC_GATE             0x00002003
#define CLK_MATRIX_SEC_333M_SRC_GATE             0x00002004
#define ACLK_SECURE_NS_ROOT_GATE                 0x00002005
#define HCLK_SECURE_NS_ROOT_GATE                 0x00002006
#define ACLK_SECURE_S_ROOT_GATE                  0x00002007
#define HCLK_SECURE_S_ROOT_GATE                  0x00002008
#define PCLK_SECURE_S_ROOT_GATE                  0x00002009
#define ACLK_SECURE_NS_BIU_GATE                  0x0000200A
#define HCLK_SECURE_NS_BIU_GATE                  0x0000200B
#define ACLK_SECURE_S_BIU_GATE                   0x0000200C
#define HCLK_SECURE_S_BIU_GATE                   0x0000200D
#define PCLK_SECURE_S_BIU_GATE                   0x0000200E
#define CLK_CRYPTO_CORE_GATE                     0x0000200F

// SECURECRU_GATE_CON01(Offset:0x804)
#define CLK_CRYPTO_PKA_GATE                      0x00002010
#define CLK_CRYPTO_RNG_GATE                      0x00002011
#define ACLK_CRYPTO_GATE                         0x00002012
#define HCLK_CRYPTO_GATE                         0x00002013
#define CLK_SCRYPTO_CORE_GATE                    0x00002014
#define CLK_SCRYPTO_PKA_GATE                     0x00002015
#define CLK_SCRYPTO_RNG_GATE                     0x00002016
#define ACLK_SCRYPTO_GATE                        0x00002017
#define HCLK_SCRYPTO_GATE                        0x00002018
#define CLK_KEYLADDER_CORE_GATE                  0x00002019
#define CLK_KEYLADDER_RNG_GATE                   0x0000201A
#define ACLK_KEYLADDER_GATE                      0x0000201B
#define HCLK_KEYLADDER_GATE                      0x0000201C
#define PCLK_OTPC_S_GATE                         0x0000201D
#define CLK_OTPC_S_GATE                          0x0000201E
#define PCLK_WDT_S_GATE                          0x0000201F

// SECURECRU_GATE_CON02(Offset:0x808)
#define TCLK_WDT_S_GATE                          0x00002020
#define HCLK_BOOTROM_GATE                        0x00002021
#define ACLK_DCF_GATE                            0x00002022
#define PCLK_DCF_GATE                            0x00002023
#define PCLK_STIMER0_GATE                        0x00002024
#define HCLK_BOOTROM_NS_GATE                     0x00002025
#define CLK_STIMER_ROOT_GATE                     0x00002026
#define CLK_STIMER0_GATE                         0x00002027
#define CLK_STIMER1_GATE                         0x00002028
#define CLK_STIMER2_GATE                         0x00002029
#define CLK_STIMER3_GATE                         0x0000202A
#define CLK_STIMER4_GATE                         0x0000202B
#define CLK_STIMER5_GATE                         0x0000202C
#define PCLK_SCRYPTO_GATE                        0x0000202D
#define PCLK_KEYLAD_GATE                         0x0000202E
#define HCLK_TRNG_S_GATE                         0x0000202F

// SECURECRU_GATE_CON03(Offset:0x80C)
#define HCLK_TRNG_NS_GATE                        0x00002030
#define DCLK_SDMMC_BUFFER_GATE                   0x00002031
#define HCLK_SDMMC_GATE                          0x00002032
#define HCLK_SDMMC_BUFFER_GATE                   0x00002033
#define CCLK_SRC_SDMMC_GATE                      0x00002034
#define PCLK_TRNG_CHK_GATE                       0x00002035
#define CLK_TRNG_S_GATE                          0x00002036
#define PCLK_SECURE_CRU_GATE                     0x00002037

// SECURECRU_CLKSEL_CON00(Offset:0x300)
#define CLK_MATRIX_SEC_58M_SRC_DIV               0x03000200
#define CLK_MATRIX_SEC_116M_SRC_DIV              0x03030200
#define CLK_MATRIX_SEC_175M_SRC_DIV              0x03060200
#define CLK_MATRIX_SEC_233M_SRC_DIV              0x03090200
#define CLK_MATRIX_SEC_350M_SRC_DIV              0x030C0200

// SECURECRU_CLKSEL_CON01(Offset:0x304)
#define ACLK_SECURE_NS_ROOT_SEL                  0x02000201
#define ACLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_350M_SRC 0U
#define ACLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_200M_SRC 1U
#define ACLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_100M_SRC 2U
#define ACLK_SECURE_NS_ROOT_SEL_XIN_OSC0_FUNC    3U
#define HCLK_SECURE_NS_ROOT_SEL                  0x02020201
#define HCLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_150M_SRC 0U
#define HCLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_100M_SRC 1U
#define HCLK_SECURE_NS_ROOT_SEL_CLK_MATRIX_50M_SRC 2U
#define HCLK_SECURE_NS_ROOT_SEL_XIN_OSC0_FUNC    3U
#define ACLK_SECURE_S_ROOT_SEL                   0x02040201
#define ACLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_350M_SRC 0U
#define ACLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_233M_SRC 1U
#define ACLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_116M_SRC 2U
#define ACLK_SECURE_S_ROOT_SEL_XIN_OSC0_FUNC     3U
#define HCLK_SECURE_S_ROOT_SEL                   0x02060201
#define HCLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_175M_SRC 0U
#define HCLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_116M_SRC 1U
#define HCLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_58M_SRC 2U
#define HCLK_SECURE_S_ROOT_SEL_XIN_OSC0_FUNC     3U
#define PCLK_SECURE_S_ROOT_SEL                   0x02080201
#define PCLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_116M_SRC 0U
#define PCLK_SECURE_S_ROOT_SEL_CLK_MATRIX_SEC_58M_SRC 1U
#define PCLK_SECURE_S_ROOT_SEL_XIN_OSC0_FUNC     2U
#define CLK_CRYPTO_CORE_SEL                      0x020A0201
#define CLK_CRYPTO_CORE_SEL_CLK_MATRIX_SEC_350M_SRC 0U
#define CLK_CRYPTO_CORE_SEL_CLK_MATRIX_SEC_233M_SRC 1U
#define CLK_CRYPTO_CORE_SEL_CLK_MATRIX_SEC_116M_SRC 2U
#define CLK_CRYPTO_CORE_SEL_XIN_OSC0_FUNC        3U
#define CLK_CRYPTO_PKA_SEL                       0x020C0201
#define CLK_CRYPTO_PKA_SEL_CLK_MATRIX_SEC_350M_SRC 0U
#define CLK_CRYPTO_PKA_SEL_CLK_MATRIX_SEC_233M_SRC 1U
#define CLK_CRYPTO_PKA_SEL_CLK_MATRIX_SEC_116M_SRC 2U
#define CLK_CRYPTO_PKA_SEL_XIN_OSC0_FUNC         3U
#define CLK_CRYPTO_RNG_SEL                       0x020E0201
#define CLK_CRYPTO_RNG_SEL_CLK_MATRIX_SEC_175M_SRC 0U
#define CLK_CRYPTO_RNG_SEL_CLK_MATRIX_SEC_116M_SRC 1U
#define CLK_CRYPTO_RNG_SEL_CLK_MATRIX_SEC_58M_SRC 2U
#define CLK_CRYPTO_RNG_SEL_XIN_OSC0_FUNC         3U

// SECURECRU_CLKSEL_CON02(Offset:0x308)
#define CLK_SCRYPTO_CORE_SEL                     0x02000202
#define CLK_SCRYPTO_CORE_SEL_CLK_MATRIX_SEC_350M_SRC 0U
#define CLK_SCRYPTO_CORE_SEL_CLK_MATRIX_SEC_233M_SRC 1U
#define CLK_SCRYPTO_CORE_SEL_CLK_MATRIX_SEC_116M_SRC 2U
#define CLK_SCRYPTO_CORE_SEL_XIN_OSC0_FUNC       3U
#define CLK_SCRYPTO_PKA_SEL                      0x02020202
#define CLK_SCRYPTO_PKA_SEL_CLK_MATRIX_SEC_350M_SRC 0U
#define CLK_SCRYPTO_PKA_SEL_CLK_MATRIX_SEC_233M_SRC 1U
#define CLK_SCRYPTO_PKA_SEL_CLK_MATRIX_SEC_116M_SRC 2U
#define CLK_SCRYPTO_PKA_SEL_XIN_OSC0_FUNC        3U
#define CLK_SCRYPTO_RNG_SEL                      0x02040202
#define CLK_SCRYPTO_RNG_SEL_CLK_MATRIX_SEC_175M_SRC 0U
#define CLK_SCRYPTO_RNG_SEL_CLK_MATRIX_SEC_116M_SRC 1U
#define CLK_SCRYPTO_RNG_SEL_CLK_MATRIX_SEC_58M_SRC 2U
#define CLK_SCRYPTO_RNG_SEL_XIN_OSC0_FUNC        3U
#define CLK_KEYLADDER_CORE_SEL                   0x02060202
#define CLK_KEYLADDER_CORE_SEL_CLK_MATRIX_SEC_350M_SRC 0U
#define CLK_KEYLADDER_CORE_SEL_CLK_MATRIX_SEC_233M_SRC 1U
#define CLK_KEYLADDER_CORE_SEL_CLK_MATRIX_SEC_116M_SRC 2U
#define CLK_KEYLADDER_CORE_SEL_XIN_OSC0_FUNC     3U
#define CLK_KEYLADDER_RNG_SEL                    0x02080202
#define CLK_KEYLADDER_RNG_SEL_CLK_MATRIX_SEC_175M_SRC 0U
#define CLK_KEYLADDER_RNG_SEL_CLK_MATRIX_SEC_116M_SRC 1U
#define CLK_KEYLADDER_RNG_SEL_CLK_MATRIX_SEC_58M_SRC 2U
#define CLK_KEYLADDER_RNG_SEL_XIN_OSC0_FUNC      3U
#define CLK_STIMER_ROOT_SEL                      0x010A0202
#define CLK_STIMER_ROOT_SEL_XIN_OSC0_FUNC        0U
#define CLK_STIMER_ROOT_SEL_CLK_MATRIX_SEC_116M_SRC 1U

// SECURECRU_CLKSEL_CON03(Offset:0x30C)
#define DCLK_SDMMC_BUFFER_DIV                    0x05000203
#define CCLK_SRC_SDMMC_DIV                       0x06060203
#define DCLK_SDMMC_BUFFER_SEL                    0x01050203
#define DCLK_SDMMC_BUFFER_SEL_CLK_GPLL_MUX       0U
#define DCLK_SDMMC_BUFFER_SEL_CLK_SPLL_MUX       1U
#define CCLK_SRC_SDMMC_SEL                       0x020C0203
#define CCLK_SRC_SDMMC_SEL_CLK_GPLL_MUX          0U
#define CCLK_SRC_SDMMC_SEL_CLK_SPLL_MUX          1U
#define CCLK_SRC_SDMMC_SEL_XIN_OSC0_FUNC         2U

// ======================= SBUSCRU module definition bank=3 =======================
// SBUSCRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_PRESETN_SBUS_BIU                         0x00003001
#define SRST_PRESETN_SBUS_CRU                         0x00003002
#define SRST_PRESETN_SBUS_SGRF                        0x00003003
#define SRST_PRESETN_JDBCK_DAP                        0x00003004
#define SRST_RESETN_JDBCK_DAP                         0x00003005
#define SRST_PRESETN_STIMER1                          0x00003007
#define SRST_RESETN_STIMER6                           0x00003009
#define SRST_RESETN_STIMER7                           0x0000300A
#define SRST_RESETN_STIMER8                           0x0000300B
#define SRST_RESETN_STIMER9                           0x0000300C
#define SRST_RESETN_STIMER10                          0x0000300D
#define SRST_RESETN_STIMER11                          0x0000300E

// SBUSCRU_GATE_CON00(Offset:0x800)
#define PCLK_SBUS_ROOT_GATE                      0x00003000
#define PCLK_SBUS_BIU_GATE                       0x00003001
#define PCLK_SBUS_CRU_GATE                       0x00003002
#define PCLK_SBUS_SGRF_GATE                      0x00003003
#define PCLK_JDBCK_DAP_GATE                      0x00003004
#define CLK_JDBCK_DAP_GATE                       0x00003005
#define CLK_MATRIX_SBUS_100M_SRC_GATE            0x00003006
#define PCLK_STIMER1_GATE                        0x00003007
#define CLK_SBUS_TIMER_GATE                      0x00003008
#define CLK_STIMER6_GATE                         0x00003009
#define CLK_STIMER7_GATE                         0x0000300A
#define CLK_STIMER8_GATE                         0x0000300B
#define CLK_STIMER9_GATE                         0x0000300C
#define CLK_STIMER10_GATE                        0x0000300D
#define CLK_STIMER11_GATE                        0x0000300E

// SBUSCRU_CLKSEL_CON00(Offset:0x300)
#define PCLK_SBUS_ROOT_DIV                       0x05000300
#define CLK_MATRIX_SBUS_100M_SRC_DIV             0x05050300
#define CLK_MATRIX_SBUS_100M_SRC_SEL             0x010A0300
#define CLK_MATRIX_SBUS_100M_SRC_SEL_CLK_SPLL_MUX 0U
#define CLK_MATRIX_SBUS_100M_SRC_SEL_CLK_CPLL_MUX 1U
#define CLK_SBUS_TIMER_ROOT_SEL                  0x010B0300
#define CLK_SBUS_TIMER_ROOT_SEL_XIN_OSC0_FUNC    0U
#define CLK_SBUS_TIMER_ROOT_SEL_CLK_MATRIX_SBUS_100M_SRC 1U

// ====================== PMU1SCRU module definition bank=4 =======================
// PMU1SCRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_HRESETN_PMU1_S_BIU                       0x00004004
#define SRST_PRESETN_PMU1_S_BIU                       0x00004005
#define SRST_PRESETN_PMU1_OSC_CHK                     0x00004006
#define SRST_HRESETN_PMU1_MEM                         0x00004007
#define SRST_PRESETN_PMU1_SGRF                        0x00004008
#define SRST_PRESETN_PMU1_CRU_S                       0x00004009

// PMU1SCRU_SOFTRST_CON01(Offset:0xA04)
#define SRST_RESETN_PMU0PVTM                          0x00004012
#define SRST_PRESETN_PMU0PVTM                         0x00004013
#define SRST_PRESETN_PMU0_SGRF                        0x00004014
#define SRST_PRESETN_PMU0_SGRF_REMAP                  0x00004015
#define SRST_PRESETN_PMU0_HP_TIMER                    0x00004017
#define SRST_RESETN_PMU0_HP_TIMER                     0x00004018
#define SRST_RESETN_PMU0_32K_HP_TIMER                 0x00004019

// PMU1SCRU_GATE_CON00(Offset:0x800)
#define HCLK_PMU1_S_ROOT_I_GATE                  0x00004001
#define HCLK_PMU1_S_ROOT_GATE                    0x00004002
#define PCLK_PMU1_S_ROOT_GATE                    0x00004003
#define HCLK_PMU1_S_BIU_GATE                     0x00004004
#define PCLK_PMU1_S_BIU_GATE                     0x00004005
#define PCLK_PMU1_OSC_CHK_GATE                   0x00004006
#define HCLK_PMU1_MEM_GATE                       0x00004007
#define PCLK_PMU1_SGRF_GATE                      0x00004008
#define PCLK_PMU1_CRU_S_GATE                     0x00004009

// PMU1SCRU_GATE_CON01(Offset:0x804)
#define XIN_OSC0_DIV_GATE                        0x00004010
#define PCLK_PMU0_S_ROOT_GATE                    0x00004011
#define CLK_PMU0PVTM_GATE                        0x00004012
#define PCLK_PMU0PVTM_GATE                       0x00004013
#define PCLK_PMU0_SGRF_GATE                      0x00004014
#define PCLK_PMU0_SCRKEYGEN_GATE                 0x00004016
#define PCLK_PMU0_HP_TIMER_GATE                  0x00004017
#define CLK_PMU0_HP_TIMER_GATE                   0x00004018
#define CLK_PMU0_32K_HP_TIMER_GATE               0x00004019

// PMU1SCRU_CLKSEL_CON00(Offset:0x300)
#define HCLK_PMU1_S_ROOT_I_SEL                   0x02000400
#define HCLK_PMU1_S_ROOT_I_SEL_CLK_MATRIX_PMU1_200M_SRC 0U
#define HCLK_PMU1_S_ROOT_I_SEL_CLK_MATRIX_PMU1_100M_SRC 1U
#define HCLK_PMU1_S_ROOT_I_SEL_CLK_MATRIX_PMU1_50M_SRC 2U
#define HCLK_PMU1_S_ROOT_I_SEL_XIN_OSC0_FUNC     3U
#define PCLK_PMU1_S_ROOT_I_SEL                   0x02020400
#define PCLK_PMU1_S_ROOT_I_SEL_CLK_MATRIX_PMU1_100M_SRC 0U
#define PCLK_PMU1_S_ROOT_I_SEL_CLK_MATRIX_PMU1_50M_SRC 1U
#define PCLK_PMU1_S_ROOT_I_SEL_XIN_OSC0_FUNC     2U

// PMU1SCRU_CLKSEL_CON02(Offset:0x308)
#define XIN_OSC0_DIV_DIV                         0x20000402

// ======================= PMU1CRU module definition bank=5 =======================
// PMU1CRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_HRESETN_PMU1_BIU                         0x0000500A
#define SRST_PRESETN_PMU1_BIU                         0x0000500B
#define SRST_HRESETN_PMU_CM0_BIU                      0x0000500C
#define SRST_FRESETN_PMU_CM0_CORE                     0x0000500D
#define SRST_TRESETN_PMU1_CM0_JTAG                    0x0000500E

// PMU1CRU_SOFTRST_CON01(Offset:0xA04)
#define SRST_RESETN_DDR_FAIL_SAFE                     0x00005011
#define SRST_PRESETN_CRU_PMU1                         0x00005012
#define SRST_PRESETN_PMU1_GRF                         0x00005014
#define SRST_PRESETN_PMU1_IOC                         0x00005015
#define SRST_PRESETN_PMU1WDT                          0x00005016
#define SRST_TRESETN_PMU1WDT                          0x00005017
#define SRST_PRESETN_PMU1TIMER                        0x00005018
#define SRST_RESETN_PMU1TIMER0                        0x0000501A
#define SRST_RESETN_PMU1TIMER1                        0x0000501B
#define SRST_PRESETN_PMU1PWM                          0x0000501C
#define SRST_RESETN_PMU1PWM                           0x0000501D

// PMU1CRU_SOFTRST_CON02(Offset:0xA08)
#define SRST_PRESETN_I2C0                             0x00005021
#define SRST_RESETN_I2C0                              0x00005022
#define SRST_SRESETN_UART0                            0x00005025
#define SRST_PRESETN_UART0                            0x00005026
#define SRST_HRESETN_I2S1_8CH                         0x00005027
#define SRST_MRESETN_I2S1_8CH_TX                      0x0000502A
#define SRST_MRESETN_I2S1_8CH_RX                      0x0000502D
#define SRST_HRESETN_PDM0                             0x0000502E
#define SRST_RESETN_PDM0                              0x0000502F

// PMU1CRU_SOFTRST_CON03(Offset:0xA0C)
#define SRST_HRESETN_VAD                              0x00005030
#define SRST_RESETN_HDPTX0_INIT                       0x0000503B
#define SRST_RESETN_HDPTX0_CMN                        0x0000503C
#define SRST_RESETN_HDPTX0_LANE                       0x0000503D
#define SRST_RESETN_HDPTX1_INIT                       0x0000503F

// PMU1CRU_SOFTRST_CON04(Offset:0xA10)
#define SRST_RESETN_HDPTX1_CMN                        0x00005040
#define SRST_RESETN_HDPTX1_LANE                       0x00005041
#define SRST_MRESETN_MIPI_DCPHY0                      0x00005043
#define SRST_SRESETN_MIPI_DCPHY0                      0x00005044
#define SRST_MRESETN_MIPI_DCPHY1                      0x00005045
#define SRST_SRESETN_MIPI_DCPHY1                      0x00005046
#define SRST_RESETN_OTGPHY_U3_0                       0x00005047
#define SRST_RESETN_OTGPHY_U3_1                       0x00005048
#define SRST_RESETN_OTGPHY_U2_0                       0x00005049
#define SRST_RESETN_OTGPHY_U2_1                       0x0000504A

// PMU1CRU_SOFTRST_CON05(Offset:0xA14)
#define SRST_PRESETN_PMU0GRF                          0x00005053
#define SRST_PRESETN_PMU0IOC                          0x00005054
#define SRST_PRESETN_GPIO0                            0x00005055
#define SRST_DBRESETN_GPIO0                           0x00005056

// PMU1CRU_GATE_CON00(Offset:0x800)
#define CLK_MATRIX_PMU1_50M_SRC_GATE             0x00005000
#define CLK_MATRIX_PMU1_100M_SRC_GATE            0x00005001
#define CLK_MATRIX_PMU1_200M_SRC_GATE            0x00005002
#define CLK_MATRIX_PMU1_300M_SRC_GATE            0x00005003
#define CLK_MATRIX_PMU1_400M_SRC_GATE            0x00005004
#define HCLK_PMU1_ROOT_I_GATE                    0x00005005
#define HCLK_PMU1_ROOT_GATE                      0x00005006
#define PCLK_PMU1_ROOT_I_GATE                    0x00005007
#define HCLK_PMU_CM0_ROOT_I_GATE                 0x00005008
#define HCLK_PMU_CM0_ROOT_GATE                   0x00005009
#define HCLK_PMU1_BIU_GATE                       0x0000500A
#define PCLK_PMU1_BIU_GATE                       0x0000500B
#define HCLK_PMU_CM0_BIU_GATE                    0x0000500C
#define FCLK_PMU_CM0_CORE_GATE                   0x0000500D
#define CLK_PMU_CM0_RTC_GATE                     0x0000500F

// PMU1CRU_GATE_CON01(Offset:0x804)
#define PCLK_PMU1_GATE                           0x00005010
#define CLK_DDR_FAIL_SAFE_GATE                   0x00005011
#define PCLK_PMU1_CRU_GATE                       0x00005012
#define CLK_PMU1_GATE                            0x00005013
#define PCLK_PMU1_GRF_GATE                       0x00005014
#define PCLK_PMU1_IOC_GATE                       0x00005015
#define PCLK_PMU1WDT_GATE                        0x00005016
#define TCLK_PMU1WDT_GATE                        0x00005017
#define PCLK_PMU1TIMER_GATE                      0x00005018
#define CLK_PMU1TIMER_ROOT_GATE                  0x00005019
#define CLK_PMU1TIMER0_GATE                      0x0000501A
#define CLK_PMU1TIMER1_GATE                      0x0000501B
#define PCLK_PMU1PWM_GATE                        0x0000501C
#define CLK_PMU1PWM_GATE                         0x0000501D
#define CLK_PMU1PWM_CAPTURE_GATE                 0x0000501E

// PMU1CRU_GATE_CON02(Offset:0x808)
#define PCLK_I2C0_GATE                           0x00005021
#define CLK_I2C0_GATE                            0x00005022
#define CLK_UART0_GATE                           0x00005023
#define CLK_UART0_FRAC_GATE                      0x00005024
#define SCLK_UART0_GATE                          0x00005025
#define PCLK_UART0_GATE                          0x00005026
#define HCLK_I2S1_8CH_GATE                       0x00005027
#define CLK_I2S1_8CH_TX_GATE                     0x00005028
#define CLK_I2S1_8CH_FRAC_TX_GATE                0x00005029
#define MCLK_I2S1_8CH_TX_GATE                    0x0000502A
#define CLK_I2S1_8CH_RX_GATE                     0x0000502B
#define CLK_I2S1_8CH_FRAC_RX_GATE                0x0000502C
#define MCLK_I2S1_8CH_RX_GATE                    0x0000502D
#define HCLK_PDM0_GATE                           0x0000502E
#define MCLK_PDM0_GATE                           0x0000502F

// PMU1CRU_GATE_CON03(Offset:0x80C)
#define HCLK_VAD_GATE                            0x00005030
#define CLK_USBDP_COMBO_PHY0_REF_XTAL_GATE       0x00005035
#define CLK_HDPTX0_REF_XTAL_GATE                 0x0000503B

// PMU1CRU_GATE_CON04(Offset:0x810)
#define CLK_REF_MIPI_DCPHY0_GATE                 0x00005043
#define CLK_OTGPHY_U3_0_GATE                     0x00005047
#define CLK_CR_PARA_GATE                         0x0000504B

// PMU1CRU_GATE_CON05(Offset:0x814)
#define PCLK_PMU0_ROOT_GATE                      0x00005050
#define CLK_PMU0_GATE                            0x00005051
#define PCLK_PMU0_GATE                           0x00005052
#define PCLK_PMU0GRF_GATE                        0x00005053
#define PCLK_PMU0IOC_GATE                        0x00005054
#define PCLK_GPIO0_GATE                          0x00005055
#define DBCLK_GPIO0_GATE                         0x00005056

// PMU1CRU_CLKSEL_CON00(Offset:0x300)
#define CLK_MATRIX_PMU1_50M_SRC_DIV              0x04000500
#define CLK_MATRIX_PMU1_100M_SRC_DIV             0x03040500
#define CLK_MATRIX_PMU1_200M_SRC_DIV             0x03070500
#define CLK_MATRIX_PMU1_300M_SRC_DIV             0x050A0500
#define CLK_MATRIX_PMU1_300M_SRC_SEL             0x010F0500
#define CLK_MATRIX_PMU1_300M_SRC_SEL_CLK_MATRIX_300M_SRC 0U
#define CLK_MATRIX_PMU1_300M_SRC_SEL_XIN_OSC0_FUNC 1U

// PMU1CRU_CLKSEL_CON01(Offset:0x304)
#define CLK_MATRIX_PMU1_400M_SRC_DIV             0x05000501
#define CLK_MATRIX_PMU1_400M_SRC_SEL             0x01050501
#define CLK_MATRIX_PMU1_400M_SRC_SEL_CLK_MATRIX_400M_SRC 0U
#define CLK_MATRIX_PMU1_400M_SRC_SEL_XIN_OSC0_FUNC 1U
#define HCLK_PMU1_ROOT_I_SEL                     0x02060501
#define HCLK_PMU1_ROOT_I_SEL_CLK_MATRIX_PMU1_200M_SRC 0U
#define HCLK_PMU1_ROOT_I_SEL_CLK_MATRIX_PMU1_100M_SRC 1U
#define HCLK_PMU1_ROOT_I_SEL_CLK_MATRIX_PMU1_50M_SRC 2U
#define HCLK_PMU1_ROOT_I_SEL_XIN_OSC0_FUNC       3U
#define PCLK_PMU1_ROOT_I_SEL                     0x02080501
#define PCLK_PMU1_ROOT_I_SEL_CLK_MATRIX_PMU1_100M_SRC 0U
#define PCLK_PMU1_ROOT_I_SEL_CLK_MATRIX_PMU1_50M_SRC 1U
#define PCLK_PMU1_ROOT_I_SEL_XIN_OSC0_FUNC       2U
#define HCLK_PMU_CM0_ROOT_I_SEL                  0x020A0501
#define HCLK_PMU_CM0_ROOT_I_SEL_CLK_MATRIX_PMU1_400M_SRC 0U
#define HCLK_PMU_CM0_ROOT_I_SEL_CLK_MATRIX_PMU1_200M_SRC 1U
#define HCLK_PMU_CM0_ROOT_I_SEL_CLK_MATRIX_PMU1_100M_SRC 2U
#define HCLK_PMU_CM0_ROOT_I_SEL_XIN_OSC0_FUNC    3U

// PMU1CRU_CLKSEL_CON02(Offset:0x308)
#define CLK_PMU_CM0_RTC_DIV                      0x05000502
#define CLK_PMU_CM0_RTC_SEL                      0x01050502
#define CLK_PMU_CM0_RTC_SEL_XIN_OSC0_FUNC        0U
#define CLK_PMU_CM0_RTC_SEL_CLK_DEEPSLOW         1U
#define TCLK_PMU1WDT_SEL                         0x01060502
#define TCLK_PMU1WDT_SEL_XIN_OSC0_FUNC           0U
#define TCLK_PMU1WDT_SEL_CLK_DEEPSLOW            1U
#define CLK_PMU1TIMER_ROOT_SEL                   0x02070502
#define CLK_PMU1TIMER_ROOT_SEL_XIN_OSC0_FUNC     0U
#define CLK_PMU1TIMER_ROOT_SEL_CLK_DEEPSLOW      1U
#define CLK_PMU1TIMER_ROOT_SEL_CLK_MATRIX_PMU1_100M_SRC 2U
#define CLK_PMU1PWM_SEL                          0x02090502
#define CLK_PMU1PWM_SEL_CLK_MATRIX_PMU1_100M_SRC 0U
#define CLK_PMU1PWM_SEL_CLK_MATRIX_PMU1_50M_SRC  1U
#define CLK_PMU1PWM_SEL_XIN_OSC0_FUNC            2U

// PMU1CRU_CLKSEL_CON03(Offset:0x30C)
#define CLK_UART0_SRC_DIV                        0x05070503
#define CLK_I2C0_SEL                             0x01060503
#define CLK_I2C0_SEL_CLK_MATRIX_PMU1_200M_SRC    0U
#define CLK_I2C0_SEL_CLK_MATRIX_PMU1_100M_SRC    1U

// PMU1CRU_CLKSEL_CON04(Offset:0x310)
#define CLK_UART0_FRAC_DIV                       0x20000504

// PMU1CRU_CLKSEL_CON05(Offset:0x314)
#define CLK_I2S1_8CH_TX_SRC_DIV                  0x05020505
#define SCLK_UART0_SEL                           0x02000505
#define SCLK_UART0_SEL_CLK_UART0_SRC             0U
#define SCLK_UART0_SEL_CLK_UART0_FRAC            1U
#define SCLK_UART0_SEL_XIN_OSC0_FUNC             2U

// PMU1CRU_CLKSEL_CON06(Offset:0x318)
#define CLK_I2S1_8CH_TX_FRAC_DIV                 0x20000506

// PMU1CRU_CLKSEL_CON07(Offset:0x31C)
#define CLK_I2S1_8CH_RX_SRC_DIV                  0x05020507
#define MCLK_I2S1_8CH_TX_SEL                     0x02000507
#define MCLK_I2S1_8CH_TX_SEL_CLK_I2S1_8CH_TX_SRC 0U
#define MCLK_I2S1_8CH_TX_SEL_CLK_I2S1_8CH_TX_FRAC 1U
#define MCLK_I2S1_8CH_TX_SEL_I2S1_MCLKIN         2U
#define MCLK_I2S1_8CH_TX_SEL_XIN_OSC0_HALF       3U

// PMU1CRU_CLKSEL_CON08(Offset:0x320)
#define CLK_I2S1_8CH_RX_FRAC_DIV                 0x20000508

// PMU1CRU_CLKSEL_CON09(Offset:0x324)
#define CLK_USBDP_COMBO_PHY0_REF_XTAL_DIV        0x05050509
#define MCLK_I2S1_8CH_RX_SEL                     0x02000509
#define MCLK_I2S1_8CH_RX_SEL_CLK_I2S1_8CH_RX_SRC 0U
#define MCLK_I2S1_8CH_RX_SEL_CLK_I2S1_8CH_RX_FRAC 1U
#define MCLK_I2S1_8CH_RX_SEL_I2S1_MCLKIN         2U
#define MCLK_I2S1_8CH_RX_SEL_XIN_OSC0_HALF       3U
#define I2S1_8CH_MCLKOUT_SEL                     0x02020509
#define I2S1_8CH_MCLKOUT_SEL_MCLK_I2S1_8CH_TX    0U
#define I2S1_8CH_MCLKOUT_SEL_MCLK_I2S1_8CH_RX    1U
#define I2S1_8CH_MCLKOUT_SEL_XIN_OSC0_HALF       2U
#define MCLK_PDM0_SEL                            0x01040509
#define MCLK_PDM0_SEL_CLK_MATRIX_PMU1_300M_SRC   0U
#define MCLK_PDM0_SEL_CLK_MATRIX_PMU1_200M_SRC   1U
#define CLK_USBDP_COMBO_PHY0_REF_XTAL_SEL        0x010A0509
#define CLK_USBDP_COMBO_PHY0_REF_XTAL_SEL_XIN_OSC0_FUNC 0U
#define CLK_USBDP_COMBO_PHY0_REF_XTAL_SEL_CLK_PPLL 1U

// PMU1CRU_CLKSEL_CON12(Offset:0x330)
#define CLK_HDPTX0_REF_XTAL_DIV                  0x0506050C
#define CLK_HDPTX0_REF_XTAL_SEL                  0x010B050C
#define CLK_HDPTX0_REF_XTAL_SEL_XIN_OSC0_FUNC    0U
#define CLK_HDPTX0_REF_XTAL_SEL_CLK_PPLL         1U

// PMU1CRU_CLKSEL_CON14(Offset:0x338)
#define CLK_REF_MIPI_DCPHY0_DIV                  0x0700050E
#define CLK_OTGPHY_U3_0_DIV                      0x0509050E
#define CLK_REF_MIPI_DCPHY0_SEL                  0x0207050E
#define CLK_REF_MIPI_DCPHY0_SEL_XIN_OSC0_FUNC    0U
#define CLK_REF_MIPI_DCPHY0_SEL_CLK_PPLL         1U
#define CLK_REF_MIPI_DCPHY0_SEL_CLK_SPLL_MUX     2U
#define CLK_OTGPHY_U3_0_SEL                      0x010E050E
#define CLK_OTGPHY_U3_0_SEL_XIN_OSC0_FUNC        0U
#define CLK_OTGPHY_U3_0_SEL_CLK_PPLL             1U

// PMU1CRU_CLKSEL_CON15(Offset:0x33C)
#define CLK_CR_PARA_DIV                          0x0500050F
#define CLK_CR_PARA_SEL                          0x0205050F
#define CLK_CR_PARA_SEL_XIN_OSC0_FUNC            0U
#define CLK_CR_PARA_SEL_CLK_PPLL                 1U
#define CLK_CR_PARA_SEL_CLK_SPLL_MUX             2U

// PMU1CRU_CLKSEL_CON17(Offset:0x344)
#define DBCLK_GPIO0_SEL                          0x01000511
#define DBCLK_GPIO0_SEL_XIN_OSC0_FUNC            0U
#define DBCLK_GPIO0_SEL_CLK_DEEPSLOW             1U

// ======================= DDR0CRU module definition bank=6 =======================
// DDR0CRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_RESETN_DDRPHY2XDIV_CH0                   0x00006001
#define SRST_RESETN_DDRPHY2X_CH0                      0x00006002
#define SRST_PRESETN_DDR_CRU_CH0                      0x00006003
#define SRST_PRESETN_DDRPHY_CH0                       0x00006004

// DDR0CRU_GATE_CON00(Offset:0x800)
#define PCLK_DDR_CRU_CH0_GATE                    0x00006003
#define PCLK_DDRPHY_CH0_GATE                     0x00006004
#define CLK_OSC_DDRPHY_CH0_GATE                  0x00006005

// DDR0CRU_CLKSEL_CON00(Offset:0x300)
#define CLK_DDRPHY2X_CH0_SEL                     0x01000600
#define CLK_DDRPHY2X_CH0_SEL_CLK_D0APLL_T        0U
#define CLK_DDRPHY2X_CH0_SEL_CLK_D0BPLL          1U

// ======================= DDR1CRU module definition bank=7 =======================
// DDR1CRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_RESETN_DDRPHY2XDIV_CH1                   0x00007001
#define SRST_RESETN_DDRPHY2X_CH1                      0x00007002
#define SRST_PRESETN_DDR_CRU_CH1                      0x00007003
#define SRST_PRESETN_DDRPHY_CH1                       0x00007004

// DDR1CRU_GATE_CON00(Offset:0x800)
#define PCLK_DDR_CRU_CH1_GATE                    0x00007003
#define PCLK_DDRPHY_CH1_GATE                     0x00007004
#define CLK_OSC_DDRPHY_CH1_GATE                  0x00007005

// DDR1CRU_CLKSEL_CON00(Offset:0x300)
#define CLK_DDRPHY2X_CH1_SEL                     0x01000700
#define CLK_DDRPHY2X_CH1_SEL_CLK_D1APLL_T        0U
#define CLK_DDRPHY2X_CH1_SEL_CLK_D1BPLL          1U

// ======================= DDR2CRU module definition bank=8 =======================
// DDR2CRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_RESETN_DDRPHY2XDIV_CH2                   0x00008001
#define SRST_RESETN_DDRPHY2X_CH2                      0x00008002
#define SRST_PRESETN_DDR_CRU_CH2                      0x00008003
#define SRST_PRESETN_DDRPHY_CH2                       0x00008004

// DDR2CRU_GATE_CON00(Offset:0x800)
#define PCLK_DDR_CRU_CH2_GATE                    0x00008003
#define PCLK_DDRPHY_CH2_GATE                     0x00008004
#define CLK_OSC_DDRPHY_CH2_GATE                  0x00008005

// DDR2CRU_CLKSEL_CON00(Offset:0x300)
#define CLK_DDRPHY2X_CH2_SEL                     0x01000800
#define CLK_DDRPHY2X_CH2_SEL_CLK_D2APLL_T        0U
#define CLK_DDRPHY2X_CH2_SEL_CLK_D2BPLL          1U

// ======================= DDR3CRU module definition bank=9 =======================
// DDR3CRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_RESETN_DDRPHY2XDIV_CH3                   0x00009001
#define SRST_RESETN_DDRPHY2X_CH3                      0x00009002
#define SRST_PRESETN_DDR_CRU_CH3                      0x00009003
#define SRST_PRESETN_DDRPHY_CH3                       0x00009004

// DDR3CRU_GATE_CON00(Offset:0x800)
#define PCLK_DDR_CRU_CH3_GATE                    0x00009003
#define PCLK_DDRPHY_CH3_GATE                     0x00009004
#define CLK_OSC_DDRPHY_CH3_GATE                  0x00009005

// DDR3CRU_CLKSEL_CON00(Offset:0x300)
#define CLK_DDRPHY2X_CH3_SEL                     0x01000900
#define CLK_DDRPHY2X_CH3_SEL_CLK_D3APLL_T        0U
#define CLK_DDRPHY2X_CH3_SEL_CLK_D3BPLL          1U

// ==================== BIGCORE0CRU module definition bank=10 =====================
// BIGCORE0CRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_NCPUPORESET_B0                           0x0000A004
#define SRST_NCORERESET_B0                            0x0000A005
#define SRST_NCPUPORESET_B1                           0x0000A008
#define SRST_NCORERESET_B1                            0x0000A009
#define SRST_RESETN_BIGCORE0_PVTPLL                   0x0000A00B
#define SRST_RESETN_BIGCORE0_PVTM                     0x0000A00C
#define SRST_PRESETN_BIGCORE0_BIU                     0x0000A00F

// BIGCORE0CRU_SOFTRST_CON01(Offset:0xA04)
#define SRST_PRESETN_BIGCORE0_PVTM                    0x0000A010
#define SRST_PRESETN_BIGCORE0_GRF                     0x0000A011
#define SRST_PRESETN_BIGCORE0_CRU                     0x0000A012
#define SRST_PRESETN_BIGCORE0_CPUBOOST                0x0000A013
#define SRST_RESETN_24M_BIGCORE0_CPUBOOST             0x0000A014

// BIGCORE0CRU_GATE_CON00(Offset:0x800)
#define CLK_CORE_B01_I_GATE                      0x0000A001
#define CLK_CORE_B0_CLEAN_GATE                   0x0000A002
#define CLK_CORE_B0_UC_GATE                      0x0000A003
#define CLK_CORE_B1_CLEAN_GATE                   0x0000A006
#define CLK_CORE_B1_UC_GATE                      0x0000A007
#define CLK_TESTOUT_B0_GATE                      0x0000A00A
#define REFCLK_BIGCORE0_PVTPLL_GATE              0x0000A00B
#define CLK_BIGCORE0_PVTM_GATE                   0x0000A00C
#define CLK_CORE_BIGCORE0_PVTM_GATE              0x0000A00D
#define PCLK_BIGCORE0_ROOT_GATE                  0x0000A00E
#define PCLK_BIGCORE0_BIU_GATE                   0x0000A00F

// BIGCORE0CRU_GATE_CON01(Offset:0x804)
#define PCLK_BIGCORE0_PVTM_GATE                  0x0000A010
#define PCLK_BIGCORE0_GRF_GATE                   0x0000A011
#define PCLK_BIGCORE0_CRU_GATE                   0x0000A012
#define PCLK_BIGCORE0_CPUBOOST_GATE              0x0000A013
#define CLK_24M_BIGCORE0_CPUBOOST_GATE           0x0000A014

// BIGCORE0CRU_CLKSEL_CON00(Offset:0x300)
#define CLK_CORE_B01_GPLL_SRC_DIV                0x05010A00
#define CLK_CORE_B0_UC_DIV                       0x05080A00
#define CLK_CORE_B01_SLOW_SRC_SEL                0x01000A00
#define CLK_CORE_B01_SLOW_SRC_SEL_XIN_OSC0_FUNC  0U
#define CLK_CORE_B01_SLOW_SRC_SEL_CLK_DEEPSLOW   1U
#define CLK_CORE_B01_SRC_SEL                     0x02060A00
#define CLK_CORE_B01_SRC_SEL_CLK_CORE_B01_SLOW_SRC 0U
#define CLK_CORE_B01_SRC_SEL_CLK_CORE_B01_GPLL_SRC 1U
#define CLK_CORE_B01_SRC_SEL_CLK_B0PLL           2U
#define CLK_CORE_B0_SEL                          0x020D0A00
#define CLK_CORE_B0_SEL_CLK_CORE_B0_UC           0U
#define CLK_CORE_B0_SEL_CLK_CORE_B0_CLEAN        1U
#define CLK_CORE_B0_SEL_CLK_CORE_B01_PVTPLL_T    2U

// BIGCORE0CRU_CLKSEL_CON01(Offset:0x304)
#define CLK_CORE_B1_UC_DIV                       0x05000A01
#define CLK_TESTOUT_B0_DIV                       0x06070A01
#define CLK_CORE_B1_SEL                          0x02050A01
#define CLK_CORE_B1_SEL_CLK_CORE_B1_UC           0U
#define CLK_CORE_B1_SEL_CLK_CORE_B1_CLEAN        1U
#define CLK_CORE_B1_SEL_CLK_CORE_B01_PVTPLL_T    2U
#define CLK_TESTOUT_B0_SEL                       0x010D0A01
#define CLK_TESTOUT_B0_SEL_CLK_B0PLL             0U
#define CLK_TESTOUT_B0_SEL_CLK_CORE_B01_PVTPLL   1U
#define REFCLK_BIGCORE0_PVTPLL_SEL               0x010E0A01
#define REFCLK_BIGCORE0_PVTPLL_SEL_CLK_CORE_B01  0U
#define REFCLK_BIGCORE0_PVTPLL_SEL_XIN_OSC0_FUNC 1U

// BIGCORE0CRU_CLKSEL_CON02(Offset:0x308)
#define PCLK_BIGCORE0_ROOT_SEL                   0x02000A02
#define PCLK_BIGCORE0_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define PCLK_BIGCORE0_ROOT_SEL_CLK_MATRIX_50M_SRC 1U
#define PCLK_BIGCORE0_ROOT_SEL_XIN_OSC0_FUNC     2U
#define CLK_CORE_B01_PVTPLL_T_SEL                0x01020A02
#define CLK_CORE_B01_PVTPLL_T_SEL_CLK_DEEPSLOW   0U
#define CLK_CORE_B01_PVTPLL_T_SEL_CLK_CORE_B01_PVTPLL 1U

// ==================== BIGCORE1CRU module definition bank=11 =====================
// BIGCORE1CRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_NCPUPORESET_B2                           0x0000B004
#define SRST_NCORERESET_B2                            0x0000B005
#define SRST_NCPUPORESET_B3                           0x0000B008
#define SRST_NCORERESET_B3                            0x0000B009
#define SRST_RESETN_BIGCORE1_PVTPLL                   0x0000B00B
#define SRST_RESETN_BIGCORE1_PVTM                     0x0000B00C
#define SRST_PRESETN_BIGCORE1_BIU                     0x0000B00F

// BIGCORE1CRU_SOFTRST_CON01(Offset:0xA04)
#define SRST_PRESETN_BIGCORE1_PVTM                    0x0000B010
#define SRST_PRESETN_BIGCORE1_GRF                     0x0000B011
#define SRST_PRESETN_BIGCORE1_CRU                     0x0000B012
#define SRST_PRESETN_BIGCORE1_CPUBOOST                0x0000B013
#define SRST_RESETN_24M_BIGCORE1_CPUBOOST             0x0000B014

// BIGCORE1CRU_GATE_CON00(Offset:0x800)
#define CLK_CORE_B23_I_GATE                      0x0000B001
#define CLK_CORE_B2_CLEAN_GATE                   0x0000B002
#define CLK_CORE_B2_UC_GATE                      0x0000B003
#define CLK_CORE_B3_CLEAN_GATE                   0x0000B006
#define CLK_CORE_B3_UC_GATE                      0x0000B007
#define CLK_TESTOUT_B1_GATE                      0x0000B00A
#define REFCLK_BIGCORE1_PVTPLL_GATE              0x0000B00B
#define CLK_BIGCORE1_PVTM_GATE                   0x0000B00C
#define CLK_CORE_BIGCORE1_PVTM_GATE              0x0000B00D
#define PCLK_BIGCORE1_ROOT_GATE                  0x0000B00E
#define PCLK_BIGCORE1_BIU_GATE                   0x0000B00F

// BIGCORE1CRU_GATE_CON01(Offset:0x804)
#define PCLK_BIGCORE1_PVTM_GATE                  0x0000B010
#define PCLK_BIGCORE1_GRF_GATE                   0x0000B011
#define PCLK_BIGCORE1_CRU_GATE                   0x0000B012
#define PCLK_BIGCORE1_CPUBOOST_GATE              0x0000B013
#define CLK_24M_BIGCORE1_CPUBOOST_GATE           0x0000B014

// BIGCORE1CRU_CLKSEL_CON00(Offset:0x300)
#define CLK_CORE_B23_GPLL_SRC_DIV                0x05010B00
#define CLK_CORE_B2_UC_DIV                       0x05080B00
#define CLK_CORE_B23_SLOW_SRC_SEL                0x01000B00
#define CLK_CORE_B23_SLOW_SRC_SEL_XIN_OSC0_FUNC  0U
#define CLK_CORE_B23_SLOW_SRC_SEL_CLK_DEEPSLOW   1U
#define CLK_CORE_B23_SRC_SEL                     0x02060B00
#define CLK_CORE_B23_SRC_SEL_CLK_CORE_B23_SLOW_SRC 0U
#define CLK_CORE_B23_SRC_SEL_CLK_CORE_B23_GPLL_SRC 1U
#define CLK_CORE_B23_SRC_SEL_CLK_B1PLL           2U
#define CLK_CORE_B2_SEL                          0x020D0B00
#define CLK_CORE_B2_SEL_CLK_CORE_B2_UC           0U
#define CLK_CORE_B2_SEL_CLK_CORE_B2_CLEAN        1U
#define CLK_CORE_B2_SEL_CLK_CORE_B23_PVTPLL_T    2U

// BIGCORE1CRU_CLKSEL_CON01(Offset:0x304)
#define CLK_CORE_B3_UC_DIV                       0x05000B01
#define CLK_TESTOUT_B1_DIV                       0x06070B01
#define CLK_CORE_B3_SEL                          0x02050B01
#define CLK_CORE_B3_SEL_CLK_CORE_B3_UC           0U
#define CLK_CORE_B3_SEL_CLK_CORE_B3_CLEAN        1U
#define CLK_CORE_B3_SEL_CLK_CORE_B23_PVTPLL_T    2U
#define CLK_TESTOUT_B1_SEL                       0x010D0B01
#define CLK_TESTOUT_B1_SEL_CLK_B1PLL             0U
#define CLK_TESTOUT_B1_SEL_CLK_CORE_B23_PVTPLL   1U
#define REFCLK_BIGCORE1_PVTPLL_SEL               0x010E0B01
#define REFCLK_BIGCORE1_PVTPLL_SEL_CLK_CORE_B23  0U
#define REFCLK_BIGCORE1_PVTPLL_SEL_XIN_OSC0_FUNC 1U

// BIGCORE1CRU_CLKSEL_CON02(Offset:0x308)
#define PCLK_BIGCORE1_ROOT_SEL                   0x02000B02
#define PCLK_BIGCORE1_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define PCLK_BIGCORE1_ROOT_SEL_CLK_MATRIX_50M_SRC 1U
#define PCLK_BIGCORE1_ROOT_SEL_XIN_OSC0_FUNC     2U
#define CLK_CORE_B23PVTPLL_T_SEL                 0x01020B02
#define CLK_CORE_B23PVTPLL_T_SEL_CLK_DEEPSLOW    0U
#define CLK_CORE_B23PVTPLL_T_SEL_CLK_CORE_B23PVTPLL 1U

// ======================= DSUCRU module definition bank=12 =======================
// DSUCRU_SOFTRST_CON00(Offset:0xA00)
#define SRST_NSPORESET_DSU                            0x0000C006
#define SRST_NSRESET_DSU                              0x0000C007
#define SRST_ARESETN_M_DSU_BIU                        0x0000C00A
#define SRST_ARESETN_S_DSU_BIU                        0x0000C00B
#define SRST_NPERIPHRESET_DSU                         0x0000C00D

// DSUCRU_SOFTRST_CON01(Offset:0xA04)
#define SRST_NATRESET_DSU                             0x0000C010
#define SRST_ARESETN_ADB_DSU                          0x0000C012
#define SRST_PRESETN_DSU_BIU                          0x0000C015
#define SRST_NPRESET_DSU                              0x0000C016
#define SRST_PRESETN_DBG                              0x0000C017
#define SRST_PRESETN_S_DAPLITE                        0x0000C018
#define SRST_PRESETN_M_DAPLITE                        0x0000C019
#define SRST_PRESETN_M_DAPLITE_BIU                    0x0000C01A
#define SRST_PRESETN_DSU_GRF                          0x0000C01B
#define SRST_PORESETN_JTAG                            0x0000C01C
#define SRST_NTRESET_JTAG                             0x0000C01D
#define SRST_RESETN_LITCORE_PVTPLL                    0x0000C01E
#define SRST_RESETN_DSU_PVTPLL                        0x0000C01F

// DSUCRU_SOFTRST_CON02(Offset:0xA08)
#define SRST_RESETN_LITCORE_PVTM                      0x0000C020
#define SRST_PRESETN_DSU_S_BIU                        0x0000C023
#define SRST_PRESETN_DSU_SGRF                         0x0000C024
#define SRST_PRESETN_LITCORE_PVTM                     0x0000C026
#define SRST_PRESETN_LITCORE_GRF                      0x0000C027
#define SRST_PRESETN_DSU_CRU                          0x0000C028
#define SRST_PRESETN_LITCORE_CPUBOOST                 0x0000C029
#define SRST_RESETN_24M_LITCORE_CPUBOOST              0x0000C02A

// DSUCRU_SOFTRST_CON03(Offset:0xA0C)
#define SRST_NCPUPORESET_L0                           0x0000C032
#define SRST_NCORERESET_L0                            0x0000C033
#define SRST_NCPUPORESET_L1                           0x0000C035
#define SRST_NCORERESET_L1                            0x0000C036
#define SRST_NCPUPORESET_L2                           0x0000C038
#define SRST_NCORERESET_L2                            0x0000C039
#define SRST_NCPUPORESET_L3                           0x0000C03B
#define SRST_NCORERESET_L3                            0x0000C03C
#define SRST_ARESETN_MP_DSU_BIU                       0x0000C03D
#define SRST_NGICRESET_DSU                            0x0000C03E

// DSUCRU_GATE_CON00(Offset:0x800)
#define SCLK_DSU_DF_SRC_GATE                     0x0000C000
#define SCLK_DSU_DF_DIV2_SRC_GATE                0x0000C001
#define SCLK_DSU_NP5_SRC_GATE                    0x0000C002
#define SCLK_DSU_NP5_DIV2_SRC_GATE               0x0000C003
#define SCLK_DSU_SRC_GATE                        0x0000C004
#define SCLK_DSU_SRC_T_GATE                      0x0000C005
#define SCLK_DSU_GATE                            0x0000C006
#define ACLKM_DSU_GATE                           0x0000C008
#define ACLKS_DSU_GATE                           0x0000C009
#define ACLK_M_DSU_BIU_GATE                      0x0000C00A
#define ACLK_S_DSU_BIU_GATE                      0x0000C00B
#define ACLK_MP_DSU_GATE                         0x0000C00C
#define PERIPHCLK_DSU_GATE                       0x0000C00D
#define CNTCLK_DSU_GATE                          0x0000C00E
#define TSCLK_DSU_GATE                           0x0000C00F

// DSUCRU_GATE_CON01(Offset:0x804)
#define ATCLK_DSU_GATE                           0x0000C010
#define GICCLK_DSU_T_GATE                        0x0000C011
#define ACLK_ADB_DSU_GATE                        0x0000C012
#define PCLK_DSU_ROOT_GATE                       0x0000C013
#define PCLK_DSU_NS_ROOT_GATE                    0x0000C014
#define PCLK_DSU_BIU_GATE                        0x0000C015
#define PCLK_DSU_GATE                            0x0000C016
#define PCLK_DBG_GATE                            0x0000C017
#define PCLK_S_DAPLITE_GATE                      0x0000C018
#define PCLK_M_DAPLITE_GATE                      0x0000C019
#define PCLK_M_DAPLITE_BIU_GATE                  0x0000C01A
#define PCLK_DSU_GRF_GATE                        0x0000C01B
#define REFCLK_LITCORE_PVTPLL_GATE               0x0000C01E
#define REFCLK_DSU_PVTPLL_GATE                   0x0000C01F

// DSUCRU_GATE_CON02(Offset:0x808)
#define CLK_LITCORE_PVTM_GATE                    0x0000C020
#define CLK_CORE_LITCORE_PVTM_GATE               0x0000C021
#define PCLK_DSU_S_ROOT_GATE                     0x0000C022
#define PCLK_DSU_S_BIU_GATE                      0x0000C023
#define PCLK_DSU_SGRF_GATE                       0x0000C024
#define CLK_TESTOUT_L_GATE                       0x0000C025
#define PCLK_LITCORE_PVTM_GATE                   0x0000C026
#define PCLK_LITCORE_GRF_GATE                    0x0000C027
#define PCLK_DSU_CRU_GATE                        0x0000C028
#define PCLK_LITCORE_CPUBOOST_GATE               0x0000C029
#define CLK_24M_LITCORE_CPUBOOST_GATE            0x0000C02A
#define CLK_CORE_L0_CLEAN_GATE                   0x0000C02B
#define CLK_CORE_L1_CLEAN_GATE                   0x0000C02C
#define CLK_CORE_L2_CLEAN_GATE                   0x0000C02D
#define CLK_CORE_L3_CLEAN_GATE                   0x0000C02E
#define CLK_CORE_L_DIV2_SRC_GATE                 0x0000C02F

// DSUCRU_GATE_CON03(Offset:0x80C)
#define CLK_CORE_L_GATE                          0x0000C030
#define CLK_CORE_L0_UC_GATE                      0x0000C031
#define CLK_CORE_L1_UC_GATE                      0x0000C034
#define CLK_CORE_L2_UC_GATE                      0x0000C037
#define CLK_CORE_L3_UC_GATE                      0x0000C03A
#define ACLK_MP_DSU_BIU_GATE                     0x0000C03D
#define GICCLK_DSU_GATE                          0x0000C03E

// DSUCRU_CLKSEL_CON00(Offset:0x300)
#define SCLK_DSU_DF_SRC_DIV                      0x05070C00
#define SCLK_DSU_DF_SRC_SEL                      0x020C0C00
#define SCLK_DSU_DF_SRC_SEL_CLK_B0PLL_MUX        0U
#define SCLK_DSU_DF_SRC_SEL_CLK_B1PLL_MUX        1U
#define SCLK_DSU_DF_SRC_SEL_CLK_LPLL_MUX         2U
#define SCLK_DSU_DF_SRC_SEL_CLK_GPLL_MUX         3U

// DSUCRU_CLKSEL_CON01(Offset:0x304)
#define ACLKM_DSU_DIV                            0x05010C01
#define ACLKS_DSU_DIV                            0x05060C01
#define ACLK_MP_DSU_DIV                          0x050B0C01
#define SCLK_DSU_SRC_T_SEL                       0x01000C01
#define SCLK_DSU_SRC_T_SEL_SCLK_DSU_SRC          0U
#define SCLK_DSU_SRC_T_SEL_CLK_DSU_PVTPLL_T      1U

// DSUCRU_CLKSEL_CON02(Offset:0x308)
#define PERIPHCLK_DSU_DIV                        0x05000C02
#define CNTCLK_DSU_DIV                           0x05050C02
#define TSCLK_DSU_DIV                            0x050A0C02

// DSUCRU_CLKSEL_CON03(Offset:0x30C)
#define ATCLK_DSU_DIV                            0x05000C03
#define GICCLK_DSU_T_DIV                         0x05050C03

// DSUCRU_CLKSEL_CON04(Offset:0x310)
#define PCLK_DSU_ROOT_DIV                        0x05000C04
#define PCLK_DSU_ROOT_SEL                        0x02050C04
#define PCLK_DSU_ROOT_SEL_CLK_B0PLL_MUX          0U
#define PCLK_DSU_ROOT_SEL_CLK_B1PLL_MUX          1U
#define PCLK_DSU_ROOT_SEL_CLK_LPLL_MUX           2U
#define PCLK_DSU_ROOT_SEL_CLK_GPLL_MUX           3U
#define PCLK_DSU_NS_ROOT_SEL                     0x02070C04
#define PCLK_DSU_NS_ROOT_SEL_CLK_MATRIX_100M_SRC 0U
#define PCLK_DSU_NS_ROOT_SEL_CLK_MATRIX_50M_SRC  1U
#define PCLK_DSU_NS_ROOT_SEL_XIN_OSC0_FUNC       2U
#define REFCLK_LITCORE_PVTPLL_SEL                0x01090C04
#define REFCLK_LITCORE_PVTPLL_SEL_CLK_CORE_L     0U
#define REFCLK_LITCORE_PVTPLL_SEL_XIN_OSC0_FUNC  1U
#define REFCLK_DSU_PVTPLL_SEL                    0x010A0C04
#define REFCLK_DSU_PVTPLL_SEL_SCLK_DSU_SRC       0U
#define REFCLK_DSU_PVTPLL_SEL_XIN_OSC0_FUNC      1U
#define PCLK_DSU_S_ROOT_SEL                      0x020B0C04
#define PCLK_DSU_S_ROOT_SEL_CLK_MATRIX_100M_SRC  0U
#define PCLK_DSU_S_ROOT_SEL_CLK_MATRIX_50M_SRC   1U
#define PCLK_DSU_S_ROOT_SEL_XIN_OSC0_FUNC        2U

// DSUCRU_CLKSEL_CON05(Offset:0x314)
#define CLK_TESTOUT_L_DIV                        0x06000C05
#define CLK_CORE_L_GPLL_SRC_DIV                  0x05090C05
#define CLK_TESTOUT_L_SEL                        0x02060C05
#define CLK_TESTOUT_L_SEL_CLK_LPLL               0U
#define CLK_TESTOUT_L_SEL_CLK_CORE_L_PVTPLL      1U
#define CLK_TESTOUT_L_SEL_SCLK_DSU_SRC           2U
#define CLK_TESTOUT_L_SEL_CLK_DSU_PVTPLL         3U
#define CLK_CORE_L_SLOW_SRC_SEL                  0x01080C05
#define CLK_CORE_L_SLOW_SRC_SEL_XIN_OSC0_FUNC    0U
#define CLK_CORE_L_SLOW_SRC_SEL_CLK_DEEPSLOW     1U
#define CLK_CORE_L_SRC_SEL                       0x020E0C05
#define CLK_CORE_L_SRC_SEL_CLK_CORE_L_SLOW_SRC   0U
#define CLK_CORE_L_SRC_SEL_CLK_CORE_L_GPLL_SRC   1U
#define CLK_CORE_L_SRC_SEL_CLK_LPLL              2U

// DSUCRU_CLKSEL_CON06(Offset:0x318)
#define CLK_CORE_L0_UC_DIV                       0x05000C06
#define CLK_CORE_L1_UC_DIV                       0x05070C06
#define CLK_CORE_L0_SEL                          0x02050C06
#define CLK_CORE_L0_SEL_CLK_CORE_L0_UC           0U
#define CLK_CORE_L0_SEL_CLK_CORE_L0_CLEAN        1U
#define CLK_CORE_L0_SEL_CLK_CORE_L_PVTPLL_T      2U
#define CLK_CORE_L1_SEL                          0x020C0C06
#define CLK_CORE_L1_SEL_CLK_CORE_L1_UC           0U
#define CLK_CORE_L1_SEL_CLK_CORE_L1_CLEAN        1U
#define CLK_CORE_L1_SEL_CLK_CORE_L_PVTPLL_T      2U

// DSUCRU_CLKSEL_CON07(Offset:0x31C)
#define CLK_CORE_L2_UC_DIV                       0x05000C07
#define CLK_CORE_L3_UC_DIV                       0x05070C07
#define CLK_CORE_L2_SEL                          0x02050C07
#define CLK_CORE_L2_SEL_CLK_CORE_L2_UC           0U
#define CLK_CORE_L2_SEL_CLK_CORE_L2_CLEAN        1U
#define CLK_CORE_L2_SEL_CLK_CORE_L_PVTPLL_T      2U
#define CLK_CORE_L3_SEL                          0x020C0C07
#define CLK_CORE_L3_SEL_CLK_CORE_L3_UC           0U
#define CLK_CORE_L3_SEL_CLK_CORE_L3_CLEAN        1U
#define CLK_CORE_L3_SEL_CLK_CORE_L_PVTPLL_T      2U
#define CLK_CORE_L_PVTPLL_T_SEL                  0x010E0C07
#define CLK_CORE_L_PVTPLL_T_SEL_CLK_DEEPSLOW     0U
#define CLK_CORE_L_PVTPLL_T_SEL_CLK_CORE_L_PVTPLL 1U
#define CLK_DSU_PVTPLL_T_SEL                     0x010F0C07
#define CLK_DSU_PVTPLL_T_SEL_CLK_DEEPSLOW        0U
#define CLK_DSU_PVTPLL_T_SEL_CLK_DSU_PVTPLL      1U

#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif /* __RK3588_H */
