file_name,file_path,line_number,assertion_code,line_count
map_RAM_writerTest.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/pacman-FPGA-master/map_RAM_writerTest.sv,65,assert (curr_ghost >= 5);,1
map_RAM_writerTest.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/pacman-FPGA-master/map_RAM_writerTest.sv,103,assert (curr_ghost >= 5);,1
wolf_goat_cabbage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/part3_intro-main/wolf_goat_cabbage/wolf_goat_cabbage.sv,23,assume (w+g+c <= 1);,1
wolf_goat_cabbage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/part3_intro-main/wolf_goat_cabbage/wolf_goat_cabbage.sv,27,cover(YOUR COVER STATEMENT HERE);,1
wolf_goat_cabbage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/part3_intro-main/wolf_goat_cabbage/wolf_goat_cabbage.sv,31,assume (bank_w != bank_g);,1
wolf_goat_cabbage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/part3_intro-main/wolf_goat_cabbage/wolf_goat_cabbage.sv,36,assume (bank_g != bank_c);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,125,cover(spec_valid);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,126,cover(spec_valid && !trap);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,127,cover(check && spec_valid);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,128,cover(check && spec_valid && !trap);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,131,assume(spec_valid);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,134,assert(trap);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,135,assert(rd_addr == 0);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,136,assert(rd_wdata == 0);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,137,assert(mem_wmask == 0);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,144,assert(rs1_rdata == 0);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,147,assert(rs2_rdata == 0);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,151,assert(spec_rs1_addr == rs1_addr);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,154,assert(spec_rs2_addr == rs2_addr);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,156,assert(spec_rd_addr == rd_addr);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,157,assert(spec_rd_wdata == rd_wdata);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,166,assert(mem_wmask[i]);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,167,assert(spec_mem_wdata[i*8 +: 8] == mem_wdata[i*8 +: 8]);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,169,assert(mem_rmask[i]);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,170,assert(mem_rdata[i*8 +: 8] == mem_wdata[i*8 +: 8]);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,173,assert(mem_rmask[i]);,1
rvfi_instruction_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_instruction_check.sv,178,assert(spec_trap == trap);,1
rvfi_dmem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_dmem_check.sv,37,assert(dmem_shadow[i*8 +: 8] == rvfi_mem_rdata[i*8 +: 8]);,1
rvfi_liveness_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_liveness_check.sv,33,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_liveness_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_liveness_check.sv,34,assume(!rvfi_halt[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_liveness_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_liveness_check.sv,35,assume(instruction_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_liveness_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_liveness_check.sv,38,assert(found_next_instruction);,1
rvfi_imem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_imem_check.sv,41,assert(instruction[15:0] == imem_data);,1
rvfi_imem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_imem_check.sv,44,assert(instruction[31:16] == imem_data);,1
rvfi_reg_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_reg_check.sv,38,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_reg_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_reg_check.sv,39,assume(instruction_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_reg_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_reg_check.sv,42,assert(register_shadow == rvfi_rs1_rdata[`RISCV_FORMAL_CHANNEL_IDX*`RISCV_FORMAL_XLEN +: `RISCV_FORMAL_XLEN]);,1
rvfi_reg_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_reg_check.sv,44,assert(register_shadow == rvfi_rs2_rdata[`RISCV_FORMAL_CHANNEL_IDX*`RISCV_FORMAL_XLEN +: `RISCV_FORMAL_XLEN]);,1
rvfi_causal_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_causal_check.sv,36,assume(register_index != 0);,1
rvfi_causal_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_causal_check.sv,37,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_causal_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_causal_check.sv,39,assume(instruction_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_causal_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_causal_check.sv,40,assert(!found_non_causal);,1
rvfi_unique_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_unique_check.sv,34,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_unique_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_unique_check.sv,35,assume(instruction_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_unique_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_unique_check.sv,38,assert(!found_other_instruction);,1
rvfi_pc_fwd_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_pc_fwd_check.sv,38,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_pc_fwd_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_pc_fwd_check.sv,39,assume(instruction_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_csrw_check.sv,141,assume (csr_instruction_valid);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_csrw_check.sv,142,assume (csr_instruction_addr != csr_none);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_csrw_check.sv,156,assert (rvfi.trap);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_csrw_check.sv,157,assert (rvfi.rd_addr == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_csrw_check.sv,158,assert (rvfi.rd_wdata == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_csrw_check.sv,160,assert (!rvfi.trap);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_csrw_check.sv,161,assert (rvfi.rd_addr == rvfi.instruction[11:7]);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_csrw_check.sv,165,assert (rvfi.rd_wdata == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_csrw_check.sv,167,assert (csr_instruction_rmask == {`RISCV_FORMAL_XLEN{1'b1}});,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_csrw_check.sv,168,assert (csr_instruction_rdata == rvfi.rd_wdata);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_csrw_check.sv,177,assert (csr_instruction_changed_full[31:0] == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_csrw_check.sv,179,assert (csr_instruction_changed_full[63:32] == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_csrw_check.sv,184,assert (rvfi.mem_wmask == 0);,1
rvfi_pc_bwd_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_pc_bwd_check.sv,38,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_pc_bwd_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_pc_bwd_check.sv,39,assume(instruction_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_hang_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_hang_check.sv,31,assert(okay);,1
rvfi_hang_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_hang_check.sv,36,assume(!rvfi_halt[channel_idx]);,1
rvfi_testbench.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_testbench.sv,29,assume property (reset == $initstate);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_ill_check.sv,46,cover(!reset && check && valid && instruction == 0);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_ill_check.sv,48,assume(valid);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_ill_check.sv,49,assume(instruction == 0);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_ill_check.sv,50,assert(trap);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_ill_check.sv,51,assert(rd_addr == 0);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_ill_check.sv,52,assert(rd_wdata == 0);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/riscv_formal/checks/rvfi_ill_check.sv,53,assert(mem_wmask == 0);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/formal/wrapper.sv,42,assume (~mem_wait || trap);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/formal/wrapper.sv,52,assume (rvfi_instruction[19:15] == 0);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/formal/wrapper.sv,54,assume (rvfi_instruction[14:12] != 3'b001);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/formal/wrapper.sv,55,assume (rvfi_instruction[14:12] != 3'b011);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/formal/wrapper.sv,56,assume (rvfi_instruction[14:12] != 3'b101);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/formal/wrapper.sv,57,assume (rvfi_instruction[14:12] != 3'b110);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/formal/wrapper.sv,58,assume (rvfi_instruction[14:12] != 3'b111);,1
i2c_controller_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/i2c/i2c_controller_tb.sv,75,assert(i2c_controller_dut.state == IDLE);,1
i2c_controller_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/i2c/i2c_controller_tb.sv,82,assert(i2c_controller_dut.state == START);,1
i2c_controller_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/i2c/i2c_controller_tb.sv,87,assert(i2c_controller.state == SEND_DEVICE_ADDRESS);,1
i2c_controller_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/i2c/i2c_controller_tb.sv,92,assert(i2c_controller_dut.state == DEV_ADDRESS_ACK);,1
i2c_controller_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/i2c/i2c_controller_tb.sv,103,assert(i2c_controller_dut.state == SEND_REGISTER_ADDRESS);,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,61,assert (HEX0 == five);,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,62,assert (HEX1 == five);,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,63,assert (HEX2 == zero);,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,64,assert (HEX3 == zero);,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,65,assert (HEX4 == zero);,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,66,assert (HEX5 == zero);,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,76,assert (HEX0 == six );,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,77,assert (HEX1 == five );,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,78,assert (HEX2 == four );,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,79,assert (HEX3 == three);,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,80,assert (HEX4 == two );,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,81,assert (HEX5 == one );,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,91,assert (HEX0 == zero );,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,92,assert (HEX1 == one );,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,93,assert (HEX2 == zero );,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,94,assert (HEX3 == one );,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,95,assert (HEX4 == zero );,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,96,assert (HEX5 == one );,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,106,assert (HEX0 == nine);,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,107,assert (HEX1 == nine);,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,108,assert (HEX2 == nine);,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,109,assert (HEX3 == nine);,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,110,assert (HEX4 == nine);,1
hex_driver_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/hex_driver_tb/hex_driver_tb.sv,111,assert (HEX5 == nine);,1
register_memory_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/register_memory/register_memory_tb.sv,39,assert(read_data == 32'h011d0000);,1
register_memory_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/register_memory/register_memory_tb.sv,45,assert(read_data == 32'h02_1d_2d_08);,1
register_memory_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/register_memory/register_memory_tb.sv,50,assert(read_data == 32'h01_1d_32_00);,1
register_memory_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/register_memory/register_memory_tb.sv,55,assert(read_data == 32'h01_1d_33_00);,1
register_memory_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/register_memory/register_memory_tb.sv,60,assert(read_data == 32'h0);,1
counter_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Accelerometer-to-7-seg-main/sim_vivado/counter/counter_tb.sv,34,assert (pulse == 1'b0);,1
ks.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/computer_architecture-master/mp1/kogge_stone/hdl/ks.sv,43,"assert(1'b0 && ""Kogge-Stone adder with LEN < 4 makes no sense"");",1
cdc_fifo_gray.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT_DELIVERY/tb/core/fpnew/src/common_cells/src/cdc_fifo_gray.sv,48,assert(LOG_DEPTH > 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT_DELIVERY/tb/core/fpnew/src/common_cells/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT_DELIVERY/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,79,assert(tck_src > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT_DELIVERY/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,105,assert(tck_dst > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT_DELIVERY/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,83,assert(tck_src > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT_DELIVERY/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,109,assert(tck_dst > 0);,1
graycode_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT_DELIVERY/tb/core/fpnew/src/common_cells/test/graycode_tb.sv,26,assert(a == c);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT_DELIVERY/tb/core/fpnew/src/common_cells/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
cdc_fifo_gray.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT/tb/core/fpnew/src/common_cells/src/cdc_fifo_gray.sv,48,assert(LOG_DEPTH > 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT/tb/core/fpnew/src/common_cells/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,79,assert(tck_src > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,105,assert(tck_dst > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,83,assert(tck_src > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,109,assert(tck_dst > 0);,1
graycode_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT/tb/core/fpnew/src/common_cells/test/graycode_tb.sv,26,assert(a == c);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/ASSIGNMENT/tb/core/fpnew/src/common_cells/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
cdc_fifo_gray.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/src/cdc_fifo_gray.sv,48,assert(LOG_DEPTH > 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,79,assert(tck_src > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,105,assert(tck_dst > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,83,assert(tck_src > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,109,assert(tck_dst > 0);,1
graycode_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/graycode_tb.sv,26,assert(a == c);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/RISCV_SBST-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
cdc_fifo_gray.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Lab-testing_and_fault_tolerance-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/src/cdc_fifo_gray.sv,48,assert(LOG_DEPTH > 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Lab-testing_and_fault_tolerance-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Lab-testing_and_fault_tolerance-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,79,assert(tck_src > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Lab-testing_and_fault_tolerance-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,105,assert(tck_dst > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Lab-testing_and_fault_tolerance-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,83,assert(tck_src > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Lab-testing_and_fault_tolerance-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,109,assert(tck_dst > 0);,1
graycode_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Lab-testing_and_fault_tolerance-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/graycode_tb.sv,26,assert(a == c);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Lab-testing_and_fault_tolerance-master/riscv_testing_2021/tb/core/fpnew/src/common_cells/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
spec.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/FMCAD2021-master/spec.sv,332,assert property (s2_full && s2_ins |-> s2_valid);,1
spec.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/FMCAD2021-master/spec.sv,335,assert property (s3_full && s3_ins |-> s3_valid);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,30,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,31,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,155,assert(AXI_SLV_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,156,assert(AXI_MST_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,157,assert(AXI_DATA_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,158,assert(AXI_ID_WIDTH > 0);,1
axi_multicut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv,83,assert(NoCuts >= 0);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,107,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,108,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,109,assert(AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,30,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,31,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,155,assert(AXI_SLV_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,156,assert(AXI_MST_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,157,assert(AXI_DATA_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,158,assert(AXI_ID_WIDTH > 0);,1
axi_multicut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv,83,assert(NoCuts >= 0);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,107,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,108,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,109,assert(AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,30,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,31,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,155,assert(AXI_SLV_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,156,assert(AXI_MST_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,157,assert(AXI_DATA_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,158,assert(AXI_ID_WIDTH > 0);,1
axi_multicut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv,83,assert(NoCuts >= 0);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,107,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,108,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,109,assert(AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_join.sv,30,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_join.sv,31,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,155,assert(AXI_SLV_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,156,assert(AXI_MST_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,157,assert(AXI_DATA_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,158,assert(AXI_ID_WIDTH > 0);,1
axi_multicut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv,83,assert(NoCuts >= 0);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,107,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,108,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,109,assert(AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,30,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,31,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,155,assert(AXI_SLV_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,156,assert(AXI_MST_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,157,assert(AXI_DATA_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,158,assert(AXI_ID_WIDTH > 0);,1
axi_multicut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv,83,assert(NoCuts >= 0);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,107,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,108,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,109,assert(AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,30,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,31,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,155,assert(AXI_SLV_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,156,assert(AXI_MST_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,157,assert(AXI_DATA_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,158,assert(AXI_ID_WIDTH > 0);,1
axi_multicut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv,83,assert(NoCuts >= 0);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,107,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,108,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,109,assert(AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,30,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,31,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,155,assert(AXI_SLV_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,156,assert(AXI_MST_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,157,assert(AXI_DATA_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,158,assert(AXI_ID_WIDTH > 0);,1
axi_multicut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv,83,assert(NoCuts >= 0);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,107,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,108,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,109,assert(AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_join.sv,30,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_join.sv,31,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,155,assert(AXI_SLV_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,156,assert(AXI_MST_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,157,assert(AXI_DATA_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,158,assert(AXI_ID_WIDTH > 0);,1
axi_multicut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv,83,assert(NoCuts >= 0);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,107,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,108,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,109,assert(AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,30,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv,31,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,28,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv,29,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,155,assert(AXI_SLV_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,156,assert(AXI_MST_PORT_ADDR_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,157,assert(AXI_DATA_WIDTH > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv,158,assert(AXI_ID_WIDTH > 0);,1
axi_multicut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv,83,assert(NoCuts >= 0);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,107,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,108,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv,109,assert(AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
rvfi_dmem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_dmem_check.sv,37,assert(dmem_shadow[i*8 +: 8] == rvfi_mem_rdata[i*8 +: 8]);,1
rvfi_liveness_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_liveness_check.sv,33,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_liveness_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_liveness_check.sv,34,assume(!rvfi_halt[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_liveness_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_liveness_check.sv,35,assume(insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_liveness_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_liveness_check.sv,38,assert(found_next_insn);,1
rvfi_imem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_imem_check.sv,41,assert(insn[15:0] == imem_data);,1
rvfi_imem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_imem_check.sv,44,assert(insn[31:16] == imem_data);,1
rvfi_reg_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_reg_check.sv,38,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_reg_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_reg_check.sv,39,assume(insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_reg_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_reg_check.sv,42,assert(register_shadow == rvfi_rs1_rdata[`RISCV_FORMAL_CHANNEL_IDX*`RISCV_FORMAL_XLEN +: `RISCV_FORMAL_XLEN]);,1
rvfi_reg_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_reg_check.sv,44,assert(register_shadow == rvfi_rs2_rdata[`RISCV_FORMAL_CHANNEL_IDX*`RISCV_FORMAL_XLEN +: `RISCV_FORMAL_XLEN]);,1
rvfi_causal_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_causal_check.sv,36,assume(register_index != 0);,1
rvfi_causal_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_causal_check.sv,37,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_causal_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_causal_check.sv,39,assume(insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_causal_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_causal_check.sv,40,assert(!found_non_causal);,1
rvfi_unique_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_unique_check.sv,34,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_unique_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_unique_check.sv,35,assume(insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_unique_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_unique_check.sv,38,assert(!found_other_insn);,1
rvfi_pc_fwd_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_pc_fwd_check.sv,38,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_pc_fwd_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_pc_fwd_check.sv,39,assume(insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_csrw_check.sv,141,assume (csr_insn_valid);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_csrw_check.sv,142,assume (csr_insn_addr != csr_none);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_csrw_check.sv,156,assert (rvfi.trap);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_csrw_check.sv,157,assert (rvfi.rd_addr == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_csrw_check.sv,158,assert (rvfi.rd_wdata == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_csrw_check.sv,160,assert (!rvfi.trap);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_csrw_check.sv,161,assert (rvfi.rd_addr == rvfi.insn[11:7]);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_csrw_check.sv,165,assert (rvfi.rd_wdata == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_csrw_check.sv,167,assert (csr_insn_rmask == {`RISCV_FORMAL_XLEN{1'b1}});,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_csrw_check.sv,168,assert (csr_insn_rdata == rvfi.rd_wdata);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_csrw_check.sv,177,assert (csr_insn_changed_full[31:0] == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_csrw_check.sv,179,assert (csr_insn_changed_full[63:32] == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_csrw_check.sv,184,assert (rvfi.mem_wmask == 0);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,125,cover(spec_valid);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,126,cover(spec_valid && !trap);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,127,cover(check && spec_valid);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,128,cover(check && spec_valid && !trap);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,131,assume(spec_valid);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,134,assert(trap);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,135,assert(rd_addr == 0);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,136,assert(rd_wdata == 0);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,137,assert(mem_wmask == 0);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,144,assert(rs1_rdata == 0);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,147,assert(rs2_rdata == 0);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,151,assert(spec_rs1_addr == rs1_addr);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,154,assert(spec_rs2_addr == rs2_addr);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,156,assert(spec_rd_addr == rd_addr);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,157,assert(spec_rd_wdata == rd_wdata);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,166,assert(mem_wmask[i]);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,167,assert(spec_mem_wdata[i*8 +: 8] == mem_wdata[i*8 +: 8]);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,169,assert(mem_rmask[i]);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,170,assert(mem_rdata[i*8 +: 8] == mem_wdata[i*8 +: 8]);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,173,assert(mem_rmask[i]);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_insn_check.sv,178,assert(spec_trap == trap);,1
rvfi_pc_bwd_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_pc_bwd_check.sv,38,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_pc_bwd_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_pc_bwd_check.sv,39,assume(insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_hang_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_hang_check.sv,31,assert(okay);,1
rvfi_hang_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_hang_check.sv,36,assume(!rvfi_halt[channel_idx]);,1
rvfi_testbench.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_testbench.sv,29,assume property (reset == $initstate);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_ill_check.sv,46,cover(!reset && check && valid && insn == 0);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_ill_check.sv,48,assume(valid);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_ill_check.sv,49,assume(insn == 0);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_ill_check.sv,50,assert(trap);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_ill_check.sv,51,assert(rd_addr == 0);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_ill_check.sv,52,assert(rd_wdata == 0);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/checks/rvfi_ill_check.sv,53,assert(mem_wmask == 0);,1
imemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/VexRiscv/imemcheck.sv,61,assume(iBus_rsp_inst[15:0] == imem_data);,1
imemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/VexRiscv/imemcheck.sv,63,assume(iBus_rsp_inst[31:16] == imem_data);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/VexRiscv/wrapper.sv,93,restrict(~rvfi_trap && dBusCmdPendingCycles < 4 && dBusRspPendingCycles < 4 && iBusCmdPendingCycles < 4 && iBusRspPendingCycles < 4);,1
dmemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/VexRiscv/dmemcheck.sv,64,assume(dBus_rsp_data == dmem_data);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/coverage.sv,10,assume property (reset == $initstate);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/coverage.sv,63,assert (valid_ch0);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/coverage.sv,66,assert (valid_ch1);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,10,assume property (reset == $initstate);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,113,cover (icount_p0 == 1);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,114,cover (icount_p0 == 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,115,cover (icount_p0 == 3);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,117,cover (icount_p1 == 1);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,118,cover (icount_p1 == 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,119,cover (icount_p1 == 3);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,121,cover (mcount_p0 == 1);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,122,cover (mcount_p0 == 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,123,cover (mcount_p0 == 3);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,124,cover (mcount_p0 == 4);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,126,cover (mcount_p1 == 1);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,127,cover (mcount_p1 == 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,128,cover (mcount_p1 == 3);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,129,cover (mcount_p1 == 4);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,131,cover (tcount == 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,132,cover (tcount == 3);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/cover.sv,133,cover (tcount == 4);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,33,assume (!io_req_valid);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,40,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,41,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,44,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,45,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,48,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,49,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,52,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,53,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,56,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,57,cover (values_ok && job_len == 35);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,58,cover (values_ok && job_len == 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,59,assert (34 <= job_len && job_len <= 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,62,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,63,assert (job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,66,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,67,cover (values_ok && job_len == 35);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,68,cover (values_ok && job_len == 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,69,assert (34 <= job_len && job_len <= 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,72,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,73,assert (job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,76,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,77,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,80,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,81,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,84,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,85,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,88,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,89,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,92,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,93,cover (values_ok && job_len == 35);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,94,cover (values_ok && job_len == 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,95,assert (34 <= job_len && job_len <= 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,98,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,99,assert (job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,102,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,103,cover (values_ok && job_len == 35);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,104,cover (values_ok && job_len == 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,105,assert (34 <= job_len && job_len <= 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,108,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,109,assert (job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/rocket/muldivlen.sv,115,assume (job_len == 0);,1
complete.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/complete.sv,76,assert(spec_valid && !spec_trap);,1
imemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/imemcheck.sv,35,assume(mem_rdata[15:0] == imem_data);,1
imemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/imemcheck.sv,37,assume(mem_rdata[31:16] == imem_data);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/wrapper.sv,42,assume (~mem_wait || trap);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/wrapper.sv,52,assume (rvfi_insn[19:15] == 0);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/wrapper.sv,54,assume (rvfi_insn[14:12] != 3'b001);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/wrapper.sv,55,assume (rvfi_insn[14:12] != 3'b011);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/wrapper.sv,56,assume (rvfi_insn[14:12] != 3'b101);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/wrapper.sv,57,assume (rvfi_insn[14:12] != 3'b110);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/wrapper.sv,58,assume (rvfi_insn[14:12] != 3'b111);,1
honest.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/honest.sv,48,assume (mem_rdata == monitor_insn);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/cover.sv,59,cover property (count_dmemrd);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/cover.sv,60,cover property (count_dmemwr);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/cover.sv,61,cover property (count_longinsn);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/cover.sv,62,cover property (count_comprinsn);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/cover.sv,64,cover property (count_dmemrd >= 1 && count_dmemwr >= 1 && count_longinsn >= 1 && count_comprinsn >= 1);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/cover.sv,65,cover property (count_dmemrd >= 2 && count_dmemwr >= 2 && count_longinsn >= 2 && count_comprinsn >= 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/cover.sv,66,cover property (count_dmemrd >= 3 && count_dmemwr >= 2 && count_longinsn >= 2 && count_comprinsn >= 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/cover.sv,67,cover property (count_dmemrd >= 2 && count_dmemwr >= 3 && count_longinsn >= 2 && count_comprinsn >= 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/cover.sv,68,cover property (count_dmemrd >= 2 && count_dmemwr >= 2 && count_longinsn >= 3 && count_comprinsn >= 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/cover.sv,69,cover property (count_dmemrd >= 2 && count_dmemwr >= 2 && count_longinsn >= 2 && count_comprinsn >= 3);,1
dmemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/picorv32/dmemcheck.sv,42,assume(dmem_data == mem_rdata);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/serv/wrapper.sv,44,assume (!ibus_ack);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/serv/wrapper.sv,47,assume (!ibus_ack);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/serv/wrapper.sv,54,assume (!dbus_ack);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/serv/wrapper.sv,57,assume (!dbus_ack);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/serv/wrapper.sv,75,assume (!timeout_ibus[2]);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/serv/wrapper.sv,76,assume (!timeout_dbus[2]);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/cores/serv/cover.sv,17,cover (rvfi_valid);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,37,assume (pc[1:0] == 0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,115,assert ( nx1 == x1);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,116,assert ( nx2 == x2);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,117,assert ( nx3 == x3);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,118,assert ( nx4 == x4);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,119,assert ( nx5 == x5);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,120,assert ( nx6 == x6);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,121,assert ( nx7 == x7);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,122,assert ( nx8 == x8);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,123,assert ( nx9 == x9);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,124,assert (nx10 == x10);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,125,assert (nx11 == x11);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,126,assert (nx12 == x12);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,127,assert (nx13 == x13);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,128,assert (nx14 == x14);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,129,assert (nx15 == x15);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,130,assert (nx16 == x16);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,131,assert (nx17 == x17);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,132,assert (nx18 == x18);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,133,assert (nx19 == x19);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,134,assert (nx20 == x20);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,135,assert (nx21 == x21);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,136,assert (nx22 == x22);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,137,assert (nx23 == x23);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,138,assert (nx24 == x24);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,139,assert (nx25 == x25);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,140,assert (nx26 == x26);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,141,assert (nx27 == x27);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,142,assert (nx28 == x28);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,143,assert (nx29 == x29);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,144,assert (nx30 == x30);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,145,assert (nx31 == x31);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,146,assert (npc == 32'h0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,147,assert (ren == 1'b0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,148,assert (wen == 1'b0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,149,assert (excep);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,182,assert (npc == spec_pc_wdata);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,183,assert (ren == spec_mem_rmask);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,184,assert (wen == spec_mem_wmask);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,186,assert (raddr == spec_mem_addr);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,189,assert (waddr == spec_mem_addr);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/semantics/top.sv,195,assert (!excep);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/coverage/coverage.sv,23,assert(riscv_rv32i_valid == |insn_valid_rv32i);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/coverage/coverage.sv,24,assert(riscv_rv32ic_valid == |insn_valid_rv32ic);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/coverage/coverage.sv,50,assert(riscv_rv64i_valid == |insn_valid_rv64i);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv-mini-formal-main/riscv-formal/tests/coverage/coverage.sv,51,assert(riscv_rv64ic_valid == |insn_valid_rv64ic);,1
plusarg_file_mem.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/boomFlow-main/design/rtl/plusarg_file_mem.sv,43,assert(ADDR_BITS <= 64);,1
hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/hyperram.sv,861,assert( fixed_latency_r == $past(fixed_latency_i) );,1
hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/hyperram.sv,874,assert( fixed_latency_r == $past(fixed_latency_i) );,1
hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/hyperram.sv,879,assert( fixed_latency_r == $past(fixed_latency_i) );,1
hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/hyperram.sv,889,assert( hb_dq_o == CA_r[8*cycle_cnt_r+7:8*cycle_cnt_r] );,1
hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/hyperram.sv,891,assert( hb_dq_o == CA_r[8*cycle_cnt_r+7:8*cycle_cnt_r] );,1
hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/hyperram.sv,894,assert( hb_dq_o == CA_r[8*cycle_cnt_r+7:8*cycle_cnt_r] );,1
hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/hyperram.sv,897,assert( hb_dq_o == dataw_r[8*cycle_cnt_r+7:8*cycle_cnt_r] );,1
hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/hyperram.sv,898,assert( hb_dq_o == dataw_r[8*cycle_cnt_r+7:8*cycle_cnt_r] );,1
hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/hyperram.sv,899,assert( hb_dq_o == dataw_r[8*cycle_cnt_r+7:8*cycle_cnt_r] );,1
hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/hyperram.sv,900,assert( hb_dq_o == dataw_r[8*cycle_cnt_r+7:8*cycle_cnt_r] );,1
hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/hyperram.sv,901,assert( hb_dq_o == dataw_r[8*cycle_cnt_r+7:8*cycle_cnt_r] );,1
hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/hyperram.sv,902,assert( hb_dq_o == dataw_r[8*cycle_cnt_r+7:8*cycle_cnt_r] );,1
hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/hyperram.sv,908,assert( hb_dq_o == dataw_r[8*cycle_cnt_r+7:8*cycle_cnt_r] );,1
wb_hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/wb_hyperram.sv,286,assume(!rst_i);,1
wb_hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/wb_hyperram.sv,288,assume(!wb_rst_i);,1
wb_hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/wb_hyperram.sv,327,assume(!wbs_stb_i);,1
wb_hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/wb_hyperram.sv,328,assume(!wbs_cyc_i);,1
wb_hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/wb_hyperram.sv,332,assume(wbs_cyc_i);,1
wb_hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/wb_hyperram.sv,333,assume(wbs_stb_i);,1
wb_hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/wb_hyperram.sv,341,assume(!wbs_stb_i);,1
wb_hyperram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/wb_hyperram.sv,529,assert(!wbs_ack_o);,1
random_test_parameterized.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Avmm_sha3-uvm-testbench-master/testbench/random_test_parameterized.sv,51,assert(wr_seq.sequencer != null);,1
sha3_monitor.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Avmm_sha3-uvm-testbench-master/testbench/sha3_monitor.sv,127,assert (state == INIT_BLOCK);,1
random_test_parameterized_rem0.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Avmm_sha3-uvm-testbench-master/testbench/random_test_parameterized_rem0.sv,46,assert(wr_seq.sequencer != null);,1
ks.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/computer_architecture-master/mp1/kogge_stone/hdl/ks.sv,43,"assert(1'b0 && ""Kogge-Stone adder with LEN < 4 makes no sense"");",1
altera_tse_reset_sequencer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sgmii/trunk/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_sequencer.sv,161,assert property (rx_analogreset |-> rx_digitalreset);,1
altera_tse_reset_ctrl_lego.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sgmii/trunk/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_ctrl_lego.sv,211,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_ctrl_lego.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sgmii/trunk/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_ctrl_lego.sv,217,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
bistable_domain_cross_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/bistable_domain_cross_tb.sv,96,assert(out == 2'b11);,1
bistable_domain_cross_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/bistable_domain_cross_tb.sv,99,assert(out == 2'b11);,1
bistable_domain_cross_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/bistable_domain_cross_tb.sv,110,assert(out == 2'b00);,1
monostable_domain_cross_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/monostable_domain_cross_tb.sv,108,assert(out0 == 0);,1
monostable_domain_cross_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/monostable_domain_cross_tb.sv,127,assert(out1 == 0);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,141,assert(busy == 1);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,142,assert(crc_ok == !crc_failure);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,171,assert(DAT_oe_o == 1);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,179,assert(DAT_oe_o == 1);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,182,assert(fifo_send_data[data_idx] == received_data);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,190,assert(DAT_oe_o == 1);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,195,assert(crc_in[i] == crc[i]);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,198,assert(DAT_oe_o == 1);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,199,assert(DAT_dat_o == DATA_END);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,201,assert(DAT_oe_o == 0);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,215,assert(sd_data_busy == 0);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,219,assert(sd_data_busy == 1);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,221,assert(busy == 1);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,223,assert(crc_ok == 1);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,225,assert(crc_ok == 0);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,245,assert(data_out == fifo_receive_data[0]);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,249,assert(we == 0);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,252,assert(we == 1);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,272,assert(rd == 1);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,280,assert(rd == 1);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,282,assert(rd == 0);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,285,assert(rd == 0);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,289,assert(rd == 0);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,311,assert(busy == 1);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,321,assert(busy == 0);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,340,assert(busy == 1);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,348,assert(busy == 0);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,393,assert(rd == 0);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,394,assert(we == 0);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,395,assert(DAT_oe_o == 0);,1
sd_data_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_serial_host_tb.sv,396,assert(busy == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,132,assert(test_mem[wb_idx] == wbm_dat_o);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,133,assert(wbm_adr_o == adr_i + 4*wb_idx);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,141,assert(wbm_adr_o == adr_i + 4*wb_idx);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,171,assert(dat_o == test_mem[fifo_drv_idx]);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,207,assert(wbm_we_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,208,assert(wbm_cyc_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,209,assert(wbm_stb_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,210,assert(wb_full_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,212,assert(wbm_we_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,213,assert(wbm_cyc_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,214,assert(wbm_stb_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,215,assert(wb_full_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,216,assert(sd_empty_o == 1);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,227,assert(wbm_we_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,228,assert(wbm_cyc_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,229,assert(wbm_stb_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,230,assert(wb_full_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,239,assert(sd_full_o == 1);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,240,assert(wb_empty_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,245,assert(wbm_we_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,246,assert(wbm_cyc_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,247,assert(wbm_stb_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,251,assert(sd_full_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,263,assert(sd_full_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,264,assert(wb_empty_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,270,assert(wbm_we_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,271,assert(wbm_cyc_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,272,assert(wbm_stb_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,273,assert(sd_full_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,281,assert(sd_empty_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,282,assert(wbm_we_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,283,assert(wbm_cyc_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,284,assert(wbm_stb_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,286,assert(sd_empty_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,287,assert(wbm_we_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,288,assert(wbm_cyc_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,289,assert(wbm_stb_o == 0);,1
sd_fifo_filler_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_fifo_filler_tb.sv,300,assert(wb_full_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,122,assert(setting_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,123,assert(go_idle_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,124,assert(int_status_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,126,assert(setting_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,127,assert(go_idle_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,128,assert(int_status_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,141,assert(start_xfr_o == 1);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,142,assert(setting_o == 2'b00);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,143,assert(go_idle_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,144,assert(cmd_o == 40'h4101234567);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,149,assert(start_xfr_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,150,assert(go_idle_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,151,assert(int_status_o == 1);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,156,assert(int_status_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,168,assert(start_xfr_o == 1);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,169,assert(setting_o == 2'b01);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,170,assert(go_idle_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,171,assert(cmd_o == 40'h45deadbeef);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,178,assert(start_xfr_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,179,assert(go_idle_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,180,assert(int_status_o == 1);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,181,assert(response_0_o == 32'h01020304);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,182,assert(response_1_o == 32'h05060708);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,183,assert(response_2_o == 32'h090a0b0c);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,184,assert(response_3_o == 32'h0d0e0f00);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,197,assert(int_status_o == 0); //status should be reset by ne command assert(start_xfr_o == 1);,2
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,199,assert(setting_o == 2'b11);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,200,assert(go_idle_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,201,assert(cmd_o == 40'h55bad0dad0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,208,assert(start_xfr_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,209,assert(go_idle_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,210,assert(int_status_o == 1);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,211,assert(response_0_o == 32'h11121314);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,212,assert(response_1_o == 32'h15161718);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,213,assert(response_2_o == 32'h191a1b1c);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,214,assert(response_3_o == 32'h1d1e1f00);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,219,assert(int_status_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,239,assert(int_status_o == 1);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,253,assert(int_status_o == 5'b01011);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,269,assert(int_status_o == 1);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,283,assert(int_status_o == 5'b10011);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,301,assert(int_status_o == 1);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,315,assert(int_status_o == 5'b11011);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,327,assert(int_status_o == 5'b00110);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,328,assert(start_xfr_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,330,assert(go_idle_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,342,assert(start_xfr_o == 1);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,343,assert(setting_o == 2'b01);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,344,assert(go_idle_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,345,assert(cmd_o == 40'h45deadbeef);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,352,assert(start_xfr_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,353,assert(go_idle_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,354,assert(int_status_o == 1);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,355,assert(response_0_o == 32'h01020304);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,356,assert(response_1_o == 32'h05060708);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,357,assert(response_2_o == 32'h090a0b0c);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,358,assert(response_3_o == 32'h0d0e0f00);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,376,assert(int_status_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,378,assert(int_status_o == 0);,1
sd_cmd_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_master_tb.sv,381,assert(int_status_o == 1);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,82,assert(rise == 1);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,83,assert(fall == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,87,assert(rise == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,88,assert(fall == 1);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,91,assert(rise == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,92,assert(fall == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,94,assert(rise == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,95,assert(fall == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,100,assert(rise == 1);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,101,assert(fall == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,103,assert(rise == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,104,assert(fall == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,106,assert(rise == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,107,assert(fall == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,111,assert(rise == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,112,assert(fall == 1);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,114,assert(rise == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,115,assert(fall == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,117,assert(rise == 0);,1
edge_detect_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/edge_detect_tb.sv,118,assert(fall == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,145,assert(wb_ack_o == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,171,assert(wb_dat_o == data);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,174,assert(wb_ack_o == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,201,assert(wb_dat_o == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,202,assert(wb_ack_o == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,203,assert(cmd_start == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,204,assert(argument_reg == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,205,assert(command_reg == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,206,assert(software_reset_reg == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,207,assert(timeout_reg == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,208,assert(block_size_reg == `RESET_BLOCK_SIZE);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,209,assert(controll_setting_reg == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,210,assert(cmd_int_status_reg == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,211,assert(cmd_int_enable_reg == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,212,assert(clock_divider_reg == `RESET_CLK_DIV);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,213,assert(data_int_enable_reg == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,214,assert(data_int_rst == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,215,assert(cmd_int_rst == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,216,assert(block_count_reg == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,217,assert(dma_addr_reg == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,223,assert(argument_reg == 32'h01020304);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,228,assert(cmd_start == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,234,assert(command_reg == 16'h0405);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,254,assert(controll_setting_reg == 16'h0a0b);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,258,assert(timeout_reg == 16'h0b0c);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,262,assert(clock_divider_reg == 8'h0d);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,266,assert(software_reset_reg == 1'h1);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,282,assert(cmd_int_rst == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,291,assert(cmd_int_enable_reg == 5'h15);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,301,assert(data_int_rst == 0);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,310,assert(data_int_enable_reg == 3'h5);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,314,assert(block_size_reg == 12'habc);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,318,assert(block_count_reg == 16'h1011);,1
sd_controller_wb_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_controller_wb_tb.sv,322,assert(dma_addr_reg == 32'h11121314);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,94,assert(cmd_oe_o == 1);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,97,assert(cmd == command);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,100,assert(cmd_oe_o == 1);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,103,assert(crc_in == crc);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,104,assert(cmd_out_o == CMD_END);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,105,assert(cmd_oe_o == 1);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,107,assert(cmd_oe_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,122,assert(cmd_oe_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,127,assert(cmd_oe_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,131,assert(cmd_oe_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,176,assert(finish_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,178,assert(crc_ok_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,179,assert(index_ok_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,180,assert(cmd_out_o == 1);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,181,assert(cmd_oe_o == 1);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,183,assert(finish_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,185,assert(crc_ok_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,186,assert(index_ok_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,187,assert(cmd_out_o == 1);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,188,assert(cmd_oe_o == 1);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,190,assert(finish_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,192,assert(crc_ok_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,193,assert(index_ok_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,194,assert(cmd_oe_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,212,assert(crc_ok_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,213,assert(index_ok_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,229,assert(finish_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,235,assert(response_o[119:88] == response[119:88]);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,236,assert(crc_ok_o == 1);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,237,assert(index_ok_o == 1);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,253,assert(finish_o == 0);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,259,assert(response_o == response[119:0]);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,260,assert(crc_ok_o == 1);,1
sd_cmd_serial_host_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_cmd_serial_host_tb.sv,261,assert(index_ok_o == 1);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,77,assert(d_write_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,78,assert(d_read_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,79,assert(start_rx_fifo_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,85,assert(d_read_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,86,assert(start_tx_fifo_o == 1);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,87,assert(start_rx_fifo_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,90,assert(d_write_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,98,assert(d_write_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,99,assert(d_read_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,102,assert(start_rx_fifo_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,104,assert(int_status_o == 1);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,106,assert(int_status_o == 2);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,112,assert(int_status_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,125,assert(d_write_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,126,assert(start_tx_fifo_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,129,assert(d_read_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,136,assert(d_write_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,137,assert(d_read_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,140,assert(start_rx_fifo_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,142,assert(int_status_o == 1);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,144,assert(int_status_o == 2);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,150,assert(int_status_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,195,assert(d_write_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,196,assert(d_read_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,197,assert(start_tx_fifo_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,198,assert(start_rx_fifo_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,199,assert(int_status_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,201,assert(d_write_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,202,assert(d_read_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,203,assert(start_tx_fifo_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,204,assert(start_rx_fifo_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,205,assert(int_status_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,230,assert(d_write_o == 1);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,231,assert(d_read_o == 1);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,235,assert(start_rx_fifo_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,236,assert(int_status_o == 4);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,242,assert(int_status_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,255,assert(d_write_o == 1);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,256,assert(d_read_o == 1);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,260,assert(start_rx_fifo_o == 0);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,261,assert(int_status_o == 4);,1
sd_data_master_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_master_tb.sv,267,assert(int_status_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,88,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,89,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,92,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,93,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,100,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,101,assert(start_rx_o == 1);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,106,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,107,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,111,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,112,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,115,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,116,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,122,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,123,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,129,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,130,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,134,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,135,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,139,assert(start_tx_o == 1);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,140,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,143,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,144,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,150,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,151,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,158,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,159,assert(start_rx_o == 1);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,164,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,165,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,169,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,170,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,173,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,174,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,180,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,181,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,187,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,188,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,192,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,193,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,197,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,198,assert(start_rx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,201,assert(start_tx_o == 0);,1
sd_data_xfer_trig_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/sd_card_controller/trunk/bench/verilog/sd_data_xfer_trig_tb.sv,202,assert(start_rx_o == 0);,1
bus_env_reg_seq.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/tools/easier_uvm_gen/examples/minimal_reg/include/bus_env_reg_seq.sv,15,assert(status == UVM_IS_OK);,1
bus_env_reg_seq.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/tools/easier_uvm_gen/examples/minimal_reg/include/bus_env_reg_seq.sv,18,assert(status == UVM_IS_OK);,1
bus_env_reg_seq.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/tools/easier_uvm_gen/examples/minimal_reg/include/bus_env_reg_seq.sv,21,assert(status == UVM_IS_OK);,1
bus_env_reg_seq.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/tools/easier_uvm_gen/examples/minimal_reg/include/bus_env_reg_seq.sv,24,assert(status == UVM_IS_OK);,1
bus1_env_reg_seq.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/tools/easier_uvm_gen/examples/multi_if/include/bus1_env_reg_seq.sv,21,assert(status == UVM_IS_OK);,1
bus1_env_reg_seq.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/tools/easier_uvm_gen/examples/multi_if/include/bus1_env_reg_seq.sv,24,assert(status == UVM_IS_OK);,1
bus1_env_reg_seq.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/tools/easier_uvm_gen/examples/multi_if/include/bus1_env_reg_seq.sv,27,assert(status == UVM_IS_OK);,1
bus1_env_reg_seq.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/tools/easier_uvm_gen/examples/multi_if/include/bus1_env_reg_seq.sv,30,assert(status == UVM_IS_OK);,1
bus2_env_reg_seq.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/tools/easier_uvm_gen/examples/multi_if/include/bus2_env_reg_seq.sv,21,assert(status == UVM_IS_OK);,1
bus2_env_reg_seq.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/tools/easier_uvm_gen/examples/multi_if/include/bus2_env_reg_seq.sv,24,assert(status == UVM_IS_OK);,1
bus2_env_reg_seq.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/tools/easier_uvm_gen/examples/multi_if/include/bus2_env_reg_seq.sv,27,assert(status == UVM_IS_OK);,1
bus2_env_reg_seq.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/tools/easier_uvm_gen/examples/multi_if/include/bus2_env_reg_seq.sv,30,assert(status == UVM_IS_OK);,1
top_env.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/lpffir_uvm/generated_tb/tb/top/sv/top_env.sv,108,assert(ok);,1
top_env.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/OpenCores_designs/DSP_core/lpffir/trunk/uvm/lpffir_uvm/generated_tb/tb/top/sv/top_env.sv,110,assert(ok);,1
prim_assert_yosys_macros.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/opentitan/ip/prim/rtl/prim_assert_yosys_macros.sv,10,"assert (__prop); \ end `define ASSERT_INIT(__name, __prop) \ initial begin : __name \ assert (__prop); \ end `define ASSERT_INIT_NET(__name, __prop) \ initial begin : __name \ #1ps assert (__prop); \ end // This doesn't make much sense for a formal tool (we never get to the final block!) `define ASSERT_FINAL(__name, __prop) `define ASSERT(__name, __prop, __clk = `ASSERT_DEFAULT_CLK, __rst = `ASSERT_DEFAULT_RST) \ always_ff @(posedge __clk) begin \ if (! (__rst !== '0)) __name: assert (__prop); \ end",20
prim_assert_yosys_macros.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/opentitan/ip/prim/rtl/prim_assert_yosys_macros.sv,51,assume (__prop); \ end,2
pmp_entry.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cva_64_a/rtl/pmp_entry.sv,73,assert(size >= 2);,1
pmp_entry.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cva_64_a/rtl/pmp_entry.sv,75,assert(size > 2);,1
pmp_entry.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cva_64_a/rtl/pmp_entry.sv,79,assert(conf_addr_i[i] == 1); // check that all the rest are ones end end end if (size < PLEN-1) begin if (base + 2**size > base) begin // check for overflow if (match_o == 0) begin assert(addr_i >= base + 2**size || addr_i < base);,9
pmp_entry.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cva_64_a/rtl/pmp_entry.sv,89,assert(addr_i < base + 2**size && addr_i >= base);,1
pmp_entry.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cva_64_a/rtl/pmp_entry.sv,93,assert(addr_i - 2**size >= base || addr_i < base);,1
pmp_entry.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cva_64_a/rtl/pmp_entry.sv,95,assert(addr_i - 2**size < base && addr_i >= base);,1
ariane_pkg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cva_64_a/rtl/ariane_pkg.sv,86,assert(Cfg.RASDepth > 0);,1
ariane_pkg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cva_64_a/rtl/ariane_pkg.sv,89,assert(Cfg.NrNonIdempotentRules <= NrMaxRules);,1
ariane_pkg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cva_64_a/rtl/ariane_pkg.sv,90,assert(Cfg.NrExecuteRegionRules <= NrMaxRules);,1
ariane_pkg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cva_64_a/rtl/ariane_pkg.sv,91,assert(Cfg.NrCachedRegionRules <= NrMaxRules);,1
ariane_pkg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cva_64_a/rtl/ariane_pkg.sv,92,assert(Cfg.NrPMPEntries <= 16);,1
cv32e40p_aligner.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_aligner.sv,243,assert property (p_hwlp_update_pc);,1
cv32e40p_aligner.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_aligner.sv,248,assert property (p_hwlp_update_pc);,1
cv32e40p_if_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_if_stage.sv,291,assert property (p_pc_mux_0);,1
cv32e40p_if_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_if_stage.sv,296,assert property (p_pc_mux_0);,1
cv32e40p_if_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_if_stage.sv,305,assert property (p_pc_mux_1);,1
cv32e40p_if_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_if_stage.sv,310,assert property (p_pc_mux_1);,1
cv32e40p_load_store_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_load_store_unit.sv,501,assert property (p_no_error);,1
cv32e40p_load_store_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_load_store_unit.sv,506,assert property (p_no_error);,1
cv32e40p_load_store_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_load_store_unit.sv,509,assert property (p_no_transaction_count_overflow_0);,1
cv32e40p_load_store_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_load_store_unit.sv,514,assert property (p_no_transaction_count_overflow_0);,1
cv32e40p_load_store_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_load_store_unit.sv,516,assert property (p_no_transaction_count_overflow_1);,1
cv32e40p_load_store_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_load_store_unit.sv,521,assert property (p_no_transaction_count_overflow_1);,1
cv32e40p_load_store_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_load_store_unit.sv,524,assert property (p_no_spurious_rvalid);,1
cv32e40p_load_store_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_load_store_unit.sv,529,assert property (p_no_spurious_rvalid);,1
cv32e40p_load_store_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_load_store_unit.sv,532,assert property (p_address_phase_signals_defined);,1
cv32e40p_load_store_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_load_store_unit.sv,545,assert property (p_address_phase_signals_defined);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,168,assert property (p_clock_en_0);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,173,assert property (p_clock_en_0);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,176,assert property (p_clock_en_1);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,181,assert property (p_clock_en_1);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,184,assert property (p_clock_en_2);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,189,assert property (p_clock_en_2);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,195,assert property (p_clock_en_3);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,200,assert property (p_clock_en_3);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,203,assert property (p_only_sleep_during_p_elw);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,208,assert property (p_only_sleep_during_p_elw);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,212,assert property (p_full_clock_en_control);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,217,assert property (p_full_clock_en_control);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,222,assert property (p_clock_en_4);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,227,assert property (p_clock_en_4);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,230,assert property (p_clock_en_5);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,235,assert property (p_clock_en_5);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,238,assert property (p_core_sleep);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,243,assert property (p_core_sleep);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,246,assert property (p_non_busy);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,251,assert property (p_non_busy);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,254,assert property (p_gate_clk_i);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,259,assert property (p_gate_clk_i);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,262,assert property (p_gate_clock_during_sleep);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,267,assert property (p_gate_clock_during_sleep);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,270,assert property (p_only_sleep_for_wfi);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,277,assert property (p_only_sleep_for_wfi);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,280,assert property (p_not_busy_during_sleep);,1
cv32e40p_sleep_unit.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_sleep_unit.sv,285,assert property (p_not_busy_during_sleep);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1112,assume property (p_env_req_0);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1119,assume property (p_env_req_0);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1122,assume property (p_env_req_1);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1127,assume property (p_env_req_1);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1156,assert property (p_irq_enabled_0);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1162,assert property (p_irq_enabled_0);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1165,assert property (p_irq_enabled_1);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1171,assert property (p_irq_enabled_1);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1251,assert property (p_illegal_mepc);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1256,assert property (p_illegal_mepc);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1259,assert property (p_ecall_mepc);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1264,assert property (p_ecall_mepc);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1267,assert property (p_ebrk_mepc);,1
cv32e40p_core.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_core.sv,1272,assert property (p_ebrk_mepc);,1
cv32e40p_prefetch_buffer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_prefetch_buffer.sv,194,assert property (p_fifo_depth_gt_1);,1
cv32e40p_prefetch_buffer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_prefetch_buffer.sv,199,assert property (p_fifo_depth_gt_1);,1
cv32e40p_prefetch_buffer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_prefetch_buffer.sv,202,assert property (p_branch_halfword_aligned);,1
cv32e40p_prefetch_buffer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_prefetch_buffer.sv,207,assert property (p_branch_halfword_aligned);,1
cv32e40p_prefetch_buffer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_prefetch_buffer.sv,210,assert property (p_instr_addr_word_aligned);,1
cv32e40p_prefetch_buffer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_prefetch_buffer.sv,215,assert property (p_instr_addr_word_aligned);,1
cv32e40p_prefetch_buffer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_prefetch_buffer.sv,218,assert property (p_branch_implies_req);,1
cv32e40p_prefetch_buffer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_prefetch_buffer.sv,223,assert property (p_branch_implies_req);,1
cv32e40p_prefetch_buffer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_prefetch_buffer.sv,226,assert property (p_branch_invalidates_fifo);,1
cv32e40p_prefetch_buffer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_prefetch_buffer.sv,231,assert property (p_branch_invalidates_fifo);,1
cv32e40p_prefetch_buffer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_prefetch_buffer.sv,242,assert property (p_no_error);,1
cv32e40p_prefetch_buffer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_prefetch_buffer.sv,247,assert property (p_no_error);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1687,assert property (p_branch_taken_ex);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1696,assert property (p_branch_taken_ex);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1700,assert property (p_irq_csr);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1710,assert property (p_irq_csr);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1715,assert property (p_xret_csr);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1721,assert property (p_xret_csr);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1727,assert property (p_illegal_0);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1732,assert property (p_illegal_0);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1741,assert property (p_illegal_1);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1747,assert property (p_illegal_1);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1773,assert property (p_alu_op);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1776,assert property (p_vector_mode);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1781,assert property (p_vector_mode);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1784,assert property (p_mul_op);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1791,assert property (p_mul_op);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1797,assert property (p_illegal_2);,1
cv32e40p_id_stage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/cv32e40p_core/rtl/cv32e40p_id_stage.sv,1806,assert property (p_illegal_2);,1
ariane_pkg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/include/ariane_pkg.sv,84,assert(Cfg.RASDepth > 0);,1
ariane_pkg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/include/ariane_pkg.sv,87,assert(Cfg.NrNonIdempotentRules <= NrMaxRules);,1
ariane_pkg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/include/ariane_pkg.sv,88,assert(Cfg.NrExecuteRegionRules <= NrMaxRules);,1
ariane_pkg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/include/ariane_pkg.sv,89,assert(Cfg.NrCachedRegionRules <= NrMaxRules);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/util/find_first_one.sv,33,assert(WIDTH >= 0);,1
cdc_fifo_gray.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv,48,assert(LOG_DEPTH > 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_2phase_tb.sv,79,assert(tck_src > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_2phase_tb.sv,105,assert(tck_dst > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv,83,assert(tck_src > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv,109,assert(tck_dst > 0);,1
graycode_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/graycode_tb.sv,26,assert(a == c);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,79,assert(ADDR_WIDTH >= 0);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,80,assert(DATA_WIDTH >= 0);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,81,assert(ID_WIDTH_IN >= 0);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,82,assert(ID_WIDTH_OUT >= 0);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,83,assert(USER_WIDTH >= 0);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,84,assert(in.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,85,assert(in.AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,86,assert(in.AXI_ID_WIDTH == ID_WIDTH_IN);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,87,assert(in.AXI_USER_WIDTH == USER_WIDTH);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,88,assert(out.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,89,assert(out.AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,90,assert(out.AXI_ID_WIDTH == ID_WIDTH_OUT);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,91,assert(out.AXI_USER_WIDTH == USER_WIDTH);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,103,assert(NUM_MASTER > 0);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,104,assert(NUM_SLAVE > 0);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,105,assert(NUM_RULES > 0);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,106,assert(rules.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,107,assert(rules.NUM_SLAVE == NUM_SLAVE);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,113,assert(master[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,114,assert(master[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,121,assert(slave[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,122,assert(slave[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_join.sv,25,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_join.sv,26,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_cut.sv,35,assert(ADDR_WIDTH >= 0);,1
axi_lite_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_cut.sv,36,assert(DATA_WIDTH >= 0);,1
axi_lite_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_cut.sv,37,assert(in.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_cut.sv,38,assert(in.AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_lite_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_cut.sv,39,assert(out.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_cut.sv,40,assert(out.AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_to_axi_lite.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv,36,assert(NUM_PENDING_RD > 0);,1
axi_to_axi_lite.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv,37,assert(NUM_PENDING_WR > 0);,1
axi_to_axi_lite.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv,38,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_to_axi_lite.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv,39,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_multicut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_multicut.sv,37,assert(NUM_CUTS >= 0);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,48,assert(ADDR_WIDTH >= 0);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,49,assert(DATA_WIDTH >= 0);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,50,assert(ID_WIDTH >= 0);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,51,assert(USER_WIDTH >= 0);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,52,assert(in.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,53,assert(in.AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,54,assert(in.AXI_ID_WIDTH == ID_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,55,assert(in.AXI_USER_WIDTH == USER_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,56,assert(out.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,57,assert(out.AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,58,assert(out.AXI_ID_WIDTH == ID_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,59,assert(out.AXI_USER_WIDTH == USER_WIDTH);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_modify_address.sv,30,assert(ADDR_WIDTH_IN > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_modify_address.sv,31,assert(ADDR_WIDTH_OUT > 0);,1
axi_multicut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_multicut.sv,41,assert(NUM_CUTS >= 0);,1
axi_arbiter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_arbiter.sv,27,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_arbiter.sv,28,assert(arb.NUM_REQ == NUM_REQ);,1
axi_arbiter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_arbiter.sv,78,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_arbiter.sv,79,assert(ID_WIDTH >= 0);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_to_axi.sv,22,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_to_axi.sv,23,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
tb_axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_lite_xbar.sv,137,assert(rand_success);,1
tb_axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_lite_xbar.sv,160,assert(rand_success);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,471,assert (downstream.aw_atop == '0);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,569,assert (downstream.ar_id == exp_beat.ax_id);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,570,assert (downstream.ar_addr == exp_beat.ax_addr);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,571,assert (downstream.ar_len == exp_beat.ax_len);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,572,assert (downstream.ar_size == exp_beat.ax_size);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,573,assert (downstream.ar_burst == exp_beat.ax_burst);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,574,assert (downstream.ar_cache == exp_beat.ax_cache);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,575,assert (downstream.ar_prot == exp_beat.ax_prot);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,576,assert (downstream.ar_qos == exp_beat.ax_qos);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,577,assert (downstream.ar_region == exp_beat.ax_region);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,578,assert (downstream.ar_user == exp_beat.ax_user);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,585,assert (downstream.aw_id == exp_beat.ax_id);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,586,assert (downstream.aw_addr == exp_beat.ax_addr);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,587,assert (downstream.aw_len == exp_beat.ax_len);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,588,assert (downstream.aw_size == exp_beat.ax_size);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,589,assert (downstream.aw_burst == exp_beat.ax_burst);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,590,assert (downstream.aw_cache == exp_beat.ax_cache);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,591,assert (downstream.aw_prot == exp_beat.ax_prot);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,592,assert (downstream.aw_qos == exp_beat.ax_qos);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,593,assert (downstream.aw_region == exp_beat.ax_region);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,594,assert (downstream.aw_user == exp_beat.ax_user);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,601,assert (downstream.w_data == exp_beat.w_data);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,602,assert (downstream.w_strb == exp_beat.w_strb);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,603,assert (downstream.w_last == exp_beat.w_last);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,604,assert (downstream.w_user == exp_beat.w_user);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,616,assert (upstream.r_id == exp_beat.r_id);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,617,assert (upstream.r_data == exp_beat.r_data);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,618,assert (upstream.r_resp == exp_beat.r_resp);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,619,assert (upstream.r_last == exp_beat.r_last);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,620,assert (upstream.r_user == exp_beat.r_user);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,632,assert (upstream.b_id == exp_beat.b_id);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,633,assert (upstream.b_resp == exp_beat.b_resp);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,634,assert (upstream.b_user == exp_beat.b_user);,1
axi_lite_to_reg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv,32,assert(ADDR_WIDTH > 0);,1
axi_lite_to_reg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv,33,assert(DATA_WIDTH > 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/common_cells/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/common_cells/test/cdc_2phase_tb.sv,79,assert(tck_src > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/common_cells/test/cdc_2phase_tb.sv,105,assert(tck_dst > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv,83,assert(tck_src > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv,109,assert(tck_dst > 0);,1
graycode_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/common_cells/test/graycode_tb.sv,26,assert(a == c);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
ff_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/1-verilog-syntax/ff_tb.sv,31,assert(q==0);,1
ff_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/1-verilog-syntax/ff_tb.sv,37,assert(q==1);,1
ff_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/1-verilog-syntax/ff_tb.sv,43,assert(q==0);,1
uvmc_common.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/RTLflow-benchmarks-main/hw_small/third_party_tools/uvmc-2.3.0/src/connect/sv/uvmc_common.sv,367,"assert(port_name != """");",1
uvmc_commands.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/RTLflow-benchmarks-main/hw_small/third_party_tools/uvmc-2.3.0/src/connect/sv/uvmc_commands.sv,294,assert(info != null);,1
uvmc_commands.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/RTLflow-benchmarks-main/hw_small/third_party_tools/uvmc-2.3.0/src/connect/sv/uvmc_commands.sv,443,assert(info != null);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,91,assert property (not_empty_after_write);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,94,assert property (not_empty_after_write);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,96,assert property (not_full_after_read);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,99,assert property (not_full_after_read);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,101,assert property (WREN_RDEN);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,104,assert property (WREN_RDEN);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,106,assert property (WREN_RDEN_empty);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,109,assert property (WREN_RDEN_empty);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,111,assert property (WREN_RDEN_full);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,114,assert property (WREN_RDEN_full);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,116,"assert property (valid_output); // if the data is valid // (&& !empty), this is for the first situation of teh fifo, when the fifo is empty, so we will not read the initial of the data_out which is XXXX // mainly here we are checking if there is any problem in the two port mem when reading from it // if empty and RDEN = 1, so read_ptr shouldn't move property empty_and_RDEN; // if empty and RDEN = 1, so read_ptr shouldn't move @(posedge clk) disable iff (!rst) ((empty && (RDEN)) |=> (read_address == next_read_address));",7
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,124,assert property (empty_and_RDEN);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,127,assert property (empty_and_RDEN);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,129,assert property (full_and_WREN);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,132,assert property (full_and_WREN);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,134,assert property (eventually_full);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,137,assert property (eventually_full);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,139,assert property (eventually_empty);,1
fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/FIFO-main/fifo_tb.sv,142,assert property (eventually_empty);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ece411-mp4-master/mp4/hvl/decoder/top.sv,160,assert (load_tag == 1'b0); /* don't need to load tag */ /* TODO: test branch and jal(r) */ finish();,5
cdc_fifo_gray.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/RISCV_LBIST-main/tb/core/fpnew/src/common_cells/src/cdc_fifo_gray.sv,48,assert(LOG_DEPTH > 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/RISCV_LBIST-main/tb/core/fpnew/src/common_cells/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/RISCV_LBIST-main/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,79,assert(tck_src > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/RISCV_LBIST-main/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,105,assert(tck_dst > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/RISCV_LBIST-main/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,83,assert(tck_src > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/RISCV_LBIST-main/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,109,assert(tck_dst > 0);,1
graycode_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/RISCV_LBIST-main/tb/core/fpnew/src/common_cells/test/graycode_tb.sv,26,assert(a == c);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/RISCV_LBIST-main/tb/core/fpnew/src/common_cells/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
cdc_fifo_gray.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Testing-Assignment-Dev/tb/core/fpnew/src/common_cells/src/cdc_fifo_gray.sv,48,assert(LOG_DEPTH > 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Testing-Assignment-Dev/tb/core/fpnew/src/common_cells/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Testing-Assignment-Dev/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,79,assert(tck_src > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Testing-Assignment-Dev/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,105,assert(tck_dst > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Testing-Assignment-Dev/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,83,assert(tck_src > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Testing-Assignment-Dev/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,109,assert(tck_dst > 0);,1
graycode_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Testing-Assignment-Dev/tb/core/fpnew/src/common_cells/test/graycode_tb.sv,26,assert(a == c);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Testing-Assignment-Dev/tb/core/fpnew/src/common_cells/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,36,assert(c == 8'b0000_0000);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,37,assert(d == 8'b0000_0001);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,42,assert(s0 == 8'b1111_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,43,assert(s1 == 8'b1111_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,44,assert(s2 == 8'b0000_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,45,assert(u0 == 8'b1111_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,46,assert(u1 == 8'b0000_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,47,assert(u2 == 8'b1111_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,48,assert(u3 == 8'b1111_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,49,assert(u4 == 8'b0000_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,50,assert(u5 == 8'b1111_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,51,assert(u6 == 8'b0000_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,53,assert(n0 == 9'b1_1111_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,54,assert(n1 == 9'b0_0000_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,55,assert(n2 == 9'b1_1111_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,56,assert(n3 == 9'b0_0000_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,57,assert(n4 == 9'b0_1111_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,58,assert(n5 == 9'b0_0000_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,59,assert(n6 == 9'b0_1111_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,60,assert(n7 == 9'b0_0000_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,61,assert(n8 == 9'b1_1111_1111);,1
static_cast_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/static_cast_simple.sv,62,assert(n9 == 9'b0_0000_1111);,1
enum_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/enum_simple.sv,27,assert(1'b0); //should be unreachable //state if (state == ts0) state <= ts1;,5
enum_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/enum_simple.sv,37,assert(1'b0); //should be unreachable end end always @(*) begin assert(state != 2'h3);,6
enum_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/enum_simple.sv,43,assert(s0 == '0);,1
enum_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/enum_simple.sv,44,assert(ts0 == '0);,1
enum_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/enum_simple.sv,45,assert(enum_const == ts1);,1
union_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/union_simple.sv,16,assert(w.y.d == 8'h42);,1
union_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/union_simple.sv,54,assert(ir1.u.opcode == 'h37);,1
union_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/union_simple.sv,55,assert(ir1.r.opcode == 'h37);,1
union_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/union_simple.sv,56,assert(ir1.u.rd == 'd29);,1
union_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/union_simple.sv,57,assert(ir1.r.rd == 'd29);,1
union_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/union_simple.sv,58,assert(ir1.u.imm == 'hAA01);,1
union_simple.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/union_simple.sv,69,assert(u.byte4.d == 'h42);,1
typedef_struct.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/typedef_struct.sv,34,assert(s.a == 1'b1);,1
typedef_struct.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/typedef_struct.sv,35,assert(s.b == 8'hFF);,1
typedef_struct.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/typedef_struct.sv,36,assert(s.t == 8'h55);,1
typedef_struct.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/typedef_struct.sv,37,assert(s1.t == 8'h55);,1
typedef_struct.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/typedef_struct.sv,38,assert(ps.a == 8'hAA);,1
typedef_struct.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/svtypes/typedef_struct.sv,39,assert(ps.b == 8'h55);,1
counter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/sva/counter.sv,19,assume property (down |-> !up);,1
example.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/frontends/verific/example.sv,15,assume (cnt != 10);,1
example.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/frontends/verific/example.sv,16,assert (cnt != 15);,1
cdc_fifo_gray.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SBST_RISCY-main/riscv_testing_2021/tb/core/fpnew/src/common_cells/src/cdc_fifo_gray.sv,48,assert(LOG_DEPTH > 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SBST_RISCY-main/riscv_testing_2021/tb/core/fpnew/src/common_cells/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SBST_RISCY-main/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,79,assert(tck_src > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SBST_RISCY-main/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,105,assert(tck_dst > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SBST_RISCY-main/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,83,assert(tck_src > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SBST_RISCY-main/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,109,assert(tck_dst > 0);,1
graycode_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SBST_RISCY-main/riscv_testing_2021/tb/core/fpnew/src/common_cells/test/graycode_tb.sv,26,assert(a == c);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SBST_RISCY-main/riscv_testing_2021/tb/core/fpnew/src/common_cells/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
rwt_axis_tag_pkt.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hdl-rwt-main/library/sim/rwt_axis_tag_pkt.sv,63,assert(DWIDTH > 8);,1
rwt_axis_tag_pkt.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hdl-rwt-main/library/sim/rwt_axis_tag_pkt.sv,130,assert(DWIDTH > 8);,1
cdc_fifo_gray.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ri5cy_lbist-master/riscv/tb/core/fpnew/src/common_cells/src/cdc_fifo_gray.sv,48,assert(LOG_DEPTH > 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ri5cy_lbist-master/riscv/tb/core/fpnew/src/common_cells/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ri5cy_lbist-master/riscv/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,79,assert(tck_src > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ri5cy_lbist-master/riscv/tb/core/fpnew/src/common_cells/test/cdc_2phase_tb.sv,105,assert(tck_dst > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ri5cy_lbist-master/riscv/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,83,assert(tck_src > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ri5cy_lbist-master/riscv/tb/core/fpnew/src/common_cells/test/cdc_fifo_tb.sv,109,assert(tck_dst > 0);,1
graycode_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ri5cy_lbist-master/riscv/tb/core/fpnew/src/common_cells/test/graycode_tb.sv,26,assert(a == c);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ri5cy_lbist-master/riscv/tb/core/fpnew/src/common_cells/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
uart_loopback.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilog-uart-1-main/test/testbench/uart_loopback.sv,130,assert(rx_data === rxdata);,1
uart_fifo_loopback.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilog-uart-1-main/test/testbench/uart_fifo_loopback.sv,130,assert(rx_data === rxdata);,1
uart_loopback_parity.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilog-uart-1-main/test/testbench/uart_loopback_parity.sv,137,assert(parity_err);,1
model_100gbe.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/uhd-master/fpga/usrp3/top/x400/ip/eth_100g_bd/model_100gbe.sv,89,assert (resp==OKAY);,1
x4xx_qsfp_wrapper_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/uhd-master/fpga/usrp3/top/x400/sim/x4xx_qsfp_wrapper/x4xx_qsfp_wrapper_tb.sv,773,assert (resp==OKAY);,1
x4xx_qsfp_wrapper_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/uhd-master/fpga/usrp3/top/x400/sim/x4xx_qsfp_wrapper/x4xx_qsfp_wrapper_tb.sv,808,assert (resp==OKAY);,1
x4xx_qsfp_wrapper_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/uhd-master/fpga/usrp3/top/x400/sim/x4xx_qsfp_wrapper/x4xx_qsfp_wrapper_tb.sv,1397,assert (resp==OKAY);,1
x4xx_qsfp_wrapper_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/uhd-master/fpga/usrp3/top/x400/sim/x4xx_qsfp_wrapper/x4xx_qsfp_wrapper_tb.sv,1415,assert (resp==OKAY);,1
x4xx_qsfp_wrapper_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/uhd-master/fpga/usrp3/top/x400/sim/x4xx_qsfp_wrapper/x4xx_qsfp_wrapper_tb.sv,1430,assert (resp==OKAY);,1
x4xx_qsfp_wrapper_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/uhd-master/fpga/usrp3/top/x400/sim/x4xx_qsfp_wrapper/x4xx_qsfp_wrapper_tb.sv,1439,assert (resp==OKAY);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilogEncDec-main/EncDec_D/EncDec_D_lib/hdl/Checker.sv,30,"assert property(rst_active) else $error(""error with Reset""); //display the error cover property(rst_active);",3
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilogEncDec-main/EncDec_D/EncDec_D_lib/hdl/Checker.sv,35,cover property(rst_active);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilogEncDec-main/EncDec_D/EncDec_D_lib/hdl/Checker.sv,38,"assert property(RegistersReadCheck) else $error(""error with Registers Read Check""); //display the error cover property(RegistersReadCheck);",3
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilogEncDec-main/EncDec_D/EncDec_D_lib/hdl/Checker.sv,43,cover property(RegistersReadCheck);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilogEncDec-main/EncDec_D/EncDec_D_lib/hdl/Checker.sv,46,"assert property(operation_done_active) else $error(""error with operation_done""); //display the error cover property(operation_done_active);",3
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilogEncDec-main/EncDec_D/EncDec_D_lib/hdl/Checker.sv,51,cover property(operation_done_active);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilogEncDec-main/EncDec_D/EncDec_D_lib/hdl/Checker.sv,54,"assert property(ResultCheck) else $error(""error with Result Check""); //display the error cover property(ResultCheck);",3
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilogEncDec-main/EncDec_D/EncDec_D_lib/hdl/Checker.sv,59,cover property(ResultCheck);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilogEncDec-main/EncDec_D/EncDec_D_lib/hdl/Checker.sv,61,"assert property(NumOfErrorsCheck) else $error(""error with Num Of Errors Check""); //display the error cover property(NumOfErrorsCheck);",3
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilogEncDec-main/EncDec_D/EncDec_D_lib/hdl/Checker.sv,66,cover property(NumOfErrorsCheck);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilogEncDec-main/EncDec_D/EncDec_D_lib/hdl/Checker.sv,70,"assert property(NumOfErrorsBoundaryCheck) else $fatal(""error with Num Of Errors Boundary Check""); //display the error cover property(NumOfErrorsBoundaryCheck);",3
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verilogEncDec-main/EncDec_D/EncDec_D_lib/hdl/Checker.sv,75,cover property(NumOfErrorsBoundaryCheck);,1
GoldModel.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Digital-Design-and-Logic-Synthesis_project-main/Verification/GoldModel.sv,31,assert(trans.ctrl <=2 && trans.ctrl >=0);,1
GoldModel.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Digital-Design-and-Logic-Synthesis_project-main/Verification/GoldModel.sv,44,assert(num_of_errors <= 2);,1
GoldModel.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Digital-Design-and-Logic-Synthesis_project-main/Verification/GoldModel.sv,52,assert(trans.codeword_width <=2 && trans.codeword_width >=0);,1
GoldModel.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Digital-Design-and-Logic-Synthesis_project-main/Verification/GoldModel.sv,183,assert(trans.codeword_width <=2 && trans.codeword_width >=0);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Digital-Design-and-Logic-Synthesis_project-main/Verification/Checker.sv,57,"assert(sampled_in.test_number == sampled_out.test_number); //tests for proper sync between monitors $display(""[CHECKER]\tTEST FAILED reason: "",fail);",2
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Digital-Design-and-Logic-Synthesis_project-main/Verification/Checker.sv,79,assert (expected.num_of_errors == sampled_out.num_of_errors);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Digital-Design-and-Logic-Synthesis_project-main/Verification/Checker.sv,81,"assert (expected.data_out == sampled_out.data_out); // we care about data_out value only if num of errors is <2 end end else begin // we are in encode mode, we dont care about num_of_errors assert (expected.data_out == sampled_out.data_out);",4
verification_checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/encoder_decoder-main/verification/source/verification_checker.sv,99,"assert property (rst_active) else $error(""Error data_out doesn't reset when reset is active"");",2
verification_checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/encoder_decoder-main/verification/source/verification_checker.sv,105,cover property (rst_active);,1
verification_checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/encoder_decoder-main/verification/source/verification_checker.sv,107,"assert property (operation_done) else $error(""operatin_done fail"");",1
verification_checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/encoder_decoder-main/verification/source/verification_checker.sv,112,cover property (operation_done);,1
vortex_afu.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/CS3220_TextureCache-main/vortex-staging/hw/rtl/afu/vortex_afu.sv,764,assert(!dbg_cci_rd_rsp_mask[cci_rd_rsp_tag]);,1
ariane_pkg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/include/ariane_pkg.sv,84,assert(Cfg.RASDepth > 0);,1
ariane_pkg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/include/ariane_pkg.sv,87,assert(Cfg.NrNonIdempotentRules <= NrMaxRules);,1
ariane_pkg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/include/ariane_pkg.sv,88,assert(Cfg.NrExecuteRegionRules <= NrMaxRules);,1
ariane_pkg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/include/ariane_pkg.sv,89,assert(Cfg.NrCachedRegionRules <= NrMaxRules);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/util/find_first_one.sv,33,assert(WIDTH >= 0);,1
cdc_fifo_gray.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_gray.sv,48,assert(LOG_DEPTH > 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_2phase_tb.sv,79,assert(tck_src > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_2phase_tb.sv,105,assert(tck_dst > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv,83,assert(tck_src > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/cdc_fifo_tb.sv,109,assert(tck_dst > 0);,1
graycode_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/test/graycode_tb.sv,26,assert(a == c);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,79,assert(ADDR_WIDTH >= 0);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,80,assert(DATA_WIDTH >= 0);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,81,assert(ID_WIDTH_IN >= 0);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,82,assert(ID_WIDTH_OUT >= 0);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,83,assert(USER_WIDTH >= 0);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,84,assert(in.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,85,assert(in.AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,86,assert(in.AXI_ID_WIDTH == ID_WIDTH_IN);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,87,assert(in.AXI_USER_WIDTH == USER_WIDTH);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,88,assert(out.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,89,assert(out.AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,90,assert(out.AXI_ID_WIDTH == ID_WIDTH_OUT);,1
axi_id_remap.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_id_remap.sv,91,assert(out.AXI_USER_WIDTH == USER_WIDTH);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,103,assert(NUM_MASTER > 0);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,104,assert(NUM_SLAVE > 0);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,105,assert(NUM_RULES > 0);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,106,assert(rules.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,107,assert(rules.NUM_SLAVE == NUM_SLAVE);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,113,assert(master[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,114,assert(master[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,121,assert(slave[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_xbar.sv,122,assert(slave[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_join.sv,25,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_join.sv,26,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_cut.sv,35,assert(ADDR_WIDTH >= 0);,1
axi_lite_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_cut.sv,36,assert(DATA_WIDTH >= 0);,1
axi_lite_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_cut.sv,37,assert(in.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_cut.sv,38,assert(in.AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_lite_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_cut.sv,39,assert(out.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_cut.sv,40,assert(out.AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_to_axi_lite.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv,36,assert(NUM_PENDING_RD > 0);,1
axi_to_axi_lite.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv,37,assert(NUM_PENDING_WR > 0);,1
axi_to_axi_lite.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv,38,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_to_axi_lite.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_to_axi_lite.sv,39,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_multicut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_multicut.sv,37,assert(NUM_CUTS >= 0);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,48,assert(ADDR_WIDTH >= 0);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,49,assert(DATA_WIDTH >= 0);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,50,assert(ID_WIDTH >= 0);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,51,assert(USER_WIDTH >= 0);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,52,assert(in.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,53,assert(in.AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,54,assert(in.AXI_ID_WIDTH == ID_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,55,assert(in.AXI_USER_WIDTH == USER_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,56,assert(out.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,57,assert(out.AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,58,assert(out.AXI_ID_WIDTH == ID_WIDTH);,1
axi_cut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_cut.sv,59,assert(out.AXI_USER_WIDTH == USER_WIDTH);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_modify_address.sv,30,assert(ADDR_WIDTH_IN > 0);,1
axi_modify_address.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_modify_address.sv,31,assert(ADDR_WIDTH_OUT > 0);,1
axi_multicut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_multicut.sv,41,assert(NUM_CUTS >= 0);,1
axi_arbiter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_arbiter.sv,27,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_arbiter.sv,28,assert(arb.NUM_REQ == NUM_REQ);,1
axi_arbiter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_arbiter.sv,78,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_arbiter.sv,79,assert(ID_WIDTH >= 0);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_to_axi.sv,22,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/src/axi_lite_to_axi.sv,23,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
tb_axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_lite_xbar.sv,137,assert(rand_success);,1
tb_axi_lite_xbar.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_lite_xbar.sv,160,assert(rand_success);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,471,assert (downstream.aw_atop == '0);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,569,assert (downstream.ar_id == exp_beat.ax_id);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,570,assert (downstream.ar_addr == exp_beat.ax_addr);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,571,assert (downstream.ar_len == exp_beat.ax_len);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,572,assert (downstream.ar_size == exp_beat.ax_size);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,573,assert (downstream.ar_burst == exp_beat.ax_burst);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,574,assert (downstream.ar_cache == exp_beat.ax_cache);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,575,assert (downstream.ar_prot == exp_beat.ax_prot);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,576,assert (downstream.ar_qos == exp_beat.ax_qos);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,577,assert (downstream.ar_region == exp_beat.ax_region);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,578,assert (downstream.ar_user == exp_beat.ax_user);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,585,assert (downstream.aw_id == exp_beat.ax_id);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,586,assert (downstream.aw_addr == exp_beat.ax_addr);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,587,assert (downstream.aw_len == exp_beat.ax_len);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,588,assert (downstream.aw_size == exp_beat.ax_size);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,589,assert (downstream.aw_burst == exp_beat.ax_burst);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,590,assert (downstream.aw_cache == exp_beat.ax_cache);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,591,assert (downstream.aw_prot == exp_beat.ax_prot);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,592,assert (downstream.aw_qos == exp_beat.ax_qos);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,593,assert (downstream.aw_region == exp_beat.ax_region);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,594,assert (downstream.aw_user == exp_beat.ax_user);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,601,assert (downstream.w_data == exp_beat.w_data);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,602,assert (downstream.w_strb == exp_beat.w_strb);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,603,assert (downstream.w_last == exp_beat.w_last);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,604,assert (downstream.w_user == exp_beat.w_user);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,616,assert (upstream.r_id == exp_beat.r_id);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,617,assert (upstream.r_data == exp_beat.r_data);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,618,assert (upstream.r_resp == exp_beat.r_resp);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,619,assert (upstream.r_last == exp_beat.r_last);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,620,assert (upstream.r_user == exp_beat.r_user);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,632,assert (upstream.b_id == exp_beat.b_id);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,633,assert (upstream.b_resp == exp_beat.b_resp);,1
tb_axi_atop_filter.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/axi/test/tb_axi_atop_filter.sv,634,assert (upstream.b_user == exp_beat.b_user);,1
axi_lite_to_reg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv,32,assert(ADDR_WIDTH > 0);,1
axi_lite_to_reg.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/register_interface/src/axi_lite_to_reg.sv,33,assert(DATA_WIDTH > 0);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/common_cells/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/common_cells/test/cdc_2phase_tb.sv,79,assert(tck_src > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/common_cells/test/cdc_2phase_tb.sv,105,assert(tck_dst > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv,83,assert(tck_src > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/common_cells/test/cdc_fifo_tb.sv,109,assert(tck_dst > 0);,1
graycode_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/common_cells/test/graycode_tb.sv,26,assert(a == c);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
Tile_alu.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/yosys/Tile_alu.sv,6630,assume(reset == init);,1
Tile_alu.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/yosys/Tile_alu.sv,6675,assert(__lft__shadow__inst__regDest == __lft__tile__regFile_io_waddr);,1
Tile_alu_withreset.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/yosys/Tile_alu_withreset.sv,6592,assume(reset == init);,1
cache.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/cache-combined/cache.sv,413,assume(rst == __lft__init);,1
cache.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/cache-combined/cache.sv,437,assert(o_p_readdata_valid);,1
altera_tse_reset_sequencer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Ethernet-on-FPGA-develop/SGMII-1000Base-T-Cyclone-IV-GX-starter-kit/hw/ip/triple_speed_ethernet/triple_speed_ethernet/altera_tse_reset_sequencer.sv,334,assert property (rx_analogreset |-> rx_digitalreset);,1
altera_tse_reset_ctrl_lego.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Ethernet-on-FPGA-develop/SGMII-1000Base-T-Cyclone-IV-GX-starter-kit/hw/ip/triple_speed_ethernet/triple_speed_ethernet/altera_tse_reset_ctrl_lego.sv,220,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_ctrl_lego.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Ethernet-on-FPGA-develop/SGMII-1000Base-T-Cyclone-IV-GX-starter-kit/hw/ip/triple_speed_ethernet/triple_speed_ethernet/altera_tse_reset_ctrl_lego.sv,226,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_sequencer.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/tse_tutorial-main/nios_system/synthesis/submodules/altera_tse_reset_sequencer.sv,161,assert property (rx_analogreset |-> rx_digitalreset);,1
altera_tse_reset_ctrl_lego.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/tse_tutorial-main/nios_system/synthesis/submodules/altera_tse_reset_ctrl_lego.sv,211,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_ctrl_lego.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/tse_tutorial-main/nios_system/synthesis/submodules/altera_tse_reset_ctrl_lego.sv,217,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Digital-Design-and-Logic-Synthesis-main/Code/Verification/hdl/Checker.sv,42,"assert property(Image_Done_active) else $error(""error with Image_Done_size"");",2
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Digital-Design-and-Logic-Synthesis-main/Code/Verification/hdl/Checker.sv,48,cover property(Image_Done_active);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Digital-Design-and-Logic-Synthesis-main/Code/Verification/hdl/Checker.sv,50,"assert property(new_pixel_active) else $error(""error with Pixel_Data"");",2
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Digital-Design-and-Logic-Synthesis-main/Code/Verification/hdl/Checker.sv,56,cover property(new_pixel_active);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Digital-Design-and-Logic-Synthesis-main/Code/Verification/hdl/Checker.sv,58,"assert property(rst_active) else $error(""error with Reset"");",2
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Digital-Design-and-Logic-Synthesis-main/Code/Verification/hdl/Checker.sv,64,cover property(rst_active);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Digital-Design-and-Logic-Synthesis-main/Code/Verification/Lab1_lib/hdl/Checker.sv,42,"assert property(Image_Done_active) else $error(""error with Image_Done_size"");",2
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Digital-Design-and-Logic-Synthesis-main/Code/Verification/Lab1_lib/hdl/Checker.sv,48,cover property(Image_Done_active);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Digital-Design-and-Logic-Synthesis-main/Code/Verification/Lab1_lib/hdl/Checker.sv,50,"assert property(new_pixel_active) else $error(""error with Pixel_Data"");",2
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Digital-Design-and-Logic-Synthesis-main/Code/Verification/Lab1_lib/hdl/Checker.sv,56,cover property(new_pixel_active);,1
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Digital-Design-and-Logic-Synthesis-main/Code/Verification/Lab1_lib/hdl/Checker.sv,58,"assert property(rst_active) else $error(""error with Reset"");",2
Checker.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Digital-Design-and-Logic-Synthesis-main/Code/Verification/Lab1_lib/hdl/Checker.sv,64,cover property(rst_active);,1
plusarg_file_mem.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/Cryptochip-master/fullchip_caravel/design/rtl/plusarg_file_mem.sv,43,assert(ADDR_BITS <= 64);,1
vortex_afu.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/afu/vortex_afu.sv,754,assert(!dbg_cci_rd_rsp_mask[cci_rd_rsp_tag]);,1
vortex_afu.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/afu/vortex_afu.sv,829,assert(cci_wr_req_ctr != 0);,1
rvfi_csrc_inc_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrc_inc_check.sv,74,assume(csr_read_shadowed);,1
rvfi_csrc_inc_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrc_inc_check.sv,82,assume(csr_insn_wdata[`RISCV_FORMAL_XLEN-1] == 0);,1
rvfi_bus_dmem_io_write_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_io_write_check.sv,100,cover (1);,1
rvfi_bus_dmem_io_write_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_io_write_check.sv,101,assert (bus_write_seen);,1
rvfi_csrc_upcnt_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrc_upcnt_check.sv,72,assume(csr_read_shadowed);,1
rvfi_csrc_upcnt_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrc_upcnt_check.sv,74,assert(csr_insn_rdata > rdata_shadow);,1
rvfi_csrc_upcnt_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrc_upcnt_check.sv,78,assume(csr_insn_rdata[31:0] < 'h F000_0000); // no overflow rdata_shadow = csr_insn_rdata;,2
rvfi_bus_dmem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_check.sv,65,assume (bus_rdata[i*8 +: 8] == bus_shadow[j*8 +: 8]);,1
rvfi_bus_dmem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_check.sv,74,assume (!rvfi_bus_fault[channel_idx]);,1
rvfi_bus_dmem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_check.sv,87,cover (1);,1
rvfi_bus_dmem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_check.sv,88,assert (dmem_shadow[i*8 +: 8] == rvfi_mem_rdata[i*8 +: 8]);,1
rvfi_causal_mem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_mem_check.sv,67,assume (rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_causal_mem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_mem_check.sv,68,assume (writes_check_addr);,1
rvfi_causal_mem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_mem_check.sv,69,assume (insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_causal_mem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_mem_check.sv,70,cover (1);,1
rvfi_causal_mem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_mem_check.sv,71,assert (!found_non_causal);,1
rvfi_dmem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_dmem_check.sv,37,assert(dmem_shadow[i*8 +: 8] == rvfi_mem_rdata[i*8 +: 8]);,1
rvfi_liveness_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_liveness_check.sv,33,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_liveness_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_liveness_check.sv,34,assume(!rvfi_halt[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_liveness_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_liveness_check.sv,35,assume(insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_liveness_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_liveness_check.sv,38,assert(found_next_insn);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,66,assume(valid);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,69,assert (trap);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,70,assert (rd_addr == 0);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,71,assert (rd_wdata == 0);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,72,assert (mem_wmask == 0);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,74,cover (rfault);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,75,cover (wfault);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,76,cover (ifault);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,79,assert (insn == 0);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,81,assert (insn != 0);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,86,assert (&csr_mcause_wmask);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,87,assert (csr_mcause_wdata == 7);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,89,assert (&csr_mcause_wmask);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,90,assert (csr_mcause_wdata == 5);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,92,assert (&csr_mcause_wmask);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,93,assert (csr_mcause_wdata == 1);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,98,assert (mem_fault_rmask == 0);,1
rvfi_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_fault_check.sv,99,assert (mem_fault_wmask == 0);,1
rvfi_bus_dmem_io_write_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_io_write_fault_check.sv,96,cover (1);,1
rvfi_bus_dmem_io_write_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_io_write_fault_check.sv,97,assert (bus_write_seen);,1
rvfi_imem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_imem_check.sv,41,assert(insn[15:0] == imem_data);,1
rvfi_imem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_imem_check.sv,44,assert(insn[31:16] == imem_data);,1
rvfi_reg_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_reg_check.sv,38,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_reg_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_reg_check.sv,39,assume(insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_reg_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_reg_check.sv,42,assert(register_shadow == rvfi_rs1_rdata[`RISCV_FORMAL_CHANNEL_IDX*`RISCV_FORMAL_XLEN +: `RISCV_FORMAL_XLEN]);,1
rvfi_reg_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_reg_check.sv,44,assert(register_shadow == rvfi_rs2_rdata[`RISCV_FORMAL_CHANNEL_IDX*`RISCV_FORMAL_XLEN +: `RISCV_FORMAL_XLEN]);,1
rvfi_bus_imem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_fault_check.sv,44,assume (rvfi_bus_fault[channel_idx]);,1
rvfi_bus_imem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_fault_check.sv,47,cover (rvfi_bus_fault[channel_idx]);,1
rvfi_bus_imem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_fault_check.sv,57,cover (1);,1
rvfi_bus_imem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_fault_check.sv,58,assert (rvfi_trap[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_bus_imem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_fault_check.sv,59,assert (insn == 0);,1
rvfi_bus_imem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_fault_check.sv,61,assert (rvfi_mem_fault[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_bus_imem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_fault_check.sv,66,cover (1);,1
rvfi_bus_imem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_fault_check.sv,67,assert (rvfi_trap[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_bus_imem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_fault_check.sv,68,assert (insn == 0);,1
rvfi_bus_imem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_fault_check.sv,70,assert (rvfi_mem_fault[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_causal_io_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_io_check.sv,66,assume (rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_causal_io_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_io_check.sv,67,assume (performs_io);,1
rvfi_causal_io_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_io_check.sv,68,assume (insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_causal_io_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_io_check.sv,69,cover (1);,1
rvfi_causal_io_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_io_check.sv,70,assert (!found_non_causal);,1
rvfi_causal_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_check.sv,36,assume(register_index != 0);,1
rvfi_causal_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_check.sv,37,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_causal_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_check.sv,39,assume(insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_causal_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_causal_check.sv,40,assert(!found_non_causal);,1
rvfi_unique_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_unique_check.sv,34,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_unique_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_unique_check.sv,35,assume(insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_unique_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_unique_check.sv,38,assert(!found_other_insn);,1
rvfi_pc_fwd_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_pc_fwd_check.sv,38,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_pc_fwd_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_pc_fwd_check.sv,39,assume(insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_csrc_hpm_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrc_hpm_check.sv,67,assume (csr_insn_rdata == `RISCV_FORMAL_CSRC_HPMEVENT);,1
rvfi_csrc_hpm_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrc_hpm_check.sv,69,cover (hpmcounter_rdata > csr_hpmcounter_shadow);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrw_check.sv,133,assume (csr_insn_valid);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrw_check.sv,134,assume (csr_insn_addr != csr_none);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrw_check.sv,148,assert (rvfi.trap);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrw_check.sv,149,assert (rvfi.rd_addr == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrw_check.sv,150,assert (rvfi.rd_wdata == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrw_check.sv,152,assert (!rvfi.trap);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrw_check.sv,153,assert (rvfi.rd_addr == rvfi.insn[11:7]);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrw_check.sv,157,assert (rvfi.rd_wdata == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrw_check.sv,159,assert (csr_insn_rmask == {`RISCV_FORMAL_XLEN{1'b1}});,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrw_check.sv,160,assert (csr_insn_rdata == rvfi.rd_wdata);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrw_check.sv,169,assert (csr_insn_changed_full[31:0] == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrw_check.sv,171,assert (csr_insn_changed_full[63:32] == 0);,1
rvfi_csrw_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrw_check.sv,176,assert (rvfi.mem_wmask == 0);,1
rvfi_bus_dmem_io_read_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_io_read_check.sv,98,cover (1);,1
rvfi_bus_dmem_io_read_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_io_read_check.sv,99,assert (bus_read_seen);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,135,cover(spec_valid);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,136,cover(spec_valid && !trap);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,137,cover(check && spec_valid);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,138,cover(check && spec_valid && !trap);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,141,assume(spec_valid);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,144,assert(trap);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,145,assert(rd_addr == 0);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,146,assert(rd_wdata == 0);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,147,assert(mem_wmask == 0);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,150,assert(mem_rmask == 0);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,151,assert(spec_mem_wmask || spec_mem_rmask);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,154,assert(mem_fault_wmask == spec_mem_wmask);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,164,assert(rs1_rdata == 0);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,167,assert(rs2_rdata == 0);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,171,assert(spec_rs1_addr == rs1_addr);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,174,assert(spec_rs2_addr == rs2_addr);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,176,assert(spec_rd_addr == rd_addr);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,177,assert(spec_rd_wdata == rd_wdata);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,186,assert(mem_wmask[i]);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,187,assert(spec_mem_wdata[i*8 +: 8] == mem_wdata[i*8 +: 8]);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,189,assert(mem_rmask[i]);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,190,assert(mem_rdata[i*8 +: 8] == mem_wdata[i*8 +: 8]);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,193,assert(mem_rmask[i]);,1
rvfi_insn_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_insn_check.sv,198,assert(spec_trap == trap);,1
rvfi_bus_dmem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_fault_check.sv,63,assume (rvfi_bus_fault[channel_idx]);,1
rvfi_bus_dmem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_fault_check.sv,66,assume (rvfi_bus_fault[channel_idx]);,1
rvfi_bus_dmem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_fault_check.sv,72,cover (rvfi_bus_fault[channel_idx]);,1
rvfi_bus_dmem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_fault_check.sv,91,cover (1);,1
rvfi_bus_dmem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_fault_check.sv,94,assert (!mem_rmask[i]);,1
rvfi_bus_dmem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_fault_check.sv,95,assert (!mem_wmask[i]);,1
rvfi_bus_dmem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_fault_check.sv,98,cover (mem_fault_rmask[i]);,1
rvfi_bus_dmem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_fault_check.sv,99,cover (mem_fault_wmask[i]);,1
rvfi_bus_dmem_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_fault_check.sv,101,assert (rvfi_mem_fault[channel_idx]);,1
rvfi_bus_dmem_io_order_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_io_order_check.sv,105,cover (1);,1
rvfi_bus_dmem_io_order_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_io_order_check.sv,145,cover (1);,1
rvfi_bus_dmem_io_order_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_io_order_check.sv,146,assert (bus_seq_seen);,1
rvfi_bus_imem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_check.sv,51,assume (imem_data[j*8 +: 8] == bus_rdata[i*8 +: 8]);,1
rvfi_bus_imem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_check.sv,55,assume (!rvfi_bus_fault[channel_idx]);,1
rvfi_bus_imem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_check.sv,67,cover (1);,1
rvfi_bus_imem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_check.sv,68,assert (insn[15:0] == imem_data);,1
rvfi_bus_imem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_check.sv,72,cover (1);,1
rvfi_bus_imem_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_imem_check.sv,73,assert (insn[31:16] == imem_data);,1
rvfi_csr_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csr_ill_check.sv,29,assume (csr_insn_valid);,1
rvfi_csr_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csr_ill_check.sv,30,assume (csr_insn_addr == `RISCV_FORMAL_ILL_CSR_ADDR);,1
rvfi_csr_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csr_ill_check.sv,54,assert (rvfi.trap);,1
rvfi_csrc_zero_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrc_zero_check.sv,73,assert(csr_insn_rdata == 0);,1
rvfi_csrc_zero_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrc_zero_check.sv,74,assume(wdata_shadow != 0);,1
rvfi_csrc_zero_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrc_zero_check.sv,79,assume(csr_mode == 0 || csr_mode == 1);,1
rvfi_csrc_const_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrc_const_check.sv,72,assert(csr_insn_rdata == `RISCV_FORMAL_CSRC_CONSTVAL);,1
rvfi_csrc_any_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrc_any_check.sv,84,assert(rsval_shadow == csr_insn_rdata || csr_insn_rdata == wdata_shadow);,1
rvfi_csrc_any_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_csrc_any_check.sv,85,assert(rsval_shadow == wdata_shadow);,1
rvfi_pc_bwd_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_pc_bwd_check.sv,38,assume(rvfi_valid[`RISCV_FORMAL_CHANNEL_IDX]);,1
rvfi_pc_bwd_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_pc_bwd_check.sv,39,assume(insn_order == rvfi_order[64*`RISCV_FORMAL_CHANNEL_IDX +: 64]);,1
rvfi_bus_dmem_io_read_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_io_read_fault_check.sv,88,cover (1);,1
rvfi_bus_dmem_io_read_fault_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_bus_dmem_io_read_fault_check.sv,89,assert (bus_read_seen);,1
rvfi_hang_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_hang_check.sv,31,assert(okay);,1
rvfi_hang_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_hang_check.sv,36,assume(!rvfi_halt[channel_idx]);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_ill_check.sv,46,cover(!reset && check && valid && insn == 0);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_ill_check.sv,48,assume(valid);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_ill_check.sv,49,assume(insn == 0);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_ill_check.sv,50,assert(trap);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_ill_check.sv,51,assert(rd_addr == 0);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_ill_check.sv,52,assert(rd_wdata == 0);,1
rvfi_ill_check.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/checks/rvfi_ill_check.sv,53,assert(mem_wmask == 0);,1
rvfi_bus_axi4.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/bus/rvfi_bus_axi4.sv,171,assert (out_wlast == (burst_counter == out_awlen));,1
rvfi_bus_axi4.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/bus/rvfi_bus_axi4.sv,173,assert (out_wlast == (burst_counter == out_awlen));,1
rvfi_bus_axi4.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/bus/rvfi_bus_axi4.sv,175,assert (out_wlast == (burst_counter == out_awlen));,1
rvfi_bus_axi4.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/bus/rvfi_bus_axi4.sv,280,assume ((out_bresp == axi_bresp) || !fut_b_fifo_out_valid);,1
rvfi_bus_axi4.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/bus/rvfi_bus_axi4.sv,634,assume(!ar_mask[0]);,1
rvfi_bus_axi4.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/bus/rvfi_bus_axi4.sv,666,assume (matched);,1
rvfi_bus_axi4.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/bus/rvfi_bus_axi4.sv,667,assume (axi_rlast == last_read);,1
rvfi_bus_axi4.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/bus/rvfi_bus_axi4.sv,838,assume (!aw_mask[0]);,1
rvfi_bus_axi4.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/bus/rvfi_bus_axi4.sv,849,assume (wlast_mask[0] == 0);,1
rvfi_bus_axi4.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/bus/rvfi_bus_axi4.sv,865,assume (matched);,1
imemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/VexRiscv/imemcheck.sv,61,assume(iBus_rsp_inst[15:0] == imem_data);,1
imemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/VexRiscv/imemcheck.sv,63,assume(iBus_rsp_inst[31:16] == imem_data);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/VexRiscv/wrapper.sv,93,restrict property(~rvfi_trap && dBusCmdPendingCycles < 4 && dBusRspPendingCycles < 4 && iBusCmdPendingCycles < 4 && iBusRspPendingCycles < 4);,1
dmemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/VexRiscv/dmemcheck.sv,64,assume(dBus_rsp_data == dmem_data);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/coverage.sv,10,assume property (reset == $initstate);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/coverage.sv,63,assert (valid_ch0);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/coverage.sv,66,assert (valid_ch1);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,10,assume property (reset == $initstate);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,113,cover (icount_p0 == 1);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,114,cover (icount_p0 == 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,115,cover (icount_p0 == 3);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,117,cover (icount_p1 == 1);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,118,cover (icount_p1 == 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,119,cover (icount_p1 == 3);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,121,cover (mcount_p0 == 1);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,122,cover (mcount_p0 == 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,123,cover (mcount_p0 == 3);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,124,cover (mcount_p0 == 4);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,126,cover (mcount_p1 == 1);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,127,cover (mcount_p1 == 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,128,cover (mcount_p1 == 3);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,129,cover (mcount_p1 == 4);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,131,cover (tcount == 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,132,cover (tcount == 3);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/cover.sv,133,cover (tcount == 4);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,33,assume (!io_req_valid);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,40,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,41,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,44,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,45,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,48,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,49,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,52,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,53,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,56,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,57,cover (values_ok && job_len == 35);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,58,cover (values_ok && job_len == 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,59,assert (34 <= job_len && job_len <= 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,62,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,63,assert (job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,66,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,67,cover (values_ok && job_len == 35);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,68,cover (values_ok && job_len == 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,69,assert (34 <= job_len && job_len <= 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,72,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,73,assert (job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,76,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,77,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,80,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,81,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,84,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,85,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,88,cover (values_ok && job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,89,assert (job_len == 33);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,92,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,93,cover (values_ok && job_len == 35);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,94,cover (values_ok && job_len == 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,95,assert (34 <= job_len && job_len <= 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,98,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,99,assert (job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,102,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,103,cover (values_ok && job_len == 35);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,104,cover (values_ok && job_len == 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,105,assert (34 <= job_len && job_len <= 36);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,108,cover (values_ok && job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,109,assert (job_len == 34);,1
muldivlen.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/rocket/muldivlen.sv,115,assume (job_len == 0);,1
complete.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/complete.sv,76,assert(spec_valid && !spec_trap);,1
imemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/imemcheck.sv,35,assume(mem_rdata[15:0] == imem_data);,1
imemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/imemcheck.sv,37,assume(mem_rdata[31:16] == imem_data);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/wrapper.sv,42,assume (~mem_wait || trap);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/wrapper.sv,52,assume (rvfi_insn[19:15] == 0);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/wrapper.sv,54,assume (rvfi_insn[14:12] != 3'b001);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/wrapper.sv,55,assume (rvfi_insn[14:12] != 3'b011);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/wrapper.sv,56,assume (rvfi_insn[14:12] != 3'b101);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/wrapper.sv,57,assume (rvfi_insn[14:12] != 3'b110);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/wrapper.sv,58,assume (rvfi_insn[14:12] != 3'b111);,1
honest.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/honest.sv,48,assume (mem_rdata == monitor_insn);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/cover.sv,59,cover property (count_dmemrd);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/cover.sv,60,cover property (count_dmemwr);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/cover.sv,61,cover property (count_longinsn);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/cover.sv,62,cover property (count_comprinsn);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/cover.sv,64,cover property (count_dmemrd >= 1 && count_dmemwr >= 1 && count_longinsn >= 1 && count_comprinsn >= 1);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/cover.sv,65,cover property (count_dmemrd >= 2 && count_dmemwr >= 2 && count_longinsn >= 2 && count_comprinsn >= 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/cover.sv,66,cover property (count_dmemrd >= 3 && count_dmemwr >= 2 && count_longinsn >= 2 && count_comprinsn >= 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/cover.sv,67,cover property (count_dmemrd >= 2 && count_dmemwr >= 3 && count_longinsn >= 2 && count_comprinsn >= 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/cover.sv,68,cover property (count_dmemrd >= 2 && count_dmemwr >= 2 && count_longinsn >= 3 && count_comprinsn >= 2);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/cover.sv,69,cover property (count_dmemrd >= 2 && count_dmemwr >= 2 && count_longinsn >= 2 && count_comprinsn >= 3);,1
dmemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/picorv32/dmemcheck.sv,42,assume(dmem_data == mem_rdata);,1
imemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/nerv/imemcheck.sv,60,assume(imem_data[15:0] == check_imem_data);,1
imemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/nerv/imemcheck.sv,62,assume(imem_data[31:16] == check_imem_data);,1
imemcheck.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/nerv/imemcheck.sv,87,assume (~stalled);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/nerv/wrapper.sv,130,assume (dmem_rdata == next_dmem_rdata_q);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/nerv/wrapper.sv,132,assume (dmem_fault == next_dmem_fault_q);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/nerv/wrapper.sv,152,assume (~stalled);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/serv/wrapper.sv,44,assume (!ibus_ack);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/serv/wrapper.sv,47,assume (!ibus_ack);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/serv/wrapper.sv,54,assume (!dbus_ack);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/serv/wrapper.sv,57,assume (!dbus_ack);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/serv/wrapper.sv,75,assume (!timeout_ibus[3]);,1
wrapper.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/serv/wrapper.sv,76,assume (!timeout_dbus[3]);,1
cover.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/serv/cover.sv,17,cover (rvfi_valid);,1
wrapper_internal.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/nerv/axi_cache/wrapper_internal.sv,243,assume (~stalled);,1
wrapper_axi.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/cores/nerv/axi_cache/wrapper_axi.sv,346,assume (~stalled);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,37,assume (pc[1:0] == 0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,115,assert ( nx1 == x1);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,116,assert ( nx2 == x2);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,117,assert ( nx3 == x3);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,118,assert ( nx4 == x4);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,119,assert ( nx5 == x5);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,120,assert ( nx6 == x6);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,121,assert ( nx7 == x7);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,122,assert ( nx8 == x8);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,123,assert ( nx9 == x9);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,124,assert (nx10 == x10);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,125,assert (nx11 == x11);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,126,assert (nx12 == x12);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,127,assert (nx13 == x13);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,128,assert (nx14 == x14);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,129,assert (nx15 == x15);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,130,assert (nx16 == x16);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,131,assert (nx17 == x17);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,132,assert (nx18 == x18);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,133,assert (nx19 == x19);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,134,assert (nx20 == x20);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,135,assert (nx21 == x21);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,136,assert (nx22 == x22);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,137,assert (nx23 == x23);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,138,assert (nx24 == x24);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,139,assert (nx25 == x25);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,140,assert (nx26 == x26);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,141,assert (nx27 == x27);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,142,assert (nx28 == x28);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,143,assert (nx29 == x29);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,144,assert (nx30 == x30);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,145,assert (nx31 == x31);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,146,assert (npc == 32'h0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,147,assert (ren == 1'b0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,148,assert (wen == 1'b0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,149,assert (excep);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,182,assert (npc == spec_pc_wdata);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,183,assert (ren == spec_mem_rmask);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,184,assert (wen == spec_mem_wmask);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,186,assert (raddr == spec_mem_addr);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,189,assert (waddr == spec_mem_addr);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/semantics/top.sv,195,assert (!excep);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/coverage/coverage.sv,23,assert(riscv_rv32i_valid == |insn_valid_rv32i);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/coverage/coverage.sv,24,assert(riscv_rv32ic_valid == |insn_valid_rv32ic);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/coverage/coverage.sv,50,assert(riscv_rv64i_valid == |insn_valid_rv64i);,1
coverage.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/riscv-formal-main/tests/coverage/coverage.sv,51,assert(riscv_rv64ic_valid == |insn_valid_rv64ic);,1
tb_waveform_player_master.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/firmware-master/hardware_quartus_18/tb_waveform_player_master.sv,77,assert (dut.max_audio_index === writedata);,1
tb_doublesync.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/firmware-master/hardware_quartus_18/tb_doublesync.sv,51,assert (multi_in === multi_out);,1
tb_doublesync.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/firmware-master/hardware_quartus_18/tb_doublesync.sv,52,assert (indata === outdata);,1
tb_waveform_player_sdram.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/firmware-master/hardware_quartus_18/tb_waveform_player_sdram.sv,95,assert (dut.max_audio_index === writedata);,1
tb_sdram_reader.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/firmware-master/hardware_quartus_18/tb_sdram_reader.sv,68,assert(sdram_readdata === readdata_12);,1
cdc_fifo_2phase.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/MC030-code-master/fpnew/src/common_cells/src/cdc_fifo_2phase.sv,44,assert(LOG_DEPTH > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/MC030-code-master/fpnew/src/common_cells/test/cdc_2phase_tb.sv,77,assert(tck_src > 0);,1
cdc_2phase_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/MC030-code-master/fpnew/src/common_cells/test/cdc_2phase_tb.sv,103,assert(tck_dst > 0);,1
rr_arb_tree_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/MC030-code-master/fpnew/src/common_cells/test/rr_arb_tree_tb.sv,239,assert(exp_data === data_oup);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/MC030-code-master/fpnew/src/common_cells/test/cdc_fifo_tb.sv,81,assert(tck_src > 0);,1
cdc_fifo_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/MC030-code-master/fpnew/src/common_cells/test/cdc_fifo_tb.sv,107,assert(tck_dst > 0);,1
graycode_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/MC030-code-master/fpnew/src/common_cells/test/graycode_tb.sv,24,assert(a == c);,1
find_first_one.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/MC030-code-master/fpnew/src/common_cells/src/deprecated/find_first_one.sv,31,assert(WIDTH >= 0);,1
basic_adder_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/verilog-advanced-synthesis-cookbook-main/src/tb/arithmetic/adder/basic_adder_tb.sv,37,assert(o == a + b);,1
ternary_adder_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/verilog-advanced-synthesis-cookbook-main/src/tb/arithmetic/adder/ternary_adder_tb.sv,38,assert(o == a + b + c);,1
double_addsub_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/verilog-advanced-synthesis-cookbook-main/src/tb/arithmetic/adder/double_addsub_tb.sv,49,assert(result == o);,1
carry_select_adder_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/verilog-advanced-synthesis-cookbook-main/src/tb/arithmetic/adder/carry_select_adder_tb.sv,38,assert(o == a + b);,1
ternary_sum_nine_tb.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/verilog-advanced-synthesis-cookbook-main/src/tb/arithmetic/adder/ternary_sum_nine_tb.sv,55,assert(o == sum);,1
uvmc_common.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/nvdla-master/third_party_tools/uvmc-2.3.0/src/connect/sv/uvmc_common.sv,367,"assert(port_name != """");",1
uvmc_commands.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/nvdla-master/third_party_tools/uvmc-2.3.0/src/connect/sv/uvmc_commands.sv,294,assert(info != null);,1
uvmc_commands.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/nvdla-master/third_party_tools/uvmc-2.3.0/src/connect/sv/uvmc_commands.sv,443,assert(info != null);,1
testbench.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/8-testbench/outputs/testbench.sv,182,assert(serial_out == adc_data[j]);,1
testbench.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/8-testbench/outputs/testbench.sv,248,assert(serial_out == phase_mem[i][j]);,1
testbench.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/8-testbench/outputs/testbench.sv,271,assert(serial_out == tf_coeff_mem[i][j]);,1
testbench.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/sar_adc_controller/build/6-testbench/outputs/testbench.sv,66,assert(out_valid === 1'b1);,1
testbench.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/sar_adc_controller/build/6-testbench/outputs/testbench.sv,67,assert(adc_val === sample_val);,1
testbench.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/sar_adc_controller/build/8-synopsys-vcs-sim/inputs/testbench.sv,66,assert(out_valid === 1'b1);,1
testbench.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/sar_adc_controller/build/8-synopsys-vcs-sim/inputs/testbench.sv,67,assert(adc_val === sample_val);,1
sequence_first_match.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/verificationExcellence/SystemVerilogAssertions/examples/first_match_eg/sequence_first_match.sv,10,"assert property (@(posedge clk) first_match_idle) else $display(""time=%0t Error in first match"", $time);",1
sequence_first_match.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/verificationExcellence/SystemVerilogAssertions/examples/first_match_eg/sequence_first_match.sv,15,"assert property (@(posedge clk) first_match_idle) else $display(""time=%0t Error in first match"", $time);",1
xge_mac_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/sv_project/ethernet_10ge_mac_SV_tb_master/testbench/xge_mac_interface.sv,144,"assert property ( no_two_consecutive_sop_without_eop ) else $error (""ASSERTION FAILED : Got 2 consecutive SOPs without EOP in between"");",2
xge_mac_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/sv_project/ethernet_10ge_mac_SV_tb_master/testbench/xge_mac_interface.sv,150,"assert property ( no_two_consecutive_eop_without_sop ) else $error (""ASSERTION FAILED : Got 2 consecutive EOPs without SOP in between"");",2
xge_mac_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/sv_project/ethernet_10ge_mac_SV_tb_master/testbench/xge_mac_interface.sv,156,"assert property ( data_never_not_unknown_on_valid ) else $error (""ASSERTION FAILED : Packet RX Data is unknown when valid is asserted"");",2
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,190,"assert property(pro_wr_en_wr_data) else `uvm_error(""ASSERT"", ""wr_data_i is unknown while wr_en_i is high"") cover property(pro_wr_en_wr_data) ;",2
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,195,cover property(pro_wr_en_wr_data) ;,1
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,197,"assert property(pro_set_scaler) else `uvm_error(""ASSERT"", ""set zero scaler"") cover property(pro_set_scaler) ;",2
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,202,cover property(pro_set_scaler) ;,1
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,204,"assert property(pro_wr_en_wr_scaler_rd_val) else `uvm_error(""ASSERT"", ""rd_val_o is still invalid after (wr_en_i && !wr_scaler_i)"") cover property(pro_wr_en_wr_scaler_rd_val) ;",2
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,209,cover property(pro_wr_en_wr_scaler_rd_val) ;,1
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,211,"assert property(pro_wr_scaler_i_scaler_o) else `uvm_error(""ASSERT"", ""set scaler fail"");",1
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,217,cover property (pro_wr_scaler_i_scaler_o) ;,1
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,219,"assert property(pro_rd_val_rd_data_o) else `uvm_error(""ASSERT"", ""rd_data_o is unknown while rd_valid"") cover property(pro_rd_val_rd_data_o) ;",2
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,224,cover property(pro_rd_val_rd_data_o) ;,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,276,assume(rst);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,288,assume(!tx_data_valid);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,292,assume(tx_data_valid);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,300,assert(uart_data_counter < DATA_COUNTER_MAX);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,307,assert(uart_data_counter < WORD_LENGTH);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,308,assert(uart_data_counter < WORD_LENGTH);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,311,assert(uart_data_counter < WORD_LENGTH);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,312,assert(uart_data_counter < WORD_LENGTH);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,313,assert(uart_data_counter < WORD_LENGTH);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,314,assert(uart_data_counter < WORD_LENGTH);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,321,assert(uart_data_counter < WORD_LENGTH);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,322,assert(UART_TX == fv_data[uart_data_counter]);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,337,assert(fv_data == tx_data_i);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,364,cover(cvr_count == 1);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,365,cover(cvr_count == 1 && current_state == START);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,366,cover(cvr_count == 1 && current_state == DATA);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,367,cover(cvr_count == 1 && current_state == PARITY);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,368,cover(cvr_count == 1 && current_state == STOP);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,369,cover(cvr_count == 1 && current_state == WAIT);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,370,cover(cvr_count == 1 && current_state == IDLE);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,371,cover(cvr_count == 2);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,372,cover(cvr_count == 2 && current_state == START);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,373,cover(cvr_count == 2 && current_state == DATA); // @88 cover(cvr_count == 2 && current_state == PARITY); // @149 cover(cvr_count == 2 && current_state == STOP);,3
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,376,cover(cvr_count == 2 && current_state == WAIT);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,377,cover(cvr_count == 2 && current_state == IDLE);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,378,cover(cvr_count == 3);,1
uart_tx.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Examples-main/UART/src/uart_tx.sv,379,cover(cvr_count == 4);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,324,assert(pmp_cfg_rdata[0] == 8'b00000000);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,325,assert(pmp_cfg_rdata[1] == 8'b11111111);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,326,assert(pmp_cfg_rdata[2] == 8'b00000000);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,327,assert(pmp_cfg_rdata[3] == 8'b11111111);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,336,assert(csr_rdata_int == hart_id_i);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,346,assert(csr_rdata_int[CSR_MSTATUS_MIE_BIT] == mstatus_q.mie);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,347,assert(csr_rdata_int[CSR_MSTATUS_MPIE_BIT] == mstatus_q.mpie);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,348,assert(csr_rdata_int[CSR_MSTATUS_MPP_BIT_HIGH:CSR_MSTATUS_MPP_BIT_LOW] == mstatus_q.mpp);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,349,assert(csr_rdata_int[CSR_MSTATUS_MPRV_BIT] == mstatus_q.mprv);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,350,assert(csr_rdata_int[CSR_MSTATUS_TW_BIT] == mstatus_q.tw);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,355,assert(csr_rdata_int == MISA_VALUE);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,356,assert(MISA_VALUE == MISA_VALUE_RESULT);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,365,assert(csr_rdata_int[CSR_MSIX_BIT] == mie_q.irq_software);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,366,assert(csr_rdata_int[CSR_MTIX_BIT] == mie_q.irq_timer);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,367,assert(csr_rdata_int[CSR_MEIX_BIT] == mie_q.irq_external);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,368,assert(csr_rdata_int[CSR_MFIX_BIT_HIGH:CSR_MFIX_BIT_LOW] == mie_q.irq_fast);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,373,assert(csr_rdata_int == 32'b10000000000000000000000000011111);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,382,assert(csr_rdata_int[CSR_MSIX_BIT] == mip.irq_software);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,383,assert(csr_rdata_int[CSR_MTIX_BIT] == mip.irq_timer);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,384,assert(csr_rdata_int[CSR_MEIX_BIT] == mip.irq_external);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,385,assert(csr_rdata_int[CSR_MFIX_BIT_HIGH:CSR_MFIX_BIT_LOW] == mip.irq_fast);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,390,assert(csr_rdata_int == 32'b11111111000000001111111100000000);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,395,assert(csr_rdata_int == pmp_addr_rdata[15]);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,402,assert(mhpmcounter_idx == 5'b00011);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,403,assert(mhpmevent[mhpmcounter_idx] == 32'h00001111);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,404,assert(csr_rdata_int == dcsr_q);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,405,assert(dcsr_q == 32'b00000000000000001010011100011111);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,406,assert(csr_rdata_int == 32'b00000000000000001010011100011111);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,407,assert(illegal_csr == 1'b0);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,418,assert(csr_rdata_int == mhpmevent[mhpmcounter_idx]);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,428,assert(mhpmcounter_idx == 5'b11111);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/cs_registers/dut.sv,429,assert(mhpmevent[mhpmcounter_idx] == 32'h00000000);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/ParameterUnpackedLogicArray/top.sv,17,assert(a == 1);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/ParameterUnpackedLogicArray/top.sv,18,assert(b == 0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/ParameterUnpackedLogicArray/top.sv,19,assert(c == 0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/ParameterUnpackedLogicArray/top.sv,20,assert(d == 0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/array-copy/top.sv,13,assert(b[0][0] == 1'b0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/array-copy/top.sv,14,assert(b[0][1] == 1'b1);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/array-copy/top.sv,15,assert(b[1][0] == 1'b1);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/array-copy/top.sv,16,assert(b[1][1] == 1'b1);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/MemoryPort/top.sv,10,assert(b == 32'b00000000000000000000000000001001);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/MultirangeMemory/top.sv,9,assert(arr[1][0] == 1'b0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/MultirangeMemory/top.sv,10,assert(arr[1][1] == 1'b0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/MultirangeMemory/top.sv,11,assert(arr[1][2] == 1'b1);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/MultirangeMemory/top.sv,12,assert(arr[1][3] == 1'b0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/UnsizedConstantParameter/top.sv,6,assert(o == 32'hFFFF);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/UnsizedConstant/top.sv,4,assert(o == 32'hFFFF);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/ParameterPackedArray/top.sv,17,assert(a == 5);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/ParameterPackedArray/top.sv,18,assert(b == 14);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/ParameterPackedArray/top.sv,19,assert(c == 5);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/ParameterPackedArray/top.sv,20,assert(d == 6);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/SelectGivenBySelectOnParameterInFunction/top.sv,12,assert(o == 1);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,167,assert(1'b0 == csr_pmp_cfg_i[0].lock);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,168,assert(PMP_MODE_TOR == csr_pmp_cfg_i[0].mode);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,169,assert(1'b0 == csr_pmp_cfg_i[0].exec);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,170,assert(1'b0 == csr_pmp_cfg_i[0].write);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,171,assert(1'b0 == csr_pmp_cfg_i[0].read);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,172,assert(6'b001000 == csr_pmp_cfg_i[0]);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,173,assert(34'h000000000 == region_start_addr[0]);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,175,assert(1'b1 == csr_pmp_cfg_i[1].lock);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,176,assert(PMP_MODE_NA4 == csr_pmp_cfg_i[1].mode);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,177,assert(1'b1 == csr_pmp_cfg_i[1].exec);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,178,assert(1'b1 == csr_pmp_cfg_i[1].write);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,179,assert(1'b1 == csr_pmp_cfg_i[1].read);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,180,assert(6'b110111 == csr_pmp_cfg_i[1]);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,181,assert(csr_pmp_addr_i[1] == region_start_addr[1]);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,183,assert(csr_pmp_cfg_i[2].mode == PMP_MODE_NAPOT);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,184,assert(region_addr_mask[2][2] == 1'b0);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,185,assert(region_addr_mask[2][3] == 1'b1);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,186,assert(csr_pmp_cfg_i[3].mode == PMP_MODE_TOR);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,187,assert(region_addr_mask[3][2] == 1'b1);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,188,assert(region_addr_mask[3][3] == 1'b1);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,190,assert(region_match_eq[0][0] == 1'b1);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,191,assert(region_match_gt[0][0] == 1'b0);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,192,assert(region_match_lt[0][0] == 1'b0);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,194,assert(region_match_eq[0][1] == 1'b0);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,195,assert(region_match_gt[0][1] == 1'b0);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,196,assert(region_match_lt[0][1] == 1'b1);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,198,assert(region_match_eq[1][0] == 1'b0);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,199,assert(region_match_gt[1][0] == 1'b1);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,200,assert(region_match_lt[1][0] == 1'b0);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,202,assert(region_match_all[0][0] == 1'b0);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,203,assert(region_match_all[0][1] == region_match_eq[0][1]);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,204,assert(region_match_all[1][0] == 1'b0);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,205,assert(region_match_all[1][1] == region_match_eq[1][1]);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,207,assert(region_perm_check[0][0] == 1'b0);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,208,assert(region_perm_check[1][0] == 1'b0);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,209,assert(region_perm_check[1][1] == 1'b1);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,210,assert(region_perm_check[0][1] == 1'b1);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,212,assert(priv_mode_i[0] == PRIV_LVL_M);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,213,assert(priv_mode_i[1] == PRIV_LVL_H);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,215,assert(region_match_all[1][1] == 1'b1);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,217,assert(access_fault[0] == 1'b0);,1
dut.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/hier_path/dut.sv,218,assert(access_fault[1] == ~region_perm_check[1][1]);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/BitsCallOnStructMember/top.sv,16,assert(o == 16);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/ParameterUnpackedArray/top.sv,17,assert(a == 121);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/ParameterUnpackedArray/top.sv,18,assert(b == 110);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/ParameterUnpackedArray/top.sv,19,assert(c == 2);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/ParameterUnpackedArray/top.sv,20,assert(d == 20);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/UnionCustomTypeMultirange/top.sv,50,assert(t.my_array[0].a == 1'b1);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/UnionCustomTypeMultirange/top.sv,51,assert(t.my_array[1].a == 1'b0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/UnionCustomTypeMultirange/top.sv,52,assert(t.my_array[2].a == 1'b1);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/UnionCustomTypeMultirange/top.sv,53,assert(t.my_array[0].b == 1'b1);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/UnionCustomTypeMultirange/top.sv,54,assert(t.my_array[1].c == 1'b0);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/UnionCustomTypeMultirange/top.sv,56,assert(u.my_array[0] == 12'b111000101010);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/UnionCustomTypeMultirange/top.sv,57,assert(u.my_array[1] == 12'b101010111000);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/LogicPackedArray/top.sv,17,assert(a == 5);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/LogicPackedArray/top.sv,18,assert(b == 14);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/LogicPackedArray/top.sv,19,assert(c == 5);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/LogicPackedArray/top.sv,20,assert(d == 6);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/assignment-pattern/top.sv,29,assert(i == 32'b10000000100000001000000100000000);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/assignment-pattern/top.sv,30,assert(j == 32'b01111111111111111111111111111111);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/assignment-pattern/top.sv,31,assert(k == 32'b00000000000000000000000000000001);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/assignment-pattern/top.sv,33,assert(l == 64'b0000000000000000000000000000000100000000000000000000000010101010);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/assignment-pattern/top.sv,34,assert(m == 192'h000900120021);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/assignment-pattern/top.sv,36,assert(n == 3'b110);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/EnumParameterInNestedModules/top.sv,30,assert(o == 31);,1
top.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/synlig-main/tests/simple_tests/UnsizedConstantParameterInInstance/top.sv,14,assert(o == 32'hFFFFFFFF);,1
sub.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/hardware-trunk/hdl/ip-library/mapper_mover/signalflip-sim/src/sub.sv,52,cover property (@(posedge clk) count_c==3);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/fpga_glitcher-master/picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/fpga_glitcher-master/picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/fpga_glitcher-master/picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/fpga_glitcher-master/picorv32.v,2062,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/fpga_glitcher-master/picorv32.v,2080,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/fpga_glitcher-master/picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/fpga_glitcher-master/picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/fpga_glitcher-master/picorv32.v,2085,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/fpga_glitcher-master/picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/fpga_glitcher-master/picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/fpga_glitcher-master/picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/fpga_glitcher-master/picorv32.v,2091,assert(!mem_valid || mem_ready);,1
timer.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/formal_timer-main/timer.v,31,assume(cycles > 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/picorv32_MXO2-master/picorv32/impl1/source/picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/picorv32_MXO2-master/picorv32/impl1/source/picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/picorv32_MXO2-master/picorv32/impl1/source/picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/picorv32_MXO2-master/picorv32/impl1/source/picorv32.v,2128,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/picorv32_MXO2-master/picorv32/impl1/source/picorv32.v,2146,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/picorv32_MXO2-master/picorv32/impl1/source/picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/picorv32_MXO2-master/picorv32/impl1/source/picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/picorv32_MXO2-master/picorv32/impl1/source/picorv32.v,2151,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/picorv32_MXO2-master/picorv32/impl1/source/picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/picorv32_MXO2-master/picorv32/impl1/source/picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/picorv32_MXO2-master/picorv32/impl1/source/picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/picorv32_MXO2-master/picorv32/impl1/source/picorv32.v,2157,assert(!mem_valid || mem_ready);,1
compute.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/part3_intro-main/MARLANN/compute.v,190,restrict property (reset);,1
compute.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/part3_intro-main/MARLANN/compute.v,199,assert(mem_rd0_en+ mem_rd1_en+ |mem_wr_en <= 1);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_EL2_SoC-main/verilog/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_EL2_SoC-main/verilog/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_EL2_SoC-main/verilog/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_EL2_SoC-main/verilog/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_EL2_SoC-main/verilog/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_EL2_SoC-main/verilog/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_EL2_SoC-main/verilog/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_EL2_SoC-main/verilog/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_EL2_SoC-main/verilog/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_EL2_SoC-main/verilog/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_EL2_SoC-main/verilog/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_EL2_SoC-main/verilog/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/RiscV-softcore-main/source/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/RiscV-softcore-main/source/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/RiscV-softcore-main/source/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/RiscV-softcore-main/source/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/RiscV-softcore-main/source/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/RiscV-softcore-main/source/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/RiscV-softcore-main/source/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/RiscV-softcore-main/source/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/RiscV-softcore-main/source/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/RiscV-softcore-main/source/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/RiscV-softcore-main/source/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/RiscV-softcore-main/source/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Basic-Experiment-of-Microelectronics-master/Integrated circuit automatic design method/DA_VLSI_PD/verilog/picorv32.v,2108,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Basic-Experiment-of-Microelectronics-master/Integrated circuit automatic design method/DA_VLSI_PD/verilog/picorv32.v,2111,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Basic-Experiment-of-Microelectronics-master/Integrated circuit automatic design method/DA_VLSI_PD/verilog/picorv32.v,2121,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Basic-Experiment-of-Microelectronics-master/Integrated circuit automatic design method/DA_VLSI_PD/verilog/picorv32.v,2133,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Basic-Experiment-of-Microelectronics-master/Integrated circuit automatic design method/DA_VLSI_PD/verilog/picorv32.v,2151,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Basic-Experiment-of-Microelectronics-master/Integrated circuit automatic design method/DA_VLSI_PD/verilog/picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Basic-Experiment-of-Microelectronics-master/Integrated circuit automatic design method/DA_VLSI_PD/verilog/picorv32.v,2153,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Basic-Experiment-of-Microelectronics-master/Integrated circuit automatic design method/DA_VLSI_PD/verilog/picorv32.v,2156,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Basic-Experiment-of-Microelectronics-master/Integrated circuit automatic design method/DA_VLSI_PD/verilog/picorv32.v,2157,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Basic-Experiment-of-Microelectronics-master/Integrated circuit automatic design method/DA_VLSI_PD/verilog/picorv32.v,2158,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Basic-Experiment-of-Microelectronics-master/Integrated circuit automatic design method/DA_VLSI_PD/verilog/picorv32.v,2159,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Basic-Experiment-of-Microelectronics-master/Integrated circuit automatic design method/DA_VLSI_PD/verilog/picorv32.v,2162,assert(!mem_valid || mem_ready);,1
regfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MipsCPU-main/test/component_testbenches/regfile_tb.v,31,assert(read_data1==0);,1
regfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MipsCPU-main/test/component_testbenches/regfile_tb.v,32,assert(read_data2==0);,1
regfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MipsCPU-main/test/component_testbenches/regfile_tb.v,47,assert(read_data1==3);,1
regfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MipsCPU-main/test/component_testbenches/regfile_tb.v,48,assert(read_data2==0);,1
regfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MipsCPU-main/test/component_testbenches/regfile_tb.v,62,assert(read_data1==3);,1
regfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MipsCPU-main/test/component_testbenches/regfile_tb.v,72,assert(read_data2==10);,1
regfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MipsCPU-main/test/component_testbenches/regfile_tb.v,84,assert(read_data2==10);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/ym2610-pcb-master/rtl/picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/ym2610-pcb-master/rtl/picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/ym2610-pcb-master/rtl/picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/ym2610-pcb-master/rtl/picorv32.v,2064,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/ym2610-pcb-master/rtl/picorv32.v,2082,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/ym2610-pcb-master/rtl/picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/ym2610-pcb-master/rtl/picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/ym2610-pcb-master/rtl/picorv32.v,2087,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/ym2610-pcb-master/rtl/picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/ym2610-pcb-master/rtl/picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/ym2610-pcb-master/rtl/picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/ym2610-pcb-master/rtl/picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/AutoSoC-master/RTL/picorv32/picorv32.v,2041,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/AutoSoC-master/RTL/picorv32/picorv32.v,2044,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/AutoSoC-master/RTL/picorv32/picorv32.v,2054,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/AutoSoC-master/RTL/picorv32/picorv32.v,2066,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/AutoSoC-master/RTL/picorv32/picorv32.v,2084,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/AutoSoC-master/RTL/picorv32/picorv32.v,2085,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/AutoSoC-master/RTL/picorv32/picorv32.v,2086,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/AutoSoC-master/RTL/picorv32/picorv32.v,2089,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/AutoSoC-master/RTL/picorv32/picorv32.v,2090,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/AutoSoC-master/RTL/picorv32/picorv32.v,2091,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/AutoSoC-master/RTL/picorv32/picorv32.v,2092,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/AutoSoC-master/RTL/picorv32/picorv32.v,2095,assert(!mem_valid || mem_ready);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,148,assume(i_uart_rx == f_tx_uart);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,170,assert(o_data == f_txdata);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,176,assert(f_tx_busy);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,190,assert(f_tx_counter < 3);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,194,assert(CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,197,assert(2*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,198,assert(o_data[7] == f_txdata[0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,201,assert(3*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,202,assert(o_data[7:6] == f_txdata[1:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,205,assert(4*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,206,assert(o_data[7:5] == f_txdata[2:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,209,assert(5*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,210,assert(o_data[7:4] == f_txdata[3:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,213,assert(6*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,214,assert(o_data[7:3] == f_txdata[4:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,217,assert(7*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,218,assert(o_data[7:2] == f_txdata[5:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,221,assert(8*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,222,assert(o_data[7:1] == f_txdata[6:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,225,assert(9*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,226,assert(o_data[7:0] == f_txdata[7:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,232,assert(state <= STOP_BIT);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,234,assert(zero_baud_counter);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/rxuart.v,243,assert(!o_wr);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,235,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,236,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,237,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,238,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,239,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,263,assert(counter < CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,267,assert(o_busy);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,271,assert(o_busy);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,297,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,298,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,299,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,300,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,301,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,302,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,303,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,304,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,305,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-09-uartrx/f_txuart.v,311,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
helloworld.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-05-hello/helloworld.v,167,assert(tx_stb);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-05-hello/txuart.v,231,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-05-hello/txuart.v,232,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-05-hello/txuart.v,233,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-05-hello/txuart.v,234,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-05-hello/txuart.v,235,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-05-hello/txuart.v,259,assert(counter < CLOCKS_PER_BAUD);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/ex-05-hello/txuart.v,263,assert(o_busy);,1
echotest.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/uart/echotest/echotest.v,401,restrict(i_clk == !f_last_clk);,1
echotest.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/uart/echotest/echotest.v,424,assert(baud_counter == 0);,1
echotest.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/uart/echotest/echotest.v,443,assert(f_baud_count < CLOCKS_PER_BAUD);,1
echotest.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/uart/echotest/echotest.v,447,assert(o_busy);,1
echotest.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/uart/echotest/echotest.v,468,assert(f_bitcount <= 4'ha);,1
echotest.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/uart/echotest/echotest.v,479,assert(!f_txbits[subcount]);,1
echotest.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/uart/echotest/echotest.v,491,assert(f_txbits[8:1] == f_request_tx_data);,1
echotest.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/iverilog-examples-master/uart/echotest/echotest.v,492,assert( f_txbits[9]);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/caravel_MorphleLogic-main/verilog/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/caravel_MorphleLogic-main/verilog/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/caravel_MorphleLogic-main/verilog/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/caravel_MorphleLogic-main/verilog/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/caravel_MorphleLogic-main/verilog/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/caravel_MorphleLogic-main/verilog/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/caravel_MorphleLogic-main/verilog/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/caravel_MorphleLogic-main/verilog/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/caravel_MorphleLogic-main/verilog/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/caravel_MorphleLogic-main/verilog/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/caravel_MorphleLogic-main/verilog/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/caravel_MorphleLogic-main/verilog/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/picorv32.v,2128,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/picorv32.v,2146,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/picorv32.v,2151,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/bazel_yosys-main/hdl/cpu/picorv32/picorv32.v,2157,assert(!mem_valid || mem_ready);,1
memory_bus_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_bus_tb_simple.v,39,assert(rdData==0);,1
memory_bus_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_bus_tb_simple.v,59,assert(rdData==32'hffff);,1
memory_bus_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_bus_tb_simple.v,80,assert(rdData==32'h0000ffff);,1
memory_bus_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_bus_tb_simple.v,101,assert(rdData==32'h000000ab);,1
memory_bus_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_bus_tb_simple.v,112,assert(rdData==32'h000000cd);,1
memory_bus_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_bus_tb_simple.v,123,assert(rdData==32'h00000012);,1
memory_bus_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_bus_tb_simple.v,134,assert(rdData==32'h000000ff);,1
memory_bus_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_bus_tb_simple.v,145,assert(rdData==32'h00000012);,1
memory_bus_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_bus_tb_simple.v,156,assert(rdData==32'h000000cd);,1
memory_bus_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_bus_tb_simple.v,167,assert(rdData==32'h000000ab);,1
register_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/register_tb_simple.v,25,assert(rdDataA==0);,1
register_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/register_tb_simple.v,26,assert(rdDataB==0);,1
register_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/register_tb_simple.v,39,assert(rdDataA==0);,1
register_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/register_tb_simple.v,40,assert(rdDataB==0);,1
register_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/register_tb_simple.v,53,assert(rdDataA==0);,1
register_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/register_tb_simple.v,54,assert(rdDataB==0);,1
register_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/register_tb_simple.v,66,assert(rdDataA == 45);,1
register_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/register_tb_simple.v,67,assert(rdDataB == 45);,1
register_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/register_tb_simple.v,79,assert(rdDataA == 45);,1
register_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/register_tb_simple.v,80,assert(rdDataB == 35);,1
register_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/register_tb_simple.v,92,assert(rdDataA == 0);,1
register_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/register_tb_simple.v,93,assert(rdDataB == 35);,1
memory_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_tb.v,39,assert(rdData==0);,1
memory_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_tb.v,59,assert(rdData==32'hffff);,1
memory_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_tb.v,80,assert(rdData==32'h0000ffff);,1
memory_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_tb.v,101,assert(rdData==32'h000000ab);,1
memory_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_tb.v,112,assert(rdData==32'h000000cd);,1
memory_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_tb.v,123,assert(rdData==32'h00000012);,1
memory_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_tb.v,134,assert(rdData==32'h000000ff);,1
memory_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_tb.v,145,assert(rdData==32'h00000012);,1
memory_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_tb.v,156,assert(rdData==32'h000000cd);,1
memory_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/MIPS32_CPU-main/test/modules/memory_tb.v,167,assert(rdData==32'h000000ab);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/OK-iCE40Pro-main/ok-rv32-soc-src/picorv32.v,2098,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/OK-iCE40Pro-main/ok-rv32-soc-src/picorv32.v,2101,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/OK-iCE40Pro-main/ok-rv32-soc-src/picorv32.v,2111,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/OK-iCE40Pro-main/ok-rv32-soc-src/picorv32.v,2123,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/OK-iCE40Pro-main/ok-rv32-soc-src/picorv32.v,2141,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/OK-iCE40Pro-main/ok-rv32-soc-src/picorv32.v,2142,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/OK-iCE40Pro-main/ok-rv32-soc-src/picorv32.v,2143,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/OK-iCE40Pro-main/ok-rv32-soc-src/picorv32.v,2146,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/OK-iCE40Pro-main/ok-rv32-soc-src/picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/OK-iCE40Pro-main/ok-rv32-soc-src/picorv32.v,2148,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/OK-iCE40Pro-main/ok-rv32-soc-src/picorv32.v,2149,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/1/OK-iCE40Pro-main/ok-rv32-soc-src/picorv32.v,2152,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdopamp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdopamp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdopamp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdopamp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdopamp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdopamp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdopamp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdopamp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdopamp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdopamp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdopamp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdopamp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/raw_designs/yosys_designs/simple/generate.v,196,assert property (out1 == 4);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/raw_designs/yosys_designs/simple/generate.v,197,assert property (out2 == 2);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/raw_designs/yosys_designs/simple/generate.v,198,assert property (out3 == 7);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/raw_designs/yosys_designs/simple/generate.v,199,assert property (cond.sub_out1 == 4);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/raw_designs/yosys_designs/simple/generate.v,200,assert property (cond.sub_out2 == 2);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/raw_designs/yosys_designs/simple/generate.v,201,assert property (cond.sub_out3 == 7);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/raw_designs/opencores/communication_controller/qspiflash.v,2586,assert(f_nbits != 0);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/raw_designs/opencores/communication_controller/qspiflash.v,2609,assert(f_nsent + spi_len + 6'h4 == f_nbits);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/raw_designs/opencores/communication_controller/qspiflash.v,2611,assert(f_nsent + spi_len + 6'h1 == f_nbits);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/raw_designs/opencores/communication_controller/qspiflash.v,2627,assert(!o_cs_n);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/raw_designs/opencores/communication_controller/qspiflash.v,2643,assert(o_sck);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/raw_designs/opencores/communication_controller/qspiflash.v,2668,assert(!o_cs_n);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/raw_designs/opencores/communication_controller/qspiflash.v,2684,assert(f_nsent == f_nbits);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/designs_width/yosys_designs/simple/generate.v,196,assert property (out1 == 4);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/designs_width/yosys_designs/simple/generate.v,197,assert property (out2 == 2);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/designs_width/yosys_designs/simple/generate.v,198,assert property (out3 == 7);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/designs_width/yosys_designs/simple/generate.v,199,assert property (cond.sub_out1 == 4);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/designs_width/yosys_designs/simple/generate.v,200,assert property (cond.sub_out2 == 2);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/designs_width/yosys_designs/simple/generate.v,201,assert property (cond.sub_out3 == 7);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/designs_width/opencores/communication_controller/qspiflash.v,2586,assert(f_nbits != 0);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/designs_width/opencores/communication_controller/qspiflash.v,2609,assert(f_nsent + spi_len + 6'h4 == f_nbits);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/designs_width/opencores/communication_controller/qspiflash.v,2611,assert(f_nsent + spi_len + 6'h1 == f_nbits);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/designs_width/opencores/communication_controller/qspiflash.v,2627,assert(!o_cs_n);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/designs_width/opencores/communication_controller/qspiflash.v,2643,assert(o_sck);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/designs_width/opencores/communication_controller/qspiflash.v,2668,assert(!o_cs_n);,1
qspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/raw_data-main/designs_width/opencores/communication_controller/qspiflash.v,2684,assert(f_nsent == f_nbits);,1
signextend_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/signextend/signextend_tb.v,18,assert(extended_imm==32'hffffffff);,1
signextend_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/signextend/signextend_tb.v,19,assert(extended_data==32'hfffffff0);,1
signextend_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/signextend/signextend_tb.v,25,assert(extended_imm==32'hff);,1
signextend_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/signextend/signextend_tb.v,26,assert(extended_data==32'hf);,1
signextend_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/signextend/signextend_tb.v,32,assert(extended_imm==32'hffffc84d);,1
signextend_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/signextend/signextend_tb.v,33,assert(extended_data==32'hfffffff0);,1
signextend_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/signextend/signextend_tb.v,39,assert(extended_imm==32'h7aec);,1
signextend_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/signextend/signextend_tb.v,40,assert(extended_data==32'h29c7);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,29,assert(alu_result == 32'h865F7D8B);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,30,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,37,assert(alu_result == 32'h08774853);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,38,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,45,assert(alu_result == 32'd0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,46,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,53,assert(alu_result == 32'd0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,54,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,61,assert(alu_result == 32'h8660028C);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,62,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,69,assert(alu_result == 32'hFFFFFFFF);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,70,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,77,assert(alu_result == 32'hFFFF7AFF);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,78,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,85,assert(alu_result == 32'h799F7873);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,86,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,93,assert(alu_result == 32'd1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,94,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,101,assert(alu_result == 32'd1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,102,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,109,assert(alu_result == 32'd0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,110,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,117,assert(alu_result == 32'd0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,118,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,125,assert(alu_result == 32'd1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,126,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,133,assert(alu_result == 32'd1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,134,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,141,assert(alu_result == 32'd1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,142,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,149,assert(alu_result == 32'd0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,150,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,157,assert(alu_result == 32'd0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,158,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,165,assert(alu_result == 32'h4D0785C0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,166,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,173,assert(alu_result == 32'd1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,174,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,181,assert(alu_result == 32'h051341E1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,182,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,189,assert(alu_result == 32'hFFFFFFFF);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,190,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,197,assert(alu_result == 32'hFD1341E1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,198,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,206,assert(alu_result == 32'hA276332A); // addition performed assert(branch_cond_true == 1'b0); // not true // testing branch: A = B for BEQ instruction #case2 A = 32'h1B4F2916;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,215,assert(alu_result == 32'h369E522C); // addition performed assert(branch_cond_true == 1'b1); // true // testing branch: A != B for BNE instruction #case1 A = 32'h3A247901;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,224,assert(alu_result == 32'hA276332A); // addition performed assert(branch_cond_true == 1'b1); // true // testing branch: A != B for BNE instruction #case2 A = 32'h1B4F2916;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,233,assert(alu_result == 32'h369E522C); // addition performed assert(branch_cond_true == 1'b0); // not true // testing branch: A < 0 for BLTZ and BLTZAL instruction #case1 A = 32'hC348E612;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,242,assert(alu_result == 32'hD57D3C8A); // addition performed assert(branch_cond_true == 1'b1); // true // testing branch: A < 0 for BLTZ and BLTZAL instruction #case2 A = 32'h4348E612;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,251,assert(alu_result == 32'h557D3C8A); // addition performed assert(branch_cond_true == 1'b0); // not true // testing branch: A < 0 for BLTZ and BLTZAL instruction #case3 A = 32'd0;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,260,assert(alu_result == 32'h12345678); // addition performed assert(branch_cond_true == 1'b0); // not true // testing branch: A > 0 for BGTZ instruction #case1 A = 32'hC348E612;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,269,assert(alu_result == 32'hD57D3C8A); // addition performed assert(branch_cond_true == 1'b0); // not true // testing branch: A > 0 for BGTZ instruction #case2 A = 32'h4348E612;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,278,assert(alu_result == 32'h557D3C8A); // addition performed assert(branch_cond_true == 1'b1); // true // testing branch: A > 0 for BGTZ instruction #case3 A = 32'd0;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,287,assert(alu_result == 32'h12345678); // addition performed assert(branch_cond_true == 1'b0); // not true // testing branch: A <= 0 for BLEZ instruction #case1 A = 32'hC348E612;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,296,assert(alu_result == 32'hD57D3C8A); // addition performed assert(branch_cond_true == 1'b1); // true // testing branch: A <= 0 for BLEZ instruction #case2 A = 32'h4348E612;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,305,assert(alu_result == 32'h557D3C8A); // addition performed assert(branch_cond_true == 1'b0); // not true // testing branch: A <= 0 for BLEZ instruction #case3 A = 32'd0;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,314,assert(alu_result == 32'h12345678); // addition performed assert(branch_cond_true == 1'b1); // true // testing branch: A >= 0 for BGEZ and BGEZAL instruction #case1 A = 32'hC348E612;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,323,assert(alu_result == 32'hD57D3C8A); // addition performed assert(branch_cond_true == 1'b0); // not true // testing branch: A >= 0 for BGEZ and BGEZAL instruction #case2 A = 32'h4348E612;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,332,assert(alu_result == 32'h557D3C8A); // addition performed assert(branch_cond_true == 1'b1); // true // testing branch: A >= 0 for BGEZ and BGEZAL instruction #case3 A = 32'd0;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,341,assert(alu_result == 32'h12345678); // addition performed assert(branch_cond_true == 1'b1); // true // testing lui A = 32'd0;,5
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,350,assert(alu_result == 32'h14680000);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,351,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,358,assert(alu_result == 32'h8DC7FC8A);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,359,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,360,assert(LO_output == 32'h12345678);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,367,assert(alu_result == 32'h8DC7FC8A);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,368,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,369,assert(HI_output == 32'h12345678);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,376,assert(alu_result == 32'hF254C444);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,377,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,378,assert(LO_output == 32'hD9FF9643);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,379,assert(HI_output == 32'hCD2A258D);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,386,assert(alu_result == 32'hBC63CCF8);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,387,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,388,assert(LO_output == 32'h01E135EC);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,389,assert(HI_output == 32'h20DD155E);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,396,assert(alu_result == 32'hF254C444);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,397,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,398,assert(LO_output == 32'hD9FF9643);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,399,assert(HI_output == 32'h389CEE8E);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,406,assert(alu_result == 32'hBC63CCF8);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,407,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,408,assert(LO_output == 32'h01E135EC);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,409,assert(HI_output == 32'h20DD155E);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,416,assert(alu_result == 32'h8637DD9E);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,417,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,418,assert(LO_output == 32'hFFFFFFD1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,419,assert(HI_output == 32'hFF30BFDA);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,426,assert(alu_result == 32'h8637DD9E);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,427,assert(branch_cond_true == 1'b0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,428,assert(LO_output == 32'h00000032);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/alu/ALU_tb.v,429,assert(HI_output == 32'h0018CC88);,1
mips_cpu_lwlr_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/lwl-lwr/mips_cpu_lwlr_tb.v,17,assert (reg_write_data == 32'haa001122);,1
mips_cpu_lwlr_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/lwl-lwr/mips_cpu_lwlr_tb.v,25,assert (reg_write_data == 32'h2233ccdd);,1
pcnext_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/pc/pcnext_tb.v,25,assert(pcnext==pc+4);,1
pcnext_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/pc/pcnext_tb.v,32,assert(pcnext==pc+4+extended_imm<<2);,1
pcnext_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/pc/pcnext_tb.v,33,assert(link_pc==pc+8);,1
pcnext_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/pc/pcnext_tb.v,39,assert(pcnext==pc+4);,1
pcnext_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/pc/pcnext_tb.v,40,assert(link_pc==pc+8);,1
pcnext_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-gitignore/dev/pc/pcnext_tb.v,49,assert(pcnext==reg_data_a);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3486,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3489,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3491,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3494,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3496,assert property(when_anyunavail_is_high_anyrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3499,assert property(when_anyunavail_is_high_anyrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3501,assert property(when_anyunavail_is_high_anyhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3504,assert property(when_anyunavail_is_high_anyhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3506,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3509,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3511,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3514,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dtm_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v,479,assert property(jtag2_read_not_update_idr);,1
tdt_dtm_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v,482,assert property(jtag2_read_not_update_idr);,1
tdt_dtm_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v,484,assert property(jtag2_write_not_capture_idr);,1
tdt_dtm_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v,487,assert property(jtag2_write_not_capture_idr);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,219,assert property(update_dr_in_dmi_running_cannot_change_dmi_address);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,222,assert property(update_dr_in_dmi_running_cannot_change_dmi_address);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,224,assert property(update_dr_in_dmi_running_cannot_change_dmi_op);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,227,assert property(update_dr_in_dmi_running_cannot_change_dmi_op);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,229,assert property(update_dr_in_dmi_running_cannot_change_dmi_data);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,232,assert property(update_dr_in_dmi_running_cannot_change_dmi_data);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,234,assert property(update_dr_in_dmi_running_cannot_start_a_new_operation);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,237,assert property(update_dr_in_dmi_running_cannot_start_a_new_operation);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,239,assert property(set_op_when_capture_dr_in_dmi_running);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,242,assert property(set_op_when_capture_dr_in_dmi_running);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_pico-main/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_pico-main/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_pico-main/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_pico-main/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_pico-main/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_pico-main/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_pico-main/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_pico-main/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_pico-main/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_pico-main/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_pico-main/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_pico-main/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_dcp_tapeout-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_dcp_tapeout-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_dcp_tapeout-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_dcp_tapeout-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_dcp_tapeout-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_dcp_tapeout-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_dcp_tapeout-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_dcp_tapeout-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_dcp_tapeout-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_dcp_tapeout-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_dcp_tapeout-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_dcp_tapeout-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
pc_address_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/pc_address_selector_tb.v,16,assert(tgt_addr_0 == pc_plus4 + 4);,1
pc_address_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/pc_address_selector_tb.v,27,assert(tgt_addr_0 == branch_addr);,1
pc_address_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/pc_address_selector_tb.v,38,assert(tgt_addr_0 == jump_addr);,1
pc_address_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/pc_address_selector_tb.v,49,assert(tgt_addr_0 == read_data_a);,1
pc_address_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/pc_address_selector_tb.v,61,assert(tgt_addr_0 == pc_plus4 + 4);,1
pc_address_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/pc_address_selector_tb.v,72,assert(tgt_addr_0 == pc_plus4 + 4);,1
pc_address_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/pc_address_selector_tb.v,83,assert(tgt_addr_0 == pc_plus4 + 4);,1
pc_address_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/pc_address_selector_tb.v,94,assert(tgt_addr_0 == pc_plus4 + 4);,1
data_register_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/data_register_tb.v,23,assert (dr_readdata == 0);,1
destination_reg_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/destination_reg_selector_tb.v,13,assert (write_reg_rd == read_reg_b);,1
destination_reg_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/destination_reg_selector_tb.v,18,assert (write_reg_rd == rtype_rd);,1
destination_reg_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/destination_reg_selector_tb.v,23,assert (write_reg_rd == 5'd31);,1
pc_adder_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/pc_adder_tb.v,8,assert(pc_plus4 == 4);,1
pc_adder_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/pc_adder_tb.v,13,assert(pc_plus4 == 8);,1
pc_adder_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/pc_adder_tb.v,18,assert(pc_plus4 == 12);,1
instr_register_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/instr_register_tb.v,23,assert (ir_readdata == 0);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,19,assert(reg_write_data == 32'h876543F1);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,27,assert(reg_write_data == 32'hFFFFFFF1);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,32,assert(reg_write_data == 32'h00000043);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,37,assert(reg_write_data == 32'h00000065);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,42,assert(reg_write_data == 32'hFFFFFF87);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,49,assert(reg_write_data == 32'h000000F1);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,54,assert(reg_write_data == 32'h00000043);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,59,assert(reg_write_data == 32'h00000065);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,64,assert(reg_write_data == 32'h00000087);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,72,assert(reg_write_data == 32'h000043F1);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,77,assert(reg_write_data == 32'hFFFF8765);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,84,assert(reg_write_data == 32'h000043F1);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,89,assert(reg_write_data == 32'h00008765);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,96,assert(reg_write_data == 32'hBFC00010);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,104,assert(reg_write_data == 32'h10001000);,1
reg_writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/reg_writedata_selector_tb.v,110,assert(reg_write_data == 32'h00010001);,1
jump_addressor_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/jump_addressor_tb.v,11,assert(j_addr == 32'b00011100110000010001110000000100);,1
jump_addressor_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/jump_addressor_tb.v,17,assert(j_addr == 32'b10000000110000000000000000000000);,1
jump_addressor_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/jump_addressor_tb.v,23,assert(j_addr == 32'b00000000110000000011000011000000);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,14,assert(out == 1);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,19,assert(out == 0);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,25,assert(out == 1);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,30,assert(out == 0);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,36,assert(out == 1);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,41,assert(out == 0);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,46,assert(out == 0);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,52,assert(out == 1);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,57,assert(out == 1);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,62,assert(out == 0);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,68,assert(out == 1);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,73,assert(out == 1);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,78,assert(out == 0);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,83,assert(out == 1);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,88,assert(out == 1);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,93,assert(out == 0);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,99,assert(out == 0);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,104,assert(out == 0);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,109,assert(out == 1);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,114,assert(out == 0);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,119,assert(out == 0);,1
branch_cond_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/branch_cond_tb.v,124,assert(out == 1);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,32,assert(alu_ctrl_in == 2);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,37,assert(alu_ctrl_in == 3);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,42,assert(alu_ctrl_in == 4);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,47,assert(alu_ctrl_in == 5);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,52,assert(alu_ctrl_in == 6);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,57,assert(alu_ctrl_in == 7);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,62,assert(alu_ctrl_in == 8);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,68,assert(alu_ctrl_in == 9);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,73,assert(alu_ctrl_in == 10);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,78,assert(alu_ctrl_in == 11);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,83,assert(alu_ctrl_in == 12);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,88,assert(alu_ctrl_in == 13);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,93,assert(alu_ctrl_in == 14);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,98,assert(alu_ctrl_in == 15);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,103,assert(alu_ctrl_in == 16);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,108,assert(alu_ctrl_in == 17);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,113,assert(alu_ctrl_in == 18);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,121,assert(alu_ctrl_in == 19);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,126,assert(alu_ctrl_in == 20);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,131,assert(alu_ctrl_in == 21);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,136,assert(alu_ctrl_in == 22);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,141,assert(alu_ctrl_in == 23);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,146,assert(alu_ctrl_in == 24);,1
alu_ctrl_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/alu_ctrl_tb.v,151,assert(alu_ctrl_in == 25);,1
immdt_extender_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/immdt_extender_tb.v,10,assert(sign_extd == 32'h00000001);,1
immdt_extender_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/immdt_extender_tb.v,11,assert(zero_extd == 32'h00000001);,1
immdt_extender_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/immdt_extender_tb.v,16,assert(sign_extd == 32'hffff8001);,1
immdt_extender_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/immdt_extender_tb.v,17,assert(zero_extd == 32'h00008001);,1
mux32_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/mux32_tb.v,11,assert(out == 32'd4);,1
mux32_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/mux32_tb.v,18,assert(out == 32'd10);,1
mux32_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/mux32_tb.v,25,assert(out == 32'd17878710);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,34,assert (read == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,35,assert (byteenable == 4'b1111);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,42,assert (read == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,43,assert (write == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,44,assert (byteenable == 4'b1111);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,45,assert (reg_write_enable == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,53,assert (read == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,54,assert (write == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,55,assert (byteenable == 4'b0001);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,56,assert (write_data_sel == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,57,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,58,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,62,assert (read == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,63,assert (write == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,64,assert (byteenable == 4'b0010);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,65,assert (write_data_sel == 2);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,66,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,67,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,71,assert (read == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,72,assert (write == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,73,assert (byteenable == 4'b0100);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,74,assert (write_data_sel == 3);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,75,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,76,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,80,assert (read == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,81,assert (write == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,82,assert (byteenable == 4'b1000);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,83,assert (write_data_sel == 4);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,84,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,85,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,90,assert (read == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,91,assert (write == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,92,assert (byteenable == 4'b0011);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,93,assert (write_data_sel == 5);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,94,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,95,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,99,assert (read == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,100,assert (write == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,101,assert (byteenable == 4'b1100);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,102,assert (write_data_sel == 6);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,103,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,104,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,108,assert (read == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,109,assert (write == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,110,assert (byteenable == 4'b1111);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,111,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,112,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,116,assert (read == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,117,assert (write == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,118,assert (byteenable == 4'b1111);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,119,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,120,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,124,assert (read == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,125,assert (write == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,126,assert (byteenable == 4'b1111);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,127,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,128,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,132,assert (read == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,133,assert (write == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,134,assert (byteenable == 4'b1111);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,135,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,136,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,140,assert (read == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,141,assert (write == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,142,assert (byteenable == 4'b1111);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,143,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,144,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,148,assert (read == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,149,assert (write == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,150,assert (byteenable == 4'b1111);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,151,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,152,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,156,assert (read == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,157,assert (write == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,158,assert (byteenable == 4'b1111);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,159,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,160,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,164,assert (read == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,165,assert (write == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,166,assert (byteenable == 4'b1111);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,167,assert (alu_op == 2'b00);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,168,assert (alu_src == 1);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,172,assert (read == 0);,1
control_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/control_tb.v,173,assert (write == 0);,1
writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/writedata_selector_tb.v,12,assert (writedata == 32'h87654321);,1
writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/writedata_selector_tb.v,18,assert (writedata == 32'h00000021);,1
writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/writedata_selector_tb.v,24,assert (writedata == 32'h00002100);,1
writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/writedata_selector_tb.v,30,assert (writedata == 32'h00210000);,1
writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/writedata_selector_tb.v,36,assert (writedata == 32'h21000000);,1
writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/writedata_selector_tb.v,42,assert (writedata == 32'h00004321);,1
writedata_selector_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/MIPS_CPU-main/rtl/module_tests/writedata_selector_tb.v,48,assert (writedata == 32'h43210000);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Harris-Corner-Detection-on-hardware-main/C/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3486,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3489,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3491,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3494,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3496,assert property(when_anyunavail_is_high_anyrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3499,assert property(when_anyunavail_is_high_anyrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3501,assert property(when_anyunavail_is_high_anyhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3504,assert property(when_anyunavail_is_high_anyhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3506,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3509,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3511,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3514,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,219,assert property(update_dr_in_dmi_running_cannot_change_dmi_address);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,222,assert property(update_dr_in_dmi_running_cannot_change_dmi_address);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,224,assert property(update_dr_in_dmi_running_cannot_change_dmi_op);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,227,assert property(update_dr_in_dmi_running_cannot_change_dmi_op);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,229,assert property(update_dr_in_dmi_running_cannot_change_dmi_data);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,232,assert property(update_dr_in_dmi_running_cannot_change_dmi_data);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,234,assert property(update_dr_in_dmi_running_cannot_start_a_new_operation);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,237,assert property(update_dr_in_dmi_running_cannot_start_a_new_operation);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,239,assert property(set_op_when_capture_dr_in_dmi_running);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/openc906-main/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,242,assert property(set_op_when_capture_dr_in_dmi_running);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_peripheral_extender-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_peripheral_extender-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_peripheral_extender-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_peripheral_extender-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_peripheral_extender-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_peripheral_extender-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_peripheral_extender-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_peripheral_extender-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_peripheral_extender-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_peripheral_extender-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_peripheral_extender-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_peripheral_extender-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/symbiflow-examples-main/xc7/picosoc_demo/picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/symbiflow-examples-main/xc7/picosoc_demo/picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/symbiflow-examples-main/xc7/picosoc_demo/picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/symbiflow-examples-main/xc7/picosoc_demo/picorv32.v,2062,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/symbiflow-examples-main/xc7/picosoc_demo/picorv32.v,2080,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/symbiflow-examples-main/xc7/picosoc_demo/picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/symbiflow-examples-main/xc7/picosoc_demo/picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/symbiflow-examples-main/xc7/picosoc_demo/picorv32.v,2085,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/symbiflow-examples-main/xc7/picosoc_demo/picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/symbiflow-examples-main/xc7/picosoc_demo/picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/symbiflow-examples-main/xc7/picosoc_demo/picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/symbiflow-examples-main/xc7/picosoc_demo/picorv32.v,2091,assert(!mem_valid || mem_ready);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1391,assert property (p_power_down_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1398,assert property (p_power_down_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1404,assert property (p_power_down_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1413,assert property (p_power_up_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1419,assert property (p_power_up_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1426,assert property (p_power_up_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1438,assert property (p_power_down_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1445,assert property (p_power_down_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1451,assert property (p_power_down_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1460,assert property (p_power_up_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1466,assert property (p_power_up_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1473,assert property (p_power_up_smc);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Project_VCO-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Project_VCO-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Project_VCO-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Project_VCO-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Project_VCO-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Project_VCO-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Project_VCO-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Project_VCO-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Project_VCO-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Project_VCO-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Project_VCO-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Project_VCO-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ApproximateMultiplier_MPW3-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ApproximateMultiplier_MPW3-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ApproximateMultiplier_MPW3-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ApproximateMultiplier_MPW3-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ApproximateMultiplier_MPW3-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ApproximateMultiplier_MPW3-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ApproximateMultiplier_MPW3-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ApproximateMultiplier_MPW3-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ApproximateMultiplier_MPW3-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ApproximateMultiplier_MPW3-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ApproximateMultiplier_MPW3-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ApproximateMultiplier_MPW3-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
register_rw.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/wb_openram_wrapper-main/src/register_rw.v,45,cover(data_out && !rst);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Bi_DIR_AMP_5G-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Bi_DIR_AMP_5G-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Bi_DIR_AMP_5G-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Bi_DIR_AMP_5G-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Bi_DIR_AMP_5G-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Bi_DIR_AMP_5G-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Bi_DIR_AMP_5G-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Bi_DIR_AMP_5G-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Bi_DIR_AMP_5G-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Bi_DIR_AMP_5G-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Bi_DIR_AMP_5G-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Bi_DIR_AMP_5G-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,86,assume(clear_i == ~timeValid_f);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,91,assert(stb_o == 1'b0);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,92,assert(sel_o == 0);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,93,assert(we_o == 1'b0);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,94,assert(busy_o == 1'b0);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,95,assert(err_o == 1'b0);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,100,assert(stb_o == 0);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,101,assert(busy_o == 0);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,102,assert(we_o == 0);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,109,assert(stb_o == 0);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,110,assert(busy_o == 0);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,111,assert(we_o == 0);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,114,assert(err_o == 1'b1);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,123,assert(sel_o == 4'b0011);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,125,assert(sel_o == 4'b1100);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,127,assert(sel_o == 4'b1111);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,130,assert(sel_o == 4'b0001);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,132,assert(sel_o == 4'b0010);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,134,assert(sel_o == 4'b0100);,1
rv32im_memory.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory.v,136,assert(sel_o == 4'b1000);,1
rv32im_alu.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_alu.v,127,assume(clear_i == ~timeValid_f);,1
rv32im_alu.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_alu.v,140,assert(equal_o == 0);,1
rv32im_alu.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_alu.v,141,assert(less_o == 0);,1
rv32im_alu.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_alu.v,142,assert(less_signed_o == 0);,1
rv32im copy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im copy.v,776,assume(master_dat_i == 0); // no need for other kinds of testing I think // for now we're ignoring interrupt testing always @(*) assume(interrupt_vector == 0);,5
rv32im copy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im copy.v,785,assume(reset_i == 0);,1
rv32im copy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im copy.v,787,assume(reset_i == 1);,1
rv32im copy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im copy.v,792,assume(vtable_pc_write == 0);,1
rv32im copy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im copy.v,793,assume(jal_jump == 0);,1
rv32im copy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im copy.v,794,assume(jalr_jump == 0);,1
rv32im_muldiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_muldiv.v,305,assume(clear_i);,1
rv32im_muldiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_muldiv.v,310,assert(busy_o == 0);,1
rv32im_muldiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_muldiv.v,311,assert(output_ready == 0);,1
rv32im_muldiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_muldiv.v,312,assert(op_steps == 0);,1
rv32im_muldiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_muldiv.v,313,assert(div_busy == 0);,1
rv32im_muldiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_muldiv.v,314,assert(div_valid == 0);,1
rv32im_muldiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_muldiv.v,324,assert(busy_o == 0);,1
rv32im_decode.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_decode.v,325,assume(clear_i == ~timeValid_f);,1
rv32im_decode.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_decode.v,331,assert(immediate_valid_o == 1'b0);,1
rv32im_decode.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_decode.v,332,assert(jal_jump_o == 1'b0);,1
rv32im_decode.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_decode.v,333,assert(jalr_o == 1'b0);,1
rv32im_decode.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_decode.v,334,assert(branch_o == 1'b0);,1
rv32im_decode.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_decode.v,335,assert(branch_condition_o == 3'b0);,1
rv32im_decode.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_decode.v,336,assert(memory_write_o == 1'b0);,1
rv32im_decode.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_decode.v,337,assert(link_o == 1'b0);,1
rv32im_decode.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_decode.v,338,assert(mret_o == 1'b0);,1
rv32im.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im.v,776,assume(master_dat_i == 0); // no need for other kinds of testing I think // for now we're ignoring interrupt testing always @(*) assume(interrupt_vector == 0);,5
rv32im.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im.v,785,assume(reset_i == 0);,1
rv32im.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im.v,787,assume(reset_i == 1);,1
rv32im.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im.v,792,assume(vtable_pc_write == 0);,1
rv32im.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im.v,793,assume(jal_jump == 0);,1
rv32im.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im.v,794,assume(jalr_jump == 0);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,112,assume(clear_i == ~timeValid_f);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,117,assert(stb_o == 1'b0);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,118,assert(sel_o == 0);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,119,assert(we_o == 1'b0);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,120,assert(busy_o == 1'b0);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,121,assert(err_o == 1'b0);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,126,assert(stb_o == 0);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,127,assert(busy_o == 0);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,128,assert(we_o == 0);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,135,assert(stb_o == 0);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,136,assert(busy_o == 0);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,137,assert(we_o == 0);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,140,assert(err_o == 1'b1);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,149,assert(sel_o == 4'b0011);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,151,assert(sel_o == 4'b1100);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,153,assert(sel_o == 4'b1111);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,156,assert(sel_o == 4'b0001);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,158,assert(sel_o == 4'b0010);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,160,assert(sel_o == 4'b0100);,1
rv32im_memory_nopipe.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Corisc-main/src/rv32im/rv32im_memory_nopipe.v,162,assert(sel_o == 4'b1000);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/randsack-mpw-3-main/ip/third_party/picorv32_wb/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/randsack-mpw-3-main/ip/third_party/picorv32_wb/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/randsack-mpw-3-main/ip/third_party/picorv32_wb/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/randsack-mpw-3-main/ip/third_party/picorv32_wb/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/randsack-mpw-3-main/ip/third_party/picorv32_wb/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/randsack-mpw-3-main/ip/third_party/picorv32_wb/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/randsack-mpw-3-main/ip/third_party/picorv32_wb/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/randsack-mpw-3-main/ip/third_party/picorv32_wb/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/randsack-mpw-3-main/ip/third_party/picorv32_wb/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/randsack-mpw-3-main/ip/third_party/picorv32_wb/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/randsack-mpw-3-main/ip/third_party/picorv32_wb/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/randsack-mpw-3-main/ip/third_party/picorv32_wb/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/striVe_sky130-main/verilog/rtl/picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/striVe_sky130-main/verilog/rtl/picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/striVe_sky130-main/verilog/rtl/picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/striVe_sky130-main/verilog/rtl/picorv32.v,2062,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/striVe_sky130-main/verilog/rtl/picorv32.v,2080,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/striVe_sky130-main/verilog/rtl/picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/striVe_sky130-main/verilog/rtl/picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/striVe_sky130-main/verilog/rtl/picorv32.v,2085,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/striVe_sky130-main/verilog/rtl/picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/striVe_sky130-main/verilog/rtl/picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/striVe_sky130-main/verilog/rtl/picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/striVe_sky130-main/verilog/rtl/picorv32.v,2091,assert(!mem_valid || mem_ready);,1
synth_top_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/project_skeleton_fa21-master/hardware/sim/synth_top_tb.v,112,assert(top.synth_mod_shift == 'd8);,1
synth_top_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/project_skeleton_fa21-master/hardware/sim/synth_top_tb.v,127,assert(top.synth_mod_fcw == fcw);,1
synth_top_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/project_skeleton_fa21-master/hardware/sim/synth_top_tb.v,136,assert(top.synth_carrier_fcws[0] == fcw);,1
synth_top_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/project_skeleton_fa21-master/hardware/sim/synth_top_tb.v,137,assert(top.synth_note_en[0] == 1'b1);,1
synth_top_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/project_skeleton_fa21-master/hardware/sim/synth_top_tb.v,158,assert(top.synth_note_en[0] == 1'b0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_vco_tapeout_mpw3-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_vco_tapeout_mpw3-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_vco_tapeout_mpw3-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_vco_tapeout_mpw3-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_vco_tapeout_mpw3-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_vco_tapeout_mpw3-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_vco_tapeout_mpw3-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_vco_tapeout_mpw3-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_vco_tapeout_mpw3-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_vco_tapeout_mpw3-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_vco_tapeout_mpw3-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_vco_tapeout_mpw3-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
tb_TOP.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ARQUITECTURA-main/TP2/testbench/tb_TOP.v,163,"assert(test, `T_PASSED);",1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Fixed2Float_MPW3-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Fixed2Float_MPW3-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Fixed2Float_MPW3-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Fixed2Float_MPW3-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Fixed2Float_MPW3-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Fixed2Float_MPW3-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Fixed2Float_MPW3-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Fixed2Float_MPW3-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Fixed2Float_MPW3-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Fixed2Float_MPW3-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Fixed2Float_MPW3-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/Fixed2Float_MPW3-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s1/verilog/picorv32_simple.v,2108,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s1/verilog/picorv32_simple.v,2111,restrict property (resetn != $initstate);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s1/verilog/picorv32_simple.v,2121,assert (mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s1/verilog/picorv32_simple.v,2133,assert (ok);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s1/verilog/picorv32_simple.v,2151,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s1/verilog/picorv32_simple.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s1/verilog/picorv32_simple.v,2153,assert(mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s1/verilog/picorv32_simple.v,2156,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s1/verilog/picorv32_simple.v,2157,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s1/verilog/picorv32_simple.v,2158,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s1/verilog/picorv32_simple.v,2159,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s1/verilog/picorv32_simple.v,2162,assert(!mem_valid || mem_ready);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s2/verilog/picorv32_simple.v,2108,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s2/verilog/picorv32_simple.v,2111,restrict property (resetn != $initstate);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s2/verilog/picorv32_simple.v,2121,assert (mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s2/verilog/picorv32_simple.v,2133,assert (ok);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s2/verilog/picorv32_simple.v,2151,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s2/verilog/picorv32_simple.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s2/verilog/picorv32_simple.v,2153,assert(mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s2/verilog/picorv32_simple.v,2156,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s2/verilog/picorv32_simple.v,2157,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s2/verilog/picorv32_simple.v,2158,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s2/verilog/picorv32_simple.v,2159,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s2/verilog/picorv32_simple.v,2162,assert(!mem_valid || mem_ready);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s4/verilog/picorv32_simple.v,2109,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s4/verilog/picorv32_simple.v,2112,restrict property (resetn != $initstate);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s4/verilog/picorv32_simple.v,2122,assert (mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s4/verilog/picorv32_simple.v,2134,assert (ok);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s4/verilog/picorv32_simple.v,2152,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s4/verilog/picorv32_simple.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s4/verilog/picorv32_simple.v,2154,assert(mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s4/verilog/picorv32_simple.v,2157,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s4/verilog/picorv32_simple.v,2158,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s4/verilog/picorv32_simple.v,2159,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s4/verilog/picorv32_simple.v,2160,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s4/verilog/picorv32_simple.v,2163,assert(!mem_valid || mem_ready);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s3/verilog/picorv32_simple.v,2108,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s3/verilog/picorv32_simple.v,2111,restrict property (resetn != $initstate);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s3/verilog/picorv32_simple.v,2121,assert (mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s3/verilog/picorv32_simple.v,2133,assert (ok);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s3/verilog/picorv32_simple.v,2151,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s3/verilog/picorv32_simple.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s3/verilog/picorv32_simple.v,2153,assert(mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s3/verilog/picorv32_simple.v,2156,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s3/verilog/picorv32_simple.v,2157,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s3/verilog/picorv32_simple.v,2158,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s3/verilog/picorv32_simple.v,2159,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/performance-eval/pico/s3/verilog/picorv32_simple.v,2162,assert(!mem_valid || mem_ready);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e2/picorv32_simple.v,2115,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e2/picorv32_simple.v,2118,restrict property (resetn != $initstate);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e2/picorv32_simple.v,2128,assert (mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e2/picorv32_simple.v,2140,assert (ok);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e2/picorv32_simple.v,2158,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e2/picorv32_simple.v,2159,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e2/picorv32_simple.v,2160,assert(mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e2/picorv32_simple.v,2163,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e2/picorv32_simple.v,2164,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e2/picorv32_simple.v,2165,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e2/picorv32_simple.v,2166,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e2/picorv32_simple.v,2169,assert(!mem_valid || mem_ready);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e3/picorv32_simple.v,2115,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e3/picorv32_simple.v,2118,restrict property (resetn != $initstate);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e3/picorv32_simple.v,2128,assert (mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e3/picorv32_simple.v,2140,assert (ok);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e3/picorv32_simple.v,2158,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e3/picorv32_simple.v,2159,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e3/picorv32_simple.v,2160,assert(mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e3/picorv32_simple.v,2163,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e3/picorv32_simple.v,2164,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e3/picorv32_simple.v,2165,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e3/picorv32_simple.v,2166,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e3/picorv32_simple.v,2169,assert(!mem_valid || mem_ready);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e1/picorv32_simple.v,2115,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e1/picorv32_simple.v,2118,restrict property (resetn != $initstate);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e1/picorv32_simple.v,2128,assert (mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e1/picorv32_simple.v,2140,assert (ok);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e1/picorv32_simple.v,2158,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e1/picorv32_simple.v,2159,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e1/picorv32_simple.v,2160,assert(mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e1/picorv32_simple.v,2163,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e1/picorv32_simple.v,2164,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e1/picorv32_simple.v,2165,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e1/picorv32_simple.v,2166,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog-e1/picorv32_simple.v,2169,assert(!mem_valid || mem_ready);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog/picorv32_simple.v,2115,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog/picorv32_simple.v,2118,restrict property (resetn != $initstate);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog/picorv32_simple.v,2128,assert (mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog/picorv32_simple.v,2140,assert (ok);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog/picorv32_simple.v,2158,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog/picorv32_simple.v,2159,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog/picorv32_simple.v,2160,assert(mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog/picorv32_simple.v,2163,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog/picorv32_simple.v,2164,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog/picorv32_simple.v,2165,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog/picorv32_simple.v,2166,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/bug-detection/pico/verilog/picorv32_simple.v,2169,assert(!mem_valid || mem_ready);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/jump-start/pico/verilog/picorv32_simple.v,2115,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/jump-start/pico/verilog/picorv32_simple.v,2118,restrict property (resetn != $initstate);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/jump-start/pico/verilog/picorv32_simple.v,2128,assert (mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/jump-start/pico/verilog/picorv32_simple.v,2140,assert (ok);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/jump-start/pico/verilog/picorv32_simple.v,2158,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/jump-start/pico/verilog/picorv32_simple.v,2159,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/jump-start/pico/verilog/picorv32_simple.v,2160,assert(mem_wstrb == 0);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/jump-start/pico/verilog/picorv32_simple.v,2163,assert(mem_valid);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/jump-start/pico/verilog/picorv32_simple.v,2164,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/jump-start/pico/verilog/picorv32_simple.v,2165,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/jump-start/pico/verilog/picorv32_simple.v,2166,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ASPDAC-tandem-master/jump-start/pico/verilog/picorv32_simple.v,2169,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdvco_1v8_sky130-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdvco_1v8_sky130-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdvco_1v8_sky130-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdvco_1v8_sky130-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdvco_1v8_sky130-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdvco_1v8_sky130-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdvco_1v8_sky130-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdvco_1v8_sky130-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdvco_1v8_sky130-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdvco_1v8_sky130-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdvco_1v8_sky130-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_avsdvco_1v8_sky130-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_mgmt_soc_litex-main/verilog/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_mgmt_soc_litex-main/verilog/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_mgmt_soc_litex-main/verilog/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_mgmt_soc_litex-main/verilog/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_mgmt_soc_litex-main/verilog/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_mgmt_soc_litex-main/verilog/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_mgmt_soc_litex-main/verilog/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_mgmt_soc_litex-main/verilog/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_mgmt_soc_litex-main/verilog/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_mgmt_soc_litex-main/verilog/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_mgmt_soc_litex-main/verilog/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/caravel_mgmt_soc_litex-main/verilog/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/HighSpeedAdder_MPW3-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/HighSpeedAdder_MPW3-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/HighSpeedAdder_MPW3-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/HighSpeedAdder_MPW3-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/HighSpeedAdder_MPW3-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/HighSpeedAdder_MPW3-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/HighSpeedAdder_MPW3-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/HighSpeedAdder_MPW3-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/HighSpeedAdder_MPW3-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/HighSpeedAdder_MPW3-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/HighSpeedAdder_MPW3-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/HighSpeedAdder_MPW3-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
axis_register.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/RetroAxi-main/axis_register.v,65,assert (size <= 2);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,421,assume(i_reset);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,429,assert(o_spi_cs_n == 1'b1);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,430,assert(o_spi_sck == 1'b0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,432,assert(ack_delay == 0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,433,assert(cfg_user_mode == 0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,434,assert(o_wb_stall == 1'b0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,435,assert(o_wb_ack == 1'b0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,461,assert(f_outstanding <= 2);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,463,assert(f_outstanding <= 1);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,475,assert(f_outstanding == 1);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,482,assert(f_outstanding <= 1);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,502,assert(!o_spi_sck);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,509,assert(!o_wb_stall);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,511,assert(o_wb_stall);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,513,assert(o_wb_stall);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,516,assert(ack_delay <= 7'd65);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,520,assert(ack_delay <= 7'd9);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,642,assert property (@(posedge i_clk) disable iff ((i_reset)||(!i_wb_cyc)) (i_wb_stb)&&(!o_wb_stall)&&(!i_wb_we)&&(o_spi_cs_n),3
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/spixpress.v,689,assert property (@(posedge i_clk) (THIS_DATA and ((!i_reset)&&(i_wb_cyc) throughout ((ack_delay == 7'd32) ##1 (ack_delay == $past(ack_delay)-1) [*31]))) |=> (o_wb_ack)&&(o_wb_data == f_data));,6
station.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/65HE06-main/src/core/station.v,229,assert( iop_status[0] == 1'b0 || iop_status[0] == 1'b1 );,1
station.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/65HE06-main/src/core/station.v,230,assert( iop_status[1] == 1'b0 || iop_status[1] == 1'b1 );,1
station.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/65HE06-main/src/core/station.v,231,assert( iop_status[2] == 1'b0 || iop_status[2] == 1'b1 );,1
station.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/65HE06-main/src/core/station.v,232,assert( r_ready == 1'b0 || r_ready == 1'b1 );,1
umpy_14x16.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/umpy_14x16.v,214,assume(!i_aux);,1
umpy_14x16.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/umpy_14x16.v,219,assert(f_auxpipe == 0);,1
hbexec.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexec.v,345,assume(!i_cmd_stb);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,281,assert(!M_AXI_BREADY || !M_AXI_RREADY);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,286,assert(faxil_awr_outstanding == 0);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,287,assert(faxil_wr_outstanding == 0);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,288,assert(M_AXI_AWVALID == 0);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,289,assert(M_AXI_WVALID == 0);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,298,assert(faxil_rd_outstanding == 0);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,299,assert(M_AXI_ARVALID == 0);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,307,assert(!M_AXI_BREADY);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,308,assert(!M_AXI_RREADY);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,322,assert(M_AXI_AWADDR[1:0] == 2'b00);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,324,assert(M_AXI_ARADDR[1:0] == 2'b00);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,329,assert(newaddr);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,335,assert(M_AXI_BREADY);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,338,assert(M_AXI_RREADY);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,349,assert(o_rsp_stb);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,356,assert(o_rsp_stb);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,357,assert(o_rsp_word == `RSP_WRITE_ACKNOWLEDGEMENT);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,365,assert(o_rsp_stb);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,366,assert(o_rsp_word == `RSP_BUS_ERROR);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,434,cover(cvr_reads == 1 && M_AXI_RVALID);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,443,cover(cvr_reads == 2);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,446,cover(cvr_reads == 2 && M_AXI_RVALID);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,449,cover(cvr_reads == 3 && M_AXI_RVALID);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,452,cover(cvr_reads == 1 && faxil_rd_outstanding == 0);,1
hbexecaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbexecaxi.v,455,cover(cvr_reads == 4 && faxil_rd_outstanding == 0);,1
hbconsole.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/IQmodulator-master/rtl/debug_bus/hbconsole.v,201,assume(!ow_stb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv_mx-master/Verilog/picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv_mx-master/Verilog/picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv_mx-master/Verilog/picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv_mx-master/Verilog/picorv32.v,2064,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv_mx-master/Verilog/picorv32.v,2082,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv_mx-master/Verilog/picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv_mx-master/Verilog/picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv_mx-master/Verilog/picorv32.v,2087,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv_mx-master/Verilog/picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv_mx-master/Verilog/picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv_mx-master/Verilog/picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/riscv_mx-master/Verilog/picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/fbless-graphics-core-main/picosoc/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/fbless-graphics-core-main/picosoc/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/fbless-graphics-core-main/picosoc/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/fbless-graphics-core-main/picosoc/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/fbless-graphics-core-main/picosoc/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/fbless-graphics-core-main/picosoc/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/fbless-graphics-core-main/picosoc/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/fbless-graphics-core-main/picosoc/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/fbless-graphics-core-main/picosoc/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/fbless-graphics-core-main/picosoc/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/fbless-graphics-core-main/picosoc/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/fbless-graphics-core-main/picosoc/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
wb_i2s_out.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/synth/i2s/wb_i2s_out.v,183,assume(!wb_stb_i);,1
wb_i2s_out.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/synth/i2s/wb_i2s_out.v,189,assume(wb_stb_i);,1
wb_i2s_out.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/synth/i2s/wb_i2s_out.v,194,assume(wb_stb_i);,1
wb_i2s_out.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/picorv32_icebraker_playground-main/gateware/synth/i2s/wb_i2s_out.v,203,assert(wb_ack_o);,1
hazard3_frontend.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_frontend.v,193,assert(!fifo_valid[1]);,1
hazard3_frontend.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_frontend.v,380,assert(ctr_flush_pending <= pending_fetches);,1
hazard3_frontend.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_frontend.v,381,assert(pending_fetches < 2'd3);,1
hazard3_frontend.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_frontend.v,530,assert(cir_vld <= 2);,1
hazard3_frontend.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_frontend.v,531,assert(cir_use <= cir_vld);,1
hazard3_frontend.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_frontend.v,533,assert(buf_level_next >= level_next_no_fetch);,1
hazard3_frontend.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_frontend.v,552,assert(buf_level != 2'h3);,1
hazard3_instr_decompress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_instr_decompress.v,430,assert(in_uop_seq || uop_ctr == 4'h0);,1
hazard3_instr_decompress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_instr_decompress.v,431,assert(in_uop_seq || zcmp_ls_reg == 5'h01);,1
hazard3_instr_decompress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_instr_decompress.v,432,assert(in_uop_seq || !uop_atomic);,1
hazard3_instr_decompress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_instr_decompress.v,433,assert(in_uop_seq || !uop_no_pc_update);,1
hazard3_instr_decompress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_instr_decompress.v,435,assert(in_uop_seq);,1
hazard3_instr_decompress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_instr_decompress.v,436,assert(instr_out_uop_stall || uop_ctr_nxt == 4'h0);,1
hazard3_power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_power_ctrl.v,137,assert(past_sleeping);,1
hazard3_power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_power_ctrl.v,139,assert(sleeping_on_wfi|| sleeping_on_block);,1
hazard3_power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_power_ctrl.v,142,assert(!past_stall_release);,1
hazard3_power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_power_ctrl.v,145,assert(allow_power_down || allow_clkgate);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,475,assert(d_rs1_predecoded == d_rs1);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,477,assert(d_rs2_predecoded == d_rs2);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,480,assert(~|d_rs1);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,482,assert(~|d_rs2);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,577,assert(x_amo_phase == 3'h0 || x_amo_phase == 3'h2 || x_amo_phase == 3'h4);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,582,assert(x_unaligned_addr);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,589,assert(x_amo_phase == 3'h0);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,621,assert(x_amo_phase <= 3'h4);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,624,assert(x_amo_phase == 3'h0);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,627,assert(x_amo_phase == 3'h0);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,631,assert(!x_stall || m_stall);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,635,assert(x_unaligned_addr);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,639,assert(!x_unaligned_addr);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,646,assert(!m_stall);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,1125,assert(xm_except == EXCEPT_LOAD_FAULT || xm_except == EXCEPT_STORE_FAULT);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,1137,assert(xm_memop != MEMOP_NONE);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,1146,assert(!xm_except_to_d_mode);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,1147,assert(!xm_sleep_wfi);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,1148,assert(!xm_sleep_block);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,1149,assert(!unblock_out);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,1157,assert(!bus_aph_req_d);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,1167,assert(!bus_aph_req_d);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,1172,assert(xm_memop == MEMOP_NONE || xm_memop == MEMOP_AMO);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,1357,assert(m_reg_wen_if_nonzero);,1
hazard3_core.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_core.v,1359,assert(~|xm_rd);,1
hazard3_csr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_csr.v,1386,assume(except == EXCEPT_NONE || except == EXCEPT_MRET);,1
hazard3_csr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_csr.v,1413,assert(!wen);,1
hazard3_csr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_csr.v,1417,assert(except != EXCEPT_MRET);,1
hazard3_csr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_csr.v,1421,assert(except != EXCEPT_MRET);,1
hazard3_csr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_csr.v,1443,assert(trap_enter_vld);,1
hazard3_csr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_csr.v,1445,assert(!trap_is_irq);,1
hazard3_csr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_csr.v,1450,assert(except == EXCEPT_EBREAK);,1
hazard3_csr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_csr.v,1455,assert(!loadstore_dphase_pending);,1
hazard3_csr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/hazard3_csr.v,1463,assert(trap_enter_vld);,1
hazard3_shift_barrel.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/arith/hazard3_shift_barrel.v,55,assert(dout == din >> shamt);,1
hazard3_shift_barrel.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/arith/hazard3_shift_barrel.v,57,assert(dout == din << shamt);,1
hazard3_muldiv_seq.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/arith/hazard3_muldiv_seq.v,274,assert(op_rdy);,1
hazard3_muldiv_seq.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/hdl/arith/hazard3_muldiv_seq.v,290,assert(alive);,1
ahbl_master_assertions.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/common/ahbl_master_assertions.v,65,assert(8 << src_hsize <= W_DATA);,1
ahbl_master_assertions.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/common/ahbl_master_assertions.v,80,assert(src_active_dph);,1
ahbl_master_assertions.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/common/ahbl_master_assertions.v,84,assert(src_haddr == src_addr_dph + W_DATA / 8);,1
ahbl_master_assertions.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/common/ahbl_master_assertions.v,97,assert(global_reservation_valid);,1
ahbl_slave_assumptions.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/common/ahbl_slave_assumptions.v,55,assume(dst_hready_resp);,1
ahbl_slave_assumptions.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/common/ahbl_slave_assumptions.v,56,assume(!dst_hresp);,1
ahbl_slave_assumptions.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/common/ahbl_slave_assumptions.v,64,assume(dst_hresp);,1
ahbl_slave_assumptions.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/common/ahbl_slave_assumptions.v,80,assume(bus_stall_ctr <= MAX_BUS_STALL);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/frontend_fetch_match/tb.v,160,assume(jump_target == jump_target_prev);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/frontend_fetch_match/tb.v,161,assume(!jump_target_vld);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/frontend_fetch_match/tb.v,197,assert(cir_vld < 2'd3);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/frontend_fetch_match/tb.v,201,assert(cir[15:0] == pc[16:1]);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/frontend_fetch_match/tb.v,207,assert(cir[31:16] == pc[16:1] + 16'd1);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/bus_compliance_1port/tb.v,132,assume(pwrup_ack_nxt);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/bus_compliance_1port/tb.v,135,assume(!pwrup_ack_nxt);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/bus_compliance_1port/tb.v,140,assume(!dbg_sbus_vld);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/bus_compliance_1port/tb.v,149,assert(htrans == 2'h0);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/bus_compliance_2port/tb.v,158,assume(pwrup_ack_nxt);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/bus_compliance_2port/tb.v,161,assume(!pwrup_ack_nxt);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/bus_compliance_2port/tb.v,166,assume(!dbg_sbus_vld);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/bus_compliance_2port/tb.v,175,assert(i_htrans == 2'h0);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Hazard3-stable/test/formal/bus_compliance_2port/tb.v,176,assert(d_htrans == 2'h0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,422,assume(i_reset);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,430,assert(o_spi_cs_n == 1'b1);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,431,assert(o_spi_sck == 1'b0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,433,assert(ack_delay == 0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,434,assert(cfg_user_mode == 0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,435,assert(o_wb_stall == 1'b0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,436,assert(o_wb_ack == 1'b0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,462,assert(f_outstanding <= 2);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,464,assert(f_outstanding <= 1);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,476,assert(f_outstanding == 1);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,483,assert(f_outstanding <= 1);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,503,assert(!o_spi_sck);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,510,assert(!o_wb_stall);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,512,assert(o_wb_stall);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,514,assert(o_wb_stall);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,517,assert(ack_delay <= 7'd65);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,521,assert(ack_delay <= 7'd9);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,643,assert property (@(posedge i_clk) disable iff ((i_reset)||(!i_wb_cyc)) (i_wb_stb)&&(!o_wb_stall)&&(!i_wb_we)&&(o_spi_cs_n),3
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/SPI-Chisel-main/src/main/resources/vsrc/spixpress.v,690,assert property (@(posedge i_clk) (THIS_DATA and ((!i_reset)&&(i_wb_cyc) throughout ((ack_delay == 7'd32) ##1 (ack_delay == $past(ack_delay)-1) [*31]))) |=> (o_wb_ack)&&(o_wb_data == f_data));,6
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,340,assert(faxi_awr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,341,assert(faxi_wr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,342,assert(faxi_rd_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,346,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,347,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,348,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,349,assert(!aw_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,350,assert(!ar_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,351,assert(!w_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,352,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,353,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,354,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,357,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,358,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,359,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,361,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,362,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,367,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,370,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,371,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,375,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,378,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,379,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,383,assert(0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,340,assert(faxi_awr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,341,assert(faxi_wr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,342,assert(faxi_rd_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,346,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,347,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,348,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,349,assert(!aw_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,350,assert(!ar_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,351,assert(!w_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,352,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,353,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,354,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,357,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,358,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,359,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,361,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,362,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,367,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,370,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,371,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,375,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,378,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,379,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,383,assert(0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,340,assert(faxi_awr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,341,assert(faxi_wr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,342,assert(faxi_rd_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,346,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,347,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,348,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,349,assert(!aw_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,350,assert(!ar_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,351,assert(!w_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,352,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,353,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,354,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,357,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,358,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,359,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,361,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,362,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,367,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,370,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,371,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,375,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,378,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,379,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,383,assert(0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,340,assert(faxi_awr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,341,assert(faxi_wr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,342,assert(faxi_rd_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,346,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,347,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,348,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,349,assert(!aw_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,350,assert(!ar_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,351,assert(!w_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,352,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,353,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,354,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,357,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,358,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,359,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,361,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,362,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,367,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,370,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,371,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,375,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,378,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,379,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,383,assert(0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,340,assert(faxi_awr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,341,assert(faxi_wr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,342,assert(faxi_rd_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,346,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,347,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,348,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,349,assert(!aw_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,350,assert(!ar_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,351,assert(!w_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,352,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,353,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,354,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,357,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,358,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,359,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,361,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,362,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,367,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,370,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,371,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,375,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,378,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,379,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,383,assert(0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,340,assert(faxi_awr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,341,assert(faxi_wr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,342,assert(faxi_rd_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,346,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,347,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,348,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,349,assert(!aw_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,350,assert(!ar_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,351,assert(!w_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,352,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,353,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,354,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,357,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,358,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,359,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,361,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,362,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,367,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,370,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,371,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,375,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,378,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,379,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,383,assert(0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,340,assert(faxi_awr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,341,assert(faxi_wr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,342,assert(faxi_rd_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,346,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,347,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,348,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,349,assert(!aw_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,350,assert(!ar_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,351,assert(!w_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,352,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,353,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,354,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,357,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,358,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,359,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,361,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,362,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,367,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,370,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,371,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,375,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,378,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,379,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,383,assert(0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,340,assert(faxi_awr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,341,assert(faxi_wr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,342,assert(faxi_rd_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,346,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,347,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,348,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,349,assert(!aw_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,350,assert(!ar_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,351,assert(!w_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,352,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,353,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,354,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,357,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,358,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,359,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,361,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,362,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,367,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,370,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,371,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,375,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,378,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,379,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v,383,assert(0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,340,assert(faxi_awr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,341,assert(faxi_wr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,342,assert(faxi_rd_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,346,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,347,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,348,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,349,assert(!aw_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,350,assert(!ar_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,351,assert(!w_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,352,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,353,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,354,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,357,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,358,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,359,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,361,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,362,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,367,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,370,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,371,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,375,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,378,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,379,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/ece544_final_project-main/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab2/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v,383,assert(0);,1
uut_bcd60_counter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Vivado-Easy-Lab-main/assignment6/assignment6.srcs/sim_2/new/uut_bcd60_counter.v,56,"assert(test_OUT === 0, ""OUT should be 0 after first RESET."");",1
uut_bcd60_counter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Vivado-Easy-Lab-main/assignment6/assignment6.srcs/sim_2/new/uut_bcd60_counter.v,78,"assert(test_OUT == temp_pre, ""Counter should not work when EN_L == 1."");",1
uut_bcd60_counter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Vivado-Easy-Lab-main/assignment6/assignment6.srcs/sim_2/new/uut_bcd60_counter.v,83,"assert(test_OUT == 0, ""OUT should be 0 after reset."");",1
uut_bcd_7seg.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Vivado-Easy-Lab-main/assignment6/assignment6.srcs/sim_1/new/uut_bcd_7seg.v,47,"assert(test_output[j] == 0, ""test_output[j] == 0"");",1
uut_bcd_7seg.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Vivado-Easy-Lab-main/assignment6/assignment6.srcs/sim_1/new/uut_bcd_7seg.v,56,"assert(test_output[j] == test_output[j - 1], ""test_output[j] == test_output[j - 1]"");",1
uut_bcd_7seg.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/Vivado-Easy-Lab-main/assignment6/assignment6.srcs/sim_1/new/uut_bcd_7seg.v,58,"assert(test_output[j] != 0, ""test_output[j] != 0 when 1 <= i && i <= 9"");",1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/mistral-test-main/tests/attosoc.v,2189,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/mistral-test-main/tests/attosoc.v,2192,restrict property (resetn != $initstate);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/mistral-test-main/tests/attosoc.v,2202,assert (mem_wstrb == 0);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/mistral-test-main/tests/attosoc.v,2214,assert (ok);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/mistral-test-main/tests/attosoc.v,2232,assert(mem_valid);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/mistral-test-main/tests/attosoc.v,2233,assert(mem_addr == last_mem_la_addr);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/mistral-test-main/tests/attosoc.v,2234,assert(mem_wstrb == 0);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/mistral-test-main/tests/attosoc.v,2237,assert(mem_valid);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/mistral-test-main/tests/attosoc.v,2238,assert(mem_addr == last_mem_la_addr);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/mistral-test-main/tests/attosoc.v,2239,assert(mem_wdata == last_mem_la_wdata);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/mistral-test-main/tests/attosoc.v,2240,assert(mem_wstrb == last_mem_la_wstrb);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/mistral-test-main/tests/attosoc.v,2243,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/deterministic-start-benchmark-master/hw/picorv32.v,2313,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/deterministic-start-benchmark-master/hw/picorv32.v,2316,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/deterministic-start-benchmark-master/hw/picorv32.v,2326,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/deterministic-start-benchmark-master/hw/picorv32.v,2338,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/deterministic-start-benchmark-master/hw/picorv32.v,2356,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/deterministic-start-benchmark-master/hw/picorv32.v,2357,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/deterministic-start-benchmark-master/hw/picorv32.v,2358,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/deterministic-start-benchmark-master/hw/picorv32.v,2361,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/deterministic-start-benchmark-master/hw/picorv32.v,2362,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/deterministic-start-benchmark-master/hw/picorv32.v,2363,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/deterministic-start-benchmark-master/hw/picorv32.v,2364,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/deterministic-start-benchmark-master/hw/picorv32.v,2367,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/icekeeb-main/gateware/icekeeb/rtl/picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/icekeeb-main/gateware/icekeeb/rtl/picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/icekeeb-main/gateware/icekeeb/rtl/picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/icekeeb-main/gateware/icekeeb/rtl/picorv32.v,2064,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/icekeeb-main/gateware/icekeeb/rtl/picorv32.v,2082,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/icekeeb-main/gateware/icekeeb/rtl/picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/icekeeb-main/gateware/icekeeb/rtl/picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/icekeeb-main/gateware/icekeeb/rtl/picorv32.v,2087,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/icekeeb-main/gateware/icekeeb/rtl/picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/icekeeb-main/gateware/icekeeb/rtl/picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/icekeeb-main/gateware/icekeeb/rtl/picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/icekeeb-main/gateware/icekeeb/rtl/picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/vsdflow-master/verilog/picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/vsdflow-master/verilog/picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/vsdflow-master/verilog/picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/vsdflow-master/verilog/picorv32.v,2064,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/vsdflow-master/verilog/picorv32.v,2082,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/vsdflow-master/verilog/picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/vsdflow-master/verilog/picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/vsdflow-master/verilog/picorv32.v,2087,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/vsdflow-master/verilog/picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/vsdflow-master/verilog/picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/vsdflow-master/verilog/picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/vsdflow-master/verilog/picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/picorv32a/src/picorv32a.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/picorv32a/src/picorv32a.v,2040,restrict property (resetn != $initstate);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/picorv32a/src/picorv32a.v,2050,assert (mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/picorv32a/src/picorv32a.v,2062,assert (ok);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/picorv32a/src/picorv32a.v,2080,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/picorv32a/src/picorv32a.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/picorv32a/src/picorv32a.v,2082,assert(mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/picorv32a/src/picorv32a.v,2085,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/picorv32a/src/picorv32a.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/picorv32a/src/picorv32a.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/picorv32a/src/picorv32a.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/picorv32a/src/picorv32a.v,2091,assert(!mem_valid || mem_ready);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/wbqspiflash/src/wbqspiflash.v,1654,assert(f_nbits != 0);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/wbqspiflash/src/wbqspiflash.v,1677,assert(f_nsent + spi_len + 6'h4 == f_nbits);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/wbqspiflash/src/wbqspiflash.v,1679,assert(f_nsent + spi_len + 6'h1 == f_nbits);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/wbqspiflash/src/wbqspiflash.v,1695,assert(!o_cs_n);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/wbqspiflash/src/wbqspiflash.v,1711,assert(o_sck);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/wbqspiflash/src/wbqspiflash.v,1736,assert(!o_cs_n);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/wbqspiflash/src/wbqspiflash.v,1752,assert(f_nsent == f_nbits);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,398,assert(!o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,399,assert(!o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,400,assert(!o_err);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,402,assert(!r_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,403,assert(!zero_divisor);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,404,assert(r_bit==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,405,assert(!last_bit);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,406,assert(!pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,407,assert(!r_z);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,408,assert(r_dividend==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,409,assert(o_quotient==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,410,assert(!r_c);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,411,assert(r_divisor==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,423,assert(o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,434,assert(o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,438,assert(!pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,442,assert(pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,450,assert(o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,454,assert(!o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,462,assert(w_n == o_quotient[BW-1]);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,466,assert(!o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,493,assert(o_err);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,502,assert(r_divisor[BW-2:0] == 0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,511,assert(r_divisor[2*BW-2]==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,515,assert(o_quotient[0]);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/openlane-master/designs/zipdiv/src/zipdiv.v,517,assert(!o_quotient[0]);,1
cache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/MSI-main/rtl/cache.v,186,assert(bus_msg_i <= 3);,1
cache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/MSI-main/rtl/cache.v,187,assert(bus_msg_o <= 3);,1
cache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/MSI-main/rtl/cache.v,192,assert(pr_bus_req_q && !bus_requested);,1
cache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/MSI-main/rtl/cache.v,200,assert(!pr_bus_req_q && bus_msg_o == BUS_IDLE);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/hrt-main/soc/attosoc.v,2143,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/hrt-main/soc/attosoc.v,2146,restrict property (resetn != $initstate);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/hrt-main/soc/attosoc.v,2156,assert (mem_wstrb == 0);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/hrt-main/soc/attosoc.v,2168,assert (ok);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/hrt-main/soc/attosoc.v,2186,assert(mem_valid);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/hrt-main/soc/attosoc.v,2187,assert(mem_addr == last_mem_la_addr);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/hrt-main/soc/attosoc.v,2188,assert(mem_wstrb == 0);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/hrt-main/soc/attosoc.v,2191,assert(mem_valid);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/hrt-main/soc/attosoc.v,2192,assert(mem_addr == last_mem_la_addr);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/hrt-main/soc/attosoc.v,2193,assert(mem_wdata == last_mem_la_wdata);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/hrt-main/soc/attosoc.v,2194,assert(mem_wstrb == last_mem_la_wstrb);,1
attosoc.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/5/hrt-main/soc/attosoc.v,2197,assert(!mem_valid || mem_ready);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_uncompressed_cache-main/yacc_pico_synth_32bits.v,2617,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_uncompressed_cache-main/yacc_pico_synth_32bits.v,2620,restrict property (resetn != $initstate);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_uncompressed_cache-main/yacc_pico_synth_32bits.v,2632,assert (mem_wstrb == 0);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_uncompressed_cache-main/yacc_pico_synth_32bits.v,2644,assert (ok);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_uncompressed_cache-main/yacc_pico_synth_32bits.v,2665,assert(mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_uncompressed_cache-main/yacc_pico_synth_32bits.v,2666,assert(mem_addr == last_mem_la_addr);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_uncompressed_cache-main/yacc_pico_synth_32bits.v,2667,assert(mem_wstrb == 0);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_uncompressed_cache-main/yacc_pico_synth_32bits.v,2670,assert(mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_uncompressed_cache-main/yacc_pico_synth_32bits.v,2671,assert(mem_addr == last_mem_la_addr);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_uncompressed_cache-main/yacc_pico_synth_32bits.v,2672,assert(mem_wdata == last_mem_la_wdata);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_uncompressed_cache-main/yacc_pico_synth_32bits.v,2673,assert(mem_wstrb == last_mem_la_wstrb);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_uncompressed_cache-main/yacc_pico_synth_32bits.v,2676,assert(!mem_valid || mem_ready);,1
pico_UncompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_UncompressedCache.v,2224,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
pico_UncompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_UncompressedCache.v,2227,restrict property (resetn != $initstate);,1
pico_UncompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_UncompressedCache.v,2239,assert (mem_wstrb == 0);,1
pico_UncompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_UncompressedCache.v,2251,assert (ok);,1
pico_UncompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_UncompressedCache.v,2272,assert(mem_valid);,1
pico_UncompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_UncompressedCache.v,2273,assert(mem_addr == last_mem_la_addr);,1
pico_UncompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_UncompressedCache.v,2274,assert(mem_wstrb == 0);,1
pico_UncompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_UncompressedCache.v,2277,assert(mem_valid);,1
pico_UncompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_UncompressedCache.v,2278,assert(mem_addr == last_mem_la_addr);,1
pico_UncompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_UncompressedCache.v,2279,assert(mem_wdata == last_mem_la_wdata);,1
pico_UncompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_UncompressedCache.v,2280,assert(mem_wstrb == last_mem_la_wstrb);,1
pico_UncompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_UncompressedCache.v,2283,assert(!mem_valid || mem_ready);,1
pico_CompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_CompressedCache.v,2224,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
pico_CompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_CompressedCache.v,2227,restrict property (resetn != $initstate);,1
pico_CompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_CompressedCache.v,2239,assert (mem_wstrb == 0);,1
pico_CompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_CompressedCache.v,2251,assert (ok);,1
pico_CompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_CompressedCache.v,2272,assert(mem_valid);,1
pico_CompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_CompressedCache.v,2273,assert(mem_addr == last_mem_la_addr);,1
pico_CompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_CompressedCache.v,2274,assert(mem_wstrb == 0);,1
pico_CompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_CompressedCache.v,2277,assert(mem_valid);,1
pico_CompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_CompressedCache.v,2278,assert(mem_addr == last_mem_la_addr);,1
pico_CompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_CompressedCache.v,2279,assert(mem_wdata == last_mem_la_wdata);,1
pico_CompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_CompressedCache.v,2280,assert(mem_wstrb == last_mem_la_wstrb);,1
pico_CompressedCache.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Compressed-Uncompressed-Cache-Comparison-codes-main/pico_CompressedCache.v,2283,assert(!mem_valid || mem_ready);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache_clock_variation-main/yacc_pico_synth_32bits.v,2734,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache_clock_variation-main/yacc_pico_synth_32bits.v,2737,restrict property (resetn != $initstate);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache_clock_variation-main/yacc_pico_synth_32bits.v,2749,assert (mem_wstrb == 0);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache_clock_variation-main/yacc_pico_synth_32bits.v,2761,assert (ok);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache_clock_variation-main/yacc_pico_synth_32bits.v,2782,assert(mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache_clock_variation-main/yacc_pico_synth_32bits.v,2783,assert(mem_addr == last_mem_la_addr);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache_clock_variation-main/yacc_pico_synth_32bits.v,2784,assert(mem_wstrb == 0);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache_clock_variation-main/yacc_pico_synth_32bits.v,2787,assert(mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache_clock_variation-main/yacc_pico_synth_32bits.v,2788,assert(mem_addr == last_mem_la_addr);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache_clock_variation-main/yacc_pico_synth_32bits.v,2789,assert(mem_wdata == last_mem_la_wdata);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache_clock_variation-main/yacc_pico_synth_32bits.v,2790,assert(mem_wstrb == last_mem_la_wstrb);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache_clock_variation-main/yacc_pico_synth_32bits.v,2793,assert(!mem_valid || mem_ready);,1
alu_src_mux_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_src_mux_test.v,19,assert(out == GPRData);,1
alu_src_mux_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_src_mux_test.v,22,assert(out == ExtData);,1
dm_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/dm_test.v,43,assert(dataRead == 'h123456);,1
dm_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/dm_test.v,51,assert(dataRead == 'h78);,1
dm_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/dm_test.v,59,assert(dataRead == 'hffffff87);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,26,assert(out == 2);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,27,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,28,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,29,assert(ge_than_zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,36,assert(out == 'h80000000);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,37,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,38,assert(overflow == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,39,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,45,assert(out == 'h80000000);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,46,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,47,assert(overflow == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,48,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,54,assert(out == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,55,assert(zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,56,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,57,assert(ge_than_zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,63,assert(out == 123 - 234);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,64,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,65,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,66,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,72,assert(out == -'h7fffffff);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,73,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,74,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,75,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,81,assert(out == -'h80000000);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,82,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,83,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,84,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,91,assert(out == -'h80000000);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,92,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,93,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,94,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,105,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,106,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,107,assert(ge_than_zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,113,assert(out == 'h98765432 | 'habcdef12);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,114,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,115,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,116,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,122,assert(out == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,123,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,124,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,125,assert(ge_than_zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,131,assert(out == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,132,assert(zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,133,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,134,assert(ge_than_zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,140,assert(out == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,141,assert(zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,142,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/alu_test.v,143,assert(ge_than_zero == 1);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/ifu_test.v,39,assert(i1.pc == 'h3000);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/ifu_test.v,44,assert(i1.pc == 'h3008);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/ifu_test.v,49,assert(i1.pc == 'h3004);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/ifu_test.v,54,assert(i1.pc == 'h3008);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/ifu_test.v,59,assert(i1.pc == 'h300c);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/ifu_test.v,64,assert(i1.pc == 'h1234<<2);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/ifu_test.v,69,assert(i1.pc == 'h3008);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/ifu_test.v,74,assert(i1.pc == 'h300c);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/ifu_test.v,79,assert(i1.pc == 'h3010);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/ifu_test.v,84,assert(i1.pc == 'h3014);,1
gpr_write_mux_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/gpr_write_mux_test.v,21,assert(out == alu);,1
gpr_write_mux_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/gpr_write_mux_test.v,24,assert(out == memory);,1
gpr_write_mux_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/gpr_write_mux_test.v,27,assert(out == pc + 4);,1
gpr_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/gpr_test.v,44,assert(RdData1 == 0);,1
gpr_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/gpr_test.v,61,assert(RdData1 == 'h87654321);,1
gpr_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/gpr_test.v,62,assert(RdData2[0] == OFFlag);,1
gpr_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/gpr_test.v,75,assert(RdData1 != 'h87654321);,1
gpr_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/gpr_test.v,76,assert(RdData2[0] == OFFlag);,1
extender_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/extender_test.v,17,assert(out == 32'h1234);,1
extender_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/extender_test.v,24,assert(out == 32'h1234);,1
extender_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/extender_test.v,30,assert(out == 32'hfffff234);,1
extender_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mips_cpu-master/extender_test.v,36,assert(out == 32'hf2340000);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache-main/yacc_pico_synth_32bits.v,2617,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache-main/yacc_pico_synth_32bits.v,2620,restrict property (resetn != $initstate);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache-main/yacc_pico_synth_32bits.v,2632,assert (mem_wstrb == 0);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache-main/yacc_pico_synth_32bits.v,2644,assert (ok);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache-main/yacc_pico_synth_32bits.v,2665,assert(mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache-main/yacc_pico_synth_32bits.v,2666,assert(mem_addr == last_mem_la_addr);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache-main/yacc_pico_synth_32bits.v,2667,assert(mem_wstrb == 0);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache-main/yacc_pico_synth_32bits.v,2670,assert(mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache-main/yacc_pico_synth_32bits.v,2671,assert(mem_addr == last_mem_la_addr);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache-main/yacc_pico_synth_32bits.v,2672,assert(mem_wdata == last_mem_la_wdata);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache-main/yacc_pico_synth_32bits.v,2673,assert(mem_wstrb == last_mem_la_wstrb);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Pico_compressed_cache-main/yacc_pico_synth_32bits.v,2676,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/fuserisc-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/fuserisc-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/fuserisc-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/fuserisc-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/fuserisc-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/fuserisc-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/fuserisc-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/fuserisc-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/fuserisc-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/fuserisc-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/fuserisc-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/fuserisc-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/stepper-develop/src/picorv32.v,2202,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/stepper-develop/src/picorv32.v,2205,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/KNN-main/submodules/CPU/hardware/src/picorv32.v,2061,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/KNN-main/submodules/CPU/hardware/src/picorv32.v,2064,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/KNN-main/submodules/CPU/hardware/src/picorv32.v,2074,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/KNN-main/submodules/CPU/hardware/src/picorv32.v,2086,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/KNN-main/submodules/CPU/hardware/src/picorv32.v,2104,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/KNN-main/submodules/CPU/hardware/src/picorv32.v,2105,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/KNN-main/submodules/CPU/hardware/src/picorv32.v,2106,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/KNN-main/submodules/CPU/hardware/src/picorv32.v,2109,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/KNN-main/submodules/CPU/hardware/src/picorv32.v,2110,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/KNN-main/submodules/CPU/hardware/src/picorv32.v,2111,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/KNN-main/submodules/CPU/hardware/src/picorv32.v,2112,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/KNN-main/submodules/CPU/hardware/src/picorv32.v,2115,assert(!mem_valid || mem_ready);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico18june.v,1917,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico18june.v,1920,restrict property (resetn != $initstate);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico18june.v,1930,assert (mem_wstrb == 0);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico18june.v,1942,assert (ok);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico18june.v,1960,assert(mem_valid);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico18june.v,1961,assert(mem_addr == last_mem_la_addr);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico18june.v,1962,assert(mem_wstrb == 0);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico18june.v,1965,assert(mem_valid);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico18june.v,1966,assert(mem_addr == last_mem_la_addr);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico18june.v,1967,assert(mem_wdata == last_mem_la_wdata);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico18june.v,1968,assert(mem_wstrb == last_mem_la_wstrb);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico18june.v,1971,assert(!mem_valid || mem_ready);,1
pico27june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico27june.v,1917,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
pico27june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico27june.v,1920,restrict property (resetn != $initstate);,1
pico27june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico27june.v,1930,assert (mem_wstrb == 0);,1
pico27june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico27june.v,1942,assert (ok);,1
pico27june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico27june.v,1960,assert(mem_valid);,1
pico27june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico27june.v,1961,assert(mem_addr == last_mem_la_addr);,1
pico27june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico27june.v,1962,assert(mem_wstrb == 0);,1
pico27june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico27june.v,1965,assert(mem_valid);,1
pico27june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico27june.v,1966,assert(mem_addr == last_mem_la_addr);,1
pico27june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico27june.v,1967,assert(mem_wdata == last_mem_la_wdata);,1
pico27june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico27june.v,1968,assert(mem_wstrb == last_mem_la_wstrb);,1
pico27june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/icarus/pico27june.v,1971,assert(!mem_valid || mem_ready);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico18june.v,1917,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico18june.v,1920,restrict property (resetn != $initstate);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico18june.v,1930,assert (mem_wstrb == 0);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico18june.v,1942,assert (ok);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico18june.v,1960,assert(mem_valid);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico18june.v,1961,assert(mem_addr == last_mem_la_addr);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico18june.v,1962,assert(mem_wstrb == 0);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico18june.v,1965,assert(mem_valid);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico18june.v,1966,assert(mem_addr == last_mem_la_addr);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico18june.v,1967,assert(mem_wdata == last_mem_la_wdata);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico18june.v,1968,assert(mem_wstrb == last_mem_la_wstrb);,1
pico18june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico18june.v,1971,assert(!mem_valid || mem_ready);,1
pico9june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico9june.v,1912,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
pico9june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico9june.v,1915,restrict property (resetn != $initstate);,1
pico9june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico9june.v,1925,assert (mem_wstrb == 0);,1
pico9june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico9june.v,1937,assert (ok);,1
pico9june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico9june.v,1955,assert(mem_valid);,1
pico9june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico9june.v,1956,assert(mem_addr == last_mem_la_addr);,1
pico9june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico9june.v,1957,assert(mem_wstrb == 0);,1
pico9june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico9june.v,1960,assert(mem_valid);,1
pico9june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico9june.v,1961,assert(mem_addr == last_mem_la_addr);,1
pico9june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico9june.v,1962,assert(mem_wdata == last_mem_la_wdata);,1
pico9june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico9june.v,1963,assert(mem_wstrb == last_mem_la_wstrb);,1
pico9june.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/riscv-main/src/pico9june.v,1966,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mjpeg-encoder-master/verilog-src/picorv32.v,1961,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mjpeg-encoder-master/verilog-src/picorv32.v,1964,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mjpeg-encoder-master/verilog-src/picorv32.v,1974,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mjpeg-encoder-master/verilog-src/picorv32.v,1986,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mjpeg-encoder-master/verilog-src/picorv32.v,2004,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mjpeg-encoder-master/verilog-src/picorv32.v,2005,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mjpeg-encoder-master/verilog-src/picorv32.v,2006,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mjpeg-encoder-master/verilog-src/picorv32.v,2009,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mjpeg-encoder-master/verilog-src/picorv32.v,2010,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mjpeg-encoder-master/verilog-src/picorv32.v,2011,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mjpeg-encoder-master/verilog-src/picorv32.v,2012,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/mjpeg-encoder-master/verilog-src/picorv32.v,2015,assert(!mem_valid || mem_ready);,1
sistema_formal_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/micro-ucr-hash-rtl-main/test/sistema_formal_tb.v,25,assume (target > 8'h09 && target < 8'h10);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/precheck_debug_empty_wrapper_with_routing-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/precheck_debug_empty_wrapper_with_routing-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/precheck_debug_empty_wrapper_with_routing-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/precheck_debug_empty_wrapper_with_routing-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/precheck_debug_empty_wrapper_with_routing-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/precheck_debug_empty_wrapper_with_routing-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/precheck_debug_empty_wrapper_with_routing-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/precheck_debug_empty_wrapper_with_routing-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/precheck_debug_empty_wrapper_with_routing-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/precheck_debug_empty_wrapper_with_routing-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/precheck_debug_empty_wrapper_with_routing-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/precheck_debug_empty_wrapper_with_routing-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/picosoc/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/picosoc/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/picosoc/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/picosoc/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/picosoc/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/picosoc/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/picosoc/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/picosoc/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/picosoc/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/picosoc/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/picosoc/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/picosoc/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
register_rw.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/wb_hyperram-main/src/register_rw.v,45,cover(data_out && !rst);,1
icontrol.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/FpgaRiscV-main/rtl/peripheral/icontrol.v,225,assert(r_int_state == 0);,1
icontrol.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/FpgaRiscV-main/rtl/peripheral/icontrol.v,226,assert(r_int_enable == 0);,1
icontrol.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/FpgaRiscV-main/rtl/peripheral/icontrol.v,227,assert(w_any == 0);,1
icontrol.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/FpgaRiscV-main/rtl/peripheral/icontrol.v,228,assert(o_interrupt == 0);,1
icontrol.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/FpgaRiscV-main/rtl/peripheral/icontrol.v,229,assert(r_mie == 0);,1
icontrol.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/FpgaRiscV-main/rtl/peripheral/icontrol.v,254,assert(o_interrupt);,1
icontrol.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/FpgaRiscV-main/rtl/peripheral/icontrol.v,261,assert(!o_interrupt);,1
icontrol.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/FpgaRiscV-main/rtl/peripheral/icontrol.v,267,assert(!o_interrupt);,1
icontrol.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/FpgaRiscV-main/rtl/peripheral/icontrol.v,308,assume(i_wb_cyc);,1
icontrol.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/FpgaRiscV-main/rtl/peripheral/icontrol.v,312,assume(!i_wb_cyc);,1
icontrol.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/FpgaRiscV-main/rtl/peripheral/icontrol.v,324,assert(f_outstanding == 0);,1
icontrol.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/FpgaRiscV-main/rtl/peripheral/icontrol.v,345,assert(!o_interrupt);,1
icontrol.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/FpgaRiscV-main/rtl/peripheral/icontrol.v,355,cover(o_interrupt);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL-Design_VSDIAT_Sky130_Workshop-main/Work/vsdflow/verilog/picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL-Design_VSDIAT_Sky130_Workshop-main/Work/vsdflow/verilog/picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL-Design_VSDIAT_Sky130_Workshop-main/Work/vsdflow/verilog/picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL-Design_VSDIAT_Sky130_Workshop-main/Work/vsdflow/verilog/picorv32.v,2064,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL-Design_VSDIAT_Sky130_Workshop-main/Work/vsdflow/verilog/picorv32.v,2082,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL-Design_VSDIAT_Sky130_Workshop-main/Work/vsdflow/verilog/picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL-Design_VSDIAT_Sky130_Workshop-main/Work/vsdflow/verilog/picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL-Design_VSDIAT_Sky130_Workshop-main/Work/vsdflow/verilog/picorv32.v,2087,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL-Design_VSDIAT_Sky130_Workshop-main/Work/vsdflow/verilog/picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL-Design_VSDIAT_Sky130_Workshop-main/Work/vsdflow/verilog/picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL-Design_VSDIAT_Sky130_Workshop-main/Work/vsdflow/verilog/picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL-Design_VSDIAT_Sky130_Workshop-main/Work/vsdflow/verilog/picorv32.v,2093,assert(!mem_valid || mem_ready);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_comp_check_synth/yacc_pico_synth_32bits.v,3254,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_comp_check_synth/yacc_pico_synth_32bits.v,3257,restrict property (resetn != $initstate);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_comp_check_synth/yacc_pico_synth_32bits.v,3269,assert (mem_wstrb == 0);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_comp_check_synth/yacc_pico_synth_32bits.v,3281,assert (ok);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_comp_check_synth/yacc_pico_synth_32bits.v,3302,assert(mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_comp_check_synth/yacc_pico_synth_32bits.v,3303,assert(mem_addr == last_mem_la_addr);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_comp_check_synth/yacc_pico_synth_32bits.v,3304,assert(mem_wstrb == 0);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_comp_check_synth/yacc_pico_synth_32bits.v,3307,assert(mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_comp_check_synth/yacc_pico_synth_32bits.v,3308,assert(mem_addr == last_mem_la_addr);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_comp_check_synth/yacc_pico_synth_32bits.v,3309,assert(mem_wdata == last_mem_la_wdata);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_comp_check_synth/yacc_pico_synth_32bits.v,3310,assert(mem_wstrb == last_mem_la_wstrb);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_comp_check_synth/yacc_pico_synth_32bits.v,3313,assert(!mem_valid || mem_ready);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_uncomp_check_synth/yacc_pico_synth_32bits.v,3254,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_uncomp_check_synth/yacc_pico_synth_32bits.v,3257,restrict property (resetn != $initstate);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_uncomp_check_synth/yacc_pico_synth_32bits.v,3269,assert (mem_wstrb == 0);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_uncomp_check_synth/yacc_pico_synth_32bits.v,3281,assert (ok);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_uncomp_check_synth/yacc_pico_synth_32bits.v,3302,assert(mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_uncomp_check_synth/yacc_pico_synth_32bits.v,3303,assert(mem_addr == last_mem_la_addr);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_uncomp_check_synth/yacc_pico_synth_32bits.v,3304,assert(mem_wstrb == 0);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_uncomp_check_synth/yacc_pico_synth_32bits.v,3307,assert(mem_valid);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_uncomp_check_synth/yacc_pico_synth_32bits.v,3308,assert(mem_addr == last_mem_la_addr);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_uncomp_check_synth/yacc_pico_synth_32bits.v,3309,assert(mem_wdata == last_mem_la_wdata);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_uncomp_check_synth/yacc_pico_synth_32bits.v,3310,assert(mem_wstrb == last_mem_la_wstrb);,1
yacc_pico_synth_32bits.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/processor_comparison-main/pico_uncomp_check_synth/yacc_pico_synth_32bits.v,3313,assert(!mem_valid || mem_ready);,1
aximwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximwr2wbsp.v,323,assume(!i_axi_awburst[1]);,1
aximwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximwr2wbsp.v,343,assert(f_fifo_neck_used <= f_dfifo_used);,1
aximwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximwr2wbsp.v,345,assert(f_fifo_torso_used <= f_dfifo_used);,1
aximwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximwr2wbsp.v,359,assert(!i_axi_awburst[1]);,1
aximrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximrd2wbsp.v,385,assume(w_reset);,1
aximrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximrd2wbsp.v,406,assume(!i_wb_err);,1
aximrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximrd2wbsp.v,408,assert(!err_state);,1
aximrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximrd2wbsp.v,412,assert(o_axi_rresp == 2'b00);,1
aximrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximrd2wbsp.v,430,assert(f_fifo_wb_used <= f_fifo_used);,1
aximrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximrd2wbsp.v,432,assert(f_fifo_ackremain <= f_fifo_used);,1
aximrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximrd2wbsp.v,438,assert(fifo_wptr == 0);,1
aximrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximrd2wbsp.v,439,assert(fifo_ackptr == 0);,1
aximrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximrd2wbsp.v,440,assert(fifo_rptr == 0);,1
aximrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximrd2wbsp.v,460,assert(f_wb_outstanding == 0);,1
aximrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximrd2wbsp.v,462,assert(f_wb_outstanding == f_fifo_wb_used);,1
aximrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/aximrd2wbsp.v,520,assert(f_axi_awr_outstanding == 0);,1
axlite2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axlite2wbsp.v,372,assume(!i_axi_reset_n);,1
axlite2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axlite2wbsp.v,444,assert(f_axi_rd_outstanding == f_rd_fifo_axi_used);,1
axlite2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axlite2wbsp.v,452,assert(f_axi_awr_outstanding == 0);,1
axlite2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axlite2wbsp.v,453,assert(f_axi_wr_outstanding == 0);,1
axlite2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axlite2wbsp.v,459,assert(f_axi_ard_outstanding == 0);,1
axlite2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axlite2wbsp.v,468,assume(i_axi_awvalid == 0);,1
axlite2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axlite2wbsp.v,469,assume(i_axi_wvalid == 0);,1
axlite2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axlite2wbsp.v,471,assert(o_axi_bvalid == 0);,1
axlite2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axlite2wbsp.v,477,assume(i_axi_arvalid == 0);,1
axlite2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axlite2wbsp.v,478,assert(o_axi_rvalid == 0);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,439,assert(f_axi_rd_outstanding == 0);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,443,assert(f_axi_rd_outstanding == 1);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,617,cover(fw_wrdemo_pipe[0]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,618,cover(fw_wrdemo_pipe[1]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,619,cover(fw_wrdemo_pipe[2]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,620,cover(fw_wrdemo_pipe[3]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,621,cover(fw_wrdemo_pipe[4]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,622,cover(fw_wrdemo_pipe[5]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,623,cover(fw_wrdemo_pipe[6]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,624,cover(fw_wrdemo_pipe[7]); // cover(fw_wrdemo_pipe[8]);,2
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,626,cover(fw_wrdemo_pipe[9]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,627,cover(fw_wrdemo_pipe[10]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,628,cover(fw_wrdemo_pipe[11]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,629,cover(fw_wrdemo_pipe[12]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,630,cover(fw_wrdemo_pipe[13]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,631,cover(fw_wrdemo_pipe[14]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,632,cover(fw_wrdemo_pipe[15]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,633,cover(fw_wrdemo_pipe[16]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,634,cover(fw_wrdemo_pipe[17]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,635,cover(fw_wrdemo_pipe[18]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,636,cover(fw_wrdemo_pipe[19]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,637,cover(fw_wrdemo_pipe[20]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,638,cover(fw_wrdemo_pipe[21]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,639,cover(fw_wrdemo_pipe[22]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,690,cover(fw_rddemo_pipe[0]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,691,cover(fw_rddemo_pipe[1]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,692,cover(fw_rddemo_pipe[2]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,693,cover(fw_rddemo_pipe[3]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,694,cover(fw_rddemo_pipe[4]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,695,cover(fw_rddemo_pipe[5]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,696,cover(fw_rddemo_pipe[6]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,697,cover(fw_rddemo_pipe[7]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,698,cover(fw_rddemo_pipe[8]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,699,cover(fw_rddemo_pipe[9]);,1
demoaxi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/demoaxi.v,700,cover(fw_rddemo_pipe[10]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,897,assume(i_reset);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,914,assert(grant[N][M-1:0] == 0);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,920,assert(o_merr[N] || o_mstall[N]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,933,assert(checkgrant == mgrant[N]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,947,assert(mgrant[N]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,948,assert(mindex[N] == M);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,949,assert(sindex[M] == N);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,973,assume(sgrant == 0);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,980,assume(o_scyc[M] == 0);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,981,assume(o_sstb[M] == 0);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,990,assume(grant[N] == 0);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,991,assume(mgrant[N] == 0);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1020,assert(f_moutstanding[N] <= 1);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1024,assert(o_mstall[N] || o_merr[N]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1051,assert(f_moutstanding[N] == w_mpending[N]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1076,assume(i_mwe[N] == r_we[N]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1080,assert(i_mstb[N] == m_stb[N]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1084,assert(i_mwe[N] == m_we[N]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1091,assert(i_mwe[N] == o_swe[iM]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1093,assert(i_mwe[N] == o_swe[iM]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1095,assert(i_mwe[N] == o_swe[iM]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1097,assert(i_mwe[N] == o_swe[iM]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1099,assert(i_mwe[N] == o_swe[iM]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1101,assert(i_mwe[N] == o_swe[iM]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1110,assert(!o_scyc[M]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1151,assume(special_master == 0);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1154,assume(special_slave == 0);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1186,assert(address_found == 0);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1208,assume(i_sack[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1215,assume(!i_sack[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1216,assume(!i_serr[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1254,assert(grant[special_master][special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1255,assert(mgrant[special_master]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1256,assert(sgrant[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1257,assert(mindex[special_master] == special_slave);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1258,assert(sindex[special_slave] == special_master);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1259,assert(!o_merr[special_master]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1264,assert(o_scyc[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1265,assert(o_sstb[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1266,assert(!o_swe[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1267,assert(o_saddr[special_slave*AW +: AW] == special_address);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1274,assert(!m_we[special_master]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1275,assert(m_addr[special_master] == special_address);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1282,assert(o_scyc[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1283,assert(o_sstb[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1284,assert(!o_swe[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1285,assert(o_saddr[special_slave*AW +: AW] == special_address);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1289,assert(i_sack[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1298,assert(o_mack[special_master]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1330,assert(grant[special_master][special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1331,assert(mgrant[special_master]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1332,assert(sgrant[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1333,assert(mindex[special_master] == special_slave);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1334,assert(sindex[special_slave] == special_master);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1335,assert(!o_merr[special_master]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1340,assert(o_scyc[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1341,assert(o_sstb[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1342,assert(o_swe[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1343,assert(o_saddr[special_slave*AW +: AW] == special_address);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1354,assert(m_we[special_master]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1355,assert(m_addr[special_master] == special_address);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1364,assert(o_scyc[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1365,assert(o_sstb[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1366,assert(o_swe[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1367,assert(o_saddr[special_slave*AW +: AW] == special_address);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1380,assert(i_sack[special_slave]);,1
wbxbar.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbxbar.v,1387,assert(o_mack[special_master]);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,417,assert(!r_awvalid || !o_axi_awready);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,418,assert(!r_wvalid || !o_axi_wready);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,420,assert(!o_wb_cyc);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,430,assert(!fifo_empty);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,431,assert(r_first[LGFIFO-1:0] == r_last[LGFIFO-1:0]);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,432,assert(r_first[LGFIFO] != r_last[LGFIFO]);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,441,assert(!r_awvalid || !o_axi_awready);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,442,assert(!r_wvalid || !o_axi_wready);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,468,assert(f_wb_outstanding == wb_outstanding);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,476,assert(wb_fill <= fifo_fill);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,481,assert(wb_outstanding+1 == wb_fill);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,483,assert(wb_outstanding == wb_fill);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,514,assert(f_axi_rd_outstanding == 0);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,531,assert(!o_axi_bresp[1]);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,533,assert(o_axi_bresp == 2'b10);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,535,assert(!o_axi_bresp[1]);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,537,assert(o_axi_bresp[1]);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,552,assert(f_first_minus_err != 0);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,556,assert(f_mid_minus_err <= f_first_minus_err);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,563,assert(!o_axi_awready);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,566,assert(!o_axi_wready);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,571,cover(o_wb_cyc && o_wb_stb && !i_wb_stall);,1
axilwr2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilwr2wbsp.v,573,cover(o_wb_cyc && i_wb_ack);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,355,assume property(f_past_valid || i_reset);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,434,assert(o_axi_bready);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,440,assert(o_axi_rready);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,450,assert(!o_axi_awvalid);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,451,assert(!o_axi_wvalid);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,460,assert(o_axi_awvalid);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,461,assert(o_axi_wvalid);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,462,assert(wb_we);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,466,assert(!o_axi_awvalid);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,468,assert(!o_axi_wvalid);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,496,assert(o_axi_arvalid);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,512,assert(outstanding == 0);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,513,assert(err_pending == 0);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,520,assert(f_axi_awr_outstanding == 0);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,521,assert(f_axi_wr_outstanding == 0);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,522,assert(f_axi_rd_outstanding == 0);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,524,assert(f_wb_outstanding == 0);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,525,assert(!pending);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,526,assert(outstanding == 0);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,527,assert(err_pending == 0);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,594,cover(i_axi_bvalid && o_axi_bready);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,596,cover(i_axi_rvalid && o_axi_rready);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,625,cover(i_axi_rvalid && o_axi_rready);,1
wbm2axilite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axilite.v,629,cover(i_wb_cyc && o_wb_ack);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,319,assume(w_reset);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,323,assert(!o_axi_arready);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,344,assert(!o_axi_arready);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,349,assert(!o_axi_arready);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,371,assert(f_wb_outstanding == wb_outstanding);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,380,assert(wb_fill <= fifo_fill);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,386,assert(wb_outstanding == wb_fill);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,391,assert(o_wb_stb);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,392,assert(!o_axi_arready);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,422,assert(f_axi_wr_outstanding == 0);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,424,assert(f_axi_awr_outstanding == 0);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,426,assert(f_axi_rd_outstanding == fifo_fill);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,437,assert(!o_axi_rresp[1]);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,439,assert(o_axi_rresp == 2'b10);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,441,assert(!o_axi_rresp[1]);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,443,assert(o_axi_rresp[1]);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,458,assert(f_first_minus_err != 0);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,462,assert(f_mid_minus_err <= f_first_minus_err);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,476,cover(o_wb_cyc && o_wb_stb);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,480,cover(o_wb_cyc && f_wb_outstanding > 2);,1
axilrd2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axilrd2wbsp.v,489,cover(o_axi_rvalid && i_axi_rready);,1
wbarbiter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbarbiter.v,307,assert(f_b_nreqs == 0);,1
wbarbiter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbarbiter.v,308,assert(f_b_nacks == 0);,1
wbarbiter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbarbiter.v,309,assert(f_a_outstanding == f_outstanding);,1
wbarbiter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbarbiter.v,311,assert(f_a_nreqs == 0);,1
wbarbiter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbarbiter.v,312,assert(f_a_nacks == 0);,1
wbarbiter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbarbiter.v,313,assert(f_b_outstanding == f_outstanding);,1
wbarbiter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbarbiter.v,319,assert(r_a_owner);,1
wbarbiter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbarbiter.v,323,assert(!r_a_owner);,1
wbarbiter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbarbiter.v,347,cover(f_prior_b_ack && o_cyc && o_a_ack);,1
wbarbiter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbarbiter.v,354,cover(f_prior_a_ack && o_cyc && o_b_ack);,1
wbarbiter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbarbiter.v,362,cover(o_cyc && o_b_ack);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,428,assume(i_clk == f_last_clk);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,447,assume(!i_axi_reset_n);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,610,assert(f_axi_awr_outstanding == 0);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,611,assert(f_axi_wr_outstanding == 0);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,612,assert(f_axi_awr_id_outstanding == 0);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,613,assert(f_axi_wr_id_outstanding == 0);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,614,assert(f_axi_wr_pending == 0);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,615,assert(f_axi_wr_count == 0);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,617,assert(f_awr_fifo_axi_used >= f_axi_awr_outstanding);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,618,assert(f_dwr_fifo_axi_used >= f_axi_wr_outstanding);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,619,assert(f_wr_fifo_ahead >= f_axi_awr_outstanding);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,653,assume(i_axi_awvalid == 0);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,654,assume(i_axi_wvalid == 0);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,658,assume(i_axi_arvalid == 0);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,662,assume(i_axi_awburst[1] == 1'b0);,1
axim2wbsp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/axim2wbsp.v,665,assume(i_axi_arburst[1] == 1'b0);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,691,assume(i_reset);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,748,assume property(f_past_valid || i_reset);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,856,assert(o_axi_awid == f_last_transaction_id);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,865,assert(o_axi_bready);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,871,assert(o_axi_rready);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,883,assert(!o_axi_awvalid);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,884,assert(!o_axi_wvalid);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,888,assert(o_axi_awvalid);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,889,assert(o_axi_wvalid);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,905,assert(!o_axi_awvalid);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,943,assert(!o_axi_wvalid);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,1006,assert(!o_axi_arvalid);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,1089,assert(fifo_head == fifo_tail);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,1091,assert(fifo_head != fifo_tail);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,1127,assert(f_axi_rd_id_outstanding == 0);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,1128,assert(f_axi_wr_id_outstanding == 0);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,1129,assert(f_axi_awr_id_outstanding == 0);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,1140,assert(f_axi_rd_id_outstanding[k]==0);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,1141,assert(f_axi_wr_id_outstanding[k]==0);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,1142,assert(f_axi_awr_id_outstanding[k]==0);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,1164,assert(f_last_axi_id == fifo_head-1'b1);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,1198,assert(f_fifo_used != 0);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,1201,assert(f_fifo_used != 0);,1
wbm2axisp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/rtl/wbm2axisp.v,1204,assert(f_fifo_used != 0);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,147,assume(!i_av_read);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,148,assume(!i_av_write);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,149,assume(!i_av_lock);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,154,assume(|i_av_byteenable);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,243,assume(!i_av_read);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,244,assume(!i_av_write);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,250,assert(!i_av_readdatavalid);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,251,assert(!i_av_writeresponsevalid);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,252,assert(f_rd_nreqs == 0);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,253,assert(f_rd_nacks == 0);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,254,assert(f_wr_nreqs == 0);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,255,assert(f_wr_nacks == 0);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,269,assert(!i_av_readdatavalid);,1
fav_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fav_slave.v,274,assert(!i_av_writeresponsevalid);,1
faxil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_master.v,135,assume(!i_axi_reset_n);,1
faxil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_master.v,139,assert(!i_axi_reset_n);,1
faxil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_master.v,165,assume(!i_axi_reset_n);,1
faxil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_master.v,169,assume(!i_axi_reset_n);,1
faxil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_master.v,175,assert(!i_axi_reset_n);,1
faxil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_master.v,179,assert(!i_axi_reset_n);,1
faxil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_master.v,466,assert(!i_axi_awvalid);,1
faxil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_master.v,469,assert(!i_axi_wvalid);,1
faxil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_master.v,472,assert(!i_axi_arvalid);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,176,assert(!i_axi_reset_n);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,596,assert(f_axi_awr_id_outstanding[i_axi_awid+1'b1] == 1'b0);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,608,assert(f_axi_wr_id_outstanding[i_axi_awid+1'b1] == 1'b0);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,614,assume(f_axi_wr_id_complete[i_axi_awid] == 1'b0);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,623,assert(f_axi_rd_id_outstanding[i_axi_arid+1'b1] == 1'b0);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,634,assume(f_axi_awr_id_outstanding[i_axi_bid]);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,635,assume(f_axi_wr_id_outstanding[i_axi_bid]);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,640,assume(f_axi_wr_id_complete[i_axi_bid]);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,652,assume(f_axi_rd_id_outstanding[i_axi_rid]);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,725,assert(f_wr_pending == 0);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,763,assert(f_rd_count == f_rd_pending[i_axi_rid]-9'h1);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,783,assert(i_axi_awlen == 0);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,786,assert(i_axi_arlen == 0);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,789,assert(i_axi_wlast);,1
faxi_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_master.v,792,assume(i_axi_rlast);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,778,assert(f_axi_awr_outstanding == f_axi_wr_outstanding);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,901,cover(fw_rdcover[0]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,902,cover(fw_rdcover[1]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,903,cover(fw_rdcover[2]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,904,cover(fw_rdcover[3]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,905,cover(fw_rdcover[4]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,906,cover(fw_rdcover[5]); // cover(fw_rdcover[6]);,2
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,908,cover(fw_rdcover[7]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,909,cover(fw_rdcover[8]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,910,cover(fw_rdcover[9]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,911,cover(fw_rdcover[10]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,912,cover(fw_rdcover[11]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,913,cover(fw_rdcover[12]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1019,cover(fw_wrcover[0]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1020,cover(fw_wrcover[1]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1021,cover(fw_wrcover[2]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1022,cover(fw_wrcover[3]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1023,cover(fw_wrcover[4]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1024,cover(fw_wrcover[5]); // cover(fw_wrcover[6]);,2
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1026,cover(fw_wrcover[7]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1027,cover(fw_wrcover[8]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1028,cover(fw_wrcover[9]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1029,cover(fw_wrcover[11]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1030,cover(fw_wrcover[12]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1031,cover(fw_wrcover[13]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1032,cover(fw_wrcover[14]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1033,cover(fw_wrcover[15]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1034,cover(fw_wrcover[16]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1035,cover(fw_wrcover[17]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1036,cover(fw_wrcover[18]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1037,cover(fw_wrcover[19]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1038,cover(fw_wrcover[20]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1039,cover(fw_wrcover[21]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1040,cover(fw_wrcover[22]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1041,cover(fw_wrcover[23]);,1
xlnxdemo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/xlnxdemo.v,1042,cover(fw_wrcover[24]);,1
fwb_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/fwb_master.v,428,assume(!i_wb_stall);,1
faxil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_slave.v,135,assume(!i_axi_reset_n);,1
faxil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_slave.v,139,assert(!i_axi_reset_n);,1
faxil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_slave.v,165,assume(!i_axi_reset_n);,1
faxil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_slave.v,169,assume(!i_axi_reset_n);,1
faxil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_slave.v,175,assert(!i_axi_reset_n);,1
faxil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_slave.v,179,assert(!i_axi_reset_n);,1
faxil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_slave.v,466,assert(!i_axi_awvalid);,1
faxil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_slave.v,469,assert(!i_axi_wvalid);,1
faxil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxil_slave.v,472,assert(!i_axi_arvalid);,1
faxi_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_slave.v,178,assume(!i_axi_reset_n);,1
faxi_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_slave.v,193,assume(!i_axi_reset_n);,1
faxi_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_slave.v,197,assert(!i_axi_reset_n);,1
faxi_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_slave.v,217,assume(!i_axi_reset_n);,1
faxi_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_slave.v,221,assume(!i_axi_reset_n);,1
faxi_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_slave.v,227,assert(!i_axi_reset_n);,1
faxi_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_slave.v,231,assert(!i_axi_reset_n);,1
faxi_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wb2axip/trunk/bench/formal/faxi_slave.v,740,assert(f_axi_rdfifo[NRDFIFO * WRDFIFO-1: f_axi_rd_nbursts*WRDFIFO] == 0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,424,assert(r_setup == fsv_setup);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,432,assert(zero_baud_counter);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,442,"assert(baud_counter <= { fsv_setup[23:0], 4'h0 });",1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,492,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,493,assert(data_bits == 2'b11);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,494,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,496,assert(1'b0 == |f_six_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,497,assert(1'b0 == |f_seven_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,498,assert(1'b0 == |f_eight_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,499,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,500,assert(state > 4'h2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,507,assert(state == 4'h3);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,508,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,509,assert(lcl_data[4:0] == fsv_data[4:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,511,assert(calc_parity == parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,514,assert(state == 4'h4);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,515,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,516,assert(lcl_data[3:0] == fsv_data[4:1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,518,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,521,assert(state == 4'h5);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,522,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,523,assert(lcl_data[2:0] == fsv_data[4:2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,528,assert(state == 4'h6);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,529,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,530,assert(lcl_data[1:0] == fsv_data[4:3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,535,assert(state == 4'h7);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,536,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,537,assert(lcl_data[0] == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,543,assert(state == 4'h8);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,545,assert(state == 4'h9);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,546,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,572,assert(fsv_setup[29:28] == 2'b10);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,573,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,574,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,576,assert(1'b0 == |f_five_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,577,assert(1'b0 == |f_seven_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,578,assert(1'b0 == |f_eight_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,579,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,580,assert(state > 4'h1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,587,assert(state == 4'h2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,588,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,589,assert(lcl_data[5:0] == fsv_data[5:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,591,assert(calc_parity == parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,594,assert(state == 4'h3);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,595,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,596,assert(lcl_data[4:0] == fsv_data[5:1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,598,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,601,assert(state == 4'h4);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,602,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,603,assert(lcl_data[3:0] == fsv_data[5:2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,608,assert(state == 4'h5);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,609,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,610,assert(lcl_data[2:0] == fsv_data[5:3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,615,assert(state == 4'h6);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,616,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,617,assert(lcl_data[1:0] == fsv_data[5:4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,622,assert(state == 4'h7);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,623,assert(lcl_data[0] == fsv_data[5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,624,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,630,assert(state == 4'h8);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,632,assert(state == 4'h9);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,633,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,658,assert(fsv_setup[29:28] == 2'b01);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,659,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,660,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,662,assert(1'b0 == |f_five_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,663,assert(1'b0 == |f_six_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,664,assert(1'b0 == |f_eight_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,665,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,666,assert(state != 4'h0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,673,assert(state == 4'h1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,674,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,675,assert(lcl_data[6:0] == fsv_data[6:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,677,assert(calc_parity == parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,680,assert(state == 4'h2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,681,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,682,assert(lcl_data[5:0] == fsv_data[6:1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,684,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,687,assert(state == 4'h3);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,688,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,689,assert(lcl_data[4:0] == fsv_data[6:2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,694,assert(state == 4'h4);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,695,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,696,assert(lcl_data[3:0] == fsv_data[6:3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,701,assert(state == 4'h5);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,702,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,703,assert(lcl_data[2:0] == fsv_data[6:4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,708,assert(state == 4'h6);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,709,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,710,assert(lcl_data[1:0] == fsv_data[6:5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,715,assert(state == 4'h7);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,716,assert(lcl_data[0] == fsv_data[6]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,717,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,723,assert(state == 4'h8);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,725,assert(state == 4'h9);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,726,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,752,assert(fsv_setup[29:28] == 2'b00);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,753,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,754,"assert(baud_counter < { 6'h0, fsv_setup[23:0]});",1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,756,assert(1'b0 == |f_five_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,757,assert(1'b0 == |f_six_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,758,assert(1'b0 == |f_seven_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,759,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,766,assert(state == 4'h0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,767,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,768,assert(lcl_data[7:0] == fsv_data[7:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,770,assert(calc_parity == parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,773,assert(state == 4'h1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,774,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,775,assert(lcl_data[6:0] == fsv_data[7:1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,777,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,780,assert(state == 4'h2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,781,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,782,assert(lcl_data[5:0] == fsv_data[7:2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,787,assert(state == 4'h3);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,788,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,789,assert(lcl_data[4:0] == fsv_data[7:3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,794,assert(state == 4'h4);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,795,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,796,assert(lcl_data[3:0] == fsv_data[7:4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,801,assert(state == 4'h5);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,802,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,803,assert(lcl_data[2:0] == fsv_data[7:5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,808,assert(state == 4'h6);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,809,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,810,assert(lcl_data[1:0] == fsv_data[7:6]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,815,assert(state == 4'h7);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,816,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,817,assert(lcl_data[0] == fsv_data[7]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,823,assert(state == 4'h8);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,825,assert(state == 4'h9);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,826,assert(o_uart_tx == fsv_data[7]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,842,"assert(baud_counter == { 4'h0, fsv_setup[23:0] }-1);",1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,884,assert(1'b0 == |f_five_seq[4:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,885,assert(1'b0 == |f_six_seq[5:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,886,assert(1'b0 == |f_seven_seq[6:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,887,assert(1'b0 == |f_eight_seq[7:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,889,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,897,assert(state == TXU_STOP);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,899,assert(state == TXU_STOP);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,900,assert(use_parity);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,901,assert(o_uart_tx == fsv_parity);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,908,assert(state == TXU_SECOND_STOP);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,909,assert(dblstop);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,910,assert(o_uart_tx);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,916,assert(state == 4'hf);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,917,assert(o_uart_tx);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,918,assert(baud_counter < fsv_setup[23:0]-1'b1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,956,assert(state == TXU_IDLE);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,957,assert(o_uart_tx == 1'b1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,963,assert(state == TXU_BREAK);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,964,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,965,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,1058,assert(dblstop && use_parity);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,1093,assert(dblstop);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,1094,assert(use_parity);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,1127,assume(i_setup[23:0] > 2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuart.v,1129,assert(fsv_setup[23:0] > 2);,1
rxuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/rxuartlite.v,247,assume(i_clk == f_rx_clock[1]);,1
rxuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/rxuartlite.v,309,assume(!f_tx_start);,1
rxuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/rxuartlite.v,409,assume(i_uart_rx);,1
rxuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/rxuartlite.v,411,assume(i_uart_rx == f_tx_reg[0]);,1
rxuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/rxuartlite.v,680,"cover(o_wr); // Step 626, takes about 20mins always @(posedge i_clk) begin cover(!ck_uart);",5
rxuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/rxuartlite.v,707,assert(baud_counter <= CLOCKS_PER_BAUD-1'b1);,1
txuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuartlite.v,265,assert(f_baud_count < CLOCKS_PER_BAUD);,1
txuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuartlite.v,269,assert(o_busy);,1
txuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuartlite.v,293,assert(f_bitcount <= 4'ha);,1
txuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuartlite.v,304,assert(!f_txbits[subcount]);,1
txuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuartlite.v,309,assert(f_txbits[8:1] == f_request_tx_data);,1
txuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuartlite.v,310,assert( f_txbits[9]);,1
txuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuartlite.v,318,cover(!o_busy);,1
txuartlite.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/txuartlite.v,402,assert(baud_counter < CLOCKS_PER_BAUD);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/ufifo.v,320,assert(f_fill == r_fill);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/ufifo.v,322,assert(f_empty== r_fill);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/ufifo.v,325,assert(will_underflow);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/ufifo.v,326,assert(!o_empty_n);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/ufifo.v,328,assert(!will_underflow);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/ufifo.v,329,assert(o_empty_n);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/ufifo.v,333,assert(will_overflow);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/ufifo.v,335,assert(!will_overflow);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/ufifo.v,337,assert(r_next == f_next);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/ufifo.v,344,assert(!o_err);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/OpenCores_designs/Communication_Controller/wbuart32/trunk/rtl/ufifo.v,354,assert(o_err);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sdcard_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sdcard_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sdcard_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sdcard_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sdcard_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sdcard_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sdcard_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sdcard_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sdcard_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sdcard_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sdcard_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sdcard_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/doc_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/doc_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/doc_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/doc_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/doc_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/doc_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/doc_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/doc_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/doc_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/doc_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/doc_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/doc_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,340,assert(faxi_awr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,341,assert(faxi_wr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,342,assert(faxi_rd_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,346,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,347,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,348,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,349,assert(!aw_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,350,assert(!ar_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,351,assert(!w_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,352,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,353,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,354,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,357,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,358,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,359,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,361,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,362,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,367,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,370,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,371,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,375,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,378,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,379,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/chipsalliance/Quasar/design/target/scala-2.12/classes/vsrc/axi2wb.v,383,assert(0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,340,assert(faxi_awr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,341,assert(faxi_wr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,342,assert(faxi_rd_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,346,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,347,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,348,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,349,assert(!aw_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,350,assert(!ar_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,351,assert(!w_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,352,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,353,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,354,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,357,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,358,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,359,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,361,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,362,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,367,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,370,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,371,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,375,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,378,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,379,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/axi2wb.v,383,assert(0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,340,assert(faxi_awr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,341,assert(faxi_wr_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,342,assert(faxi_rd_outstanding <= 1);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,346,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,347,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,348,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,349,assert(!aw_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,350,assert(!ar_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,351,assert(!w_req);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,352,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,353,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,354,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,357,assert(!o_wb_we);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,358,assert(!o_wb_stb);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,359,assert(!o_wb_cyc);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,361,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,362,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,367,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,370,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,371,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,375,assert(faxi_rd_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,378,assert(faxi_awr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,379,assert(faxi_wr_outstanding == 0);,1
axi2wb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/RTL_Benchmark-master/SVerilog/Cores/Cores-SweRVolf/rtl/SweRVOLF_basys3/axi2wb.v,383,assert(0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/UEx_picosoc-main/UEx_picosoc_0.5/SoC/hdl/picorv32/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/UEx_picosoc-main/UEx_picosoc_0.5/SoC/hdl/picorv32/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/UEx_picosoc-main/UEx_picosoc_0.5/SoC/hdl/picorv32/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/UEx_picosoc-main/UEx_picosoc_0.5/SoC/hdl/picorv32/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/UEx_picosoc-main/UEx_picosoc_0.5/SoC/hdl/picorv32/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/UEx_picosoc-main/UEx_picosoc_0.5/SoC/hdl/picorv32/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/UEx_picosoc-main/UEx_picosoc_0.5/SoC/hdl/picorv32/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/UEx_picosoc-main/UEx_picosoc_0.5/SoC/hdl/picorv32/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/UEx_picosoc-main/UEx_picosoc_0.5/SoC/hdl/picorv32/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/UEx_picosoc-main/UEx_picosoc_0.5/SoC/hdl/picorv32/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/UEx_picosoc-main/UEx_picosoc_0.5/SoC/hdl/picorv32/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/UEx_picosoc-main/UEx_picosoc_0.5/SoC/hdl/picorv32/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2040,restrict property (resetn != $initstate);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2050,assert (mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2062,assert (ok);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2080,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2082,assert(mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2085,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2091,assert(!mem_valid || mem_ready);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1654,assert(f_nbits != 0);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1677,assert(f_nsent + spi_len + 6'h4 == f_nbits);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1679,assert(f_nsent + spi_len + 6'h1 == f_nbits);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1695,assert(!o_cs_n);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1711,assert(o_sck);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1736,assert(!o_cs_n);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1752,assert(f_nsent == f_nbits);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,398,assert(!o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,399,assert(!o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,400,assert(!o_err);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,402,assert(!r_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,403,assert(!zero_divisor);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,404,assert(r_bit==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,405,assert(!last_bit);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,406,assert(!pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,407,assert(!r_z);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,408,assert(r_dividend==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,409,assert(o_quotient==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,410,assert(!r_c);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,411,assert(r_divisor==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,423,assert(o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,434,assert(o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,438,assert(!pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,442,assert(pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,450,assert(o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,454,assert(!o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,462,assert(w_n == o_quotient[BW-1]);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,466,assert(!o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,493,assert(o_err);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,502,assert(r_divisor[BW-2:0] == 0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,511,assert(r_divisor[2*BW-2]==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,515,assert(o_quotient[0]);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,517,assert(!o_quotient[0]);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2040,restrict property (resetn != $initstate);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2050,assert (mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2062,assert (ok);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2080,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2082,assert(mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2085,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/picorv32a.v,2091,assert(!mem_valid || mem_ready);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1654,assert(f_nbits != 0);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1677,assert(f_nsent + spi_len + 6'h4 == f_nbits);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1679,assert(f_nsent + spi_len + 6'h1 == f_nbits);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1695,assert(!o_cs_n);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1711,assert(o_sck);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1736,assert(!o_cs_n);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/wbqspiflash/src/wbqspiflash.v,1752,assert(f_nsent == f_nbits);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,398,assert(!o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,399,assert(!o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,400,assert(!o_err);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,402,assert(!r_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,403,assert(!zero_divisor);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,404,assert(r_bit==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,405,assert(!last_bit);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,406,assert(!pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,407,assert(!r_z);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,408,assert(r_dividend==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,409,assert(o_quotient==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,410,assert(!r_c);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,411,assert(r_divisor==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,423,assert(o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,434,assert(o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,438,assert(!pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,442,assert(pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,450,assert(o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,454,assert(!o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,462,assert(w_n == o_quotient[BW-1]);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,466,assert(!o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,493,assert(o_err);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,502,assert(r_divisor[BW-2:0] == 0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,511,assert(r_divisor[2*BW-2]==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,515,assert(o_quotient[0]);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Advanced-Physical-Design_VSDIAT-main/work_new/work/tools/openlane_working_dir/openlane/designs/zipdiv/src/zipdiv.v,517,assert(!o_quotient[0]);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,421,assume(i_reset);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,429,assert(o_spi_cs_n == 1'b1);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,430,assert(o_spi_sck == 1'b0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,432,assert(ack_delay == 0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,433,assert(cfg_user_mode == 0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,434,assert(o_wb_stall == 1'b0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,435,assert(o_wb_ack == 1'b0);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,461,assert(f_outstanding <= 2);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,463,assert(f_outstanding <= 1);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,475,assert(f_outstanding == 1);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,482,assert(f_outstanding <= 1);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,502,assert(!o_spi_sck);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,509,assert(!o_wb_stall);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,511,assert(o_wb_stall);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,513,assert(o_wb_stall);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,516,assert(ack_delay <= 7'd65);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,520,assert(ack_delay <= 7'd9);,1
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,642,assert property (@(posedge i_clk) disable iff ((i_reset)||(!i_wb_cyc)) (i_wb_stb)&&(!o_wb_stall)&&(!i_wb_we)&&(o_spi_cs_n),3
spixpress.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Nexys4DDR-Controller-master/Flash/spixpress.v,689,assert property (@(posedge i_clk) (THIS_DATA and ((!i_reset)&&(i_wb_cyc) throughout ((ack_delay == 7'd32) ##1 (ack_delay == $past(ack_delay)-1) [*31]))) |=> (o_wb_ack)&&(o_wb_data == f_data));,6
Faulty_file1_sim3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim3.v,2174,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
Faulty_file1_sim3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim3.v,2177,restrict property (resetn != $initstate);,1
Faulty_file1_sim3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim3.v,2187,assert (mem_wstrb == 0);,1
Faulty_file1_sim3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim3.v,2199,assert (ok);,1
Faulty_file1_sim3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim3.v,2217,assert(mem_valid);,1
Faulty_file1_sim3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim3.v,2218,assert(mem_addr == last_mem_la_addr);,1
Faulty_file1_sim3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim3.v,2219,assert(mem_wstrb == 0);,1
Faulty_file1_sim3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim3.v,2222,assert(mem_valid);,1
Faulty_file1_sim3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim3.v,2223,assert(mem_addr == last_mem_la_addr);,1
Faulty_file1_sim3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim3.v,2224,assert(mem_wdata == last_mem_la_wdata);,1
Faulty_file1_sim3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim3.v,2225,assert(mem_wstrb == last_mem_la_wstrb);,1
Faulty_file1_sim3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim3.v,2228,assert(!mem_valid || mem_ready);,1
Faulty_file1_sim1.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim1.v,2176,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
Faulty_file1_sim1.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim1.v,2179,restrict property (resetn != $initstate);,1
Faulty_file1_sim1.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim1.v,2189,assert (mem_wstrb == 0);,1
Faulty_file1_sim1.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim1.v,2201,assert (ok);,1
Faulty_file1_sim1.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim1.v,2219,assert(mem_valid);,1
Faulty_file1_sim1.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim1.v,2220,assert(mem_addr == last_mem_la_addr);,1
Faulty_file1_sim1.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim1.v,2221,assert(mem_wstrb == 0);,1
Faulty_file1_sim1.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim1.v,2224,assert(mem_valid);,1
Faulty_file1_sim1.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim1.v,2225,assert(mem_addr == last_mem_la_addr);,1
Faulty_file1_sim1.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim1.v,2226,assert(mem_wdata == last_mem_la_wdata);,1
Faulty_file1_sim1.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim1.v,2227,assert(mem_wstrb == last_mem_la_wstrb);,1
Faulty_file1_sim1.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim1.v,2230,assert(!mem_valid || mem_ready);,1
Faulty_file1_sim2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim2.v,2176,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
Faulty_file1_sim2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim2.v,2179,restrict property (resetn != $initstate);,1
Faulty_file1_sim2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim2.v,2189,assert (mem_wstrb == 0);,1
Faulty_file1_sim2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim2.v,2201,assert (ok);,1
Faulty_file1_sim2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim2.v,2219,assert(mem_valid);,1
Faulty_file1_sim2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim2.v,2220,assert(mem_addr == last_mem_la_addr);,1
Faulty_file1_sim2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim2.v,2221,assert(mem_wstrb == 0);,1
Faulty_file1_sim2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim2.v,2224,assert(mem_valid);,1
Faulty_file1_sim2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim2.v,2225,assert(mem_addr == last_mem_la_addr);,1
Faulty_file1_sim2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim2.v,2226,assert(mem_wdata == last_mem_la_wdata);,1
Faulty_file1_sim2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim2.v,2227,assert(mem_wstrb == last_mem_la_wstrb);,1
Faulty_file1_sim2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_FPGA_flow/Faulty_file1_sim2.v,2230,assert(!mem_valid || mem_ready);,1
golden_PicoRV32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/golden_PicoRV32.v,2092,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
golden_PicoRV32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/golden_PicoRV32.v,2095,restrict property (resetn != $initstate);,1
golden_PicoRV32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/golden_PicoRV32.v,2105,assert (mem_wstrb == 0);,1
golden_PicoRV32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/golden_PicoRV32.v,2117,assert (ok);,1
golden_PicoRV32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/golden_PicoRV32.v,2135,assert(mem_valid);,1
golden_PicoRV32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/golden_PicoRV32.v,2136,assert(mem_addr == last_mem_la_addr);,1
golden_PicoRV32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/golden_PicoRV32.v,2137,assert(mem_wstrb == 0);,1
golden_PicoRV32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/golden_PicoRV32.v,2140,assert(mem_valid);,1
golden_PicoRV32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/golden_PicoRV32.v,2141,assert(mem_addr == last_mem_la_addr);,1
golden_PicoRV32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/golden_PicoRV32.v,2142,assert(mem_wdata == last_mem_la_wdata);,1
golden_PicoRV32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/golden_PicoRV32.v,2143,assert(mem_wstrb == last_mem_la_wstrb);,1
golden_PicoRV32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/golden_PicoRV32.v,2146,assert(!mem_valid || mem_ready);,1
one_faulty_file.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/one_faulty_file.v,2128,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
one_faulty_file.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/one_faulty_file.v,2131,restrict property (resetn != $initstate);,1
one_faulty_file.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/one_faulty_file.v,2141,assert (mem_wstrb == 0);,1
one_faulty_file.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/one_faulty_file.v,2153,assert (ok);,1
one_faulty_file.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/one_faulty_file.v,2171,assert(mem_valid);,1
one_faulty_file.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/one_faulty_file.v,2172,assert(mem_addr == last_mem_la_addr);,1
one_faulty_file.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/one_faulty_file.v,2173,assert(mem_wstrb == 0);,1
one_faulty_file.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/one_faulty_file.v,2176,assert(mem_valid);,1
one_faulty_file.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/one_faulty_file.v,2177,assert(mem_addr == last_mem_la_addr);,1
one_faulty_file.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/one_faulty_file.v,2178,assert(mem_wdata == last_mem_la_wdata);,1
one_faulty_file.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/one_faulty_file.v,2179,assert(mem_wstrb == last_mem_la_wstrb);,1
one_faulty_file.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Thesis_Part2-main/Thesis_Part2/PicoRV_Simulation_flow/one_faulty_file.v,2182,assert(!mem_valid || mem_ready);,1
mips_cpu_harvard_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/AM04-MIPS-CPU-main/testbench/mips_cpu_harvard_tb.v,61,assert(active==1);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Lattice-ECP5-Bitstream-Decompiler-master/cells/cells_sim.v,459,assert(A0m==A1m);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Lattice-ECP5-Bitstream-Decompiler-master/cells/cells_sim.v,460,assert(B0m==B1m);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Lattice-ECP5-Bitstream-Decompiler-master/cells/cells_sim.v,461,assert(C0m==C1m);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Lattice-ECP5-Bitstream-Decompiler-master/cells/cells_sim.v,462,assert(D0m==D1m);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Timer-main/submodules/CPU/hardware/src/picorv32.v,2061,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Timer-main/submodules/CPU/hardware/src/picorv32.v,2064,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Timer-main/submodules/CPU/hardware/src/picorv32.v,2074,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Timer-main/submodules/CPU/hardware/src/picorv32.v,2086,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Timer-main/submodules/CPU/hardware/src/picorv32.v,2104,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Timer-main/submodules/CPU/hardware/src/picorv32.v,2105,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Timer-main/submodules/CPU/hardware/src/picorv32.v,2106,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Timer-main/submodules/CPU/hardware/src/picorv32.v,2109,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Timer-main/submodules/CPU/hardware/src/picorv32.v,2110,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Timer-main/submodules/CPU/hardware/src/picorv32.v,2111,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Timer-main/submodules/CPU/hardware/src/picorv32.v,2112,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Timer-main/submodules/CPU/hardware/src/picorv32.v,2115,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/caravel_user_project_Analog_LDO_DPLL-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/caravel_user_project_Analog_LDO_DPLL-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/caravel_user_project_Analog_LDO_DPLL-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/caravel_user_project_Analog_LDO_DPLL-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/caravel_user_project_Analog_LDO_DPLL-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/caravel_user_project_Analog_LDO_DPLL-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/caravel_user_project_Analog_LDO_DPLL-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/caravel_user_project_Analog_LDO_DPLL-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/caravel_user_project_Analog_LDO_DPLL-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/caravel_user_project_Analog_LDO_DPLL-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/caravel_user_project_Analog_LDO_DPLL-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/caravel_user_project_Analog_LDO_DPLL-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Physical-Design-with-OpenLANE-using-SKY130-PDK-main/picorv32a/source/picorv32a.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Physical-Design-with-OpenLANE-using-SKY130-PDK-main/picorv32a/source/picorv32a.v,2040,restrict property (resetn != $initstate);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Physical-Design-with-OpenLANE-using-SKY130-PDK-main/picorv32a/source/picorv32a.v,2050,assert (mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Physical-Design-with-OpenLANE-using-SKY130-PDK-main/picorv32a/source/picorv32a.v,2062,assert (ok);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Physical-Design-with-OpenLANE-using-SKY130-PDK-main/picorv32a/source/picorv32a.v,2080,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Physical-Design-with-OpenLANE-using-SKY130-PDK-main/picorv32a/source/picorv32a.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Physical-Design-with-OpenLANE-using-SKY130-PDK-main/picorv32a/source/picorv32a.v,2082,assert(mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Physical-Design-with-OpenLANE-using-SKY130-PDK-main/picorv32a/source/picorv32a.v,2085,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Physical-Design-with-OpenLANE-using-SKY130-PDK-main/picorv32a/source/picorv32a.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Physical-Design-with-OpenLANE-using-SKY130-PDK-main/picorv32a/source/picorv32a.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Physical-Design-with-OpenLANE-using-SKY130-PDK-main/picorv32a/source/picorv32a.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/6/Physical-Design-with-OpenLANE-using-SKY130-PDK-main/picorv32a/source/picorv32a.v,2091,assert(!mem_valid || mem_ready);,1
axis_register.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/RetroAxi-main/axis_register.v,65,assert (size <= 2);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32-mod/picorv32.v,1999,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32-mod/picorv32.v,2002,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32-mod/picorv32.v,2012,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32-mod/picorv32.v,2024,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32-mod/picorv32.v,2042,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32-mod/picorv32.v,2043,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32-mod/picorv32.v,2044,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32-mod/picorv32.v,2047,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32-mod/picorv32.v,2048,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32-mod/picorv32.v,2049,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32-mod/picorv32.v,2050,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32-mod/picorv32.v,2053,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32/picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32/picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32/picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32/picorv32.v,2062,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32/picorv32.v,2080,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32/picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32/picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32/picorv32.v,2085,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32/picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32/picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32/picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/BESSPIN-halcyon-master/processors/picorv32/picorv32.v,2091,assert(!mem_valid || mem_ready);,1
t_assert_basic.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/tmp/verilator-4.014/test_regress/t/t_assert_basic.v,19,assert (!(cyc==5) || toggle);,1
t_foreach.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/tmp/verilator-4.014/test_regress/t/t_foreach.v,33,assert (index_a != -1);,1
t_foreach.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/tmp/verilator-4.014/test_regress/t/t_foreach.v,34,assert (index_a != 1);,1
t_assert_cover.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/tmp/verilator-4.014/test_regress/t/t_assert_cover.v,84,"cover property (C1) $display(""*COVER: Cyc==5"");",1
sub.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/tmp/verilator-4.014/examples/tracing_sc/sub.v,52,cover property (@(posedge clk) count_c==3);,1
sub.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/ariane/tmp/verilator-4.014/examples/tracing_c/sub.v,52,cover property (@(posedge clk) count_c==3);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2155,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2158,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2168,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2180,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2198,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2199,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2200,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2203,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2204,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2205,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2206,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2209,assert(!mem_valid || mem_ready);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/uvm_ref_flow_1.1-main/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1391,assert property (p_power_down_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/uvm_ref_flow_1.1-main/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1398,assert property (p_power_down_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/uvm_ref_flow_1.1-main/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1404,assert property (p_power_down_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/uvm_ref_flow_1.1-main/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1413,assert property (p_power_up_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/uvm_ref_flow_1.1-main/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1419,assert property (p_power_up_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/uvm_ref_flow_1.1-main/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1426,assert property (p_power_up_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/uvm_ref_flow_1.1-main/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1438,assert property (p_power_down_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/uvm_ref_flow_1.1-main/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1445,assert property (p_power_down_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/uvm_ref_flow_1.1-main/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1451,assert property (p_power_down_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/uvm_ref_flow_1.1-main/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1460,assert property (p_power_up_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/uvm_ref_flow_1.1-main/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1466,assert property (p_power_up_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/uvm_ref_flow_1.1-main/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1473,assert property (p_power_up_smc);,1
station.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/65HE06-main/src/core/station.v,229,assert( iop_status[0] == 1'b0 || iop_status[0] == 1'b1 );,1
station.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/65HE06-main/src/core/station.v,230,assert( iop_status[1] == 1'b0 || iop_status[1] == 1'b1 );,1
station.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/65HE06-main/src/core/station.v,231,assert( iop_status[2] == 1'b0 || iop_status[2] == 1'b1 );,1
station.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/65HE06-main/src/core/station.v,232,assert( r_ready == 1'b0 || r_ready == 1'b1 );,1
DW_lp_fifoctl_1c_df.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Project_CV-main/Multi-core_Processor_System/include/sim_ver/DW_lp_fifoctl_1c_df.v,1147,assert property (DW_re_reset_empty_flags) else if (`DW_LOCAL_SVA_MODE == 1) $warning;,2
DW_lp_fifoctl_1c_df.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Project_CV-main/Multi-core_Processor_System/include/sim_ver/DW_lp_fifoctl_1c_df.v,1152,assert property (DW_re_reset_empty_flags) else if (`DW_LOCAL_SVA_MODE == 1) $warning;,2
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/VSD-Sky130-OpenLane-Workshop-main/src/picorv32a.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/VSD-Sky130-OpenLane-Workshop-main/src/picorv32a.v,2040,restrict property (resetn != $initstate);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/VSD-Sky130-OpenLane-Workshop-main/src/picorv32a.v,2050,assert (mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/VSD-Sky130-OpenLane-Workshop-main/src/picorv32a.v,2062,assert (ok);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/VSD-Sky130-OpenLane-Workshop-main/src/picorv32a.v,2080,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/VSD-Sky130-OpenLane-Workshop-main/src/picorv32a.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/VSD-Sky130-OpenLane-Workshop-main/src/picorv32a.v,2082,assert(mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/VSD-Sky130-OpenLane-Workshop-main/src/picorv32a.v,2085,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/VSD-Sky130-OpenLane-Workshop-main/src/picorv32a.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/VSD-Sky130-OpenLane-Workshop-main/src/picorv32a.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/VSD-Sky130-OpenLane-Workshop-main/src/picorv32a.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/VSD-Sky130-OpenLane-Workshop-main/src/picorv32a.v,2091,assert(!mem_valid || mem_ready);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/picorv32a/rtl/picorv32a.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/picorv32a/rtl/picorv32a.v,2040,restrict property (resetn != $initstate);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/picorv32a/rtl/picorv32a.v,2050,assert (mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/picorv32a/rtl/picorv32a.v,2062,assert (ok);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/picorv32a/rtl/picorv32a.v,2080,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/picorv32a/rtl/picorv32a.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/picorv32a/rtl/picorv32a.v,2082,assert(mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/picorv32a/rtl/picorv32a.v,2085,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/picorv32a/rtl/picorv32a.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/picorv32a/rtl/picorv32a.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/picorv32a/rtl/picorv32a.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/picorv32a/rtl/picorv32a.v,2091,assert(!mem_valid || mem_ready);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/wbqspiflash/rtl/wbqspiflash.v,1654,assert(f_nbits != 0);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/wbqspiflash/rtl/wbqspiflash.v,1677,assert(f_nsent + spi_len + 6'h4 == f_nbits);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/wbqspiflash/rtl/wbqspiflash.v,1679,assert(f_nsent + spi_len + 6'h1 == f_nbits);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/wbqspiflash/rtl/wbqspiflash.v,1695,assert(!o_cs_n);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/wbqspiflash/rtl/wbqspiflash.v,1711,assert(o_sck);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/wbqspiflash/rtl/wbqspiflash.v,1736,assert(!o_cs_n);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/wbqspiflash/rtl/wbqspiflash.v,1752,assert(f_nsent == f_nbits);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,398,assert(!o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,399,assert(!o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,400,assert(!o_err);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,402,assert(!r_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,403,assert(!zero_divisor);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,404,assert(r_bit==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,405,assert(!last_bit);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,406,assert(!pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,407,assert(!r_z);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,408,assert(r_dividend==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,409,assert(o_quotient==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,410,assert(!r_c);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,411,assert(r_divisor==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,423,assert(o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,434,assert(o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,438,assert(!pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,442,assert(pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,450,assert(o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,454,assert(!o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,462,assert(w_n == o_quotient[BW-1]);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,466,assert(!o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,493,assert(o_err);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,502,assert(r_divisor[BW-2:0] == 0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,511,assert(r_divisor[2*BW-2]==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,515,assert(o_quotient[0]);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/openlane-examples-main/zipdiv/rtl/zipdiv.v,517,assert(!o_quotient[0]);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Basys3_picosoc_withflash-master/src/picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Basys3_picosoc_withflash-master/src/picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Basys3_picosoc_withflash-master/src/picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Basys3_picosoc_withflash-master/src/picorv32.v,2062,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Basys3_picosoc_withflash-master/src/picorv32.v,2080,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Basys3_picosoc_withflash-master/src/picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Basys3_picosoc_withflash-master/src/picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Basys3_picosoc_withflash-master/src/picorv32.v,2085,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Basys3_picosoc_withflash-master/src/picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Basys3_picosoc_withflash-master/src/picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Basys3_picosoc_withflash-master/src/picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/Basys3_picosoc_withflash-master/src/picorv32.v,2091,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/caravel-lite-main/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/caravel-lite-main/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/caravel-lite-main/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/caravel-lite-main/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/caravel-lite-main/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/caravel-lite-main/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/caravel-lite-main/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/caravel-lite-main/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/caravel-lite-main/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/caravel-lite-main/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/caravel-lite-main/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/caravel-lite-main/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
counter_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/designs/counter/counter_tb.v,46,"assert(out == counter[5:2], out);",1
clock_gen_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/clock_gen/clock_gen_tb.v,113,"assert(out[i] == counter_pll[3], out[i]);",1
clock_gen_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/clock_gen/clock_gen_tb.v,130,"assert(out[i + 4] == counter_mmcm[3], out[i + 4]);",1
ram36_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/ram36/ram36_tb.v,86,"assert(tx == rx, tx);",1
ram36_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/ram36/ram36_tb.v,103,"assert(check_counter != i || led == ram[i], led);",1
obuftds_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/diff_io/obuftds_tb.v,50,"assert(sw != 2'b00 || diff_n === 1 && diff_p == 0, sw);",1
obuftds_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/diff_io/obuftds_tb.v,51,"assert(sw != 2'b01 || diff_n === 0 && diff_p == 1, sw);",1
obuftds_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/diff_io/obuftds_tb.v,52,"assert(sw[1] != 1'b1 || diff_n === 1'bz && diff_p == 1'bz, sw);",1
ibufds_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/diff_io/ibufds_tb.v,54,"assert(sig == led, sig);",1
iobufds_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/diff_io/iobufds_tb.v,55,"assert(sw != 2'b00 || diff_n === 1 && diff_p == 0, sw);",1
iobufds_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/diff_io/iobufds_tb.v,56,"assert(sw != 2'b01 || diff_n === 0 && diff_p == 1, sw);",1
iobufds_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/diff_io/iobufds_tb.v,57,"assert(sw[1] != 1'b1 || led === sw[0], sw);",1
obufds_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/diff_io/obufds_tb.v,50,"assert(sw != 1'b0 || diff_n === 1 && diff_p == 0, sw);",1
obufds_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/diff_io/obufds_tb.v,51,"assert(sw != 1'b1 || diff_n === 0 && diff_p == 1, sw);",1
iobuf_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/sing_io/iobuf_tb.v,57,"assert(sw != 3'd0 || led === check[0], led);",1
iobuf_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/sing_io/iobuf_tb.v,58,"assert(sw != 3'd1 || led === check[1], led);",1
iobuf_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/sing_io/iobuf_tb.v,59,"assert(sw != 3'd2 || led === check[2], led);",1
iobuf_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/sing_io/iobuf_tb.v,60,"assert(sw != 3'd3 || led === check[3], led);",1
iobuf_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/sing_io/iobuf_tb.v,61,"assert(sw != 3'd4 || led === check[4], led);",1
iobuf_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/sing_io/iobuf_tb.v,62,"assert(sw != 3'd5 || led === check[5], led);",1
iobuf_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/sing_io/iobuf_tb.v,63,"assert(sw != 3'd6 || led === check[6], led);",1
iobuf_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/sing_io/iobuf_tb.v,64,"assert(sw != 3'd7 || led === check[7], led);",1
obuft_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/sing_io/obuft_tb.v,48,"assert(sw[1] != 1 || jc1 === 1'bz, sw);",1
obuft_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/sing_io/obuft_tb.v,49,"assert(sw != 2'b00 || jc1 === 1'b0, sw);",1
obuft_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/sing_io/obuft_tb.v,50,"assert(sw != 2'b01 || jc1 === 1'b1, sw);",1
wire_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/wire/wire_tb.v,45,"assert(out == in, out);",1
ram_36bit_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/ram_36bit/ram_36bit_tb.v,91,"assert(tx == rx, tx);",1
ram_36bit_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/ram_36bit/ram_36bit_tb.v,117,"assert(check_counter != i || state == 1'b0 && led == ram[i][15:0] || state == 1'b1 && led == ram[i][31:16], led);",1
ram_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/ram/ram_tb.v,86,"assert(tx == rx, tx);",1
ram_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/tests/features/ram/ram_tb.v,103,"assert(check_counter != i || led == ram[i], led);",1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/third_party/picosoc/picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/third_party/picosoc/picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/third_party/picosoc/picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/third_party/picosoc/picorv32.v,2062,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/third_party/picosoc/picorv32.v,2080,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/third_party/picosoc/picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/third_party/picosoc/picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/third_party/picosoc/picorv32.v,2085,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/third_party/picosoc/picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/third_party/picosoc/picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/third_party/picosoc/picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-interchange-tests-main/third_party/picosoc/picorv32.v,2091,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/deterministic-start-benchmark-master/hw/picorv32.v,2313,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/deterministic-start-benchmark-master/hw/picorv32.v,2316,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/deterministic-start-benchmark-master/hw/picorv32.v,2326,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/deterministic-start-benchmark-master/hw/picorv32.v,2338,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/deterministic-start-benchmark-master/hw/picorv32.v,2356,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/deterministic-start-benchmark-master/hw/picorv32.v,2357,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/deterministic-start-benchmark-master/hw/picorv32.v,2358,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/deterministic-start-benchmark-master/hw/picorv32.v,2361,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/deterministic-start-benchmark-master/hw/picorv32.v,2362,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/deterministic-start-benchmark-master/hw/picorv32.v,2363,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/deterministic-start-benchmark-master/hw/picorv32.v,2364,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/deterministic-start-benchmark-master/hw/picorv32.v,2367,assert(!mem_valid || mem_ready);,1
pll_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/fpga-hal-main/test/pll_tb.v,9,assert(pll0.f_pllin);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,244,assert property(m_axil_arvalid == 1'b0);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,245,assume property(m_axil_rvalid == 1'b0);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,246,assert property(f_axil_m_ar_outstanding == 'b0);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,254,assert property(m_axil_awvalid == 1'b0);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,255,assert property(m_axil_wvalid == 1'b0);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,256,assume property(m_axil_bvalid == 1'b0);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,257,assert property(f_axil_m_aw_outstanding == 'b0);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,258,assert property(f_axil_m_w_outstanding == 'b0);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,268,assume property(rst==1);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,303,assume property(!m_axil_awready);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,305,assume property(!m_axil_wready);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,307,assume property(!m_axil_arready);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,325,assume property(f_axil_m_aw_outstanding > 0);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,326,assume property(f_axil_m_w_outstanding > 0);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,329,assume property(f_axil_m_ar_outstanding > 0);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,346,assume property(f_axil_aw_stall < F_REQ_STALL_MAX);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,347,assume property(f_axil_w_stall < F_REQ_STALL_MAX);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,348,assume property(f_axil_ar_stall < F_REQ_STALL_MAX);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,352,assume property(f_axil_aw_delay < F_DELAY_MAX);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,353,assume property(f_axil_w_delay < F_DELAY_MAX);,1
f_axil_master.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_master.v,354,assume property(f_axil_ar_delay < F_DELAY_MAX);,1
f_arbiter.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_arbiter.v,80,assume property(rst == 1'b1);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,244,assume property(s_axil_arvalid == 1'b0);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,245,assert property(s_axil_rvalid == 1'b0);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,246,assert property(f_axil_s_ar_outstanding == 'b0);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,254,assume property(s_axil_awvalid == 1'b0);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,255,assume property(s_axil_wvalid == 1'b0);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,256,assert property(s_axil_bvalid == 1'b0);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,257,assert property(f_axil_s_aw_outstanding == 'b0);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,258,assert property(f_axil_s_w_outstanding == 'b0);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,268,assume property(rst==1);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,307,assume property(!s_axil_awvalid);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,309,assume property(!s_axil_wvalid);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,311,assume property(!s_axil_arvalid);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,317,assume property(f_axil_b_stall < F_RSP_STALL_MAX);,1
f_axil_slave.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_slave.v,318,assume property(f_axil_r_stall < F_RSP_STALL_MAX);,1
f_axil_ram.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/4/verilog-axi-formal-main/formal/f_axil_ram.v,144,assume property(f_mem[f_addr] == f_data);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/.ipynb_checkpoints/picorv32-checkpoint.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/.ipynb_checkpoints/picorv32-checkpoint.v,2107,restrict property (resetn != $initstate);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/.ipynb_checkpoints/picorv32-checkpoint.v,2117,assert (mem_wstrb == 0);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/.ipynb_checkpoints/picorv32-checkpoint.v,2129,assert (ok);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/.ipynb_checkpoints/picorv32-checkpoint.v,2147,assert(mem_valid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/.ipynb_checkpoints/picorv32-checkpoint.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/.ipynb_checkpoints/picorv32-checkpoint.v,2149,assert(mem_wstrb == 0);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/.ipynb_checkpoints/picorv32-checkpoint.v,2152,assert(mem_valid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/.ipynb_checkpoints/picorv32-checkpoint.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/.ipynb_checkpoints/picorv32-checkpoint.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/.ipynb_checkpoints/picorv32-checkpoint.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/.ipynb_checkpoints/picorv32-checkpoint.v,2158,assert(!mem_valid || mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/EE2003-Computer-Organisation-main/a5/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/IC-EDA-master/verilog/picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/IC-EDA-master/verilog/picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/IC-EDA-master/verilog/picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/IC-EDA-master/verilog/picorv32.v,2062,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/IC-EDA-master/verilog/picorv32.v,2080,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/IC-EDA-master/verilog/picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/IC-EDA-master/verilog/picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/IC-EDA-master/verilog/picorv32.v,2085,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/IC-EDA-master/verilog/picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/IC-EDA-master/verilog/picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/IC-EDA-master/verilog/picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/IC-EDA-master/verilog/picorv32.v,2091,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/Sylvia-main/designs/picorv/picorv32.v,2114,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/Sylvia-main/designs/picorv/picorv32.v,2117,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/Sylvia-main/designs/picorv/picorv32.v,2127,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/Sylvia-main/designs/picorv/picorv32.v,2139,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/Sylvia-main/designs/picorv/picorv32.v,2157,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/Sylvia-main/designs/picorv/picorv32.v,2158,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/Sylvia-main/designs/picorv/picorv32.v,2159,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/Sylvia-main/designs/picorv/picorv32.v,2162,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/Sylvia-main/designs/picorv/picorv32.v,2163,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/Sylvia-main/designs/picorv/picorv32.v,2164,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/Sylvia-main/designs/picorv/picorv32.v,2165,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/Sylvia-main/designs/picorv/picorv32.v,2168,assert(!mem_valid || mem_ready);,1
register_file_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/3-functional-units/register_file_tb_simple.v,31,assert(read_data_a==0);,1
register_file_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/3-functional-units/register_file_tb_simple.v,45,assert(read_data_a==0);,1
register_file_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/3-functional-units/register_file_tb_simple.v,58,assert(read_data_a==3);,1
register_file_tb_simple.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/3-functional-units/register_file_tb_simple.v,71,assert(read_data_a==7);,1
or_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v4/or_tb.v,12,assert(r==1);,1
or_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v4/or_tb.v,17,assert(r==1);,1
or_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v4/or_tb.v,22,assert(r==1);,1
or_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v4/or_tb.v,27,assert(r==0);,1
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v3/ff_tb.v,19,assert(q == 1);,1
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v3/ff_tb.v,23,assert(q==1);,1
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v3/ff_tb.v,26,assert(q==1);,1
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v3/ff_tb.v,31,assert(q == 1);,1
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v3/ff_tb.v,35,assert(q==1);,1
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v3/ff_tb.v,38,assert(q==1);,1
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v3/ff_tb.v,43,assert(q == 0);,1
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v3/ff_tb.v,47,assert(q==0);,1
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v3/ff_tb.v,50,assert(q==1);,1
add_sub_logic_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v7/add_sub_logic_tb.v,15,assert(r==5);,1
add_sub_logic_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v7/add_sub_logic_tb.v,19,assert(r==300);,1
add_sub_logic_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v7/add_sub_logic_tb.v,25,assert(r==5);,1
add_sub_logic_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v7/add_sub_logic_tb.v,29,assert(r==16'hff9c);,1
add_sub_logic_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v7/add_sub_logic_tb.v,35,assert(!r);,1
add_sub_logic_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v7/add_sub_logic_tb.v,39,assert(r);,1
add_sub_logic_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v7/add_sub_logic_tb.v,45,assert(r==16'hfff5);,1
add_sub_logic_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v7/add_sub_logic_tb.v,49,assert(r==16'hfffC);,1
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v2/ff_tb.v,17,assert(q == 1);,1
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v2/ff_tb.v,21,assert(q==1); /* Should still be 1 until rising edge. */ d=0; /* Change the register input to 0. */ #1;,3
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v2/ff_tb.v,24,assert(q==1); /* Should still be 1 until rising edge. */ /* falling edge */ clk = 0;,4
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v2/ff_tb.v,29,assert(q == 1); /* Should still remember original value of 1 */ /* rising edge */ clk = 1;,4
ff_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/elec50010-2021-verilog-lab-master/2-verilog-errors/v2/ff_tb.v,34,assert(q==0); /* Output has now changed to new input */ $finish;,4
formal_insertion_sort.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/verilog/formal/formal_insertion_sort.v,95,assume(rst || init_1z);,1
formal_bubble_sort.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/verilog/formal/formal_bubble_sort.v,110,assume(rst || init_1z);,1
formal_brick_sort.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/verilog/formal/formal_brick_sort.v,74,assume(rst || init_1z);,1
axistream_improve_timepath.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/hdl/axistream_improve_timepath.v,84,assert(cnt > 0);,1
formal_axistream_pack.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_axistream_pack.v,70,assume(init_1z || rst);,1
formal_axistream_pack.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_axistream_pack.v,72,cover(dest_tvalid && dest_tready);,1
formal_axistream_unpack.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_axistream_unpack.v,114,assume(init_1z || rst);,1
formal_axistream_unpack.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_axistream_unpack.v,117,cover(!rst && dest_tvalid && dest_tready);,1
formal_axistream_unpack.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_axistream_unpack.v,120,assert(inv_index >= 0 && inv_index < NUM_PACK);,1
formal_axistream_unpack.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_axistream_unpack.v,122,assert(index >= 0 && index < NUM_PACK);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_bram_std_fifo.v,64,assume(rst);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_bram_std_fifo.v,74,cover(was_full && empty);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_bram_std_fifo.v,78,assume(!full || !wr_en);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_bram_std_fifo.v,80,assume(!empty || !rd_en);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_bram_std_fifo.v,85,assert(empty || !rst_1z);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_bram_std_fifo.v,87,assert(rst || rst_1z || !rd_en_1z || data0_1z == dest_data);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_bram_std_fifo.v,121,assert(index >= 0);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_bram_std_fifo.v,122,assert(index <= 2**ADDR_WIDTH);,1
formal_bram_axistream_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_bram_axistream_fifo.v,76,assume(rst);,1
formal_bram_axistream_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_bram_axistream_fifo.v,111,assert(index >= 0);,1
formal_bram_axistream_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_bram_axistream_fifo.v,112,assert(index <= 2**ADDR_WIDTH + 1);,1
formal_axistream_improve_timepath.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_axistream_improve_timepath.v,72,assume(rst);,1
formal_axistream_improve_timepath.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_axistream_improve_timepath.v,107,assert(index >= 0);,1
formal_axistream_improve_timepath.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/sort_fpga-main/submodules/hdl_rosetta_stone/verilog/formal/formal_axistream_improve_timepath.v,108,assert(index <= 2**ADDR_WIDTH + 1);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/caravel_avsdspamp_3v3_sky130-master/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/caravel_avsdspamp_3v3_sky130-master/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/caravel_avsdspamp_3v3_sky130-master/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/caravel_avsdspamp_3v3_sky130-master/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/caravel_avsdspamp_3v3_sky130-master/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/caravel_avsdspamp_3v3_sky130-master/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/caravel_avsdspamp_3v3_sky130-master/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/caravel_avsdspamp_3v3_sky130-master/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/caravel_avsdspamp_3v3_sky130-master/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/caravel_avsdspamp_3v3_sky130-master/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/caravel_avsdspamp_3v3_sky130-master/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/caravel_avsdspamp_3v3_sky130-master/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
axistream_improve_timepath.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/hdl/axistream_improve_timepath.v,78,assert(cnt > 0);,1
formal_axistream_pack.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_axistream_pack.v,70,assume(init_1z || rst);,1
formal_axistream_pack.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_axistream_pack.v,72,cover(dest_tvalid && dest_tready);,1
formal_axistream_unpack.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_axistream_unpack.v,115,assume(init_1z || rst);,1
formal_axistream_unpack.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_axistream_unpack.v,118,cover(!rst && dest_tvalid && dest_tready);,1
formal_axistream_unpack.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_axistream_unpack.v,121,assert(inv_index >= 0 && inv_index < NUM_PACK);,1
formal_axistream_unpack.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_axistream_unpack.v,123,assert(index >= 0 && index < NUM_PACK);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_bram_std_fifo.v,64,assume(rst);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_bram_std_fifo.v,74,cover(was_full && empty);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_bram_std_fifo.v,78,assume(!full || !wr_en);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_bram_std_fifo.v,80,assume(!empty || !rd_en);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_bram_std_fifo.v,85,assert(empty || !rst_1z);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_bram_std_fifo.v,87,assert(rst || rst_1z || !rd_en_1z || data0_1z == dest_data);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_bram_std_fifo.v,121,assert(index >= 0);,1
formal_bram_std_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_bram_std_fifo.v,122,assert(index <= 2**ADDR_WIDTH);,1
formal_bram_axistream_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_bram_axistream_fifo.v,76,assume(rst);,1
formal_bram_axistream_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_bram_axistream_fifo.v,111,assert(index >= 0);,1
formal_bram_axistream_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_bram_axistream_fifo.v,112,assert(index <= 2**ADDR_WIDTH + 1);,1
formal_axistream_improve_timepath.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_axistream_improve_timepath.v,72,assume(rst);,1
formal_axistream_improve_timepath.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_axistream_improve_timepath.v,107,assert(index >= 0);,1
formal_axistream_improve_timepath.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/hdl_rosetta_stone-main/verilog/formal/formal_axistream_improve_timepath.v,108,assert(index <= 2**ADDR_WIDTH + 1);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/picorv32.v,2062,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/picorv32.v,2080,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/picorv32.v,2085,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/picorv32.v,2091,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/picorv32.v,2062,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/picorv32.v,2080,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/picorv32.v,2085,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/picorv32.v,2091,assert(!mem_valid || mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/ip/picorv32/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/GPCP-master/designs/picorv32/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/asic-main/src/picorv32.v,2061,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/asic-main/src/picorv32.v,2064,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/asic-main/src/picorv32.v,2074,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/asic-main/src/picorv32.v,2086,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/asic-main/src/picorv32.v,2104,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/asic-main/src/picorv32.v,2105,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/asic-main/src/picorv32.v,2106,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/asic-main/src/picorv32.v,2109,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/asic-main/src/picorv32.v,2110,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/asic-main/src/picorv32.v,2111,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/asic-main/src/picorv32.v,2112,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/asic-main/src/picorv32.v,2115,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/riscv_usb/rtl/picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/riscv_usb/rtl/picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/riscv_usb/rtl/picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/riscv_usb/rtl/picorv32.v,2064,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/riscv_usb/rtl/picorv32.v,2082,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/riscv_usb/rtl/picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/riscv_usb/rtl/picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/riscv_usb/rtl/picorv32.v,2087,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/riscv_usb/rtl/picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/riscv_usb/rtl/picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/riscv_usb/rtl/picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/riscv_usb/rtl/picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/usb_audio/rtl/picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/usb_audio/rtl/picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/usb_audio/rtl/picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/usb_audio/rtl/picorv32.v,2064,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/usb_audio/rtl/picorv32.v,2082,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/usb_audio/rtl/picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/usb_audio/rtl/picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/usb_audio/rtl/picorv32.v,2087,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/usb_audio/rtl/picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/usb_audio/rtl/picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/usb_audio/rtl/picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/ice40-playground-master/projects/usb_audio/rtl/picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/WB/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/WB/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/WB/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/WB/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/WB/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/WB/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/WB/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/WB/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/WB/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/WB/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/WB/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/WB/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/UVM_WB/dv/tb/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/UVM_WB/dv/tb/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/UVM_WB/dv/tb/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/UVM_WB/dv/tb/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/UVM_WB/dv/tb/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/UVM_WB/dv/tb/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/UVM_WB/dv/tb/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/UVM_WB/dv/tb/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/UVM_WB/dv/tb/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/UVM_WB/dv/tb/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/UVM_WB/dv/tb/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/UVM_RISCV-main/UVM_WB/dv/tb/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,473,assert(r_setup == fsv_setup);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,481,assert(zero_baud_counter);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,491,"assert(baud_counter <= { fsv_setup[23:0], 4'h0 });",1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,535,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,536,assert(data_bits == 2'b11);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,537,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,539,assert(1'b0 == |f_six_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,540,assert(1'b0 == |f_seven_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,541,assert(1'b0 == |f_eight_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,542,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,543,assert(state > 4'h2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,550,assert(state == 4'h3);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,551,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,552,assert(lcl_data[4:0] == fsv_data[4:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,554,assert(calc_parity == parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,557,assert(state == 4'h4);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,558,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,559,assert(lcl_data[3:0] == fsv_data[4:1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,561,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,564,assert(state == 4'h5);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,565,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,566,assert(lcl_data[2:0] == fsv_data[4:2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,571,assert(state == 4'h6);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,572,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,573,assert(lcl_data[1:0] == fsv_data[4:3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,578,assert(state == 4'h7);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,579,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,580,assert(lcl_data[0] == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,586,assert(state == 4'h8);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,588,assert(state == 4'h9);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,589,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,617,assert(fsv_setup[29:28] == 2'b10);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,618,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,619,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,621,assert(1'b0 == |f_five_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,622,assert(1'b0 == |f_seven_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,623,assert(1'b0 == |f_eight_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,624,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,625,assert(state > 4'h1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,632,assert(state == 4'h2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,633,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,634,assert(lcl_data[5:0] == fsv_data[5:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,636,assert(calc_parity == parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,639,assert(state == 4'h3);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,640,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,641,assert(lcl_data[4:0] == fsv_data[5:1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,643,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,646,assert(state == 4'h4);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,647,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,648,assert(lcl_data[3:0] == fsv_data[5:2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,653,assert(state == 4'h5);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,654,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,655,assert(lcl_data[2:0] == fsv_data[5:3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,660,assert(state == 4'h6);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,661,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,662,assert(lcl_data[1:0] == fsv_data[5:4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,667,assert(state == 4'h7);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,668,assert(lcl_data[0] == fsv_data[5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,669,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,675,assert(state == 4'h8);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,677,assert(state == 4'h9);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,678,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,706,assert(fsv_setup[29:28] == 2'b01);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,707,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,708,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,710,assert(1'b0 == |f_five_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,711,assert(1'b0 == |f_six_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,712,assert(1'b0 == |f_eight_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,713,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,714,assert(state != 4'h0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,721,assert(state == 4'h1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,722,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,723,assert(lcl_data[6:0] == fsv_data[6:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,725,assert(calc_parity == parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,728,assert(state == 4'h2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,729,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,730,assert(lcl_data[5:0] == fsv_data[6:1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,732,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,735,assert(state == 4'h3);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,736,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,737,assert(lcl_data[4:0] == fsv_data[6:2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,742,assert(state == 4'h4);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,743,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,744,assert(lcl_data[3:0] == fsv_data[6:3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,749,assert(state == 4'h5);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,750,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,751,assert(lcl_data[2:0] == fsv_data[6:4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,756,assert(state == 4'h6);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,757,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,758,assert(lcl_data[1:0] == fsv_data[6:5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,763,assert(state == 4'h7);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,764,assert(lcl_data[0] == fsv_data[6]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,765,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,771,assert(state == 4'h8);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,773,assert(state == 4'h9);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,774,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,799,assert(fsv_setup[29:28] == 2'b00);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,800,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,801,"assert(baud_counter < { 6'h0, fsv_setup[23:0]});",1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,803,assert(1'b0 == |f_five_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,804,assert(1'b0 == |f_six_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,805,assert(1'b0 == |f_seven_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,806,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,813,assert(state == 4'h0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,814,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,815,assert(lcl_data[7:0] == fsv_data[7:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,817,assert(calc_parity == parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,820,assert(state == 4'h1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,821,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,822,assert(lcl_data[6:0] == fsv_data[7:1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,824,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,827,assert(state == 4'h2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,828,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,829,assert(lcl_data[5:0] == fsv_data[7:2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,834,assert(state == 4'h3);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,835,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,836,assert(lcl_data[4:0] == fsv_data[7:3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,841,assert(state == 4'h4);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,842,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,843,assert(lcl_data[3:0] == fsv_data[7:4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,848,assert(state == 4'h5);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,849,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,850,assert(lcl_data[2:0] == fsv_data[7:5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,855,assert(state == 4'h6);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,856,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,857,assert(lcl_data[1:0] == fsv_data[7:6]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,862,assert(state == 4'h7);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,863,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,864,assert(lcl_data[0] == fsv_data[7]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,870,assert(state == 4'h8);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,872,assert(state == 4'h9);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,873,assert(o_uart_tx == fsv_data[7]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,890,"assert(baud_counter == { 4'h0, fsv_setup[23:0] }-1);",1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,934,assert(1'b0 == |f_five_seq[4:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,935,assert(1'b0 == |f_six_seq[5:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,936,assert(1'b0 == |f_seven_seq[6:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,937,assert(1'b0 == |f_eight_seq[7:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,939,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,947,assert(state == TXU_STOP);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,949,assert(state == TXU_STOP);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,950,assert(use_parity);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,951,assert(o_uart_tx == fsv_parity);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,958,assert(state == TXU_SECOND_STOP);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,959,assert(dblstop);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,960,assert(o_uart_tx);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,966,assert(state == 4'hf);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,967,assert(o_uart_tx);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,968,assert(baud_counter < fsv_setup[23:0]-1'b1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,1007,assert(state == TXU_IDLE);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,1008,assert(o_uart_tx == 1'b1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,1014,assert(state == TXU_BREAK);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,1015,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,1016,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,1132,assert(dblstop && use_parity);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,1171,assert(dblstop);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,1172,assert(use_parity);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,1206,assume(i_setup[23:0] > 2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/txuart.v,1208,assert(fsv_setup[23:0] > 2);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,347,assert(f_raddr_plus_one == r_next);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,352,assert(!w_read);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,353,assert(!osrc);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,359,assert(r_fill == f_fill);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,426,assert(!will_underflow);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,427,assert(f_first_in_fifo);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,428,assert(!f_second_in_fifo);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,429,assert(wr_addr == f_next_addr);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,430,assert(fifo[f_const_addr] == f_const_data);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,432,assert(o_data == f_const_data);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,435,assert(f_first_in_fifo);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,436,assert(f_second_in_fifo);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,439,assert(f_second_in_fifo);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,440,assert(rd_addr == f_next_addr);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,441,assert(o_data == f_const_second);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,457,cover(o_empty_n);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,463,cover(o_err);,1
ufifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/9/atlys-master/libraries/uart/ufifo.v,473,cover(cvr_filled && !o_empty_n);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/comp3-fa21-p5-main/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/comp3-fa21-p5-main/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/comp3-fa21-p5-main/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/comp3-fa21-p5-main/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/comp3-fa21-p5-main/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/comp3-fa21-p5-main/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/comp3-fa21-p5-main/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/comp3-fa21-p5-main/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/comp3-fa21-p5-main/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/comp3-fa21-p5-main/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/comp3-fa21-p5-main/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/comp3-fa21-p5-main/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Software-Multiplexed-Display-master/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Software-Multiplexed-Display-master/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Software-Multiplexed-Display-master/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Software-Multiplexed-Display-master/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Software-Multiplexed-Display-master/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Software-Multiplexed-Display-master/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Software-Multiplexed-Display-master/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Software-Multiplexed-Display-master/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Software-Multiplexed-Display-master/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Software-Multiplexed-Display-master/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Software-Multiplexed-Display-master/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Software-Multiplexed-Display-master/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Up-Down-Timer-master/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Up-Down-Timer-master/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Up-Down-Timer-master/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Up-Down-Timer-master/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Up-Down-Timer-master/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Up-Down-Timer-master/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Up-Down-Timer-master/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Up-Down-Timer-master/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Up-Down-Timer-master/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Up-Down-Timer-master/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Up-Down-Timer-master/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Up-Down-Timer-master/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/CompOrg-IITM-All-main/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/CompOrg-IITM-All-main/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/CompOrg-IITM-All-main/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/CompOrg-IITM-All-main/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/CompOrg-IITM-All-main/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/CompOrg-IITM-All-main/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/CompOrg-IITM-All-main/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/CompOrg-IITM-All-main/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/CompOrg-IITM-All-main/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/CompOrg-IITM-All-main/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/CompOrg-IITM-All-main/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/CompOrg-IITM-All-main/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_vco_tapeout_mpw4-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_vco_tapeout_mpw4-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_vco_tapeout_mpw4-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_vco_tapeout_mpw4-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_vco_tapeout_mpw4-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_vco_tapeout_mpw4-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_vco_tapeout_mpw4-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_vco_tapeout_mpw4-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_vco_tapeout_mpw4-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_vco_tapeout_mpw4-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_vco_tapeout_mpw4-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_vco_tapeout_mpw4-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
mips_cpu_statemac_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Verilog---MIPS-CPU-master/rtl/mips_cpu_initial_test/mips_cpu_statemac_tb.v,43,assert(active == 1);,1
mips_cpu_statemac_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Verilog---MIPS-CPU-master/rtl/mips_cpu_initial_test/mips_cpu_statemac_tb.v,48,assert(active == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Test-main/nanojpeg-submit/nanojpeg/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-assignments-master/a5/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/Rocket.v,5627,assert property (div_io_resp_valid == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/Rocket.v,5628,assert property (div_io_req_valid == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/Rocket.v,5629,assert property (bpu_io_debug_if == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/Rocket.v,5630,assert property (bpu_io_debug_ld == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/Rocket.v,5631,assert property (bpu_io_debug_st == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/Rocket.v,5632,assert property (bpu_io_xcpt_if == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/Rocket.v,5633,assert property (bpu_io_xcpt_ld == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/Rocket.v,5634,assert property (bpu_io_xcpt_st == 1'b0);,1
CSRFile.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/CSRFile.v,5142,assert property (reg_misa == 32'h40101105);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/RocketFV.v,833,assume property (GM_x0 == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/RocketFV.v,846,assume property (~IMPL_wb_reg_valid_o | WB_validInstructions);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/RocketFV.v,910,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/RocketFV.v,917,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/RocketFV.v,925,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/RocketFV.v,926,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/RocketFV.v,927,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/RocketFV.v,980,assume property ( io_imem_req_valid |-> ##[1:$] io_imem_resp_valid );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/RocketFV.v,984,assume property (dmem_req_VALID |-> ##[1:$] io_dmem_replay_next_rand );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Completeness/RocketFV.v,990,assume property (dmem_req_VALID |-> ##[1:$] io_dmem_replay_next_rand );,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/Rocket.v,5601,assume property (div_io_req_valid == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/Rocket.v,5602,assume property (div_io_resp_valid == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/Rocket.v,5604,assume property (bpu_io_xcpt_if == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/Rocket.v,5605,assume property (bpu_io_xcpt_ld == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/Rocket.v,5606,assume property (bpu_io_xcpt_st == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/Rocket.v,5608,assume property (bpu_io_debug_if == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/Rocket.v,5609,assume property (bpu_io_debug_ld == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/Rocket.v,5610,assume property (bpu_io_debug_st == 1'b0);,1
CSRFile.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/CSRFile.v,5143,assume property (reg_misa == 32'h40101105);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/RocketFV.v,12,assume property (rvReset == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/RocketFV.v,949,assume property (GM_x0 == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/RocketFV.v,958,assume property (~IMPL_ibuf_io_inst_0_valid_o | DECODE_validInstructions ); //valid instructions : too tight for this :(isBEQ|isADD|isLW|isSW) DECODE_validInstructions assume property ( ~inst_begin_cond | isOR ); // one instruction a time // Instead of: //assume property (~IMPL_ibuf_io_inst_0_valid_o | DECODE_validInstructions); //valid instruction assume property (~IMPL_wb_reg_valid_o | WB_validInstructions);,5
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/RocketFV.v,1026,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/RocketFV.v,1033,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/RocketFV.v,1041,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/RocketFV.v,1042,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/BaseI/RocketFV.v,1043,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/Rocket.v,5603,assume property (div_io_req_valid == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/Rocket.v,5604,assume property (div_io_resp_valid == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/Rocket.v,5606,assume property (bpu_io_xcpt_if == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/Rocket.v,5607,assume property (bpu_io_xcpt_ld == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/Rocket.v,5608,assume property (bpu_io_xcpt_st == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/Rocket.v,5610,assume property (bpu_io_debug_if == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/Rocket.v,5611,assume property (bpu_io_debug_ld == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/Rocket.v,5612,assume property (bpu_io_debug_st == 1'b0);,1
CSRFile.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/CSRFile.v,5153,assume property (reg_misa == 32'h40101105);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,17,assume property (rvReset == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,19,assume property (io_interrupts_debug == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1065,assume property (GM_x0 == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1077,assume property (~IMPL_ibuf_io_inst_0_valid_o | DECODE_validInstructions); //valid instruction assume property (~IMPL_wb_reg_valid_o | WB_validInstructions);,2
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1142,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1149,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1157,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1158,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1159,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1288,assume property (dut.csr.reg_mstatus_vm == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1291,assume property (dut.csr.reg_mstatus_vm == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1292,assume property (GM_mstatus[28:24] == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1294,assume property (dut.csr.reg_mstatus_prv == 2'h3 || dut.csr.reg_mstatus_prv == 2'h0); // || dut.csr.reg_mstatus_prv == 2'h1 assume property (GM_Priv == 2'h3 || GM_Priv == 2'h1 || GM_Priv == 2'h0 );,2
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1297,assume property (dut.csr.reg_mie[10] == 1'b0 && dut.csr.reg_mie[6] == 1'b0 && dut.csr.reg_mie[2] == 1'b0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1298,assume property (GM_mie[10] == 1'b0 && GM_mie[6] == 1'b0 && GM_mie[2] == 1'b0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1301,"assume property ( { GM_mstatus[31:29], GM_mstatus [23:20], GM_mstatus[16:15], GM_mstatus[10:9] , GM_mstatus[6] , GM_mstatus[4] , GM_mstatus[2], GM_mstatus[0] } == 0 );",1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1302,assume property (GM_mtvec[1:0] == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1303,assume property (GM_mip[31:12] == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1304,assume property (GM_mie[31:12] == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1305,assume property (GM_stvec[1:0] == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1306,assume property (GM_sptbr[31:22] == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1308,"assume property ( { IMPL_mstatus_reg[31:29], IMPL_mstatus_reg [23:20], IMPL_mstatus_reg[16:15], IMPL_mstatus_reg[10:9] , IMPL_mstatus_reg[6] , IMPL_mstatus_reg[4] , IMPL_mstatus_reg[2], IMPL_mstatus_reg[0] } == 0 );",1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1309,assume property (dut.csr.reg_mtvec[1:0] == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1311,assume property (dut.csr.reg_mie[31:12] == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1312,assume property (dut.csr.reg_stvec[1:0] == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/Interrupt/RocketFV.v,1315,assume property (dut.csr.reg_singleStepped == 0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/Rocket.v,5627,assert property (div_io_resp_valid == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/Rocket.v,5628,assert property (div_io_req_valid == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/Rocket.v,5629,assert property (bpu_io_debug_if == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/Rocket.v,5630,assert property (bpu_io_debug_ld == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/Rocket.v,5631,assert property (bpu_io_debug_st == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/Rocket.v,5632,assert property (bpu_io_xcpt_if == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/Rocket.v,5633,assert property (bpu_io_xcpt_ld == 1'b0);,1
Rocket.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/Rocket.v,5634,assert property (bpu_io_xcpt_st == 1'b0);,1
CSRFile.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/CSRFile.v,5142,assert property (reg_misa == 32'h40101105);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/RocketFV.v,833,assume property (GM_x0 == 0);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/RocketFV.v,846,assume property (~IMPL_wb_reg_valid_o | WB_validInstructions);,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/RocketFV.v,910,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/RocketFV.v,917,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/RocketFV.v,925,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/RocketFV.v,926,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
RocketFV.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ILA_Pico-master/RISC-V-Synth/ILAVerif/LemmaCheck/RocketFV.v,927,assert property ( ~justFinish | (GM_x2 == IMPL_x2) );,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_user_project_updown-caravel/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_user_project_updown-caravel/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_user_project_updown-caravel/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_user_project_updown-caravel/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_user_project_updown-caravel/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_user_project_updown-caravel/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_user_project_updown-caravel/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_user_project_updown-caravel/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_user_project_updown-caravel/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_user_project_updown-caravel/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_user_project_updown-caravel/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/caravel_user_project_updown-caravel/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/DRiLLS-Stable-Baselines3-master/DRiLLS-Stable-Baselines3/share/ecp5/cells_sim.v,394,assert(A0==A1);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/DRiLLS-Stable-Baselines3-master/DRiLLS-Stable-Baselines3/share/ecp5/cells_sim.v,395,assert(B0==B1);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/DRiLLS-Stable-Baselines3-master/DRiLLS-Stable-Baselines3/share/ecp5/cells_sim.v,396,assert(C0==C1);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/DRiLLS-Stable-Baselines3-master/DRiLLS-Stable-Baselines3/share/ecp5/cells_sim.v,397,assert(D0==D1);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE2003-Final-project-master/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
mips_cpu_register_file_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MIPS-CPU-main/test/module_tbs/mips_cpu_register_file_tb.v,55,assert (read_data_1 == 1234567);,1
mips_cpu_register_file_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MIPS-CPU-main/test/module_tbs/mips_cpu_register_file_tb.v,75,assert (read_data_2 == 7654321);,1
mips_cpu_register_file_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MIPS-CPU-main/test/module_tbs/mips_cpu_register_file_tb.v,89,assert (read_data_1 == 0);,1
mips_cpu_register_file_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MIPS-CPU-main/test/module_tbs/mips_cpu_register_file_tb.v,90,assert (read_data_2 == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/soric_project-master/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/soric_project-master/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/soric_project-master/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/soric_project-master/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/soric_project-master/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/soric_project-master/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/soric_project-master/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/soric_project-master/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/soric_project-master/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/soric_project-master/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/soric_project-master/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/soric_project-master/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
const_arg_loop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_arg_loop.v,66,assert property (a == 2);,1
const_arg_loop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_arg_loop.v,67,assert property (A == 3);,1
const_arg_loop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_arg_loop.v,68,assert property (x1 == 16);,1
const_arg_loop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_arg_loop.v,69,assert property (x1b == 16);,1
const_arg_loop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_arg_loop.v,70,assert property (x2 == 4);,1
const_arg_loop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_arg_loop.v,71,assert property (x3 == 16);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,67,assert property (a1 == 0);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,68,assert property (a2 == 0);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,69,"assert property (a3 == ""BAR"");",1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,70,assert property (a4 == 0);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,71,"assert property (b1 == ""FOO"");",1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,72,"assert property (b2 == ""FOO"");",1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,73,assert property (b3 == 0);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,74,"assert property (b4 == ""HI"");",1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,75,assert property (c1 == 1);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,76,assert property (c2 == 1);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,77,assert property (c3 == 0);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,78,assert property (c4 == 0);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,79,assert property (d1 == 0);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,80,assert property (d2 == 0);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,81,assert property (d3 == 1);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,82,assert property (d4 == 1);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,84,assert property (Y == 3);,1
const_func.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/various/const_func.v,85,assert property (Z == ~3);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/simple/generate.v,196,assert property (out1 == 4);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/simple/generate.v,197,assert property (out2 == 2);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/simple/generate.v,198,assert property (out3 == 7);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/simple/generate.v,199,assert property (cond.sub_out1 == 4);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/simple/generate.v,200,assert property (cond.sub_out2 == 2);,1
generate.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/simple/generate.v,201,assert property (cond.sub_out3 == 7);,1
asserts.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/sat/asserts.v,8,assert(state < 3);,1
asserts.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/sat/asserts.v,13,assert property (y !== 1'b1);,1
initval.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/sat/initval.v,20,"assert property (foo == {last_bar[3:2], bar[1:0]});",1
asserts_seq.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/sat/asserts_seq.v,16,assert(a_old != b);,1
asserts_seq.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/sat/asserts_seq.v,33,assert(a_old != b);,1
asserts_seq.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/sat/asserts_seq.v,50,assert(a_old != b);,1
asserts_seq.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/sat/asserts_seq.v,67,"assert(a_old == b); // <-- this will fail end endmodule module test_005(clk, a, a_old, b);",5
asserts_seq.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/tests/sat/asserts_seq.v,84,assert(a_old != b);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/techlibs/ecp5/cells_sim.v,558,assert(A0m==A1m);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/techlibs/ecp5/cells_sim.v,559,assert(B0m==B1m);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/techlibs/ecp5/cells_sim.v,560,assert(C0m==C1m);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/techlibs/ecp5/cells_sim.v,561,assert(D0m==D1m);,1
example.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/backends/smt2/example.v,9,assert property (counter != 15);,1
demo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/examples/aiger/demo.v,8,assume(counter != 0);,1
demo7.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/examples/smtbmc/demo7.v,18,assert property (1000 < memory[addr] && memory[addr] < 2000);,1
demo1.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/examples/smtbmc/demo1.v,11,assert property (cnt != 15);,1
demo9.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/examples/smtbmc/demo9.v,9,assume(trigger == 1'b1);,1
demo9.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/examples/smtbmc/demo9.v,10,cover(1);,1
demo8.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/examples/smtbmc/demo8.v,10,assume(prime > 1);,1
demo5.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ifpga-mapper-master/src/yosys/examples/smtbmc/demo5.v,16,assert(hash == 32'h A18FAC0A);,1
generator.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/function_generator-main/src/generator.v,231,assume(reset == !formal_init);,1
generator.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/function_generator-main/src/generator.v,233,assert(ram_state == RAM_STATE_INIT || ram_state == RAM_STATE_WAIT || ram_state == RAM_STATE_ACK);,1
generator.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/function_generator-main/src/generator.v,234,assert(dac_state == DAC_STATE_STOP || dac_state == DAC_STATE_UPDATE || dac_state == DAC_STATE_WAIT);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/AES-accelerator-with-PICOrv32-master/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
deaggregator_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/deaggregator_tb.v,93,assert(fifo_dout == expected_dout);,1
skew_registers_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/skew_registers_tb.v,44,assert(dout_w[1] == 2);,1
skew_registers_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/skew_registers_tb.v,50,assert(dout_w[1] == 3);,1
skew_registers_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/skew_registers_tb.v,51,assert(dout_w[2] == 3);,1
skew_registers_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/skew_registers_tb.v,57,assert(dout_w[1] == 4);,1
skew_registers_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/skew_registers_tb.v,58,assert(dout_w[2] == 4);,1
skew_registers_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/skew_registers_tb.v,59,assert(dout_w[3] == 4);,1
adr_gen_sequential_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/adr_gen_sequential_tb.v,37,assert(adr == 0);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,146,assert(ofmap_out_w[0] == 1*1 + 2*5 + 3* 9 + 4*13);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,147,assert(ofmap_out_w[1] == 1*2 + 2*6 + 3*10 + 4*14);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,148,assert(ofmap_out_w[2] == 1*3 + 2*7 + 3*11 + 4*15);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,149,assert(ofmap_out_w[3] == 1*4 + 2*8 + 3*12 + 4*16);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,156,assert(ofmap_out_w[0] == 5*1 + 6*5 + 7* 9 + 8*13);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,157,assert(ofmap_out_w[1] == 5*2 + 6*6 + 7*10 + 8*14);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,158,assert(ofmap_out_w[2] == 5*3 + 6*7 + 7*11 + 8*15);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,159,assert(ofmap_out_w[3] == 5*4 + 6*8 + 7*12 + 8*16);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,166,assert(ofmap_out_w[0] == 9*1 + 10*5 + 11* 9 + 12*13);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,167,assert(ofmap_out_w[1] == 9*2 + 10*6 + 11*10 + 12*14);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,168,assert(ofmap_out_w[2] == 9*3 + 10*7 + 11*11 + 12*15);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,169,assert(ofmap_out_w[3] == 9*4 + 10*8 + 11*12 + 12*16);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,176,assert(ofmap_out_w[0] == 13*1 + 14*5 + 15* 9 + 16*13);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,177,assert(ofmap_out_w[1] == 13*2 + 14*6 + 15*10 + 16*14);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,178,assert(ofmap_out_w[2] == 13*3 + 14*7 + 15*11 + 16*15);,1
systolic_array_with_skew_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/EE272A_DNN_Accelerator-main/dnn-accelerator-unit-rtl-master/tests/systolic_array_with_skew_tb.v,179,assert(ofmap_out_w[3] == 13*4 + 14*8 + 15*12 + 16*16);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/sync_fifo.v,98,assume(reset);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/sync_fifo.v,102,assume(din != 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/sync_fifo.v,107,assume( read_en == 0 );,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/sync_fifo.v,108,assume( write_en == 0 );,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/sync_fifo.v,116,assume( read_en == 0 );,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/sync_fifo.v,117,assume( write_en == 0 );,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/sync_fifo.v,119,assert( buffer[i] == FIFO_WIDTH'b0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/sync_fifo.v,120,assert( buffer[i] == FIFO_WIDTH'b0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/sync_fifo.v,122,assert( buffer[i] == FIFO_WIDTH'b0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/sync_fifo.v,132,assume( read_en == 0 );,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/sync_fifo.v,133,assume( write_en == 0 );,1
raid.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/raid.v,382,assume(reset);,1
raid.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/raid.v,385,assume( addr != 0 );,1
raid.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/raid.v,387,assume( din != 0 );,1
raid.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/raid.v,388,assume( din[7:0] != 0 );,1
raid.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/raid.v,389,assume( din[15:8] != 0 );,1
raid.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/spraid-master/src/raid.v,390,assume( din[23:16] != 0 );,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hyperram-test-master/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hyperram-test-master/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hyperram-test-master/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hyperram-test-master/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hyperram-test-master/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hyperram-test-master/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hyperram-test-master/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hyperram-test-master/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hyperram-test-master/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hyperram-test-master/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hyperram-test-master/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/hyperram-test-master/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ArcDVI-master/external-src/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ArcDVI-master/external-src/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ArcDVI-master/external-src/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ArcDVI-master/external-src/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ArcDVI-master/external-src/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ArcDVI-master/external-src/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ArcDVI-master/external-src/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ArcDVI-master/external-src/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ArcDVI-master/external-src/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ArcDVI-master/external-src/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ArcDVI-master/external-src/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/ArcDVI-master/external-src/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_integrated/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/MNIST_picoRV32-main/mnist_nn/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/NanoJPEG-main/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/sky130sbcs-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/sky130sbcs-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/sky130sbcs-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/sky130sbcs-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/sky130sbcs-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/sky130sbcs-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/sky130sbcs-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/sky130sbcs-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/sky130sbcs-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/sky130sbcs-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/sky130sbcs-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/sky130sbcs-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
spell.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/verispell-master/src/spell.v,386,assert (!sleep || !stop);,1
spell.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/verispell-master/src/spell.v,401,assume (cycles_per_ms > 0);,1
spell.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/verispell-master/src/spell.v,402,assume (!i_wb_we && !i_la_write); // Writes may change cycles_per_ms assert (delay_counter != 8'hff);,2
spell.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/verispell-master/src/spell.v,404,assert (delay_cycles < cycles_per_ms);,1
spell.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/verispell-master/src/spell.v,407,assert (!mem_select);,1
spell.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/verispell-master/src/spell.v,410,assert (!mem_write_en);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Fault-Tolerant_ALU-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Fault-Tolerant_ALU-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Fault-Tolerant_ALU-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Fault-Tolerant_ALU-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Fault-Tolerant_ALU-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Fault-Tolerant_ALU-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Fault-Tolerant_ALU-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Fault-Tolerant_ALU-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Fault-Tolerant_ALU-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Fault-Tolerant_ALU-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Fault-Tolerant_ALU-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/Fault-Tolerant_ALU-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/.ipynb_checkpoints/picorv32-checkpoint.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/.ipynb_checkpoints/picorv32-checkpoint.v,2107,restrict property (resetn != $initstate);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/.ipynb_checkpoints/picorv32-checkpoint.v,2117,assert (mem_wstrb == 0);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/.ipynb_checkpoints/picorv32-checkpoint.v,2129,assert (ok);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/.ipynb_checkpoints/picorv32-checkpoint.v,2147,assert(mem_valid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/.ipynb_checkpoints/picorv32-checkpoint.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/.ipynb_checkpoints/picorv32-checkpoint.v,2149,assert(mem_wstrb == 0);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/.ipynb_checkpoints/picorv32-checkpoint.v,2152,assert(mem_valid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/.ipynb_checkpoints/picorv32-checkpoint.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/.ipynb_checkpoints/picorv32-checkpoint.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/.ipynb_checkpoints/picorv32-checkpoint.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/.ipynb_checkpoints/picorv32-checkpoint.v,2158,assert(!mem_valid || mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED_PIPELINED/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/.ipynb_checkpoints/picorv32-checkpoint.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/.ipynb_checkpoints/picorv32-checkpoint.v,2107,restrict property (resetn != $initstate);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/.ipynb_checkpoints/picorv32-checkpoint.v,2117,assert (mem_wstrb == 0);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/.ipynb_checkpoints/picorv32-checkpoint.v,2129,assert (ok);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/.ipynb_checkpoints/picorv32-checkpoint.v,2147,assert(mem_valid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/.ipynb_checkpoints/picorv32-checkpoint.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/.ipynb_checkpoints/picorv32-checkpoint.v,2149,assert(mem_wstrb == 0);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/.ipynb_checkpoints/picorv32-checkpoint.v,2152,assert(mem_valid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/.ipynb_checkpoints/picorv32-checkpoint.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/.ipynb_checkpoints/picorv32-checkpoint.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/.ipynb_checkpoints/picorv32-checkpoint.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/.ipynb_checkpoints/picorv32-checkpoint.v,2158,assert(!mem_valid || mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE_UNROLLED/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/.ipynb_checkpoints/picorv32-checkpoint.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/.ipynb_checkpoints/picorv32-checkpoint.v,2107,restrict property (resetn != $initstate);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/.ipynb_checkpoints/picorv32-checkpoint.v,2117,assert (mem_wstrb == 0);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/.ipynb_checkpoints/picorv32-checkpoint.v,2129,assert (ok);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/.ipynb_checkpoints/picorv32-checkpoint.v,2147,assert(mem_valid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/.ipynb_checkpoints/picorv32-checkpoint.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/.ipynb_checkpoints/picorv32-checkpoint.v,2149,assert(mem_wstrb == 0);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/.ipynb_checkpoints/picorv32-checkpoint.v,2152,assert(mem_valid);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/.ipynb_checkpoints/picorv32-checkpoint.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/.ipynb_checkpoints/picorv32-checkpoint.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/.ipynb_checkpoints/picorv32-checkpoint.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32-checkpoint.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/.ipynb_checkpoints/picorv32-checkpoint.v,2158,assert(!mem_valid || mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/SHA256-Accelerator-Hardware-master/SHACORE/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/randsack_b1-mpw-4-main/ip/third_party/picorv32_wb/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/randsack_b1-mpw-4-main/ip/third_party/picorv32_wb/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/randsack_b1-mpw-4-main/ip/third_party/picorv32_wb/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/randsack_b1-mpw-4-main/ip/third_party/picorv32_wb/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/randsack_b1-mpw-4-main/ip/third_party/picorv32_wb/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/randsack_b1-mpw-4-main/ip/third_party/picorv32_wb/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/randsack_b1-mpw-4-main/ip/third_party/picorv32_wb/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/randsack_b1-mpw-4-main/ip/third_party/picorv32_wb/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/randsack_b1-mpw-4-main/ip/third_party/picorv32_wb/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/randsack_b1-mpw-4-main/ip/third_party/picorv32_wb/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/randsack_b1-mpw-4-main/ip/third_party/picorv32_wb/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/randsack_b1-mpw-4-main/ip/third_party/picorv32_wb/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/VPR-Benchmarking-main/benchmarks/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/VPR-Benchmarking-main/benchmarks/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/VPR-Benchmarking-main/benchmarks/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/VPR-Benchmarking-main/benchmarks/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/VPR-Benchmarking-main/benchmarks/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/VPR-Benchmarking-main/benchmarks/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/VPR-Benchmarking-main/benchmarks/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/VPR-Benchmarking-main/benchmarks/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/VPR-Benchmarking-main/benchmarks/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/VPR-Benchmarking-main/benchmarks/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/VPR-Benchmarking-main/benchmarks/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/12/VPR-Benchmarking-main/benchmarks/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,28,assert(i_type_ALUSrc == 0);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,29,assert(alu_out == alu_a * alu_b);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,38,assert(i_type_ALUSrc == 0);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,39,assert(alu_out == alu_a *alu_b);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,48,assert(i_type_ALUSrc == 0);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,49,assert(alu_out == alu_a | alu_b);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,57,assert(i_type_ALUSrc == 1);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,58,assert(alu_out == alu_a | immediate);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,67,assert(i_type_ALUSrc == 0);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,68,assert(alu_out == alu_a - alu_b);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,77,assert(i_type_ALUSrc == 0);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,78,assert(alu_out == alu_a ^ alu_b);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,85,assert(i_type_ALUSrc == 0);,1
ALU_Testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/ALU_Testbench.v,86,assert(alu_out == alu_a ^ immediate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/notrap_validop.v,42,assert(!trap);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,90,restrict(!trap);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/AES-Accelerator-main/Final_AES_With_PicoRV32/scripts/smtbmc/axicheck.v,198,assume(mem_axi_rvalid);,1
e3_testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e3 (Aryan Rana)/e3_testbench.v,13,assert(jtype == 0);,1
e3_testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e3 (Aryan Rana)/e3_testbench.v,14,assert(rtype == 1);,1
e3_testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e3 (Aryan Rana)/e3_testbench.v,15,assert(itype == 1);,1
e3_testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e3 (Aryan Rana)/e3_testbench.v,19,assert(jtype == 1);,1
e3_testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e3 (Aryan Rana)/e3_testbench.v,20,assert(rtype == 0);,1
e3_testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e3 (Aryan Rana)/e3_testbench.v,21,assert(itype == 1);,1
e3_testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e3 (Aryan Rana)/e3_testbench.v,25,assert(jtype == 1);,1
e3_testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e3 (Aryan Rana)/e3_testbench.v,26,assert(rtype == 0);,1
e3_testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e3 (Aryan Rana)/e3_testbench.v,27,assert(itype == 1);,1
e3_testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e3 (Aryan Rana)/e3_testbench.v,31,assert(jtype == 0);,1
e3_testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e3 (Aryan Rana)/e3_testbench.v,32,assert(rtype == 1);,1
e3_testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e3 (Aryan Rana)/e3_testbench.v,33,assert(itype == 1);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e1 (Joachim)/e1_truthtable_tb.v,16,assert(ex==0);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e1 (Joachim)/e1_truthtable_tb.v,17,assert(y[2:0]==3);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e1 (Joachim)/e1_truthtable_tb.v,24,assert(ex==0);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e1 (Joachim)/e1_truthtable_tb.v,25,assert(y[2:0]==2);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e1 (Joachim)/e1_truthtable_tb.v,33,assert(ex==1);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e1 (Joachim)/e1_truthtable_tb.v,34,assert(y[2:0]==0);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e1 (Joachim)/e1_truthtable_tb.v,42,assert(ex==1);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e1 (Joachim)/e1_truthtable_tb.v,43,assert(y[2:0]==2);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC-Lab-main/Part 5/e1 (Joachim)/e1_truthtable_tb.v,50,assert(ex==0);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS-Harvard-main/rtl/tb.v,42,assert(register_v0 ==32'hEAAA9801);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SonarOnChipOK-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SonarOnChipOK-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SonarOnChipOK-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SonarOnChipOK-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SonarOnChipOK-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SonarOnChipOK-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SonarOnChipOK-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SonarOnChipOK-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SonarOnChipOK-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SonarOnChipOK-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SonarOnChipOK-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SonarOnChipOK-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/picorv32a/src/picorv32a.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/picorv32a/src/picorv32a.v,2040,restrict property (resetn != $initstate);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/picorv32a/src/picorv32a.v,2050,assert (mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/picorv32a/src/picorv32a.v,2062,assert (ok);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/picorv32a/src/picorv32a.v,2080,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/picorv32a/src/picorv32a.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/picorv32a/src/picorv32a.v,2082,assert(mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/picorv32a/src/picorv32a.v,2085,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/picorv32a/src/picorv32a.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/picorv32a/src/picorv32a.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/picorv32a/src/picorv32a.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/picorv32a/src/picorv32a.v,2091,assert(!mem_valid || mem_ready);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/wbqspiflash/src/wbqspiflash.v,1654,assert(f_nbits != 0);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/wbqspiflash/src/wbqspiflash.v,1677,assert(f_nsent + spi_len + 6'h4 == f_nbits);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/wbqspiflash/src/wbqspiflash.v,1679,assert(f_nsent + spi_len + 6'h1 == f_nbits);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/wbqspiflash/src/wbqspiflash.v,1695,assert(!o_cs_n);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/wbqspiflash/src/wbqspiflash.v,1711,assert(o_sck);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/wbqspiflash/src/wbqspiflash.v,1736,assert(!o_cs_n);,1
wbqspiflash.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/wbqspiflash/src/wbqspiflash.v,1752,assert(f_nsent == f_nbits);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,398,assert(!o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,399,assert(!o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,400,assert(!o_err);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,402,assert(!r_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,403,assert(!zero_divisor);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,404,assert(r_bit==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,405,assert(!last_bit);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,406,assert(!pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,407,assert(!r_z);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,408,assert(r_dividend==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,409,assert(o_quotient==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,410,assert(!r_c);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,411,assert(r_divisor==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,423,assert(o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,434,assert(o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,438,assert(!pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,442,assert(pre_sign);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,450,assert(o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,454,assert(!o_valid);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,462,assert(w_n == o_quotient[BW-1]);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,466,assert(!o_busy);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,493,assert(o_err);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,502,assert(r_divisor[BW-2:0] == 0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,511,assert(r_divisor[2*BW-2]==0);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,515,assert(o_quotient[0]);,1
zipdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/OpenLane-master/designs/zipdiv/src/zipdiv.v,517,assert(!o_quotient[0]);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,407,assume(f_mpydelay > 1);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,417,assert(iaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,418,assert(wait_for_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,419,assert(o_sync == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,420,assert(oaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,421,assert(!b_started);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,422,assert(!o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,438,assume(!i_ce);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,441,assume(f_addr[LGSPAN]==1'b0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,449,assert(iaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,455,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,465,assert(ib_a == f_left);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,466,assert(ib_b == f_right);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,467,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,492,assert(f_output_active == b_started);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,496,assert(!f_output_active);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,501,assert(oaddr == f_oaddr);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,503,assert(oaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,507,assume(!ob_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,530,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,535,assert(o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,537,assert(!o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,541,assert(o_data == f_oleft);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,546,assert(pre_ovalue == f_oright);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/fftstage.v,551,assert(o_data == f_oright);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,674,assume(i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,686,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,693,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,730,assert(left_sr == f_sumrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,731,assert(left_si == f_sumix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,732,assert(aux_s == f_dlyaux[F_D]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,736,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,737,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,741,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,742,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,747,assert(mpy_r == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,748,assert(mpy_i == f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,753,assert(mpy_r == -f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,754,assert(mpy_i == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,759,assert(mpy_r == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,760,assert(mpy_i == f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,765,assert(mpy_r == -f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,766,assert(mpy_i == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,796,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,798,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,801,assert(p_one == f_predifrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,803,assert(p_two == f_predifix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,806,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,808,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,812,assert(p_one == f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,814,assert(p_two == f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,818,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,820,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,823,assert(p_three == f_sumdiff);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,825,assert(p_three == f_sumcoef);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,828,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,829,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/hwbfly.v,830,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1008,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1016,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1026,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1031,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1036,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1045,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1052,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1062,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1101,assert(aux_pipeline == f_dlyaux);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1102,assert(left_sr == f_sumrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1103,assert(left_si == f_sumix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1104,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1108,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1109,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1113,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1114,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1119,assert(mpy_r == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1120,assert(mpy_i == f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1125,assert(mpy_r == -f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1126,assert(mpy_i == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1131,assert(mpy_r == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1132,assert(mpy_i == f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1137,assert(mpy_r == -f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1138,assert(mpy_i == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1168,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1170,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1173,assert(p_one == f_predifrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1175,assert(p_two == f_predifix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1178,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1180,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1184,assert(p_one == f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1186,assert(p_two == f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1190,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1192,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1195,assert(p_three == f_sumdiff);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1197,assert(p_three == f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1202,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1203,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1204,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1224,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1225,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1226,assert(fp_three_ic == f_p3c_in);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/butterfly.v,1227,assert(fp_three_id == f_p3d_in);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/bitreverse.v,198,assert(o_out == f_addr_value);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/bitreverse.v,202,assert(wraddr[LGSIZE-1:0] == 1);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,407,assume(f_mpydelay > 1);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,417,assert(iaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,418,assert(wait_for_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,419,assert(o_sync == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,420,assert(oaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,421,assert(!b_started);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,422,assert(!o_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,438,assume(!i_ce);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,441,assume(f_addr[LGSPAN]==1'b0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,449,assert(iaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,455,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,465,assert(ib_a == f_left);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,466,assert(ib_b == f_right);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,467,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,492,assert(f_output_active == b_started);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,496,assert(!f_output_active);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,501,assert(oaddr == f_oaddr);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,503,assert(oaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,507,assume(!ob_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,530,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,535,assert(o_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,537,assert(!o_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,541,assert(o_data == f_oleft);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,546,assert(pre_ovalue == f_oright);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/ifftstage.v,551,assert(o_data == f_oright);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/longbimpy.v,257,assume(i_ce);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/longbimpy.v,448,assume(u_a[AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/longbimpy.v,450,assume(u_b[BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/longbimpy.v,459,assert(f_past_a[k][AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/longbimpy.v,460,assert(f_past_b[k][BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/longbimpy.v,467,assert(acc[k][IW+BW-1:6] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/longbimpy.v,473,assert(r_b[k][BW-1:3] == 0);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,280,assume(!i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,283,assert(f_state[1:0] == iaddr[1:0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,291,assume(f_piped_real[0] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,292,assume(f_piped_real[2] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,293,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,294,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,296,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,297,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,303,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,304,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,305,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,306,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,313,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,314,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,320,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,321,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,322,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,328,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,329,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,330,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,335,assume(i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,343,assert(!wait_for_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,348,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,351,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,352,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,354,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/qtrstage.v,355,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/laststage.v,214,assume(!i_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/laststage.v,217,assert(stage == f_state[0]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/laststage.v,222,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/laststage.v,223,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/laststage.v,229,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/laststage.v,230,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/laststage.v,231,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/laststage.v,237,assert(!f_rsyncd);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/laststage.v,238,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_nox/laststage.v,239,assert(f_state == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,674,assume(i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,686,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,693,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,730,assert(left_sr == f_sumrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,731,assert(left_si == f_sumix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,732,assert(aux_s == f_dlyaux[F_D]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,736,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,737,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,741,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,742,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,747,assert(mpy_r == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,748,assert(mpy_i == f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,753,assert(mpy_r == -f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,754,assert(mpy_i == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,759,assert(mpy_r == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,760,assert(mpy_i == f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,765,assert(mpy_r == -f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,766,assert(mpy_i == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,796,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,798,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,801,assert(p_one == f_predifrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,803,assert(p_two == f_predifix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,806,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,808,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,812,assert(p_one == f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,814,assert(p_two == f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,818,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,820,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,823,assert(p_three == f_sumdiff);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,825,assert(p_three == f_sumcoef);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,828,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,829,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/hwbfly.v,830,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1008,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1016,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1026,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1031,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1036,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1045,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1052,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1062,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1101,assert(aux_pipeline == f_dlyaux);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1102,assert(left_sr == f_sumrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1103,assert(left_si == f_sumix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1104,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1108,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1109,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1113,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1114,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1119,assert(mpy_r == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1120,assert(mpy_i == f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1125,assert(mpy_r == -f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1126,assert(mpy_i == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1131,assert(mpy_r == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1132,assert(mpy_i == f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1137,assert(mpy_r == -f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1138,assert(mpy_i == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1168,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1170,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1173,assert(p_one == f_predifrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1175,assert(p_two == f_predifix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1178,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1180,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1184,assert(p_one == f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1186,assert(p_two == f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1190,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1192,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1195,assert(p_three == f_sumdiff);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1197,assert(p_three == f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1202,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1203,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1204,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1224,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1225,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1226,assert(fp_three_ic == f_p3c_in);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/butterfly.v,1227,assert(fp_three_id == f_p3d_in);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/bitreverse.v,198,assert(o_out == f_addr_value);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/bitreverse.v,202,assert(wraddr[LGSIZE-1:0] == 1);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,407,assume(f_mpydelay > 1);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,417,assert(iaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,418,assert(wait_for_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,419,assert(o_sync == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,420,assert(oaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,421,assert(!b_started);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,422,assert(!o_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,438,assume(!i_ce);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,441,assume(f_addr[LGSPAN]==1'b0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,449,assert(iaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,455,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,465,assert(ib_a == f_left);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,466,assert(ib_b == f_right);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,467,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,492,assert(f_output_active == b_started);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,496,assert(!f_output_active);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,501,assert(oaddr == f_oaddr);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,503,assert(oaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,507,assume(!ob_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,530,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,535,assert(o_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,537,assert(!o_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,541,assert(o_data == f_oleft);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,546,assert(pre_ovalue == f_oright);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/ifftstage.v,551,assert(o_data == f_oright);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/longbimpy.v,257,assume(i_ce);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/longbimpy.v,448,assume(u_a[AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/longbimpy.v,450,assume(u_b[BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/longbimpy.v,459,assert(f_past_a[k][AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/longbimpy.v,460,assert(f_past_b[k][BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/longbimpy.v,467,assert(acc[k][IW+BW-1:6] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/longbimpy.v,473,assert(r_b[k][BW-1:3] == 0);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,280,assume(!i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,283,assert(f_state[1:0] == iaddr[1:0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,291,assume(f_piped_real[0] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,292,assume(f_piped_real[2] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,293,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,294,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,296,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,297,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,303,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,304,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,305,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,306,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,313,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,314,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,320,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,321,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,322,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,328,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,329,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,330,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,335,assume(i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,343,assert(!wait_for_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,348,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,351,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,352,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,354,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/qtrstage.v,355,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/laststage.v,214,assume(!i_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/laststage.v,217,assert(stage == f_state[0]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/laststage.v,222,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/laststage.v,223,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/laststage.v,229,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/laststage.v,230,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/laststage.v,231,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/laststage.v,237,assert(!f_rsyncd);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/laststage.v,238,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-44-32-x/laststage.v,239,assert(f_state == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,407,assume(f_mpydelay > 1);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,417,assert(iaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,418,assert(wait_for_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,419,assert(o_sync == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,420,assert(oaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,421,assert(!b_started);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,422,assert(!o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,438,assume(!i_ce);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,441,assume(f_addr[LGSPAN]==1'b0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,449,assert(iaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,455,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,465,assert(ib_a == f_left);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,466,assert(ib_b == f_right);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,467,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,492,assert(f_output_active == b_started);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,496,assert(!f_output_active);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,501,assert(oaddr == f_oaddr);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,503,assert(oaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,507,assume(!ob_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,530,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,535,assert(o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,537,assert(!o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,541,assert(o_data == f_oleft);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,546,assert(pre_ovalue == f_oright);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/fftstage.v,551,assert(o_data == f_oright);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,674,assume(i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,686,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,693,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,730,assert(left_sr == f_sumrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,731,assert(left_si == f_sumix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,732,assert(aux_s == f_dlyaux[F_D]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,736,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,737,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,741,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,742,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,747,assert(mpy_r == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,748,assert(mpy_i == f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,753,assert(mpy_r == -f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,754,assert(mpy_i == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,759,assert(mpy_r == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,760,assert(mpy_i == f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,765,assert(mpy_r == -f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,766,assert(mpy_i == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,796,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,798,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,801,assert(p_one == f_predifrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,803,assert(p_two == f_predifix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,806,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,808,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,812,assert(p_one == f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,814,assert(p_two == f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,818,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,820,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,823,assert(p_three == f_sumdiff);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,825,assert(p_three == f_sumcoef);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,828,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,829,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/hwbfly.v,830,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1008,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1016,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1026,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1031,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1036,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1045,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1052,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1062,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1101,assert(aux_pipeline == f_dlyaux);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1102,assert(left_sr == f_sumrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1103,assert(left_si == f_sumix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1104,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1108,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1109,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1113,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1114,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1119,assert(mpy_r == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1120,assert(mpy_i == f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1125,assert(mpy_r == -f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1126,assert(mpy_i == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1131,assert(mpy_r == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1132,assert(mpy_i == f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1137,assert(mpy_r == -f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1138,assert(mpy_i == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1168,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1170,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1173,assert(p_one == f_predifrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1175,assert(p_two == f_predifix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1178,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1180,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1184,assert(p_one == f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1186,assert(p_two == f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1190,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1192,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1195,assert(p_three == f_sumdiff);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1197,assert(p_three == f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1202,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1203,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1204,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1224,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1225,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1226,assert(fp_three_ic == f_p3c_in);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/butterfly.v,1227,assert(fp_three_id == f_p3d_in);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/bitreverse.v,198,assert(o_out == f_addr_value);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/bitreverse.v,202,assert(wraddr[LGSIZE-1:0] == 1);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/longbimpy.v,257,assume(i_ce);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/longbimpy.v,448,assume(u_a[AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/longbimpy.v,450,assume(u_b[BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/longbimpy.v,459,assert(f_past_a[k][AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/longbimpy.v,460,assert(f_past_b[k][BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/longbimpy.v,467,assert(acc[k][IW+BW-1:6] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/longbimpy.v,473,assert(r_b[k][BW-1:3] == 0);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,280,assume(!i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,283,assert(f_state[1:0] == iaddr[1:0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,291,assume(f_piped_real[0] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,292,assume(f_piped_real[2] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,293,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,294,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,296,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,297,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,303,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,304,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,305,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,306,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,313,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,314,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,320,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,321,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,322,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,328,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,329,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,330,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,335,assume(i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,343,assert(!wait_for_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,348,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,351,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,352,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,354,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/qtrstage.v,355,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/laststage.v,214,assume(!i_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/laststage.v,217,assert(stage == f_state[0]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/laststage.v,222,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/laststage.v,223,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/laststage.v,229,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/laststage.v,230,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/laststage.v,231,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/laststage.v,237,assert(!f_rsyncd);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/laststage.v,238,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core-32-x/laststage.v,239,assert(f_state == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,407,assume(f_mpydelay > 1);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,417,assert(iaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,418,assert(wait_for_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,419,assert(o_sync == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,420,assert(oaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,421,assert(!b_started);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,422,assert(!o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,438,assume(!i_ce);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,441,assume(f_addr[LGSPAN]==1'b0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,449,assert(iaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,455,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,465,assert(ib_a == f_left);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,466,assert(ib_b == f_right);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,467,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,492,assert(f_output_active == b_started);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,496,assert(!f_output_active);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,501,assert(oaddr == f_oaddr);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,503,assert(oaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,507,assume(!ob_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,530,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,535,assert(o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,537,assert(!o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,541,assert(o_data == f_oleft);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,546,assert(pre_ovalue == f_oright);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/fftstage.v,551,assert(o_data == f_oright);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,674,assume(i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,686,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,693,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,730,assert(left_sr == f_sumrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,731,assert(left_si == f_sumix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,732,assert(aux_s == f_dlyaux[F_D]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,736,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,737,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,741,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,742,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,747,assert(mpy_r == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,748,assert(mpy_i == f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,753,assert(mpy_r == -f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,754,assert(mpy_i == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,759,assert(mpy_r == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,760,assert(mpy_i == f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,765,assert(mpy_r == -f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,766,assert(mpy_i == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,796,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,798,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,801,assert(p_one == f_predifrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,803,assert(p_two == f_predifix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,806,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,808,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,812,assert(p_one == f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,814,assert(p_two == f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,818,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,820,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,823,assert(p_three == f_sumdiff);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,825,assert(p_three == f_sumcoef);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,828,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,829,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/hwbfly.v,830,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1008,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1016,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1026,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1031,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1036,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1045,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1052,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1062,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1101,assert(aux_pipeline == f_dlyaux);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1102,assert(left_sr == f_sumrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1103,assert(left_si == f_sumix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1104,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1108,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1109,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1113,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1114,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1119,assert(mpy_r == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1120,assert(mpy_i == f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1125,assert(mpy_r == -f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1126,assert(mpy_i == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1131,assert(mpy_r == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1132,assert(mpy_i == f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1137,assert(mpy_r == -f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1138,assert(mpy_i == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1168,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1170,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1173,assert(p_one == f_predifrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1175,assert(p_two == f_predifix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1178,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1180,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1184,assert(p_one == f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1186,assert(p_two == f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1190,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1192,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1195,assert(p_three == f_sumdiff);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1197,assert(p_three == f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1202,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1203,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1204,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1224,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1225,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1226,assert(fp_three_ic == f_p3c_in);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/butterfly.v,1227,assert(fp_three_id == f_p3d_in);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/bitreverse.v,198,assert(o_out == f_addr_value);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/bitreverse.v,202,assert(wraddr[LGSIZE-1:0] == 1);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/longbimpy.v,257,assume(i_ce);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/longbimpy.v,448,assume(u_a[AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/longbimpy.v,450,assume(u_b[BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/longbimpy.v,459,assert(f_past_a[k][AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/longbimpy.v,460,assert(f_past_b[k][BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/longbimpy.v,467,assert(acc[k][IW+BW-1:6] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/longbimpy.v,473,assert(r_b[k][BW-1:3] == 0);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,280,assume(!i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,283,assert(f_state[1:0] == iaddr[1:0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,291,assume(f_piped_real[0] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,292,assume(f_piped_real[2] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,293,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,294,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,296,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,297,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,303,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,304,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,305,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,306,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,313,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,314,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,320,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,321,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,322,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,328,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,329,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,330,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,335,assume(i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,343,assert(!wait_for_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,348,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,351,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,352,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,354,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/qtrstage.v,355,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/laststage.v,214,assume(!i_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/laststage.v,217,assert(stage == f_state[0]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/laststage.v,222,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/laststage.v,223,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/laststage.v,229,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/laststage.v,230,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/laststage.v,231,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/laststage.v,237,assert(!f_rsyncd);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/laststage.v,238,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/fft-core_44/laststage.v,239,assert(f_state == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,674,assume(i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,686,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,693,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,730,assert(left_sr == f_sumrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,731,assert(left_si == f_sumix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,732,assert(aux_s == f_dlyaux[F_D]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,736,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,737,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,741,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,742,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,747,assert(mpy_r == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,748,assert(mpy_i == f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,753,assert(mpy_r == -f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,754,assert(mpy_i == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,759,assert(mpy_r == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,760,assert(mpy_i == f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,765,assert(mpy_r == -f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,766,assert(mpy_i == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,796,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,798,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,801,assert(p_one == f_predifrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,803,assert(p_two == f_predifix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,806,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,808,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,812,assert(p_one == f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,814,assert(p_two == f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,818,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,820,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,823,assert(p_three == f_sumdiff);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,825,assert(p_three == f_sumcoef);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,828,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,829,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/hwbfly.v,830,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1008,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1016,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1026,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1031,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1036,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1045,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1052,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1062,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1101,assert(aux_pipeline == f_dlyaux);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1102,assert(left_sr == f_sumrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1103,assert(left_si == f_sumix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1104,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1108,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1109,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1113,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1114,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1119,assert(mpy_r == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1120,assert(mpy_i == f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1125,assert(mpy_r == -f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1126,assert(mpy_i == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1131,assert(mpy_r == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1132,assert(mpy_i == f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1137,assert(mpy_r == -f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1138,assert(mpy_i == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1168,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1170,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1173,assert(p_one == f_predifrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1175,assert(p_two == f_predifix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1178,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1180,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1184,assert(p_one == f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1186,assert(p_two == f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1190,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1192,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1195,assert(p_three == f_sumdiff);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1197,assert(p_three == f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1202,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1203,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1204,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1224,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1225,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1226,assert(fp_three_ic == f_p3c_in);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/butterfly.v,1227,assert(fp_three_id == f_p3d_in);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/bitreverse.v,198,assert(o_out == f_addr_value);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/bitreverse.v,202,assert(wraddr[LGSIZE-1:0] == 1);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,407,assume(f_mpydelay > 1);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,417,assert(iaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,418,assert(wait_for_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,419,assert(o_sync == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,420,assert(oaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,421,assert(!b_started);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,422,assert(!o_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,438,assume(!i_ce);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,441,assume(f_addr[LGSPAN]==1'b0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,449,assert(iaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,455,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,465,assert(ib_a == f_left);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,466,assert(ib_b == f_right);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,467,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,492,assert(f_output_active == b_started);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,496,assert(!f_output_active);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,501,assert(oaddr == f_oaddr);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,503,assert(oaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,507,assume(!ob_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,530,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,535,assert(o_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,537,assert(!o_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,541,assert(o_data == f_oleft);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,546,assert(pre_ovalue == f_oright);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/ifftstage.v,551,assert(o_data == f_oright);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/longbimpy.v,257,assume(i_ce);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/longbimpy.v,448,assume(u_a[AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/longbimpy.v,450,assume(u_b[BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/longbimpy.v,459,assert(f_past_a[k][AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/longbimpy.v,460,assert(f_past_b[k][BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/longbimpy.v,467,assert(acc[k][IW+BW-1:6] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/longbimpy.v,473,assert(r_b[k][BW-1:3] == 0);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,280,assume(!i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,283,assert(f_state[1:0] == iaddr[1:0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,291,assume(f_piped_real[0] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,292,assume(f_piped_real[2] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,293,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,294,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,296,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,297,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,303,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,304,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,305,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,306,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,313,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,314,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,320,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,321,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,322,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,328,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,329,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,330,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,335,assume(i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,343,assert(!wait_for_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,348,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,351,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,352,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,354,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/qtrstage.v,355,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/laststage.v,214,assume(!i_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/laststage.v,217,assert(stage == f_state[0]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/laststage.v,222,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/laststage.v,223,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/laststage.v,229,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/laststage.v,230,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/laststage.v,231,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/laststage.v,237,assert(!f_rsyncd);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/laststage.v,238,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/ifft-core-32-x/laststage.v,239,assert(f_state == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,407,assume(f_mpydelay > 1);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,417,assert(iaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,418,assert(wait_for_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,419,assert(o_sync == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,420,assert(oaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,421,assert(!b_started);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,422,assert(!o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,438,assume(!i_ce);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,441,assume(f_addr[LGSPAN]==1'b0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,449,assert(iaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,455,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,465,assert(ib_a == f_left);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,466,assert(ib_b == f_right);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,467,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,492,assert(f_output_active == b_started);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,496,assert(!f_output_active);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,501,assert(oaddr == f_oaddr);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,503,assert(oaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,507,assume(!ob_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,530,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,535,assert(o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,537,assert(!o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,541,assert(o_data == f_oleft);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,546,assert(pre_ovalue == f_oright);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/fftstage.v,551,assert(o_data == f_oright);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,674,assume(i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,686,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,693,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,730,assert(left_sr == f_sumrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,731,assert(left_si == f_sumix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,732,assert(aux_s == f_dlyaux[F_D]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,736,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,737,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,741,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,742,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,747,assert(mpy_r == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,748,assert(mpy_i == f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,753,assert(mpy_r == -f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,754,assert(mpy_i == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,759,assert(mpy_r == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,760,assert(mpy_i == f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,765,assert(mpy_r == -f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,766,assert(mpy_i == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,796,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,798,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,801,assert(p_one == f_predifrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,803,assert(p_two == f_predifix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,806,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,808,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,812,assert(p_one == f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,814,assert(p_two == f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,818,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,820,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,823,assert(p_three == f_sumdiff);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,825,assert(p_three == f_sumcoef);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,828,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,829,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/hwbfly.v,830,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1008,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1016,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1026,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1031,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1036,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1045,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1052,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1062,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1101,assert(aux_pipeline == f_dlyaux);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1102,assert(left_sr == f_sumrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1103,assert(left_si == f_sumix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1104,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1108,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1109,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1113,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1114,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1119,assert(mpy_r == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1120,assert(mpy_i == f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1125,assert(mpy_r == -f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1126,assert(mpy_i == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1131,assert(mpy_r == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1132,assert(mpy_i == f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1137,assert(mpy_r == -f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1138,assert(mpy_i == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1168,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1170,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1173,assert(p_one == f_predifrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1175,assert(p_two == f_predifix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1178,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1180,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1184,assert(p_one == f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1186,assert(p_two == f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1190,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1192,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1195,assert(p_three == f_sumdiff);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1197,assert(p_three == f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1202,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1203,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1204,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1224,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1225,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1226,assert(fp_three_ic == f_p3c_in);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/butterfly.v,1227,assert(fp_three_id == f_p3d_in);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/bitreverse.v,198,assert(o_out == f_addr_value);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/bitreverse.v,202,assert(wraddr[LGSIZE-1:0] == 1);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/longbimpy.v,257,assume(i_ce);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/longbimpy.v,448,assume(u_a[AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/longbimpy.v,450,assume(u_b[BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/longbimpy.v,459,assert(f_past_a[k][AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/longbimpy.v,460,assert(f_past_b[k][BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/longbimpy.v,467,assert(acc[k][IW+BW-1:6] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/longbimpy.v,473,assert(r_b[k][BW-1:3] == 0);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,280,assume(!i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,283,assert(f_state[1:0] == iaddr[1:0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,291,assume(f_piped_real[0] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,292,assume(f_piped_real[2] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,293,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,294,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,296,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,297,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,303,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,304,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,305,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,306,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,313,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,314,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,320,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,321,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,322,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,328,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,329,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,330,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,335,assume(i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,343,assert(!wait_for_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,348,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,351,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,352,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,354,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/qtrstage.v,355,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/laststage.v,214,assume(!i_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/laststage.v,217,assert(stage == f_state[0]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/laststage.v,222,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/laststage.v,223,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/laststage.v,229,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/laststage.v,230,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/laststage.v,231,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/laststage.v,237,assert(!f_rsyncd);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/laststage.v,238,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/fft-core/laststage.v,239,assert(f_state == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,674,assume(i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,686,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,693,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,730,assert(left_sr == f_sumrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,731,assert(left_si == f_sumix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,732,assert(aux_s == f_dlyaux[F_D]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,736,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,737,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,741,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,742,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,747,assert(mpy_r == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,748,assert(mpy_i == f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,753,assert(mpy_r == -f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,754,assert(mpy_i == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,759,assert(mpy_r == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,760,assert(mpy_i == f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,765,assert(mpy_r == -f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,766,assert(mpy_i == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,796,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,798,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,801,assert(p_one == f_predifrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,803,assert(p_two == f_predifix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,806,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,808,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,812,assert(p_one == f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,814,assert(p_two == f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,818,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,820,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,823,assert(p_three == f_sumdiff);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,825,assert(p_three == f_sumcoef);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,828,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,829,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/hwbfly.v,830,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1008,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1016,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1026,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1031,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1036,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1045,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1052,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1062,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1101,assert(aux_pipeline == f_dlyaux);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1102,assert(left_sr == f_sumrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1103,assert(left_si == f_sumix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1104,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1108,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1109,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1113,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1114,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1119,assert(mpy_r == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1120,assert(mpy_i == f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1125,assert(mpy_r == -f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1126,assert(mpy_i == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1131,assert(mpy_r == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1132,assert(mpy_i == f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1137,assert(mpy_r == -f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1138,assert(mpy_i == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1168,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1170,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1173,assert(p_one == f_predifrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1175,assert(p_two == f_predifix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1178,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1180,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1184,assert(p_one == f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1186,assert(p_two == f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1190,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1192,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1195,assert(p_three == f_sumdiff);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1197,assert(p_three == f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1202,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1203,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1204,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1224,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1225,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1226,assert(fp_three_ic == f_p3c_in);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/butterfly.v,1227,assert(fp_three_id == f_p3d_in);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/bitreverse.v,198,assert(o_out == f_addr_value);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/bitreverse.v,202,assert(wraddr[LGSIZE-1:0] == 1);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,407,assume(f_mpydelay > 1);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,417,assert(iaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,418,assert(wait_for_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,419,assert(o_sync == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,420,assert(oaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,421,assert(!b_started);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,422,assert(!o_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,438,assume(!i_ce);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,441,assume(f_addr[LGSPAN]==1'b0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,449,assert(iaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,455,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,465,assert(ib_a == f_left);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,466,assert(ib_b == f_right);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,467,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,492,assert(f_output_active == b_started);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,496,assert(!f_output_active);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,501,assert(oaddr == f_oaddr);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,503,assert(oaddr == 0);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,507,assume(!ob_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,530,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,535,assert(o_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,537,assert(!o_sync);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,541,assert(o_data == f_oleft);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,546,assert(pre_ovalue == f_oright);,1
ifftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/ifftstage.v,551,assert(o_data == f_oright);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/longbimpy.v,257,assume(i_ce);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/longbimpy.v,448,assume(u_a[AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/longbimpy.v,450,assume(u_b[BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/longbimpy.v,459,assert(f_past_a[k][AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/longbimpy.v,460,assert(f_past_b[k][BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/longbimpy.v,467,assert(acc[k][IW+BW-1:6] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/longbimpy.v,473,assert(r_b[k][BW-1:3] == 0);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,280,assume(!i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,283,assert(f_state[1:0] == iaddr[1:0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,291,assume(f_piped_real[0] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,292,assume(f_piped_real[2] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,293,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,294,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,296,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,297,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,303,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,304,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,305,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,306,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,313,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,314,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,320,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,321,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,322,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,328,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,329,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,330,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,335,assume(i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,343,assert(!wait_for_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,348,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,351,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,352,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,354,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/qtrstage.v,355,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/laststage.v,214,assume(!i_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/laststage.v,217,assert(stage == f_state[0]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/laststage.v,222,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/laststage.v,223,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/laststage.v,229,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/laststage.v,230,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/laststage.v,231,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/laststage.v,237,assert(!f_rsyncd);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/laststage.v,238,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/ece554_final_project-main/hw/ifft-core/laststage.v,239,assert(f_state == 0);,1
DW_lp_fifoctl_1c_df.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Cardinal-NIC-and-Chip-Multiprocessor-main/include/sim_ver/DW_lp_fifoctl_1c_df.v,1147,assert property (DW_re_reset_empty_flags) else if (`DW_LOCAL_SVA_MODE == 1) $warning;,2
DW_lp_fifoctl_1c_df.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Cardinal-NIC-and-Chip-Multiprocessor-main/include/sim_ver/DW_lp_fifoctl_1c_df.v,1152,assert property (DW_re_reset_empty_flags) else if (`DW_LOCAL_SVA_MODE == 1) $warning;,2
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3486,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3489,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3491,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3494,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3496,assert property(when_anyunavail_is_high_anyrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3499,assert property(when_anyunavail_is_high_anyrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3501,assert property(when_anyunavail_is_high_anyhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3504,assert property(when_anyunavail_is_high_anyhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3506,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3509,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3511,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3514,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,219,assert property(update_dr_in_dmi_running_cannot_change_dmi_address);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,222,assert property(update_dr_in_dmi_running_cannot_change_dmi_address);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,224,assert property(update_dr_in_dmi_running_cannot_change_dmi_op);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,227,assert property(update_dr_in_dmi_running_cannot_change_dmi_op);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,229,assert property(update_dr_in_dmi_running_cannot_change_dmi_data);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,232,assert property(update_dr_in_dmi_running_cannot_change_dmi_data);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,234,assert property(update_dr_in_dmi_running_cannot_start_a_new_operation);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,237,assert property(update_dr_in_dmi_running_cannot_start_a_new_operation);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,239,assert property(set_op_when_capture_dr_in_dmi_running);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/openc906-eth/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,242,assert property(set_op_when_capture_dr_in_dmi_running);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SSCS-2021-Pakistan-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SSCS-2021-Pakistan-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SSCS-2021-Pakistan-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SSCS-2021-Pakistan-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SSCS-2021-Pakistan-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SSCS-2021-Pakistan-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SSCS-2021-Pakistan-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SSCS-2021-Pakistan-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SSCS-2021-Pakistan-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SSCS-2021-Pakistan-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SSCS-2021-Pakistan-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/SSCS-2021-Pakistan-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/picorv32-vivado-ip-main/src/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/picorv32-vivado-ip-main/src/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/picorv32-vivado-ip-main/src/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/picorv32-vivado-ip-main/src/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/picorv32-vivado-ip-main/src/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/picorv32-vivado-ip-main/src/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/picorv32-vivado-ip-main/src/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/picorv32-vivado-ip-main/src/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/picorv32-vivado-ip-main/src/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/picorv32-vivado-ip-main/src/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/picorv32-vivado-ip-main/src/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/picorv32-vivado-ip-main/src/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/example-projects-uvm_ref_flow_1.1-master/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1391,assert property (p_power_down_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/example-projects-uvm_ref_flow_1.1-master/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1398,assert property (p_power_down_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/example-projects-uvm_ref_flow_1.1-master/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1404,assert property (p_power_down_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/example-projects-uvm_ref_flow_1.1-master/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1413,assert property (p_power_up_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/example-projects-uvm_ref_flow_1.1-master/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1419,assert property (p_power_up_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/example-projects-uvm_ref_flow_1.1-master/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1426,assert property (p_power_up_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/example-projects-uvm_ref_flow_1.1-master/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1438,assert property (p_power_down_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/example-projects-uvm_ref_flow_1.1-master/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1445,assert property (p_power_down_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/example-projects-uvm_ref_flow_1.1-master/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1451,assert property (p_power_down_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/example-projects-uvm_ref_flow_1.1-master/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1460,assert property (p_power_up_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/example-projects-uvm_ref_flow_1.1-master/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1466,assert property (p_power_up_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/example-projects-uvm_ref_flow_1.1-master/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1473,assert property (p_power_up_smc);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e1_truthtable/e1_truthtable_tb.v,12,assert(x==0);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e1_truthtable/e1_truthtable_tb.v,13,assert(y==3);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e1_truthtable/e1_truthtable_tb.v,19,assert(x==0);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e1_truthtable/e1_truthtable_tb.v,25,assert(x==1);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e1_truthtable/e1_truthtable_tb.v,26,assert(y==2);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e1_truthtable/e1_truthtable_tb.v,32,assert(x==0);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e1_truthtable/e1_truthtable_tb.v,33,assert(y==2);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e1_truthtable/e1_truthtable_tb.v,39,assert(x==0);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e1_truthtable/e1_truthtable_tb.v,40,assert(y==2);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e1_truthtable/e1_truthtable_tb.v,46,assert(x==1);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e1_truthtable/e1_truthtable_tb.v,47,assert(y==0);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e1_truthtable/e1_truthtable_tb.v,53,assert(x==1);,1
e1_truthtable_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e1_truthtable/e1_truthtable_tb.v,54,assert(y==0);,1
fsm_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e9_fsm/fsm_tb.v,24,assert(sum == 0 && count == 0);,1
fsm_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e9_fsm/fsm_tb.v,31,assert(sum == 1 && count == 1);,1
fsm_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e9_fsm/fsm_tb.v,38,assert(sum == 1 && count == 1);,1
fsm_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e9_fsm/fsm_tb.v,45,assert(sum == 4 && count == 2);,1
fsm_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e9_fsm/fsm_tb.v,52,assert(sum == 4 && count == 2);,1
fsm_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_Exercises-main/exercises/e9_fsm/fsm_tb.v,58,assert(sum == 0 && count == 0);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3486,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3489,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3491,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3494,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3496,assert property(when_anyunavail_is_high_anyrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3499,assert property(when_anyunavail_is_high_anyrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3501,assert property(when_anyunavail_is_high_anyhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3504,assert property(when_anyunavail_is_high_anyhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3506,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3509,assert property(when_allunavail_is_high_allrunning_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3511,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dm.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dm.v,3514,assert property(when_allunavail_is_high_allhalted_must_be_low);,1
tdt_dtm_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v,479,assert property(jtag2_read_not_update_idr);,1
tdt_dtm_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v,482,assert property(jtag2_read_not_update_idr);,1
tdt_dtm_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v,484,assert property(jtag2_write_not_capture_idr);,1
tdt_dtm_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v,487,assert property(jtag2_write_not_capture_idr);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,219,assert property(update_dr_in_dmi_running_cannot_change_dmi_address);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,222,assert property(update_dr_in_dmi_running_cannot_change_dmi_address);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,224,assert property(update_dr_in_dmi_running_cannot_change_dmi_op);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,227,assert property(update_dr_in_dmi_running_cannot_change_dmi_op);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,229,assert property(update_dr_in_dmi_running_cannot_change_dmi_data);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,232,assert property(update_dr_in_dmi_running_cannot_change_dmi_data);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,234,assert property(update_dr_in_dmi_running_cannot_start_a_new_operation);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,237,assert property(update_dr_in_dmi_running_cannot_start_a_new_operation);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,239,assert property(set_op_when_capture_dr_in_dmi_running);,1
tdt_dtm_idr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/opene906-eth/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_idr.v,242,assert property(set_op_when_capture_dr_in_dmi_running);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/multi_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/multi_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/multi_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/multi_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/multi_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/multi_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/multi_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/multi_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/multi_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/multi_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/multi_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/multi_core_with_multi_assem_programs-master/hdl/picorv32/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cup-eco-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cup-eco-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cup-eco-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cup-eco-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cup-eco-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cup-eco-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cup-eco-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cup-eco-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cup-eco-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cup-eco-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cup-eco-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cup-eco-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,70,assert(data==11);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,71,assert(reg_writeenable==1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,76,assert(data==2);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,77,assert(reg_writeenable==1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,82,assert(data==8);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,83,assert(reg_writeenable==1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,88,assert(data==3);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,89,assert(reg_writeenable==1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,98,assert(data==32'h2AAAAAAA);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,103,assert(data==2);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,112,assert(data==32'hd5555556);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,117,assert(data==32'hfffffffe);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,126,assert(data==32'h50C865BD);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,131,assert(data==32'hA84D0D59);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,140,assert(data==32'hD2E889CA);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,145,assert(data==32'hFE8010BB);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,151,assert(data==11);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,152,assert(reg_writeenable==1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,157,assert(data==32'hffffff03);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,162,assert(data==32'h00000010);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,167,assert(data==32'h00000100);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,172,assert(data==2147483645);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,177,assert(data==32'h4afcab61);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,182,assert(data==32'h30ff7113);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,187,assert(data==32'hff000000);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,192,assert(data==32'hfff00000);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,197,assert(data==32'h0f000000);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,202,assert(data==32'h00f00000);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,207,assert(data==1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,212,assert(data==0);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,217,assert(data==1);,1
ALU_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/ALUTB/ALU_tb.v,222,assert(data==1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,80,assert(mem_address == 20);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,81,assert(mem_readenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,90,assert(instruction_out == 50);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,91,assert(mem_readenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,92,assert(mem_address == 12);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,98,assert(reg_writedata == 40);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,99,assert(reg_writeenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,109,assert(mem_address == 21); // emem_addr0 assert(mem_readenable == 1);,2
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,119,assert(instruction_out == 32'b10000100000100000000000000000000); // einstout assert(mem_readenable == 1); // emem_readen assert(mem_address == 16); // emem_addr1 mem_readdata <= 32'hf9876543;,5
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,127,assert(reg_writedata == 32'hfffff987);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,128,assert(reg_writeenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,138,assert(mem_address == 22); // emem_addr0 assert(mem_readenable == 1);,2
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,148,assert(instruction_out == 32'b10010100000100000000000000000000); // einstout assert(mem_readenable == 1); // emem_readen assert(mem_address == 16); // emem_addr1 mem_readdata <= 32'hf9876543;,5
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,156,assert(reg_writedata == 32'h0000f987);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,157,assert(reg_writeenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,167,assert(mem_address == 23); // emem_addr0 assert(mem_readenable == 1);,2
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,176,assert(instruction_out == 32'b10000000000100000000000000000000); // einstout assert(mem_readenable == 1); // emem_readen assert(mem_address == 16); // emem_addr1 mem_readdata <= 32'hf9879563;,5
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,184,assert(reg_writedata == 32'hffffff95);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,185,assert(reg_writeenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,195,assert(mem_address == 24); // emem_addr0 assert(mem_readenable == 1);,2
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,205,assert(instruction_out == 32'b10010000000100000000000000000000); // einstout assert(mem_readenable == 1); // emem_readen assert(mem_address == 16); // emem_addr1 mem_readdata <= 32'hf9879563;,5
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,213,assert(reg_writedata == 32'h00000095);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,214,assert(reg_writeenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,224,assert(mem_address == 25); // emem_addr0 assert(mem_readenable == 1);,2
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,235,assert(instruction_out == 32'b10001000000100000000000000000000); // einstout assert(mem_readenable == 1); // emem_readen assert(mem_address == 16); // emem_addr1 mem_readdata <= 32'hf9879563;,5
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,243,assert(reg_writedata == 32'h9563ba98);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,244,assert(reg_writeenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,254,assert(mem_address == 26); // emem_addr0 assert(mem_readenable == 1);,2
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,265,assert(instruction_out == 32'b10011000000100000000000000000000); // einstout assert(mem_readenable == 1); // emem_readen assert(mem_address == 16); // emem_addr1 mem_readdata <= 32'hf9879563;,5
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,273,assert(reg_writedata == 32'hff0000f9);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,274,assert(reg_writeenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,284,assert(mem_address == 27); // emem_addr0 assert(mem_readenable == 1);,2
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,295,assert(instruction_out == 32'b10010000000100000000000000000000); // einstout assert(mem_readenable == 1); // emem_readen //assert(mem_address == 16); // emem_addr1 mem_readdata <= 32'hf9879563;,5
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,303,assert(reg_writedata == 32'hf1e20000);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,304,assert(reg_writeenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,314,assert(mem_address == 28);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,315,assert(mem_readenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,325,assert(instruction_out == 50);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,326,assert(mem_readenable == 0);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,327,assert(mem_writeenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,328,assert(mem_address == 44);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,329,assert(mem_writedata == 27);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,333,assert(reg_writeenable == 0);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,343,assert(mem_address == 29);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,344,assert(mem_readenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,354,assert(instruction_out == 50);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,355,assert(mem_readenable == 0);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,356,assert(mem_writeenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,357,assert(mem_address == 44);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,358,assert(mem_writedata == 32'h56780000);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,359,assert(mem_byteenable == 4'b1100);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,363,assert(reg_writeenable == 0);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,372,assert(mem_address == 30);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,373,assert(mem_readenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,383,assert(instruction_out == 50);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,384,assert(mem_readenable == 0);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,385,assert(mem_writeenable == 1);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,386,assert(mem_address == 44);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,387,assert(mem_writedata == 32'h78000000);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,388,assert(mem_byteenable == 4'h8);,1
load_store_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/MIPS1-CPU-main/test/OtherTB/BLOCK_TBS/LOADSTORETB/load_store_tb.v,392,assert(reg_writeenable == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/TestChip-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/TestChip-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/TestChip-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/TestChip-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/TestChip-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/TestChip-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/TestChip-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/TestChip-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/TestChip-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/TestChip-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/TestChip-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/TestChip-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1391,assert property (p_power_down_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1398,assert property (p_power_down_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1404,assert property (p_power_down_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1413,assert property (p_power_up_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1419,assert property (p_power_up_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1426,assert property (p_power_up_urt);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1438,assert property (p_power_down_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1445,assert property (p_power_down_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1451,assert property (p_power_down_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1460,assert property (p_power_up_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1466,assert property (p_power_up_smc);,1
power_ctrl.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/dvt-vscode-uvm_ref_flow_1.1-master/uvm_ref_flow_1.1/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v,1473,assert property (p_power_up_smc);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,30,assert (register_a_data == 0); //undefined assert (register_b_data == 0); //undefined $display(register_a_data);,3
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,48,assert (register_a_data == 0);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,49,assert (register_b_data == 0);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,67,assert (register_a_data == 0);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,68,assert (register_b_data == 0);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,87,assert (register_a_data == 0);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,88,assert (register_b_data == 0);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,107,assert (register_a_data == 10);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,125,assert (register_a_data == 10);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,143,assert (register_b_data == 50);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,162,assert (register_b_data == 25);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,186,assert (register_a_data == 0);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,187,assert (register_b_data == 10);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,205,assert (register_a_data == 10);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,206,assert (register_b_data == 12);,1
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,229,assert (register_a_data == 20); //should fail as wenable is 0 therefore should still remain 0 from reset assert (register_a_data == 10);,2
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,248,assert (register_a_data == 20); //false assert (register_a_data == 10);,2
mipsregisterfile_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile_tb.v,275,assert (register_a_data == 20); //false assert (register_a_data == 0);,2
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,30,assert(register_a_data==0); //undefined assert(register_b_data==0); //undefined $display(register_a_data);,3
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,48,assert(register_a_data==0);,1
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,49,assert(register_b_data==0);,1
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,67,assert(register_a_data==0);,1
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,68,assert(register_b_data==0);,1
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,87,assert(register_a_data==0);,1
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,88,assert(register_b_data==0);,1
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,107,assert(register_a_data==10);,1
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,125,assert(register_a_data==10);,1
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,143,assert(register_b_data==50);,1
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,162,assert(register_b_data==25);,1
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,186,assert(register_a_data==0);,1
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,187,assert(register_b_data==10);,1
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,205,assert(register_a_data==20); //should fail as wenable is 0 therefore should still remain 0 from reset assert(register_a_data==10);,2
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,224,assert(register_a_data==20); //true $display(register_a_data); //should be 20 in reg 31 /* Rising edge */ #1 clk = 1;,6
mipsregisterfile3_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/mipsregisterfile3_tb.v,250,assert(register_a_data==20); //false $display(register_a_data); //should be 0 in reg 0 /* Rising edge */ #1 clk = 1;,6
request_memory_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/cpu-coursework-master/modules_tb/request_memory_tb.v,60,assert (readdata == 0);,1
spell.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verispell-master/src/spell.v,386,assert (!sleep || !stop);,1
spell.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verispell-master/src/spell.v,401,assume (cycles_per_ms > 0);,1
spell.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verispell-master/src/spell.v,402,assume (!i_wb_we && !i_la_write); // Writes may change cycles_per_ms assert (delay_counter != 8'hff);,2
spell.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verispell-master/src/spell.v,404,assert (delay_cycles < cycles_per_ms);,1
spell.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verispell-master/src/spell.v,407,assert (!mem_select);,1
spell.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/verispell-master/src/spell.v,410,assert (!mem_write_en);,1
e8_waveforms.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Lab_Team10_Assessment-main/e8_waveforms/e8_waveforms.v,20,assert(a == a_ref);,1
e8_waveforms.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Lab_Team10_Assessment-main/e8_waveforms/e8_waveforms.v,21,assert(b == b_ref);,1
mul16_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Lab_Team10_Assessment-main/e5_adaptation/mul16_tb.v,17,assert(r == 55923336);,1
e11_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Lab_Team10_Assessment-main/e11_regfile/e11_tb.v,40,assert(read_a_data == read_a_index);,1
e11_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Lab_Team10_Assessment-main/e11_regfile/e11_tb.v,47,assert(read_a_data == read_a_index);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2155,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2158,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2168,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2180,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2198,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2199,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2200,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2203,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2204,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2205,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2206,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/nooman-openpiton-master/piton/design/chip/tile/pico/rtl/picorv32.v,2209,assert(!mem_valid || mem_ready);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,429,assert(r_setup == fsv_setup);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,437,assert(zero_baud_counter);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,447,"assert(baud_counter <= { fsv_setup[23:0], 4'h0 });",1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,497,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,498,assert(data_bits == 2'b11);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,499,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,501,assert(1'b0 == |f_six_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,502,assert(1'b0 == |f_seven_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,503,assert(1'b0 == |f_eight_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,504,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,505,assert(state > 4'h2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,512,assert(state == 4'h3);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,513,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,514,assert(lcl_data[4:0] == fsv_data[4:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,516,assert(calc_parity == parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,519,assert(state == 4'h4);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,520,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,521,assert(lcl_data[3:0] == fsv_data[4:1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,523,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,526,assert(state == 4'h5);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,527,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,528,assert(lcl_data[2:0] == fsv_data[4:2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,533,assert(state == 4'h6);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,534,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,535,assert(lcl_data[1:0] == fsv_data[4:3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,540,assert(state == 4'h7);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,541,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,542,assert(lcl_data[0] == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,548,assert(state == 4'h8);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,550,assert(state == 4'h9);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,551,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,577,assert(fsv_setup[29:28] == 2'b10);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,578,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,579,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,581,assert(1'b0 == |f_five_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,582,assert(1'b0 == |f_seven_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,583,assert(1'b0 == |f_eight_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,584,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,585,assert(state > 4'h1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,592,assert(state == 4'h2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,593,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,594,assert(lcl_data[5:0] == fsv_data[5:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,596,assert(calc_parity == parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,599,assert(state == 4'h3);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,600,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,601,assert(lcl_data[4:0] == fsv_data[5:1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,603,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,606,assert(state == 4'h4);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,607,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,608,assert(lcl_data[3:0] == fsv_data[5:2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,613,assert(state == 4'h5);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,614,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,615,assert(lcl_data[2:0] == fsv_data[5:3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,620,assert(state == 4'h6);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,621,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,622,assert(lcl_data[1:0] == fsv_data[5:4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,627,assert(state == 4'h7);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,628,assert(lcl_data[0] == fsv_data[5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,629,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,635,assert(state == 4'h8);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,637,assert(state == 4'h9);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,638,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,663,assert(fsv_setup[29:28] == 2'b01);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,664,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,665,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,667,assert(1'b0 == |f_five_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,668,assert(1'b0 == |f_six_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,669,assert(1'b0 == |f_eight_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,670,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,671,assert(state != 4'h0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,678,assert(state == 4'h1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,679,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,680,assert(lcl_data[6:0] == fsv_data[6:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,682,assert(calc_parity == parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,685,assert(state == 4'h2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,686,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,687,assert(lcl_data[5:0] == fsv_data[6:1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,689,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,692,assert(state == 4'h3);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,693,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,694,assert(lcl_data[4:0] == fsv_data[6:2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,699,assert(state == 4'h4);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,700,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,701,assert(lcl_data[3:0] == fsv_data[6:3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,706,assert(state == 4'h5);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,707,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,708,assert(lcl_data[2:0] == fsv_data[6:4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,713,assert(state == 4'h6);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,714,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,715,assert(lcl_data[1:0] == fsv_data[6:5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,720,assert(state == 4'h7);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,721,assert(lcl_data[0] == fsv_data[6]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,722,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,728,assert(state == 4'h8);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,730,assert(state == 4'h9);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,731,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,757,assert(fsv_setup[29:28] == 2'b00);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,758,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,759,"assert(baud_counter < { 6'h0, fsv_setup[23:0]});",1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,761,assert(1'b0 == |f_five_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,762,assert(1'b0 == |f_six_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,763,assert(1'b0 == |f_seven_seq);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,764,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,771,assert(state == 4'h0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,772,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,773,assert(lcl_data[7:0] == fsv_data[7:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,775,assert(calc_parity == parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,778,assert(state == 4'h1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,779,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,780,assert(lcl_data[6:0] == fsv_data[7:1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,782,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,785,assert(state == 4'h2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,786,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,787,assert(lcl_data[5:0] == fsv_data[7:2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,792,assert(state == 4'h3);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,793,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,794,assert(lcl_data[4:0] == fsv_data[7:3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,799,assert(state == 4'h4);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,800,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,801,assert(lcl_data[3:0] == fsv_data[7:4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,806,assert(state == 4'h5);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,807,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,808,assert(lcl_data[2:0] == fsv_data[7:5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,813,assert(state == 4'h6);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,814,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,815,assert(lcl_data[1:0] == fsv_data[7:6]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,820,assert(state == 4'h7);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,821,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,822,assert(lcl_data[0] == fsv_data[7]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,828,assert(state == 4'h8);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,830,assert(state == 4'h9);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,831,assert(o_uart_tx == fsv_data[7]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,847,"assert(baud_counter == { 4'h0, fsv_setup[23:0] }-1);",1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,889,assert(1'b0 == |f_five_seq[4:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,890,assert(1'b0 == |f_six_seq[5:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,891,assert(1'b0 == |f_seven_seq[6:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,892,assert(1'b0 == |f_eight_seq[7:0]);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,894,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,902,assert(state == TXU_STOP);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,904,assert(state == TXU_STOP);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,905,assert(use_parity);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,906,assert(o_uart_tx == fsv_parity);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,913,assert(state == TXU_SECOND_STOP);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,914,assert(dblstop);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,915,assert(o_uart_tx);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,921,assert(state == 4'hf);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,922,assert(o_uart_tx);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,923,assert(baud_counter < fsv_setup[23:0]-1'b1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,961,assert(state == TXU_IDLE);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,962,assert(o_uart_tx == 1'b1);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,968,assert(state == TXU_BREAK);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,969,assert(r_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,970,assert(o_uart_tx == 1'b0);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,1063,assert(dblstop && use_parity);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,1098,assert(dblstop);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,1099,assert(use_parity);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,1132,assume(i_setup[23:0] > 2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/Tangnano-ASCII2Morse-main/src/wbuart32/txuart.v,1134,assert(fsv_setup[23:0] > 2);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/sscs-pico-afe-vco-vga-main/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
tb_mux.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_EIE2_IAC_CW-main/rtl/tb_mux.v,13,assert(r==10);,1
tb_mux.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_EIE2_IAC_CW-main/rtl/tb_mux.v,17,assert(r==0);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_EIE2_IAC_CW-main/rtl/tb.v,13,assert(r==10);,1
tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/IAC_EIE2_IAC_CW-main/rtl/tb.v,17,assert(r==0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_intr_generator-master/hdl/picorv32/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_intr_generator-master/hdl/picorv32/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_intr_generator-master/hdl/picorv32/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_intr_generator-master/hdl/picorv32/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_intr_generator-master/hdl/picorv32/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_intr_generator-master/hdl/picorv32/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_intr_generator-master/hdl/picorv32/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_intr_generator-master/hdl/picorv32/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_intr_generator-master/hdl/picorv32/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_intr_generator-master/hdl/picorv32/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_intr_generator-master/hdl/picorv32/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/11/single_core_with_intr_generator-master/hdl/picorv32/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,241,assert(!full);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,242,assert(empty);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,243,assert(count == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,253,assert(rd_addr == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,254,assert(!full);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,256,assert(wr_addr == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,257,assert(empty);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,262,assert(wr_addr[ADDR_WIDTH-1:0] < SIZE);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,263,assert(rd_addr[ADDR_WIDTH-1:0] < SIZE);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,264,assert(count <= SIZE);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,276,assert(count == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,277,assert(!full);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,278,assert(empty);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,279,assert(dequeue_value == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,290,assert(wr_addr == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,291,assert(rd_addr == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,292,assert(count == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,294,assert(wr_addr_flip == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,295,assert(rd_addr_flip == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,312,assert(data[rd_addr[ADDR_WIDTH-1:0]] == dequeue_value);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,323,assert(wr_addr[ADDR_WIDTH-1:0] == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,326,assert(wr_addr_flip == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,347,assert(rd_addr[ADDR_WIDTH-1:0] == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,350,assert(rd_addr_flip == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,364,assert(data[rd_addr[ADDR_WIDTH-1:0]] == dequeue_value);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,372,assert(wr_addr[ADDR_WIDTH-1:0] == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,375,assert(wr_addr_flip == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,389,assert(rd_addr[ADDR_WIDTH-1:0] == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,392,assert(rd_addr_flip == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,407,assert(wr_addr == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,408,assert(rd_addr == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,409,assert(wr_addr_flip == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,410,assert(rd_addr_flip == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,412,assert(count == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,419,assert(wr_addr >= rd_addr); // read pointer is always lagging behind write pointer else assert(wr_addr < rd_addr);,3
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,439,cover(reset);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,447,cover(full);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,461,cover(enqueue_en);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,651,assert(this_data_location_had_been_written_once == 0);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,655,assert(&this_data_location_had_been_written_once); // all fifo locations had been traversed else assert(this_data_location_had_been_written_once == ((1 << wr_addr[ADDR_WIDTH-1:0]) - 1)); // same as {{wr_addr[ADDR_WIDTH-1:0]}1'b1} end end // for address rollover always @(posedge clk) begin if(wr_addr[ADDR_WIDTH-1:0] == rd_addr[ADDR_WIDTH-1:0]) begin if((wr_addr[ADDR_WIDTH:0] == rd_addr[ADDR_WIDTH:0])) assert(empty);,13
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,698,assert(wr_addr[ADDR_WIDTH] != rd_addr[ADDR_WIDTH]);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,710,"assert(data[data_block_index] >= 0); // != {WIDTH{1'bx}}); , use >= 0 since 'data' is unsigned end endgenerate always @(posedge clk) begin case(f_state) IDLE: begin end FIRST_DATA_IS_WRITTEN: begin if($past(f_state) == IDLE) assert($past(wr) && ($past(wr_addr) == f_first_addr) && ($past(enqueue_value) == first_data)); //assert(f_first_addr_in_fifo); assume(!dequeue_en); // do not read until the two pieces of data is written",21
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,733,assume(!enqueue_en);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,735,assert(data[f_first_addr] == first_data);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,737,assert(!empty);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,745,assert(count >= 2);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,746,assert(!empty);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,749,assume(!enqueue_en); // do not write anymore since this is only a twin-write test assert(data[f_first_addr] == first_data);,2
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,753,assert(data[f_second_addr] == second_data);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,756,assert(dequeue_value == first_data);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,763,"assert(!empty); // we have only read out one data, there is still one more data in the fifo assume(!enqueue_en); // do not write anymore since this is only a twin-write test if(rd_addr != f_first_addr) assume(!dequeue_en);",5
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,770,assert(data[f_second_addr] == second_data);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,772,assert(dequeue_value == second_data);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,820,assume(!reset);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,821,assume(enqueue_en);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,822,assume(dequeue_en);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,831,assume(enqueue_en);,1
sync_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/sync_fifo.v,832,assume(!dequeue_en); // do not read yet when the desired data had not been written assume(enqueue_value == 1); // Wrote first value end end always @(posedge clk) // test for reliability if(first_clock_had_passed) cover((f_running_state == FOREVER_RUNNING) && ($past(f_running_state) == FOREVER_RUNNING) && ($past(count) == 1) && ($past(enqueue_value) == SIZE-1));,9
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,369,assert(read_ptr == LOWER_BINARY_LIMIT_FOR_GRAY_POINTER_ROLLOVER);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,371,assert(read_ptr == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,374,assert(read_ptr_gray == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,394,assert(read_ptr == LOWER_BINARY_LIMIT_FOR_GRAY_POINTER_ROLLOVER); // needs manual rollover end else assert(read_ptr == $past(read_ptr) + 1); // no need manual rollover `else `ifdef REGISTER_RETIMING_FOR_READ_DATA assert(previous_read_data == `else assert(read_data == `endif fifo_data[$past(read_ptr[ADDR_WIDTH-1:0]])); // passed verilator Warning-WIDTH assert(read_ptr == $past(read_ptr) + 1); // no need manual rollover `endif end end end `endif,20
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,521,assert(write_ptr == LOWER_BINARY_LIMIT_FOR_GRAY_POINTER_ROLLOVER);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,523,assert(write_ptr == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,526,assert(write_ptr_gray == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,548,assert(write_ptr == LOWER_BINARY_LIMIT_FOR_GRAY_POINTER_ROLLOVER); // needs manual rollover end else assert(write_ptr == $past(write_ptr) + 1); // no need manual rollover `else assert(write_ptr == $past(write_ptr) + 1); // no need manual rollover `endif end end end `endif /*See https://zipcpu.com/blog/2018/07/06/afifo.html for a formal proof of afifo in general*/ `ifdef FORMAL reg first_clock_had_passed;,20
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,600,assert(first_write_clock_had_passed == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,601,assert(first_read_clock_had_passed == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,611,assert(~empty || ~full); // ensures that only one condition is satisfied end */ initial assume(write_reset);,4
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,680,assert(write_ptr == LOWER_BINARY_LIMIT_FOR_GRAY_POINTER_ROLLOVER);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,681,assert(write_ptr_gray == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,693,assert(read_ptr == LOWER_BINARY_LIMIT_FOR_GRAY_POINTER_ROLLOVER);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,694,assert(read_ptr_gray == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,695,assert(read_data == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,696,assert(empty);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,742,assume(f_wclk_step != 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,744,assume(f_rclk_step != 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,746,"assume(f_rclk_step != f_wclk_step); // so that we have two different clock speed reg [F_CLKBITS-1:0] f_wclk_count, f_rclk_count;",3
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,757,assume(write_clk == gclk_w);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,758,assume(read_clk == gclk_r);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,759,cover(write_clk);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,760,cover(read_clk);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,824,assume(write_data == first_data);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,837,assume(write_data == second_data);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,853,assert(first_data_is_written == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,854,assert(second_data_is_written == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,859,assert(first_data_is_read == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,860,assert(second_data_is_read == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,870,assert(first_data_is_written == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,871,assert(second_data_is_written == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,878,assert(first_data_is_written == 1);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,879,assert(second_data_is_written == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,880,assert(first_data_is_read == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,881,assert(second_data_is_read == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,895,assert(first_data_is_written == 1);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,896,assert(second_data_is_written == 1);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,912,assert(~second_data_is_written);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,919,assert(first_data_is_written);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,927,assert(first_data_is_written == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,928,assert(second_data_is_written == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,979,assert(first_data_is_read == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,980,assert(second_data_is_read == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,988,assert(first_data_is_read == 1);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,989,assert(second_data_is_read == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,995,assert(second_data_is_read == 1);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,996,assert(first_data_is_read == 1);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1008,assert(~second_data_is_read);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1015,assert(first_data_is_read);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1023,assert(first_data_is_read == 1);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1025,assert(second_data_is_read == 1);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1034,assert(first_data_is_read == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1035,assert(second_data_is_read == 0);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1191,assume(write_en);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1192,assume(write_data == test_write_data);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1197,assume(!write_en);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1211,assume(!write_reset);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1212,assume(!read_reset);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1232,assert(fifo_data[fifo_check_index] == {WIDTH{1'b0}});,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1268,"assert(read_data <= {WIDTH{1'b1}}); // don't care end end end end `endif `ifdef FORMAL //////////////////////////////////////////////////// // // Some cover statements, to make sure valuable states // are even reachable // //////////////////////////////////////////////////// // // Make sure a reset is possible in either domain always @(posedge write_clk)",21
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1289,cover(first_write_clock_had_passed && write_reset);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1292,cover(first_read_clock_had_passed && read_reset);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1301,cover(full);,1
async_fifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/async_fifo.v,1315,cover(write_en);,1
ddr3_memory_controller.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/ddr3_memory_controller.v,2257,cover(main_state == STATE_READ_DATA); // to obtain a RAM read transaction waveform cover(main_state == STATE_WRITE_DATA); // to obtain a RAM write transaction waveform end end always @(posedge clk_serdes) begin if(data_write_is_ongoing) begin assert(dqs == dqs_w);,10
ddr3_memory_controller.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/ddr3_memory_controller.v,2276,assert(dqs_n == dqs_n_w);,1
ddr3_memory_controller.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/ddr3_memory_controller.v,2286,assert(dq == dq_w);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/cells_sim.v,558,assert(A0m==A1m);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/cells_sim.v,559,assert(B0m==B1m);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/cells_sim.v,560,assert(C0m==C1m);,1
cells_sim.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/DDR-main/cells_sim.v,561,assert(D0m==D1m);,1
picorv32_backup3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup3.v,2702,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_backup3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup3.v,2705,restrict property (resetn != $initstate);,1
picorv32_backup3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup3.v,2715,assert (mem_wstrb == 0);,1
picorv32_backup3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup3.v,2727,assert (ok);,1
picorv32_backup3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup3.v,2745,assert(mem_valid);,1
picorv32_backup3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup3.v,2746,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup3.v,2747,assert(mem_wstrb == 0);,1
picorv32_backup3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup3.v,2750,assert(mem_valid);,1
picorv32_backup3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup3.v,2751,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup3.v,2752,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_backup3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup3.v,2753,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_backup3.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup3.v,2756,assert(!mem_valid || mem_ready);,1
picorv32_backup7.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup7.v,2484,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_backup7.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup7.v,2487,restrict property (resetn != $initstate);,1
picorv32_backup7.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup7.v,2497,assert (mem_wstrb == 0);,1
picorv32_backup7.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup7.v,2509,assert (ok);,1
picorv32_backup7.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup7.v,2527,assert(mem_valid);,1
picorv32_backup7.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup7.v,2528,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup7.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup7.v,2529,assert(mem_wstrb == 0);,1
picorv32_backup7.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup7.v,2532,assert(mem_valid);,1
picorv32_backup7.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup7.v,2533,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup7.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup7.v,2534,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_backup7.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup7.v,2535,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_backup7.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup7.v,2538,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32.v,2499,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32.v,2502,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32.v,2512,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32.v,2524,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32.v,2542,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32.v,2543,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32.v,2544,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32.v,2547,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32.v,2548,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32.v,2549,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32.v,2550,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32.v,2553,assert(!mem_valid || mem_ready);,1
picorv32_backup8.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup8.v,2485,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_backup8.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup8.v,2488,restrict property (resetn != $initstate);,1
picorv32_backup8.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup8.v,2498,assert (mem_wstrb == 0);,1
picorv32_backup8.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup8.v,2510,assert (ok);,1
picorv32_backup8.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup8.v,2528,assert(mem_valid);,1
picorv32_backup8.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup8.v,2529,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup8.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup8.v,2530,assert(mem_wstrb == 0);,1
picorv32_backup8.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup8.v,2533,assert(mem_valid);,1
picorv32_backup8.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup8.v,2534,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup8.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup8.v,2535,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_backup8.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup8.v,2536,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_backup8.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup8.v,2539,assert(!mem_valid || mem_ready);,1
picorv32_backup4.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup4.v,2473,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_backup4.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup4.v,2476,restrict property (resetn != $initstate);,1
picorv32_backup4.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup4.v,2486,assert (mem_wstrb == 0);,1
picorv32_backup4.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup4.v,2498,assert (ok);,1
picorv32_backup4.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup4.v,2516,assert(mem_valid);,1
picorv32_backup4.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup4.v,2517,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup4.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup4.v,2518,assert(mem_wstrb == 0);,1
picorv32_backup4.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup4.v,2521,assert(mem_valid);,1
picorv32_backup4.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup4.v,2522,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup4.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup4.v,2523,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_backup4.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup4.v,2524,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_backup4.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup4.v,2527,assert(!mem_valid || mem_ready);,1
picorv32_backup6.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup6.v,2484,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_backup6.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup6.v,2487,restrict property (resetn != $initstate);,1
picorv32_backup6.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup6.v,2497,assert (mem_wstrb == 0);,1
picorv32_backup6.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup6.v,2509,assert (ok);,1
picorv32_backup6.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup6.v,2527,assert(mem_valid);,1
picorv32_backup6.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup6.v,2528,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup6.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup6.v,2529,assert(mem_wstrb == 0);,1
picorv32_backup6.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup6.v,2532,assert(mem_valid);,1
picorv32_backup6.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup6.v,2533,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup6.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup6.v,2534,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_backup6.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup6.v,2535,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_backup6.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup6.v,2538,assert(!mem_valid || mem_ready);,1
picorv32_backup2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup2.v,2650,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_backup2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup2.v,2653,restrict property (resetn != $initstate);,1
picorv32_backup2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup2.v,2663,assert (mem_wstrb == 0);,1
picorv32_backup2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup2.v,2675,assert (ok);,1
picorv32_backup2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup2.v,2693,assert(mem_valid);,1
picorv32_backup2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup2.v,2694,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup2.v,2695,assert(mem_wstrb == 0);,1
picorv32_backup2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup2.v,2698,assert(mem_valid);,1
picorv32_backup2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup2.v,2699,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup2.v,2700,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_backup2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup2.v,2701,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_backup2.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup2.v,2704,assert(!mem_valid || mem_ready);,1
picorv32_backup5.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup5.v,2485,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_backup5.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup5.v,2488,restrict property (resetn != $initstate);,1
picorv32_backup5.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup5.v,2498,assert (mem_wstrb == 0);,1
picorv32_backup5.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup5.v,2510,assert (ok);,1
picorv32_backup5.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup5.v,2528,assert(mem_valid);,1
picorv32_backup5.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup5.v,2529,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup5.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup5.v,2530,assert(mem_wstrb == 0);,1
picorv32_backup5.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup5.v,2533,assert(mem_valid);,1
picorv32_backup5.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup5.v,2534,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup5.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup5.v,2535,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_backup5.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup5.v,2536,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_backup5.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup5.v,2539,assert(!mem_valid || mem_ready);,1
picorv32_backup.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup.v,2788,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_backup.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup.v,2791,restrict property (resetn != $initstate);,1
picorv32_backup.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup.v,2801,assert (mem_wstrb == 0);,1
picorv32_backup.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup.v,2813,assert (ok);,1
picorv32_backup.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup.v,2831,assert(mem_valid);,1
picorv32_backup.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup.v,2832,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup.v,2833,assert(mem_wstrb == 0);,1
picorv32_backup.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup.v,2836,assert(mem_valid);,1
picorv32_backup.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup.v,2837,assert(mem_addr == last_mem_la_addr);,1
picorv32_backup.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup.v,2838,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_backup.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup.v,2839,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_backup.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/PicoRV_vecPCPI-master/picorv32_backup.v,2842,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsdbgp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsdbgp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsdbgp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsdbgp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsdbgp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsdbgp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsdbgp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsdbgp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsdbgp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsdbgp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsdbgp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsdbgp_3v3_sky130_v2-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
full_adder_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/fpga-learn-master/modelsim/full_adder_tb.v,18,assert(co == 0 && o == 0);,1
full_adder_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/fpga-learn-master/modelsim/full_adder_tb.v,24,assert(co == 1 && o == 1);,1
clkdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/clkdiv-main/rtl/clkdiv.v,202,assert(clk_o == idle_value);,1
clkdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/clkdiv-main/rtl/clkdiv.v,208,assert(f_period_counter >= DIV/2);,1
clkdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/clkdiv-main/rtl/clkdiv.v,212,assert(f_period_counter > 0 && f_period_counter <= {COUNTER_WIDTH{1'b1}});,1
clkdiv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/clkdiv-main/rtl/clkdiv.v,227,cover(f_num_enable_toggles == 5 && f_num_clks == 10 && f_longest_enable_low >= DIV*2);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/caravel_sha3_256_crypto_miner-master/verilog/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/caravel_sha3_256_crypto_miner-master/verilog/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/caravel_sha3_256_crypto_miner-master/verilog/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/caravel_sha3_256_crypto_miner-master/verilog/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/caravel_sha3_256_crypto_miner-master/verilog/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/caravel_sha3_256_crypto_miner-master/verilog/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/caravel_sha3_256_crypto_miner-master/verilog/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/caravel_sha3_256_crypto_miner-master/verilog/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/caravel_sha3_256_crypto_miner-master/verilog/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/caravel_sha3_256_crypto_miner-master/verilog/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/caravel_sha3_256_crypto_miner-master/verilog/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/caravel_sha3_256_crypto_miner-master/verilog/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
__lft__formal.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/__lft__formal.v,31,assume(reset == init);,1
__lft__corr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness/__lft__corr.v,6571,assume (__lft__tile__alu_io_alu_op == 0);,1
Formal.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness/Formal.v,6,assume (__lft__tile__alu_io_alu_op == 0);,1
Formal.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness/Formal.v,7,assert (__lft__tile__alu_io_A - __lft__tile__alu_io_B == __lft__tile__alu_io_out);,1
__lft__formal.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness/__lft__formal.v,6,assume (__lft__tile__alu_io_alu_op == 0);,1
__lft__corr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-reg/__lft__corr.v,6602,assume(reset == init);,1
Formal.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-reg/Formal.v,6,assume (__lft__tile__alu_io_alu_op == 0);,1
Formal.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-reg/Formal.v,7,assert (__lft__tile__alu_io_A - __lft__tile__alu_io_B == __lft__tile__alu_io_out);,1
__lft__formal.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-reg/__lft__formal.v,31,assume(reset == init);,1
__lft__corr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-load/__lft__corr.v,6613,assume(!reset);,1
Formal.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-load/Formal.v,6,assume (__lft__tile__alu_io_alu_op == 0);,1
Formal.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-load/Formal.v,7,assert (__lft__tile__alu_io_A - __lft__tile__alu_io_B == __lft__tile__alu_io_out);,1
__lft__corr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-opcode/__lft__corr.v,6593,assume(reset == init);,1
Formal.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-opcode/Formal.v,6,assume (__lft__tile__alu_io_alu_op == 0);,1
Formal.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-opcode/Formal.v,7,assert (__lft__tile__alu_io_A - __lft__tile__alu_io_B == __lft__tile__alu_io_out);,1
__lft__formal.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-opcode/__lft__formal.v,29,assume(reset == init);,1
__lft__corr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness/corr_taskBMC/src/__lft__corr.v,6571,assume (__lft__tile__alu_io_alu_op == 0);,1
__lft__corr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-reg/corr_taskBMC/src/__lft__corr.v,6602,assume(reset == init);,1
__lft__corr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-load/corr_taskBMC/src/__lft__corr.v,6613,assume(!reset);,1
__lft__corr.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/hardware-lifting-master/complete-pipeline/correctness-with-opcode/corr_taskBMC/src/__lft__corr.v,6593,assume(reset == init);,1
shift_register_sipo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/shift_register-main/rtl/shift_register_sipo.v,51,cover(f_num_reset>=1 && f_num_advance>=16 && value_o==8'ha5);,1
shift_register_sipo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/shift_register-main/rtl/shift_register_sipo.v,58,assert(value_o == 0);,1
shift_register_piso.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/shift_register-main/rtl/shift_register_piso.v,71,cover(f_data==8'ha5 && f_num_advance>=8 && f_num_reset>=1);,1
shift_register_piso.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/shift_register-main/rtl/shift_register_piso.v,79,assert(bit_o == 0);,1
timer.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/timer-main/rtl/timer.v,82,assert(f_num_cycles == f_last_count-counter);,1
timer.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/timer-main/rtl/timer.v,87,cover(f_timer_running && done_o);,1
timer.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/timer-main/rtl/timer.v,93,assert(counter > 0);,1
timer.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/timer-main/rtl/timer.v,98,assert(counter == 0);,1
timer.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/timer-main/rtl/timer.v,103,cover(f_num_cycles==25 && done_o);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/updosoc-master/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/updosoc-master/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/updosoc-master/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/updosoc-master/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/updosoc-master/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/updosoc-master/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/updosoc-master/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/updosoc-master/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/updosoc-master/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/updosoc-master/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/updosoc-master/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/updosoc-master/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/caravel/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/caravel/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/caravel/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/caravel/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/caravel/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/caravel/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/caravel/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/caravel/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/caravel/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/caravel/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/caravel/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/caravel/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/verilog/rtl/picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/verilog/rtl/picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/verilog/rtl/picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/verilog/rtl/picorv32.v,2131,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/verilog/rtl/picorv32.v,2149,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/verilog/rtl/picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/verilog/rtl/picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/verilog/rtl/picorv32.v,2154,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/verilog/rtl/picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/verilog/rtl/picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/verilog/rtl/picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/avsddac_3v3_sky130_v1-main/verilog/rtl/picorv32.v,2160,assert(!mem_valid || mem_ready);,1
serial_divider_ftb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/z2a_project-main/fv/module_test/serial_divider_ftb.v,56,assume(rst);,1
serial_divider_ftb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/z2a_project-main/fv/module_test/serial_divider_ftb.v,57,assume(~wbs_stb_i);,1
serial_divider_ftb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/z2a_project-main/fv/module_test/serial_divider_ftb.v,58,assume(~wbs_cyc_i);,1
serial_divider_ftb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/z2a_project-main/fv/module_test/serial_divider_ftb.v,59,assume(~wbs_we_i);,1
serial_divider_ftb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/z2a_project-main/fv/module_test/serial_divider_ftb.v,60,assume(~|wbs_sel_i);,1
serial_divider_ftb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/z2a_project-main/fv/module_test/serial_divider_ftb.v,61,assume(~|wbs_dat_i);,1
serial_divider_ftb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/z2a_project-main/fv/module_test/serial_divider_ftb.v,62,assume(~|wbs_adr_i);,1
serial_divider_ftb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/z2a_project-main/fv/module_test/serial_divider_ftb.v,71,assume ( hw_sel[3]);,1
VX_bypass_buffer.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/libs/VX_bypass_buffer.v,34,assert(!buffer_valid);,1
VX_index_queue.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/libs/VX_index_queue.v,35,assert(!push || !full);,1
VX_fifo_queue.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/libs/VX_fifo_queue.v,37,assert(!push || !full);,1
VX_fifo_queue.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/libs/VX_fifo_queue.v,38,assert(!pop || !empty);,1
VX_fifo_queue.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/libs/VX_fifo_queue.v,73,assert(!push || !full);,1
VX_fifo_queue.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/libs/VX_fifo_queue.v,74,assert(!pop || !empty);,1
VX_skid_buffer.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/libs/VX_skid_buffer.v,72,assert(!use_buffer);,1
VX_pending_size.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/libs/VX_pending_size.v,27,assert(!push || !full);,1
VX_miss_resrv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/cache/VX_miss_resrv.v,106,assert(!full_r);,1
VX_miss_resrv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/cache/VX_miss_resrv.v,111,assert(!schedule);,1
VX_miss_resrv.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/cache/VX_miss_resrv.v,128,assert(schedule_valid);,1
VX_bank.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/vortexGPU-master/hw/rtl/cache/VX_bank.v,565,assert(!is_mshr_st1);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,695,assume(f_mpydelay > 1);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,705,assert(iaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,706,assert(wait_for_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,707,assert(o_sync == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,708,assert(oaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,709,assert(!b_started);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,710,assert(!o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,726,assume(!i_ce);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,729,assume(f_addr[LGSPAN]==1'b0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,737,assert(iaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,743,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,753,assert(ib_a == f_left);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,754,assert(ib_b == f_right);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,755,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,780,assert(f_output_active == b_started);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,784,assert(!f_output_active);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,789,assert(oaddr == f_oaddr);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,791,assert(oaddr == 0);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,795,assume(!ob_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,818,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,823,assert(o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,825,assert(!o_sync);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,829,assert(o_data == f_oleft);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,834,assert(pre_ovalue == f_oright);,1
fftstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/fftstage.v,839,assert(o_data == f_oright);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,674,assume(i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,686,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,693,assume(!i_ce);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,730,assert(left_sr == f_sumrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,731,assert(left_si == f_sumix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,732,assert(aux_s == f_dlyaux[F_D]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,736,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,737,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,741,assert(mpy_r == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,742,assert(mpy_i == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,747,assert(mpy_r == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,748,assert(mpy_i == f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,753,assert(mpy_r == -f_difix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,754,assert(mpy_i == f_difrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,759,assert(mpy_r == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,760,assert(mpy_i == f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,765,assert(mpy_r == -f_widecoeff_i);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,766,assert(mpy_i == f_widecoeff_r);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,796,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,798,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,801,assert(p_one == f_predifrx);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,803,assert(p_two == f_predifix);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,806,assert(p_one == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,808,assert(p_two == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,812,assert(p_one == f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,814,assert(p_two == f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,818,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,820,assert(p_three == 0);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,823,assert(p_three == f_sumdiff);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,825,assert(p_three == f_sumcoef);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,828,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,829,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
hwbfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/hwbfly.v,830,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1008,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1016,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1026,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1031,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1036,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1045,assume(!i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1052,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1062,assume(i_ce);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1101,assert(aux_pipeline == f_dlyaux);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1102,assert(left_sr == f_sumrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1103,assert(left_si == f_sumix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1104,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1108,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1109,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1113,assert(mpy_r == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1114,assert(mpy_i == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1119,assert(mpy_r == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1120,assert(mpy_i == f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1125,assert(mpy_r == -f_difix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1126,assert(mpy_i == f_difrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1131,assert(mpy_r == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1132,assert(mpy_i == f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1137,assert(mpy_r == -f_widecoeff_i);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1138,assert(mpy_i == f_widecoeff_r);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1168,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1170,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1173,assert(p_one == f_predifrx);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1175,assert(p_two == f_predifix);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1178,assert(p_one == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1180,assert(p_two == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1184,assert(p_one == f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1186,assert(p_two == f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1190,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1192,assert(p_three == 0);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1195,assert(p_three == f_sumdiff);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1197,assert(p_three == f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1202,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1203,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1204,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1224,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1225,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1226,assert(fp_three_ic == f_p3c_in);,1
butterfly.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/butterfly.v,1227,assert(fp_three_id == f_p3d_in);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/bitreverse.v,198,assert(o_out == f_addr_value);,1
bitreverse.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/bitreverse.v,202,assert(wraddr[LGSIZE-1:0] == 1);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/longbimpy.v,260,assume(i_ce);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/longbimpy.v,451,assume(u_a[AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/longbimpy.v,453,assume(u_b[BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/longbimpy.v,462,assert(f_past_a[k][AW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/longbimpy.v,463,assert(f_past_b[k][BW-1:3] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/longbimpy.v,470,assert(acc[k][IW+BW-1:6] == 0);,1
longbimpy.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/longbimpy.v,476,assert(r_b[k][BW-1:3] == 0);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,280,assume(!i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,283,assert(f_state[1:0] == iaddr[1:0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,291,assume(f_piped_real[0] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,292,assume(f_piped_real[2] != 3'sb100);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,293,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,294,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,296,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,297,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,303,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,304,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,305,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,306,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,313,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,314,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,320,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,321,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,322,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,328,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,329,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,330,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,335,assume(i_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,343,assert(!wait_for_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,348,assert(!o_sync);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,351,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,352,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,354,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
qtrstage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/qtrstage.v,355,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/laststage.v,214,assume(!i_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/laststage.v,217,assert(stage == f_state[0]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/laststage.v,222,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/laststage.v,223,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/laststage.v,229,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/laststage.v,230,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/laststage.v,231,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/laststage.v,237,assert(!f_rsyncd);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/laststage.v,238,assert(!o_sync);,1
laststage.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/rtl/lib/fft/laststage.v,239,assert(f_state == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,7605,assert(o_out == f_addr_value);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,7609,assert(wraddr[LGSIZE-1:0] == 1);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8644,assume(i_ce);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8652,assume(i_ce);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8662,assume(!i_ce);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8667,assume(i_ce);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8672,assume(i_ce);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8681,assume(!i_ce);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8688,assume(i_ce);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8698,assume(i_ce);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8737,assert(aux_pipeline == f_dlyaux);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8738,assert(left_sr == f_sumrx);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8739,assert(left_si == f_sumix);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8740,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8744,assert(mpy_r == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8745,assert(mpy_i == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8749,assert(mpy_r == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8750,assert(mpy_i == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8755,assert(mpy_r == f_difrx);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8756,assert(mpy_i == f_difix);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8761,assert(mpy_r == -f_difix);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8762,assert(mpy_i == f_difrx);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8767,assert(mpy_r == f_widecoeff_r);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8768,assert(mpy_i == f_widecoeff_i);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8773,assert(mpy_r == -f_widecoeff_i);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8774,assert(mpy_i == f_widecoeff_r);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8804,assert(p_one == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8806,assert(p_two == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8809,assert(p_one == f_predifrx);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8811,assert(p_two == f_predifix);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8814,assert(p_one == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8816,assert(p_two == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8820,assert(p_one == f_dlycoeff_r[F_D-1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8822,assert(p_two == f_dlycoeff_i[F_D-1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8826,assert(p_three == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8828,assert(p_three == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8831,assert(p_three == f_sumdiff);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8833,assert(p_three == f_sumcoef);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8838,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8839,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8840,assert(p_three == f_sumdiff * f_sumcoef);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8860,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8861,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8862,assert(fp_three_ic == f_p3c_in);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,8863,assert(fp_three_id == f_p3d_in);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9686,assume(i_ce);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9698,assume(!i_ce);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9705,assume(!i_ce);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9742,assert(left_sr == f_sumrx);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9743,assert(left_si == f_sumix);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9744,assert(aux_s == f_dlyaux[F_D]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9748,assert(mpy_r == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9749,assert(mpy_i == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9753,assert(mpy_r == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9754,assert(mpy_i == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9759,assert(mpy_r == f_difrx);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9760,assert(mpy_i == f_difix);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9765,assert(mpy_r == -f_difix);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9766,assert(mpy_i == f_difrx);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9771,assert(mpy_r == f_widecoeff_r);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9772,assert(mpy_i == f_widecoeff_i);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9777,assert(mpy_r == -f_widecoeff_i);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9778,assert(mpy_i == f_widecoeff_r);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9808,assert(p_one == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9810,assert(p_two == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9813,assert(p_one == f_predifrx);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9815,assert(p_two == f_predifix);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9818,assert(p_one == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9820,assert(p_two == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9824,assert(p_one == f_dlycoeff_r[F_D-1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9826,assert(p_two == f_dlycoeff_i[F_D-1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9830,assert(p_three == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9832,assert(p_three == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9835,assert(p_three == f_sumdiff);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9837,assert(p_three == f_sumcoef);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9840,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9841,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,9842,assert(p_three == f_sumdiff * f_sumcoef);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10062,assume(!i_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10065,assert(stage == f_state[0]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10070,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10071,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10077,assert(!o_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10078,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10079,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10085,assert(!f_rsyncd);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10086,assert(!o_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10087,assert(f_state == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10372,assume(!i_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10375,assert(f_state[1:0] == iaddr[1:0]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10383,assume(f_piped_real[0] != 3'sb100);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10384,assume(f_piped_real[2] != 3'sb100);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10385,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10386,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10388,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10389,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10395,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10396,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10397,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10398,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10405,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10406,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10412,assert(!o_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10413,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10414,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10420,assert(!o_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10421,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10422,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10427,assume(i_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10435,assert(!wait_for_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10440,assert(!o_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10443,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10444,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10446,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,10447,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11481,assume(f_mpydelay > 1);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11491,assert(iaddr == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11492,assert(wait_for_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11493,assert(o_sync == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11494,assert(oaddr == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11495,assert(!b_started);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11496,assert(!o_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11512,assume(!i_ce);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11515,assume(f_addr[LGSPAN]==1'b0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11523,assert(iaddr == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11529,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11539,assert(ib_a == f_left);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11540,assert(ib_b == f_right);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11541,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11566,assert(f_output_active == b_started);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11570,assert(!f_output_active);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11575,assert(oaddr == f_oaddr);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11577,assert(oaddr == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11581,assume(!ob_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11604,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11609,assert(o_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11611,assert(!o_sync);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11615,assert(o_data == f_oleft);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11620,assert(pre_ovalue == f_oright);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11625,assert(o_data == f_oright);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,11897,assume(i_ce);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,12088,assume(u_a[AW-1:3] == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,12090,assume(u_b[BW-1:3] == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,12099,assert(f_past_a[k][AW-1:3] == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,12100,assert(f_past_b[k][BW-1:3] == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,12107,assert(acc[k][IW+BW-1:6] == 0);,1
design.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/3/wakey_wakey-main/pd/caravel_integration/verilog/rtl/design.v,12113,assert(r_b[k][BW-1:3] == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/TCLbasedVSDflow_Internship2021-main/outdir_spi_slave/source/picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/TCLbasedVSDflow_Internship2021-main/outdir_spi_slave/source/picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/TCLbasedVSDflow_Internship2021-main/outdir_spi_slave/source/picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/TCLbasedVSDflow_Internship2021-main/outdir_spi_slave/source/picorv32.v,2064,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/TCLbasedVSDflow_Internship2021-main/outdir_spi_slave/source/picorv32.v,2082,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/TCLbasedVSDflow_Internship2021-main/outdir_spi_slave/source/picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/TCLbasedVSDflow_Internship2021-main/outdir_spi_slave/source/picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/TCLbasedVSDflow_Internship2021-main/outdir_spi_slave/source/picorv32.v,2087,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/TCLbasedVSDflow_Internship2021-main/outdir_spi_slave/source/picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/TCLbasedVSDflow_Internship2021-main/outdir_spi_slave/source/picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/TCLbasedVSDflow_Internship2021-main/outdir_spi_slave/source/picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/TCLbasedVSDflow_Internship2021-main/outdir_spi_slave/source/picorv32.v,2093,assert(!mem_valid || mem_ready);,1
properties.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/a5-1-wb-macro-main/src/properties.v,3,assert(wbs_ack_o == buf_wbs_ack_o);,1
properties.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/a5-1-wb-macro-main/src/properties.v,4,assert(wbs_dat_o == buf_wbs_dat_o);,1
properties.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/a5-1-wb-macro-main/src/properties.v,5,assert(la_data_out == buf_la_data_out);,1
properties.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/a5-1-wb-macro-main/src/properties.v,6,assert(io_out == buf_io_out);,1
properties.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/a5-1-wb-macro-main/src/properties.v,7,assert(io_oeb == buf_io_oeb);,1
properties.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/a5-1-wb-macro-main/src/properties.v,8,assert(irq == buf_irq);,1
properties.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/a5-1-wb-macro-main/src/properties.v,11,assert(~wbs_ack_o);,1
properties.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/a5-1-wb-macro-main/src/properties.v,12,assert(~|wbs_dat_o);,1
properties.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/a5-1-wb-macro-main/src/properties.v,13,assert(~|la_data_out);,1
properties.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/a5-1-wb-macro-main/src/properties.v,14,assert(~|io_out);,1
properties.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/a5-1-wb-macro-main/src/properties.v,15,assert(~|io_oeb);,1
properties.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/a5-1-wb-macro-main/src/properties.v,16,assert(~|irq);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/caravel_fasoc-master/verilog/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/caravel_fasoc-master/verilog/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/caravel_fasoc-master/verilog/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/caravel_fasoc-master/verilog/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/caravel_fasoc-master/verilog/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/caravel_fasoc-master/verilog/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/caravel_fasoc-master/verilog/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/caravel_fasoc-master/verilog/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/caravel_fasoc-master/verilog/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/caravel_fasoc-master/verilog/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/caravel_fasoc-master/verilog/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/caravel_fasoc-master/verilog/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/Caravel_Fault_SPM-master/verilog/rtl/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/hydra-main/rtl/picorv32.v,2558,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/hydra-main/rtl/picorv32.v,2561,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/hydra-main/rtl/picorv32.v,2571,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/hydra-main/rtl/picorv32.v,2583,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/hydra-main/rtl/picorv32.v,2601,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/hydra-main/rtl/picorv32.v,2602,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/hydra-main/rtl/picorv32.v,2603,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/hydra-main/rtl/picorv32.v,2606,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/hydra-main/rtl/picorv32.v,2607,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/hydra-main/rtl/picorv32.v,2608,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/hydra-main/rtl/picorv32.v,2609,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/hydra-main/rtl/picorv32.v,2612,assert(!mem_valid || mem_ready);,1
armleocpu_multiplier.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/ArmleoCPU-two_stage/src/armleocpu_multiplier.v,161,cover (reseted);,1
armleocpu_multiplier.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/ArmleoCPU-two_stage/src/armleocpu_multiplier.v,162,cover (ready);,1
armleocpu_multiplier.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/ArmleoCPU-two_stage/src/armleocpu_multiplier.v,168,assert(saved_result == result);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/colorlight-picorv32-master/src/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/colorlight-picorv32-master/src/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/colorlight-picorv32-master/src/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/colorlight-picorv32-master/src/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/colorlight-picorv32-master/src/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/colorlight-picorv32-master/src/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/colorlight-picorv32-master/src/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/colorlight-picorv32-master/src/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/colorlight-picorv32-master/src/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/colorlight-picorv32-master/src/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/colorlight-picorv32-master/src/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/colorlight-picorv32-master/src/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,148,assume(i_uart_rx == f_tx_uart);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,170,assert(o_data == f_txdata);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,176,assert(f_tx_busy);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,190,assert(f_tx_counter < 3);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,194,assert(CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,197,assert(2*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,198,assert(o_data[7] == f_txdata[0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,201,assert(3*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,202,assert(o_data[7:6] == f_txdata[1:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,205,assert(4*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,206,assert(o_data[7:5] == f_txdata[2:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,209,assert(5*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,210,assert(o_data[7:4] == f_txdata[3:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,213,assert(6*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,214,assert(o_data[7:3] == f_txdata[4:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,217,assert(7*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,218,assert(o_data[7:2] == f_txdata[5:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,221,assert(8*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,222,assert(o_data[7:1] == f_txdata[6:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,225,assert(9*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,226,assert(o_data[7:0] == f_txdata[7:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,232,assert(state <= STOP_BIT);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,234,assert(zero_baud_counter);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/rxuart.v,243,assert(!o_wr);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,235,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,236,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,237,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,238,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,239,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,263,assert(counter < CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,267,assert(o_busy);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,271,assert(o_busy);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,297,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,298,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,299,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,300,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,301,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,302,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,303,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,304,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,305,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-09-uartrx/f_txuart.v,311,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/txuart.v,233,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/txuart.v,234,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/txuart.v,235,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/txuart.v,236,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/txuart.v,237,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/txuart.v,261,assert(counter < CLOCKS_PER_BAUD);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/txuart.v,265,assert(o_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/txuart.v,269,assert(o_busy);,1
sfifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/sfifo.v,182,assert(o_fill == f_fill);,1
sfifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/sfifo.v,186,assert(rd_next == f_next[LGFLEN-1:0]);,1
sfifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/sfifo.v,257,assert(f_first_addr_in_fifo);,1
sfifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/sfifo.v,260,assert(wr_addr == f_second_addr);,1
sfifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/sfifo.v,266,assert(f_first_addr_in_fifo);,1
sfifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/sfifo.v,270,assert(f_second_addr_in_fifo);,1
sfifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/sfifo.v,275,assert(o_data == f_first_data);,1
sfifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/sfifo.v,282,assert(f_second_addr_in_fifo);,1
sfifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/sfifo.v,286,assert(o_data == f_second_data);,1
sfifo.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/sfifo.v,310,cover(f_was_full && f_empty);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,139,assume(i_uart_rx == f_tx_uart);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,161,assert(o_data == f_txdata);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,167,assert(f_tx_busy);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,181,assert(f_tx_counter < 3);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,185,assert(CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,188,assert(2*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,189,assert(o_data[7] == f_txdata[0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,192,assert(3*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,193,assert(o_data[7:6] == f_txdata[1:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,196,assert(4*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,197,assert(o_data[7:5] == f_txdata[2:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,200,assert(5*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,201,assert(o_data[7:4] == f_txdata[3:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,204,assert(6*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,205,assert(o_data[7:3] == f_txdata[4:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,208,assert(7*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,209,assert(o_data[7:2] == f_txdata[5:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,212,assert(8*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,213,assert(o_data[7:1] == f_txdata[6:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,216,assert(9*CLOCKS_PER_BAUD+CLOCKS_PER_BAUD/2 - baud_counter == f_tx_counter-2);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,217,assert(o_data[7:0] == f_txdata[7:0]);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,223,assert(state <= STOP_BIT);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,225,assert(zero_baud_counter);,1
rxuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/rxuart.v,234,assert(!o_wr);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,235,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,236,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,237,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,238,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,239,assert(baud_stb == (counter == 0));,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,263,assert(counter < CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,267,assert(o_busy);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,271,assert(o_busy);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,297,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,298,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,299,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,300,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,301,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,302,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,303,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,304,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,305,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
f_txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-10-fifo/f_txuart.v,311,assert(f_counter < 10*CLOCKS_PER_BAUD);,1
ledwalker.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-03-walker/ledwalker.v,97,assert(wait_counter <= CLK_RATE_HZ - 1);,1
ledwalker.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-03-walker/ledwalker.v,103,assert(led_index <= 4'd13);,1
ledwalker.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-03-walker/ledwalker.v,128,assert(f_valid_output);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txuart.v,233,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txuart.v,234,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txuart.v,235,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txuart.v,236,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txuart.v,237,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txuart.v,261,assert(counter < CLOCKS_PER_BAUD);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txuart.v,265,assert(o_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txuart.v,269,assert(o_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,159,assume(!tx_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,161,assume(tx_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,163,assume(!tx_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,175,assume(tx_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,189,assume(!tx_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,193,assert(o_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,236,assert(state < 4'hd);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,281,assert(p1reg[15:0] == 0);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,282,"assert(tx_data == ""0"");",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,283,assert(state == 0);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,298,assert(sreg == fv_data);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,302,assert(sreg == fv_data);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,307,"assert(sreg == {fv_data[27:0], 4'h0});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,312,"assert(sreg == {fv_data[23:0], 8'h00});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,317,"assert(sreg == {fv_data[19:0], 12'h000});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,322,"assert(sreg == {fv_data[15:0], 16'h0000});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,327,"assert(sreg == {fv_data[11:0], 20'h00000});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,332,"assert(sreg == {fv_data[7:0], 24'h000000});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,337,"assert(sreg == {fv_data[3:0], 28'h0000000});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-07-bouncing/txdata.v,342,assert(sreg == 32'h00000000);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txuart.v,233,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txuart.v,234,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txuart.v,235,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txuart.v,236,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txuart.v,237,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txuart.v,261,assert(counter < CLOCKS_PER_BAUD);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txuart.v,265,assert(o_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txuart.v,269,assert(o_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,159,assume(!tx_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,161,assume(tx_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,163,assume(!tx_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,175,assume(tx_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,189,assume(!tx_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,193,assert(o_busy);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,236,assert(state < 4'hd);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,281,assert(p1reg[15:0] == 0);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,282,"assert(tx_data == ""0"");",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,283,assert(state == 0);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,298,assert(sreg == fv_data);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,302,assert(sreg == fv_data);,1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,307,"assert(sreg == {fv_data[27:0], 4'h0});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,312,"assert(sreg == {fv_data[23:0], 8'h00});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,317,"assert(sreg == {fv_data[19:0], 12'h000});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,322,"assert(sreg == {fv_data[15:0], 16'h0000});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,327,"assert(sreg == {fv_data[11:0], 20'h00000});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,332,"assert(sreg == {fv_data[7:0], 24'h000000});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,337,"assert(sreg == {fv_data[3:0], 28'h0000000});",1
txdata.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-06-txdata/txdata.v,342,assert(sreg == 32'h00000000);,1
reqwalker.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-04-reqwalker/reqwalker.v,126,assume(!i_stb);,1
reqwalker.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-04-reqwalker/reqwalker.v,132,assume(i_stb);,1
reqwalker.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-04-reqwalker/reqwalker.v,137,assume(i_stb);,1
reqwalker.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-04-reqwalker/reqwalker.v,146,assert(o_ack);,1
reqwalker.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-04-reqwalker/reqwalker.v,153,assert(state <= 4'd11);,1
reqwalker.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-04-reqwalker/reqwalker.v,179,assert(state == 1);,1
reqwalker.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-04-reqwalker/reqwalker.v,180,assert(busy);,1
ppsi.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-02-pps/ppsi.v,52,assert(counter < CLOCK_RATE_HZ/2);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/txuart.v,233,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/txuart.v,234,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/txuart.v,235,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/txuart.v,236,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/txuart.v,237,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/txuart.v,261,assert(counter < CLOCKS_PER_BAUD);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/txuart.v,265,assert(o_busy);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/txuart.v,269,assert(o_busy);,1
memtx.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/memtx.v,155,assume(i_reset);,1
memtx.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/memtx.v,161,assert(hz_counter == 28'h16);,1
memtx.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/memtx.v,162,assert(tx_index == 0);,1
memtx.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/memtx.v,163,assert(tx_stb == 0);,1
memtx.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/memtx.v,170,assert(tx_index == 0);,1
memtx.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/memtx.v,184,assert(tx_stb);,1
memtx.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/memtx.v,189,assert(tx_index <= MSGLEN);,1
memtx.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/memtx.v,211,assume(!tx_busy);,1
memtx.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/memtx.v,213,assume(tx_busy);,1
memtx.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/memtx.v,227,assume(tx_busy);,1
memtx.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/memtx.v,241,assert(f_const_value == tx_memory[f_const_addr]);,1
memtx.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/memtx.v,252,assert(tx_data == f_const_value);,1
memtx.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-08-memtx/ex-08-memtx/memtx.v,267,cover(tx_index == 30 );,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-05-hello/txuart/txuart.v,248,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-05-hello/txuart/txuart.v,249,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-05-hello/txuart/txuart.v,250,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-05-hello/txuart/txuart.v,251,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-05-hello/txuart/txuart.v,252,assert(baud_stb == (counter == 0));,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-05-hello/txuart/txuart.v,276,assert(counter < CLOCKS_PER_BAUD);,1
txuart.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/zip_beginner_tutorials-main/ex-05-hello/txuart/txuart.v,280,assert(o_busy);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/picorv32-compose-master/rtl/picorv32.v,2173,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/picorv32-compose-master/rtl/picorv32.v,2176,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/picorv32-compose-master/rtl/picorv32.v,2186,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/picorv32-compose-master/rtl/picorv32.v,2198,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/picorv32-compose-master/rtl/picorv32.v,2216,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/picorv32-compose-master/rtl/picorv32.v,2217,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/picorv32-compose-master/rtl/picorv32.v,2218,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/picorv32-compose-master/rtl/picorv32.v,2221,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/picorv32-compose-master/rtl/picorv32.v,2222,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/picorv32-compose-master/rtl/picorv32.v,2223,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/picorv32-compose-master/rtl/picorv32.v,2224,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/picorv32-compose-master/rtl/picorv32.v,2227,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/fwnoc-gen-main/verilog/rtl/chip/tile/pico/rtl/picorv32.v,2155,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/fwnoc-gen-main/verilog/rtl/chip/tile/pico/rtl/picorv32.v,2158,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/fwnoc-gen-main/verilog/rtl/chip/tile/pico/rtl/picorv32.v,2168,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/fwnoc-gen-main/verilog/rtl/chip/tile/pico/rtl/picorv32.v,2180,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/fwnoc-gen-main/verilog/rtl/chip/tile/pico/rtl/picorv32.v,2198,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/fwnoc-gen-main/verilog/rtl/chip/tile/pico/rtl/picorv32.v,2199,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/fwnoc-gen-main/verilog/rtl/chip/tile/pico/rtl/picorv32.v,2200,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/fwnoc-gen-main/verilog/rtl/chip/tile/pico/rtl/picorv32.v,2203,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/fwnoc-gen-main/verilog/rtl/chip/tile/pico/rtl/picorv32.v,2204,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/fwnoc-gen-main/verilog/rtl/chip/tile/pico/rtl/picorv32.v,2205,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/fwnoc-gen-main/verilog/rtl/chip/tile/pico/rtl/picorv32.v,2206,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/fwnoc-gen-main/verilog/rtl/chip/tile/pico/rtl/picorv32.v,2209,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picosoc/src/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picosoc/src/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picosoc/src/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picosoc/src/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picosoc/src/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picosoc/src/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picosoc/src/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picosoc/src/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picosoc/src/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picosoc/src/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picosoc/src/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picosoc/src/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picorv32/src/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picorv32/src/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picorv32/src/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picorv32/src/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picorv32/src/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picorv32/src/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picorv32/src/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picorv32/src/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picorv32/src/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picorv32/src/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picorv32/src/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/2/robust-pnr-time-main/benchmarks/aspdac/picorv32/src/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Ethernet-main/sources_1/imports/sources_1/imports/picorv32-master/picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Ethernet-main/sources_1/imports/sources_1/imports/picorv32-master/picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Ethernet-main/sources_1/imports/sources_1/imports/picorv32-master/picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Ethernet-main/sources_1/imports/sources_1/imports/picorv32-master/picorv32.v,2128,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Ethernet-main/sources_1/imports/sources_1/imports/picorv32-master/picorv32.v,2146,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Ethernet-main/sources_1/imports/sources_1/imports/picorv32-master/picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Ethernet-main/sources_1/imports/sources_1/imports/picorv32-master/picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Ethernet-main/sources_1/imports/sources_1/imports/picorv32-master/picorv32.v,2151,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Ethernet-main/sources_1/imports/sources_1/imports/picorv32-master/picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Ethernet-main/sources_1/imports/sources_1/imports/picorv32-master/picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Ethernet-main/sources_1/imports/sources_1/imports/picorv32-master/picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Ethernet-main/sources_1/imports/sources_1/imports/picorv32-master/picorv32.v,2157,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/FPGA-Fabrics-for-Redaction-ICCAD-main/picosoc/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/FPGA-Fabrics-for-Redaction-ICCAD-main/picosoc/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/FPGA-Fabrics-for-Redaction-ICCAD-main/picosoc/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/FPGA-Fabrics-for-Redaction-ICCAD-main/picosoc/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/FPGA-Fabrics-for-Redaction-ICCAD-main/picosoc/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/FPGA-Fabrics-for-Redaction-ICCAD-main/picosoc/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/FPGA-Fabrics-for-Redaction-ICCAD-main/picosoc/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/FPGA-Fabrics-for-Redaction-ICCAD-main/picosoc/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/FPGA-Fabrics-for-Redaction-ICCAD-main/picosoc/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/FPGA-Fabrics-for-Redaction-ICCAD-main/picosoc/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/FPGA-Fabrics-for-Redaction-ICCAD-main/picosoc/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/FPGA-Fabrics-for-Redaction-ICCAD-main/picosoc/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,126,assert (Cpu.xreg[1] == 32'h34);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,144,assert (Ram.mem[DST_32BIT_ADDR] == 32'hffffff01);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,149,assert (Ram.mem[DST_32BIT_ADDR] == 32'hffff01ff);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,154,assert (Ram.mem[DST_32BIT_ADDR] == 32'hff01ffff);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,159,assert (Ram.mem[DST_32BIT_ADDR] == 32'h01ffffff);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,166,assert (Ram.mem[DST_32BIT_ADDR] == 32'hffff0001);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,171,assert (Ram.mem[DST_32BIT_ADDR] == 32'h0001ffff);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,178,assert (Ram.mem[DST_32BIT_ADDR] == 32'h00000001);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,191,assert (Cpu.xreg[2] == 32'hffffffC0);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,194,assert (Cpu.xreg[2] == 32'hffffffB0);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,197,assert (Cpu.xreg[2] == 32'hffffffA0);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,200,assert (Cpu.xreg[2] == 32'hffffff90);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,206,assert (Cpu.xreg[2] == 32'hffffB1C1);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,209,assert (Cpu.xreg[2] == 32'hffff91A1);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,216,assert (Cpu.xreg[2] == 32'h000000C0);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,219,assert (Cpu.xreg[2] == 32'h000000B0);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,222,assert (Cpu.xreg[2] == 32'h000000A0);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,225,assert (Cpu.xreg[2] == 32'h00000090);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,231,assert (Cpu.xreg[2] == 32'h0000B1C1);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,234,assert (Cpu.xreg[2] == 32'h000091A1);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,240,assert (Cpu.xreg[2] == 32'h92A2B2C2);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,261,assert (Cpu.xreg[2] == 32'h00000004);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,264,assert (Cpu.xreg[2] == 32'h00000003);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,267,assert (Cpu.xreg[2] == 32'h00000002);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,270,assert (Cpu.xreg[2] == 32'h00000001);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,276,assert (Cpu.xreg[2] == 32'h00000304);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,280,assert (Cpu.xreg[2] == 32'h00000102);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,285,assert (Cpu.xreg[2] == 32'h01020304);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,305,assert (Cpu.xreg[2] == 32'h00000002);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,308,assert (Cpu.xreg[2] == 32'h00000001);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,313,assert (Cpu.xreg[2] == 32'h00000102);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,341,assert (Cpu.pc == 32'h12345678);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,354,assert (Cpu.pc == 32'h4);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,361,assert (Cpu.pc == 32'h10);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,374,assert (Cpu.pc == 32'h4);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,381,assert (Cpu.pc == 32'h10);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,394,assert (Cpu.pc == 32'h4);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,401,assert (Cpu.pc == 32'h10);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,414,assert (Cpu.pc == 32'h4);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,421,assert (Cpu.pc == 32'h10);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,434,assert (Cpu.pc == 32'h4);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,441,assert (Cpu.pc == 32'h10);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,454,assert (Cpu.pc == 32'h4);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,461,assert (Cpu.pc == 32'h10);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,477,assert (Cpu.xreg[4] == 0);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,482,assert (Cpu.xreg[4] == 1);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,494,assert (Cpu.xreg[4] == 0);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,499,assert (Cpu.xreg[4] == 1);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,510,assert (Cpu.xreg[4] == 32'b11111111111111111111111111111100);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,521,assert (Cpu.xreg[4] == 32'b00000000000000000000000000000011);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,532,assert (Cpu.xreg[4] == 32'b00000000000000000000000000001111);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,543,assert (Cpu.xreg[4] == 32'b00000000000000010100000000110000);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,554,assert (Cpu.xreg[4] == 32'b00100000000000000001010000000011);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,565,assert (Cpu.xreg[4] == 32'b11100000000000000001010000000011);,1
cpu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/riscv-core-master/hw/test/cpu_test.v,758,assert (Ram.mem[1] == 32'ha3a2a1a0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-2-lazo-ramirez-master/src/picorv32/picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-2-lazo-ramirez-master/src/picorv32/picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-2-lazo-ramirez-master/src/picorv32/picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-2-lazo-ramirez-master/src/picorv32/picorv32.v,2064,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-2-lazo-ramirez-master/src/picorv32/picorv32.v,2082,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-2-lazo-ramirez-master/src/picorv32/picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-2-lazo-ramirez-master/src/picorv32/picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-2-lazo-ramirez-master/src/picorv32/picorv32.v,2087,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-2-lazo-ramirez-master/src/picorv32/picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-2-lazo-ramirez-master/src/picorv32/picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-2-lazo-ramirez-master/src/picorv32/picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-2-lazo-ramirez-master/src/picorv32/picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-4-lazo-ramirez-master/src/picorv32/picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-4-lazo-ramirez-master/src/picorv32/picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-4-lazo-ramirez-master/src/picorv32/picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-4-lazo-ramirez-master/src/picorv32/picorv32.v,2064,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-4-lazo-ramirez-master/src/picorv32/picorv32.v,2082,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-4-lazo-ramirez-master/src/picorv32/picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-4-lazo-ramirez-master/src/picorv32/picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-4-lazo-ramirez-master/src/picorv32/picorv32.v,2087,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-4-lazo-ramirez-master/src/picorv32/picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-4-lazo-ramirez-master/src/picorv32/picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-4-lazo-ramirez-master/src/picorv32/picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-4-lazo-ramirez-master/src/picorv32/picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-5-lazo-ramirez-master/src/picorv32/picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-5-lazo-ramirez-master/src/picorv32/picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-5-lazo-ramirez-master/src/picorv32/picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-5-lazo-ramirez-master/src/picorv32/picorv32.v,2064,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-5-lazo-ramirez-master/src/picorv32/picorv32.v,2082,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-5-lazo-ramirez-master/src/picorv32/picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-5-lazo-ramirez-master/src/picorv32/picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-5-lazo-ramirez-master/src/picorv32/picorv32.v,2087,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-5-lazo-ramirez-master/src/picorv32/picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-5-lazo-ramirez-master/src/picorv32/picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-5-lazo-ramirez-master/src/picorv32/picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-5-lazo-ramirez-master/src/picorv32/picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-7-lazo-ramirez-master/src/picorv32/picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-7-lazo-ramirez-master/src/picorv32/picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-7-lazo-ramirez-master/src/picorv32/picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-7-lazo-ramirez-master/src/picorv32/picorv32.v,2064,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-7-lazo-ramirez-master/src/picorv32/picorv32.v,2082,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-7-lazo-ramirez-master/src/picorv32/picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-7-lazo-ramirez-master/src/picorv32/picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-7-lazo-ramirez-master/src/picorv32/picorv32.v,2087,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-7-lazo-ramirez-master/src/picorv32/picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-7-lazo-ramirez-master/src/picorv32/picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-7-lazo-ramirez-master/src/picorv32/picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/Labo_digitales_Lazo_Ramirez-main/laboratorio-7-lazo-ramirez-master/src/picorv32/picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/OpenABC-master/bench_rtl/src/picosoc/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/OpenABC-master/bench_rtl/src/picosoc/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/OpenABC-master/bench_rtl/src/picosoc/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/OpenABC-master/bench_rtl/src/picosoc/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/OpenABC-master/bench_rtl/src/picosoc/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/OpenABC-master/bench_rtl/src/picosoc/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/OpenABC-master/bench_rtl/src/picosoc/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/OpenABC-master/bench_rtl/src/picosoc/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/OpenABC-master/bench_rtl/src/picosoc/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/OpenABC-master/bench_rtl/src/picosoc/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/OpenABC-master/bench_rtl/src/picosoc/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/OpenABC-master/bench_rtl/src/picosoc/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
fifo_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/fpga_labs_fa21-master/lab6/sim/fifo_tb.v,284,assert(empty == 1'b1);,1
adder_testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/8/fpga_labs_fa21-master/lab2/sim/adder_testbench.v,29,assert(sum == 15'd2);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/picorv32.v,2129,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/picorv32.v,2147,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/picorv32.v,2152,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/picorv32.v,2158,assert(!mem_valid || mem_ready);,1
alu_src_mux_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_src_mux_test.v,19,assert(out == GPRData);,1
alu_src_mux_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_src_mux_test.v,22,assert(out == ExtData);,1
dm_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/dm_test.v,43,assert(dataRead == 'h123456);,1
dm_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/dm_test.v,51,assert(dataRead == 'h78);,1
dm_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/dm_test.v,59,assert(dataRead == 'hffffff87);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,26,assert(out == 2);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,27,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,28,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,29,assert(ge_than_zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,36,assert(out == 'h80000000);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,37,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,38,assert(overflow == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,39,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,45,assert(out == 'h80000000);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,46,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,47,assert(overflow == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,48,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,54,assert(out == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,55,assert(zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,56,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,57,assert(ge_than_zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,63,assert(out == 123 - 234);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,64,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,65,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,66,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,72,assert(out == -'h7fffffff);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,73,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,74,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,75,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,81,assert(out == -'h80000000);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,82,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,83,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,84,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,91,assert(out == -'h80000000);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,92,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,93,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,94,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,105,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,106,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,107,assert(ge_than_zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,113,assert(out == 'h98765432 | 'habcdef12);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,114,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,115,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,116,assert(ge_than_zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,122,assert(out == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,123,assert(zero == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,124,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,125,assert(ge_than_zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,131,assert(out == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,132,assert(zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,133,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,134,assert(ge_than_zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,140,assert(out == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,141,assert(zero == 1);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,142,assert(overflow == 0);,1
alu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/alu_test.v,143,assert(ge_than_zero == 1);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/ifu_test.v,39,assert(i1.pc == 'h3000);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/ifu_test.v,44,assert(i1.pc == 'h3008);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/ifu_test.v,49,assert(i1.pc == 'h3004);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/ifu_test.v,54,assert(i1.pc == 'h3008);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/ifu_test.v,59,assert(i1.pc == 'h300c);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/ifu_test.v,64,assert(i1.pc == 'h1234<<2);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/ifu_test.v,69,assert(i1.pc == 'h3008);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/ifu_test.v,74,assert(i1.pc == 'h300c);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/ifu_test.v,79,assert(i1.pc == 'h3010);,1
ifu_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/ifu_test.v,84,assert(i1.pc == 'h3014);,1
gpr_write_mux_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/gpr_write_mux_test.v,21,assert(out == alu);,1
gpr_write_mux_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/gpr_write_mux_test.v,24,assert(out == memory);,1
gpr_write_mux_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/gpr_write_mux_test.v,27,assert(out == pc + 4);,1
gpr_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/gpr_test.v,44,assert(RdData1 == 0);,1
gpr_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/gpr_test.v,61,assert(RdData1 == 'h87654321);,1
gpr_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/gpr_test.v,62,assert(RdData2[0] == OFFlag);,1
gpr_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/gpr_test.v,75,assert(RdData1 != 'h87654321);,1
gpr_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/gpr_test.v,76,assert(RdData2[0] == OFFlag);,1
extender_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/extender_test.v,17,assert(out == 32'h1234);,1
extender_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/extender_test.v,24,assert(out == 32'h1234);,1
extender_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/extender_test.v,30,assert(out == 32'hfffff234);,1
extender_test.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mips_cpu-master/extender_test.v,36,assert(out == 32'hf2340000);,1
mmu8722_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/c128-verilog-main/MMU/hdl/mmu8722_tb.v,48,assert(dut.cr_r == 8'h55);,1
output_sram_interface_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/verilog/output_sram_interface_tb.v,105,assert(serial_out == tile0_data[i][j]);,1
output_sram_interface_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/verilog/output_sram_interface_tb.v,134,assert(serial_out == tile0_data[i][j]);,1
output_sram_interface_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/verilog/output_sram_interface_tb.v,162,assert(serial_out == tile1_data[i][j]);,1
deconv_kernel_estimator_top_level_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/verilog/deconv_kernel_estimator_top_level_tb.v,185,assert(serial_out == adc_data[j]);,1
deconv_kernel_estimator_top_level_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/verilog/deconv_kernel_estimator_top_level_tb.v,253,assert(serial_out == phase_mem[i][j]);,1
deconv_kernel_estimator_top_level_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/verilog/deconv_kernel_estimator_top_level_tb.v,276,assert(serial_out == tf_coeff_mem[i][j]);,1
input_sram_interface_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/verilog/input_sram_interface_tb.v,136,assert(serial_out == tile0_data[i][j]);,1
sar_adc_controller_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/verilog/sar_adc_controller_tb.v,66,assert(out_valid === 1'b1);,1
sar_adc_controller_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/verilog/sar_adc_controller_tb.v,67,assert(adc_val === sample_val);,1
ram_sync_1rw1r_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/verilog/ram_sync_1rw1r_tb.v,137,assert(rdata == tile0_data[i-1]);,1
ram_sync_1rw1r_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/verilog/ram_sync_1rw1r_tb.v,170,assert(rwdata == tile1_data[i-1]);,1
deconv_kernel_estimator_top_level_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_4ksram/design/testbench/deconv_kernel_estimator_top_level_tb.v,182,assert(serial_out == adc_data[j]);,1
deconv_kernel_estimator_top_level_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_4ksram/design/testbench/deconv_kernel_estimator_top_level_tb.v,248,assert(serial_out == phase_mem[i][j]);,1
deconv_kernel_estimator_top_level_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_4ksram/design/testbench/deconv_kernel_estimator_top_level_tb.v,271,assert(serial_out == tf_coeff_mem[i][j]);,1
deconv_kernel_estimator_top_level_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/design/testbench/deconv_kernel_estimator_top_level_tb.v,182,assert(serial_out == adc_data[j]);,1
deconv_kernel_estimator_top_level_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/design/testbench/deconv_kernel_estimator_top_level_tb.v,248,assert(serial_out == phase_mem[i][j]);,1
deconv_kernel_estimator_top_level_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/design/testbench/deconv_kernel_estimator_top_level_tb.v,271,assert(serial_out == tf_coeff_mem[i][j]);,1
deconv_kernel_estimator_top_level_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/8-testbench/deconv_kernel_estimator_top_level_tb.v,182,assert(serial_out == adc_data[j]);,1
deconv_kernel_estimator_top_level_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/8-testbench/deconv_kernel_estimator_top_level_tb.v,248,assert(serial_out == phase_mem[i][j]);,1
deconv_kernel_estimator_top_level_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/8-testbench/deconv_kernel_estimator_top_level_tb.v,271,assert(serial_out == tf_coeff_mem[i][j]);,1
testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/8-testbench/outputs/testbench.v,182,assert(serial_out == adc_data[j]);,1
testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/8-testbench/outputs/testbench.v,248,assert(serial_out == phase_mem[i][j]);,1
testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/8-testbench/outputs/testbench.v,271,assert(serial_out == tf_coeff_mem[i][j]);,1
sar_adc_controller_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/sar_adc_controller/design/testbench/sar_adc_controller_tb.v,66,assert(out_valid === 1'b1);,1
sar_adc_controller_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/sar_adc_controller/design/testbench/sar_adc_controller_tb.v,67,assert(adc_val === sample_val);,1
sar_adc_controller_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/sar_adc_controller/build/6-testbench/sar_adc_controller_tb.v,66,assert(out_valid === 1'b1);,1
sar_adc_controller_tb.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/sar_adc_controller/build/6-testbench/sar_adc_controller_tb.v,67,assert(adc_val === sample_val);,1
testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/sar_adc_controller/build/6-testbench/outputs/testbench.v,66,assert(out_valid === 1'b1);,1
testbench.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/mixed_signal_mmwave_edge_accelerator-main/digital_synth_pnr/sar_adc_controller/build/6-testbench/outputs/testbench.v,67,assert(adc_val === sample_val);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/OpenLane_Workshop-main/picorv32a/src/picorv32a.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/OpenLane_Workshop-main/picorv32a/src/picorv32a.v,2040,restrict property (resetn != $initstate);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/OpenLane_Workshop-main/picorv32a/src/picorv32a.v,2050,assert (mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/OpenLane_Workshop-main/picorv32a/src/picorv32a.v,2062,assert (ok);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/OpenLane_Workshop-main/picorv32a/src/picorv32a.v,2080,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/OpenLane_Workshop-main/picorv32a/src/picorv32a.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/OpenLane_Workshop-main/picorv32a/src/picorv32a.v,2082,assert(mem_wstrb == 0);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/OpenLane_Workshop-main/picorv32a/src/picorv32a.v,2085,assert(mem_valid);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/OpenLane_Workshop-main/picorv32a/src/picorv32a.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/OpenLane_Workshop-main/picorv32a/src/picorv32a.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/OpenLane_Workshop-main/picorv32a/src/picorv32a.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32a.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/OpenLane_Workshop-main/picorv32a/src/picorv32a.v,2091,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/Firmware_trial/picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/Firmware_trial/picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/Firmware_trial/picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/Firmware_trial/picorv32.v,2128,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/Firmware_trial/picorv32.v,2146,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/Firmware_trial/picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/Firmware_trial/picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/Firmware_trial/picorv32.v,2151,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/Firmware_trial/picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/Firmware_trial/picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/Firmware_trial/picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/Customizing_RISC_V-master/Firmware_trial/picorv32.v,2157,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_SORTING-main/submodules/CPU/hardware/src/picorv32.v,2061,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_SORTING-main/submodules/CPU/hardware/src/picorv32.v,2064,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_SORTING-main/submodules/CPU/hardware/src/picorv32.v,2074,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_SORTING-main/submodules/CPU/hardware/src/picorv32.v,2086,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_SORTING-main/submodules/CPU/hardware/src/picorv32.v,2104,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_SORTING-main/submodules/CPU/hardware/src/picorv32.v,2105,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_SORTING-main/submodules/CPU/hardware/src/picorv32.v,2106,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_SORTING-main/submodules/CPU/hardware/src/picorv32.v,2109,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_SORTING-main/submodules/CPU/hardware/src/picorv32.v,2110,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_SORTING-main/submodules/CPU/hardware/src/picorv32.v,2111,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_SORTING-main/submodules/CPU/hardware/src/picorv32.v,2112,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_SORTING-main/submodules/CPU/hardware/src/picorv32.v,2115,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ecp5_playground-main/soc_sdram/gateware/picosoc/rtl/picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ecp5_playground-main/soc_sdram/gateware/picosoc/rtl/picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ecp5_playground-main/soc_sdram/gateware/picosoc/rtl/picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ecp5_playground-main/soc_sdram/gateware/picosoc/rtl/picorv32.v,2062,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ecp5_playground-main/soc_sdram/gateware/picosoc/rtl/picorv32.v,2080,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ecp5_playground-main/soc_sdram/gateware/picosoc/rtl/picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ecp5_playground-main/soc_sdram/gateware/picosoc/rtl/picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ecp5_playground-main/soc_sdram/gateware/picosoc/rtl/picorv32.v,2085,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ecp5_playground-main/soc_sdram/gateware/picosoc/rtl/picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ecp5_playground-main/soc_sdram/gateware/picosoc/rtl/picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ecp5_playground-main/soc_sdram/gateware/picosoc/rtl/picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ecp5_playground-main/soc_sdram/gateware/picosoc/rtl/picorv32.v,2091,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_Final-main/submodules/CPU/hardware/src/picorv32.v,2061,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_Final-main/submodules/CPU/hardware/src/picorv32.v,2064,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_Final-main/submodules/CPU/hardware/src/picorv32.v,2074,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_Final-main/submodules/CPU/hardware/src/picorv32.v,2086,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_Final-main/submodules/CPU/hardware/src/picorv32.v,2104,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_Final-main/submodules/CPU/hardware/src/picorv32.v,2105,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_Final-main/submodules/CPU/hardware/src/picorv32.v,2106,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_Final-main/submodules/CPU/hardware/src/picorv32.v,2109,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_Final-main/submodules/CPU/hardware/src/picorv32.v,2110,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_Final-main/submodules/CPU/hardware/src/picorv32.v,2111,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_Final-main/submodules/CPU/hardware/src/picorv32.v,2112,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/KNN_Final-main/submodules/CPU/hardware/src/picorv32.v,2115,assert(!mem_valid || mem_ready);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ravenna_standalone-main/verilog/picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ravenna_standalone-main/verilog/picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ravenna_standalone-main/verilog/picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ravenna_standalone-main/verilog/picorv32.v,2062,assert (ok);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ravenna_standalone-main/verilog/picorv32.v,2080,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ravenna_standalone-main/verilog/picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ravenna_standalone-main/verilog/picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ravenna_standalone-main/verilog/picorv32.v,2085,assert(mem_valid);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ravenna_standalone-main/verilog/picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ravenna_standalone-main/verilog/picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ravenna_standalone-main/verilog/picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/ravenna_standalone-main/verilog/picorv32.v,2091,assert(!mem_valid || mem_ready);,1
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,120,property property_1; @(posedge clk_0) (inf.out_valid == 1'b0 && inf.err_msg == 4'b0 && inf.complete == 1'b0 && inf.out_info == 32'b0 && inf.out_deposit == 32'b0); endproperty : property_1,4
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,134,property property_2; @(negedge clk) (inf.complete |-> inf.err_msg == 4'b0); endproperty : property_2,3
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,152,property property_3; @(negedge clk) ( (inf.act_valid && inf.D.d_act[0] == Check_dep)|-> inf.out_valid[->1] |-> (inf.out_info == 32'b0)); endproperty : property_3,3
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,164,property property_4; @(negedge clk) ( (inf.act_valid && inf.D.d_act[0] != Check_dep)|-> inf.out_valid[->1] |-> (inf.out_deposit == 32'b0)); endproperty : property_4,3
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,176,property property_5; @(negedge clk) inf.out_valid |=> !inf.out_valid; endproperty : property_5,3
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,188,property property_6; @(negedge clk) inf.id_valid |=> !inf.act_valid; endproperty : property_6,3
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,200,property property_7; @(posedge clk) inf.act_valid && inf.D.d_act[0] == Seed |-> inf.cat_valid[->1] |=> !inf.amnt_valid; endproperty : property_7,3
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,212,property property_8_1; @(posedge clk) inf.id_valid |-> (!inf.act_valid && !inf.cat_valid && !inf.amnt_valid); endproperty : property_8_1,3
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,224,property property_8_2; @(posedge clk) inf.act_valid |-> (!inf.id_valid && !inf.cat_valid && !inf.amnt_valid); endproperty : property_8_2,3
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,236,property property_8_3; @(posedge clk) inf.cat_valid |-> (!inf.act_valid && !inf.id_valid && !inf.amnt_valid); endproperty : property_8_3,3
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,248,property property_8_4; @(posedge clk) inf.amnt_valid |-> (!inf.act_valid && !inf.cat_valid && !inf.id_valid); endproperty : property_8_4,3
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,260,property property_9_1; @(posedge clk) inf.out_valid |-> ##[2:10] (inf.id_valid || inf.act_valid ); endproperty : property_9_1,3
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,271,property property_9_2; @(posedge clk) inf.out_valid |-> ##1 (!inf.id_valid && !inf.act_valid ); endproperty : property_9_2,3
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,282,property property_10_1; @(negedge clk) inf.act_valid && (inf.D.d_act[0] == Seed || inf.D.d_act[0] == Water) |-> inf.amnt_valid[->1] |-> ##[1:1199] inf.out_valid; endproperty : property_10_1,3
CHECKER_iclab008.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/ICLAB_2020-main/Lab10/CHECKER_iclab008.sv,293,property property_10_2; @(negedge clk) inf.act_valid && (inf.D.d_act[0] == Reap || inf.D.d_act[0] == Steal || inf.D.d_act[0] == Check_dep) |-> ##[1:1199] inf.out_valid; endproperty : property_10_2,3
AssertionsPracticeTB2.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/SystemVerilogExamples-main/Code/AssertionsPracticeTB2.sv,252,property a_b_p; @ (posedge clk) disable iff (reset) a |-> a_b_s; endproperty: a_b_p,3
AssertionsPracticeTB2.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/SystemVerilogExamples-main/Code/AssertionsPracticeTB2.sv,260,property c_d_p; not c_d_s; endproperty: c_d_p,3
AssertionsPracticeTB.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/SystemVerilogExamples-main/Code/AssertionsPracticeTB.sv,147,property X; x == 1'b1; endproperty: X,3
AssertionsPracticeTB.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/SystemVerilogExamples-main/Code/AssertionsPracticeTB.sv,151,property Z; z == 1'bZ; endproperty: Z,3
AssertionsPracticeTB.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/SystemVerilogExamples-main/Code/AssertionsPracticeTB.sv,155,property c_d; @(posedge clk) c |-> ##[1:4]d; //implication operator (overlapping) endproperty: c_d,3
AssertionsPracticeTB.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/10/SystemVerilogExamples-main/Code/AssertionsPracticeTB.sv,159,"property e_f; //e - antecedent, sref - consequent @(posedge clk) e |-> sref; endproperty: e_f",4
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,190,property pro_wr_en_wr_data; @(posedge clk) disable iff (!rstn) wr_en_i |-> not $isunknown(wr_data_i) ; endproperty: pro_wr_en_wr_data,4
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,197,property pro_set_scaler; @(posedge clk) disable iff (!rstn) (wr_en_i && set_scaler_i) |-> (wr_data_i!=0) |=> not $isunknown(scaler_o); endproperty: pro_set_scaler,4
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,204,property pro_wr_en_wr_scaler_rd_val; @(posedge clk) disable iff (!rstn) (wr_en_i && !set_scaler_i) |=> (##1 rd_val_o or $rose(rd_val_o)) ; endproperty: pro_wr_en_wr_scaler_rd_val,4
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,211,"property pro_wr_scaler_i_scaler_o; logic [15:0] data; @(posedge clk) disable iff (!rstn) (wr_en_i && set_scaler_i , data = wr_data_i) |=> (data == scaler_o) ; endproperty: pro_wr_scaler_i_scaler_o",5
ue_interface.sv,/home/zhaiqingchen/assertion_workspace/dataset/verilog-repos2/2021/7/sv_uvm_exercise-master/UVM_project/uvm_example_bilibili/src/uvm/interface/ue_interface.sv,219,property pro_rd_val_rd_data_o; @(posedge clk) disable iff (!rstn) rd_val_o |-> !$isunknown(rd_data_o) ; endproperty: pro_rd_val_rd_data_o,4
