library ieee;
use ieee.std_logic_1164.all;

entity full_adder is
	port (
		a, b, ci : in std_logic;
		s, co : out std_logic
	);
end full_adder;

architecture ckt of full_adder is
begin
end ckt;