<!DOCTYPE Board_Memory_Definition_File>
<Root name="STM32H745ZI_CM4">
  <MemorySegment start="0xE0000000" name="PPB" size="0x100000" />
  <MemorySegment start="0xD0000000" name="SDRAM2" size="$(SDRAM2_SIZE:0)" />
  <MemorySegment start="0xC0000000" name="SDRAM1" size="$(SDRAM1_SIZE:0)" />
  <MemorySegment start="0xA0001000" name="QUADSPI" size="0x400" />
  <MemorySegment start="0xA0000000" name="FMC" size="0x1000" />
  <MemorySegment start="0x90000000" name="$(QUADSPI_FLASH_NAME:QUADSPI_FLASH)" size="$(QUADSPI_FLASH_SIZE:0)" access="ReadOnly">
    <ProgramSection alignment="4" load="Yes" name="$(QUADSPI_SECTION_NAME:.qspi)" />
  </MemorySegment>
  <MemorySegment start="0x80000000" name="$(NAND_NAME:NAND)" size="$(NAND_SIZE:0)" access="ReadOnly" />
  <MemorySegment start="0x6C000000" name="$(NOR_PSRAM4_NAME:NOR_PSRAM4)" size="$(NOR_PSRAM4_SIZE:0)" access="$(NOR_PSRAM4_ACCESS:Read/Write)" />
  <MemorySegment start="0x68000000" name="$(NOR_PSRAM3_NAME:NOR_PSRAM3)" size="$(NOR_PSRAM3_SIZE:0)" access="$(NOR_PSRAM3_ACCESS:Read/Write)" />
  <MemorySegment start="0x64000000" name="$(NOR_PSRAM2_NAM:NOR_PSRAM2)" size="$(NOR_PSRAM2_SIZE:0)" access="$(NOR_PSRAM2_ACCESS:Read/Write)" />
  <MemorySegment start="0x60000000" name="$(NOR_PSRAM1_NAME:NOR_PSRAM1)" size="$(NOR_PSRAM1_SIZE:0)" access="$(NOR_PSRAM1_ACCESS:Read/Write)" />
  <MemorySegment start="0x5C001000" name="DBGMCU" size="0x58" />
  <MemorySegment start="0x58020000" name="AHB4" size="0x6800" />
  <MemorySegment start="0x58000000" name="APB4" size="0x6C00" />
  <MemorySegment start="0x51000000" name="AHB3" size="0x1008000" />
  <MemorySegment start="0x50000000" name="APB3" size="0x4000" />
  <MemorySegment start="0x48022800" name="AHB2" size="0x400" />
  <MemorySegment start="0x40020000" name="AHB1" size="0x08002800" />
  <MemorySegment start="0x40010000" name="APB2" size="0x17800" />
  <MemorySegment start="0x40000000" name="APB1" size="0xD400" />
  <MemorySegment start="0x38800000" name="BackupSRAM" size="0x1000" />
  <MemorySegment start="0x38000000" name="SRAM4CM7" size="0x8000" />
  <MemorySegment start="0x38008000" name="SRAM4CM4" size="0x8000" />
  <MemorySegment start="0x30040000" name="SRAMUNCACHED" size="0x4000" />
  <MemorySegment start="0x30044000" name="SRAM3" size="0x4000" />
  <MemorySegment start="0x30020000" name="SRAM2" size="0x20000" />
  <MemorySegment start="0x30000000" name="SRAM1" size="0x20000" />
  <MemorySegment start="0x30000000" name="RAM" size="0x20000" />
  <MemorySegment start="0x24000000" name="AXISRAM" size="0x80000" />
  <MemorySegment start="0x10040000" name="SRAM3_Alias" size="0x8000" />
  <MemorySegment start="0x10020000" name="SRAM2_Alias" size="0x20000" />
  <MemorySegment start="0x10000000" name="SRAM1_Alias" size="0x20000" />
  <MemorySegment start="0x08100000" name="FLASH" size="0x100000" access="ReadOnly" />
  <!-- RHB first 16k of SRAM3 are used by CM7 as uncached Memory for DMA and IPC    /--->
  <!-- RHB The second 16k may be used by CM4                                        /--->
  <!-- RHB use 128kB of SRAM1 as RAM -->
  <!-- RHB CM4 uses the second MB of flash -->
  <!-- RHB use 32k of SRAM4 both for CM7 and CM4 for BDMA purposes /-->
</Root>
