Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Mon Nov 28 11:44:03 2022
| Host             : PcFraLenzi running 64-bit major release  (build 9200)
| Command          : report_power -file SDF_Top_power_routed.rpt -pb SDF_Top_power_summary_routed.pb -rpx SDF_Top_power_routed.rpx
| Design           : SDF_Top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 78.491 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 78.007                           |
| Device Static (W)        | 0.485                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    22.835 |     5659 |       --- |             --- |
|   LUT as Logic          |    20.133 |     2273 |     20800 |           10.93 |
|   CARRY4                |     1.527 |      335 |      8150 |            4.11 |
|   Register              |     0.915 |     2573 |     41600 |            6.19 |
|   LUT as Shift Register |     0.254 |      128 |      9600 |            1.33 |
|   BUFG                  |     0.006 |        7 |        32 |           21.88 |
|   Others                |     0.000 |       65 |       --- |             --- |
| Signals                 |    25.827 |     4868 |       --- |             --- |
| DSPs                    |    21.613 |       22 |        90 |           24.44 |
| I/O                     |     7.732 |       66 |       106 |           62.26 |
| Static Power            |     0.485 |          |           |                 |
| Total                   |    78.491 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    70.748 |      70.407 |      0.341 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.676 |       0.622 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     3.601 |       3.600 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| SDF_Top                            |    78.007 |
|   SDF_stage_wrap[1].SDF_stage_inst |    13.137 |
|     BU_inst                        |     1.075 |
|     Rotator_inst                   |    10.611 |
|     SR_FIFO_inst                   |     0.260 |
|   SDF_stage_wrap[2].SDF_stage_inst |    13.276 |
|     BU_inst                        |     1.052 |
|     Rotator_inst                   |    10.694 |
|     SR_FIFO_inst                   |     0.279 |
|   SDF_stage_wrap[3].SDF_stage_inst |    13.516 |
|     BU_inst                        |     1.058 |
|     Rotator_inst                   |    10.523 |
|     SR_FIFO_inst                   |     0.277 |
|     TF_ROM_inst                    |     0.502 |
|   SDF_stage_wrap[4].SDF_stage_inst |    13.019 |
|     BU_inst                        |     1.086 |
|     Rotator_inst                   |    10.368 |
|     SR_FIFO_inst                   |     0.266 |
|     TF_ROM_inst                    |     0.212 |
|   SDF_stage_wrap[5].SDF_stage_inst |    10.764 |
|     BU_inst                        |     1.041 |
|     Rotator_inst                   |     8.419 |
|     SR_FIFO_inst                   |     0.153 |
|     TF_ROM_inst                    |     0.112 |
|   SDF_stage_wrap[6].SDF_stage_inst |     6.386 |
|     BU_inst                        |     0.996 |
|     Rotator_inst                   |     4.186 |
|     SR_FIFO_inst                   |     0.109 |
+------------------------------------+-----------+


