Timing Violation Report Max Delay Analysis

SmartTime Version v11.5 SP2
Microsemi Corporation - Microsemi Libero Software Release v11.5 SP2 (Version 11.5.2.6)
Date: Wed Oct 28 14:42:46 2015


Design: TOP_COMET
Family: ProASIC3E
Die: A3PE1500
Package: 208 PQFP
Temperature: COM
Voltage: COM
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Condition: BEST
Max Operating Condition: WORST
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


Path 1
  From:                        U28A_TFC_CMD_TX/START_RISE:CLK
  To:                          U28A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  2.046
  Slack (ns):                  -0.246
  Arrival (ns):                3.151
  Required (ns):               2.905

Path 2
  From:                        U20A_TFC_CMD_TX/START_RISE:CLK
  To:                          U20A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  2.017
  Slack (ns):                  -0.211
  Arrival (ns):                3.120
  Required (ns):               2.909

Path 3
  From:                        U32A_TFC_CMD_TX/START_RISE:CLK
  To:                          U32A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.887
  Slack (ns):                  -0.088
  Arrival (ns):                2.989
  Required (ns):               2.901

Path 4
  From:                        U26A_TFC_CMD_TX/START_RISE:CLK
  To:                          U26A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.829
  Slack (ns):                  -0.030
  Arrival (ns):                2.946
  Required (ns):               2.916

Path 5
  From:                        U31A_TFC_CMD_TX/START_RISE:CLK
  To:                          U31A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.826
  Slack (ns):                  -0.026
  Arrival (ns):                2.919
  Required (ns):               2.893

Path 6
  From:                        U23A_TFC_CMD_TX/START_RISE:CLK
  To:                          U23A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.686
  Slack (ns):                  0.101
  Arrival (ns):                2.808
  Required (ns):               2.909

Path 7
  From:                        U33A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U33B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  2.213
  Slack (ns):                  0.104
  Arrival (ns):                3.352
  Required (ns):               3.456

Path 8
  From:                        U33A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U33B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  2.201
  Slack (ns):                  0.152
  Arrival (ns):                3.340
  Required (ns):               3.492

Path 9
  From:                        U23A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U23B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.925
  Slack (ns):                  0.231
  Arrival (ns):                3.122
  Required (ns):               3.353

Path 10
  From:                        U20A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U20B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.825
  Slack (ns):                  0.331
  Arrival (ns):                3.022
  Required (ns):               3.353

Path 11
  From:                        U33A_TFC_CMD_TX/START_RISE:CLK
  To:                          U33A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.462
  Slack (ns):                  0.335
  Arrival (ns):                2.580
  Required (ns):               2.915

Path 12
  From:                        U24A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U24B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.820
  Slack (ns):                  0.336
  Arrival (ns):                3.017
  Required (ns):               3.353

Path 13
  From:                        U23A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U23B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.820
  Slack (ns):                  0.336
  Arrival (ns):                3.017
  Required (ns):               3.353

Path 14
  From:                        U30A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U30B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.839
  Slack (ns):                  0.351
  Arrival (ns):                3.006
  Required (ns):               3.357

Path 15
  From:                        U22A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U22B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.785
  Slack (ns):                  0.362
  Arrival (ns):                2.991
  Required (ns):               3.353

Path 16
  From:                        U28A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U28B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.827
  Slack (ns):                  0.369
  Arrival (ns):                2.988
  Required (ns):               3.357

Path 17
  From:                        U10_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:DF
  Delay (ns):                  1.785
  Slack (ns):                  0.371
  Arrival (ns):                2.982
  Required (ns):               3.353

Path 18
  From:                        U21A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U21B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.785
  Slack (ns):                  0.371
  Arrival (ns):                2.982
  Required (ns):               3.353

Path 19
  From:                        U20A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U20B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.785
  Slack (ns):                  0.371
  Arrival (ns):                2.982
  Required (ns):               3.353

Path 20
  From:                        U29A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U29B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.787
  Slack (ns):                  0.374
  Arrival (ns):                2.993
  Required (ns):               3.367

Path 21
  From:                        U22A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U22B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.763
  Slack (ns):                  0.384
  Arrival (ns):                2.969
  Required (ns):               3.353

Path 22
  From:                        U25A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U25B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.785
  Slack (ns):                  0.389
  Arrival (ns):                3.000
  Required (ns):               3.389

Path 23
  From:                        U26A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U26B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.785
  Slack (ns):                  0.389
  Arrival (ns):                3.000
  Required (ns):               3.389

Path 24
  From:                        U10_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U11_DDR_TFC/BIBUF_LVDS_0/U0/U3:DF
  Delay (ns):                  1.763
  Slack (ns):                  0.393
  Arrival (ns):                2.960
  Required (ns):               3.353

Path 25
  From:                        U24A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U24B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.763
  Slack (ns):                  0.393
  Arrival (ns):                2.960
  Required (ns):               3.353

Path 26
  From:                        U21A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U21B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.763
  Slack (ns):                  0.393
  Arrival (ns):                2.960
  Required (ns):               3.353

Path 27
  From:                        U29A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U29B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.765
  Slack (ns):                  0.396
  Arrival (ns):                2.971
  Required (ns):               3.367

Path 28
  From:                        U27A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U27B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.781
  Slack (ns):                  0.410
  Arrival (ns):                2.947
  Required (ns):               3.357

Path 29
  From:                        U25A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U25B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.763
  Slack (ns):                  0.411
  Arrival (ns):                2.978
  Required (ns):               3.389

Path 30
  From:                        U26A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U26B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.763
  Slack (ns):                  0.411
  Arrival (ns):                2.978
  Required (ns):               3.389

Path 31
  From:                        U25A_TFC_CMD_TX/START_RISE:CLK
  To:                          U25A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.308
  Slack (ns):                  0.492
  Arrival (ns):                2.417
  Required (ns):               2.909

Path 32
  From:                        U29A_TFC_CMD_TX/START_RISE:CLK
  To:                          U29A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.303
  Slack (ns):                  0.493
  Arrival (ns):                2.414
  Required (ns):               2.907

Path 33
  From:                        U30A_TFC_CMD_TX/START_RISE:CLK
  To:                          U30A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.306
  Slack (ns):                  0.495
  Arrival (ns):                2.405
  Required (ns):               2.900

Path 34
  From:                        U31A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U31B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.642
  Slack (ns):                  0.548
  Arrival (ns):                2.809
  Required (ns):               3.357

Path 35
  From:                        U27A_TFC_CMD_TX/START_RISE:CLK
  To:                          U27A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.238
  Slack (ns):                  0.559
  Arrival (ns):                2.361
  Required (ns):               2.920

Path 36
  From:                        U22A_TFC_CMD_TX/START_RISE:CLK
  To:                          U22A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.238
  Slack (ns):                  0.560
  Arrival (ns):                2.353
  Required (ns):               2.913

Path 37
  From:                        U10_TFC_CMD_TX/START_RISE:CLK
  To:                          U10_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.235
  Slack (ns):                  0.561
  Arrival (ns):                2.344
  Required (ns):               2.905

Path 38
  From:                        U32A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U32B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.601
  Slack (ns):                  0.562
  Arrival (ns):                2.740
  Required (ns):               3.302

Path 39
  From:                        U31A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U31B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.622
  Slack (ns):                  0.568
  Arrival (ns):                2.789
  Required (ns):               3.357

Path 40
  From:                        U21A_TFC_CMD_TX/START_RISE:CLK
  To:                          U21A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.180
  Slack (ns):                  0.618
  Arrival (ns):                2.302
  Required (ns):               2.920

Path 41
  From:                        U24A_TFC_CMD_TX/START_RISE:CLK
  To:                          U24A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.119
  Slack (ns):                  0.680
  Arrival (ns):                2.236
  Required (ns):               2.916

Path 42
  From:                        U30A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U30B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.496
  Slack (ns):                  0.694
  Arrival (ns):                2.663
  Required (ns):               3.357

Path 43
  From:                        U28A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U28B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.501
  Slack (ns):                  0.695
  Arrival (ns):                2.662
  Required (ns):               3.357

Path 44
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[1]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_3[5]/U1:D
  Delay (ns):                  15.376
  Slack (ns):                  0.727
  Arrival (ns):                16.536
  Required (ns):               17.263

Path 45
  From:                        U27A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U27B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.462
  Slack (ns):                  0.729
  Arrival (ns):                2.628
  Required (ns):               3.357

Path 46
  From:                        U32A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U32B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.429
  Slack (ns):                  0.734
  Arrival (ns):                2.568
  Required (ns):               3.302

Path 47
  From:                        U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:ICLK
  To:                          U13C_M_TFC_RX/Q_F[0]:D
  Delay (ns):                  1.389
  Slack (ns):                  0.932
  Arrival (ns):                2.576
  Required (ns):               3.508

Path 48
  From:                        U31A_TFC_CMD_TX/START_FALL:CLK
  To:                          U31A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  3.299
  Slack (ns):                  0.979
  Arrival (ns):                4.405
  Required (ns):               5.384

Path 49
  From:                        U31A_TFC_CMD_TX/START_FALL:CLK
  To:                          U31A_TFC_CMD_TX/SER_CMD_WORD_F[2]:D
  Delay (ns):                  3.299
  Slack (ns):                  0.979
  Arrival (ns):                4.405
  Required (ns):               5.384

Path 50
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[1]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_5[3]/U1:D
  Delay (ns):                  14.938
  Slack (ns):                  1.145
  Arrival (ns):                16.098
  Required (ns):               17.243

Path 51
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_0[0]/U1:D
  Delay (ns):                  14.862
  Slack (ns):                  1.241
  Arrival (ns):                16.022
  Required (ns):               17.263

Path 52
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_33[4]/U1:D
  Delay (ns):                  14.857
  Slack (ns):                  1.246
  Arrival (ns):                16.017
  Required (ns):               17.263

Path 53
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_24[5]/U1:D
  Delay (ns):                  14.857
  Slack (ns):                  1.246
  Arrival (ns):                16.017
  Required (ns):               17.263

Path 54
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_51[5]/U1:D
  Delay (ns):                  14.857
  Slack (ns):                  1.246
  Arrival (ns):                16.017
  Required (ns):               17.263

Path 55
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_15[2]/U1:D
  Delay (ns):                  14.854
  Slack (ns):                  1.249
  Arrival (ns):                16.014
  Required (ns):               17.263

Path 56
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_0[1]/U1:D
  Delay (ns):                  14.854
  Slack (ns):                  1.249
  Arrival (ns):                16.014
  Required (ns):               17.263

Path 57
  From:                        U10_TFC_CMD_TX/SER_CMD_WORD_F[3]:CLK
  To:                          U10_TFC_CMD_TX/SER_OUT_FI:D
  Delay (ns):                  3.019
  Slack (ns):                  1.251
  Arrival (ns):                4.137
  Required (ns):               5.388

Path 58
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_33[2]/U1:D
  Delay (ns):                  14.874
  Slack (ns):                  1.262
  Arrival (ns):                16.034
  Required (ns):               17.296

Path 59
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[0]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_3[5]/U1:D
  Delay (ns):                  14.826
  Slack (ns):                  1.277
  Arrival (ns):                15.986
  Required (ns):               17.263

Path 60
  From:                        U31A_TFC_CMD_TX/START_FALL:CLK
  To:                          U31A_TFC_CMD_TX/SER_CMD_WORD_F[1]:D
  Delay (ns):                  2.998
  Slack (ns):                  1.285
  Arrival (ns):                4.104
  Required (ns):               5.389

Path 61
  From:                        U50_PATTERNS/REG_STATE[4]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_0[0]/U1:D
  Delay (ns):                  14.832
  Slack (ns):                  1.330
  Arrival (ns):                15.933
  Required (ns):               17.263

Path 62
  From:                        U50_PATTERNS/REG_STATE[4]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_33[4]/U1:D
  Delay (ns):                  14.827
  Slack (ns):                  1.335
  Arrival (ns):                15.928
  Required (ns):               17.263

Path 63
  From:                        U50_PATTERNS/REG_STATE[4]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_24[5]/U1:D
  Delay (ns):                  14.827
  Slack (ns):                  1.335
  Arrival (ns):                15.928
  Required (ns):               17.263

Path 64
  From:                        U50_PATTERNS/REG_STATE[4]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_51[5]/U1:D
  Delay (ns):                  14.827
  Slack (ns):                  1.335
  Arrival (ns):                15.928
  Required (ns):               17.263

Path 65
  From:                        U50_PATTERNS/REG_STATE[4]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_15[2]/U1:D
  Delay (ns):                  14.824
  Slack (ns):                  1.338
  Arrival (ns):                15.925
  Required (ns):               17.263

Path 66
  From:                        U50_PATTERNS/REG_STATE[4]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_0[1]/U1:D
  Delay (ns):                  14.824
  Slack (ns):                  1.338
  Arrival (ns):                15.925
  Required (ns):               17.263

Path 67
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[5]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_3[5]/U1:D
  Delay (ns):                  14.760
  Slack (ns):                  1.343
  Arrival (ns):                15.920
  Required (ns):               17.263

Path 68
  From:                        U50_PATTERNS/REG_STATE[4]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_33[2]/U1:D
  Delay (ns):                  14.844
  Slack (ns):                  1.351
  Arrival (ns):                15.945
  Required (ns):               17.296

Path 69
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[1]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_5[0]/U1:D
  Delay (ns):                  14.692
  Slack (ns):                  1.376
  Arrival (ns):                15.852
  Required (ns):               17.228

Path 70
  From:                        U10_TFC_CMD_TX/SER_OUT_RI:CLK
  To:                          U10_TFC_CMD_TX/SER_OUT_RDEL:D
  Delay (ns):                  3.045
  Slack (ns):                  1.381
  Arrival (ns):                4.132
  Required (ns):               5.513

Path 71
  From:                        U50_PATTERNS/REG_STATE[2]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_0[0]/U1:D
  Delay (ns):                  14.790
  Slack (ns):                  1.383
  Arrival (ns):                15.880
  Required (ns):               17.263

Path 72
  From:                        U50_PATTERNS/REG_STATE[2]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_33[4]/U1:D
  Delay (ns):                  14.785
  Slack (ns):                  1.388
  Arrival (ns):                15.875
  Required (ns):               17.263

Path 73
  From:                        U50_PATTERNS/REG_STATE[2]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_24[5]/U1:D
  Delay (ns):                  14.785
  Slack (ns):                  1.388
  Arrival (ns):                15.875
  Required (ns):               17.263

Path 74
  From:                        U50_PATTERNS/REG_STATE[2]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_51[5]/U1:D
  Delay (ns):                  14.785
  Slack (ns):                  1.388
  Arrival (ns):                15.875
  Required (ns):               17.263

Path 75
  From:                        U50_PATTERNS/REG_STATE[2]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_15[2]/U1:D
  Delay (ns):                  14.782
  Slack (ns):                  1.391
  Arrival (ns):                15.872
  Required (ns):               17.263

Path 76
  From:                        U50_PATTERNS/REG_STATE[2]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_0[1]/U1:D
  Delay (ns):                  14.782
  Slack (ns):                  1.391
  Arrival (ns):                15.872
  Required (ns):               17.263

Path 77
  From:                        U50_PATTERNS/REG_STATE[2]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_33[2]/U1:D
  Delay (ns):                  14.802
  Slack (ns):                  1.404
  Arrival (ns):                15.892
  Required (ns):               17.296

Path 78
  From:                        U10_TFC_CMD_TX/CLK40M_GEN_DEL0:CLK
  To:                          U10_TFC_CMD_TX/START_RISE:D
  Delay (ns):                  2.951
  Slack (ns):                  1.532
  Arrival (ns):                4.038
  Required (ns):               5.570

Path 79
  From:                        U10_TFC_CMD_TX/SER_CMD_WORD_R[3]:CLK
  To:                          U10_TFC_CMD_TX/SER_OUT_RI:D
  Delay (ns):                  2.853
  Slack (ns):                  1.551
  Arrival (ns):                3.962
  Required (ns):               5.513

Path 80
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[1]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_3[2]/U1:D
  Delay (ns):                  14.501
  Slack (ns):                  1.617
  Arrival (ns):                15.661
  Required (ns):               17.278

Path 81
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[1]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_3[1]/U1:D
  Delay (ns):                  14.501
  Slack (ns):                  1.617
  Arrival (ns):                15.661
  Required (ns):               17.278

Path 82
  From:                        U32A_TFC_CMD_TX/START_FALL:CLK
  To:                          U32A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  2.655
  Slack (ns):                  1.620
  Arrival (ns):                3.769
  Required (ns):               5.389

Path 83
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_14[3]/U1:D
  Delay (ns):                  14.486
  Slack (ns):                  1.621
  Arrival (ns):                15.646
  Required (ns):               17.267

Path 84
  From:                        U30A_TFC_CMD_TX/CLK40M_GEN_DEL0:CLK
  To:                          U30A_TFC_CMD_TX/START_RISE:D
  Delay (ns):                  2.848
  Slack (ns):                  1.629
  Arrival (ns):                3.931
  Required (ns):               5.560

Path 85
  From:                        U32A_TFC_CMD_TX/START_FALL:CLK
  To:                          U32A_TFC_CMD_TX/SER_CMD_WORD_F[1]:D
  Delay (ns):                  2.644
  Slack (ns):                  1.643
  Arrival (ns):                3.758
  Required (ns):               5.401

Path 86
  From:                        U32A_TFC_CMD_TX/START_FALL:CLK
  To:                          U32A_TFC_CMD_TX/SER_CMD_WORD_F[2]:D
  Delay (ns):                  2.644
  Slack (ns):                  1.643
  Arrival (ns):                3.758
  Required (ns):               5.401

Path 87
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[2]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_3[5]/U1:D
  Delay (ns):                  14.455
  Slack (ns):                  1.649
  Arrival (ns):                15.614
  Required (ns):               17.263

Path 88
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_2[0]/U1:D
  Delay (ns):                  14.431
  Slack (ns):                  1.676
  Arrival (ns):                15.591
  Required (ns):               17.267

Path 89
  From:                        U22A_TFC_CMD_TX/START_FALL:CLK
  To:                          U22A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  2.586
  Slack (ns):                  1.686
  Arrival (ns):                3.712
  Required (ns):               5.398

Path 90
  From:                        U23A_TFC_CMD_TX/START_FALL:CLK
  To:                          U23A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  2.600
  Slack (ns):                  1.687
  Arrival (ns):                3.722
  Required (ns):               5.409

Path 91
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[0]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_5[3]/U1:D
  Delay (ns):                  14.388
  Slack (ns):                  1.695
  Arrival (ns):                15.548
  Required (ns):               17.243

Path 92
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[1]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_5[5]/U1:D
  Delay (ns):                  14.402
  Slack (ns):                  1.701
  Arrival (ns):                15.562
  Required (ns):               17.263

Path 93
  From:                        U22A_TFC_CMD_TX/START_FALL:CLK
  To:                          U22A_TFC_CMD_TX/SER_CMD_WORD_F[2]:D
  Delay (ns):                  2.567
  Slack (ns):                  1.705
  Arrival (ns):                3.693
  Required (ns):               5.398

Path 94
  From:                        U50_PATTERNS/REG_STATE[4]:CLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_14[3]/U1:D
  Delay (ns):                  14.456
  Slack (ns):                  1.710
  Arrival (ns):                15.557
  Required (ns):               17.267

Path 95
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[1]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_4/U1:D
  Delay (ns):                  14.402
  Slack (ns):                  1.716
  Arrival (ns):                15.562
  Required (ns):               17.278

Path 96
  From:                        U32A_TFC_CMD_TX/SER_OUT_RI:CLK
  To:                          U32A_TFC_CMD_TX/SER_OUT_RDEL:D
  Delay (ns):                  2.741
  Slack (ns):                  1.724
  Arrival (ns):                3.834
  Required (ns):               5.558

Path 97
  From:                        U32A_TFC_CMD_TX/START_RISE:CLK
  To:                          U32A_TFC_CMD_TX/SER_CMD_WORD_R[1]:D
  Delay (ns):                  2.734
  Slack (ns):                  1.727
  Arrival (ns):                3.836
  Required (ns):               5.563

Path 98
  From:                        U27A_TFC_CMD_TX/START_FALL:CLK
  To:                          U27A_TFC_CMD_TX/SER_CMD_WORD_F[1]:D
  Delay (ns):                  2.530
  Slack (ns):                  1.757
  Arrival (ns):                3.663
  Required (ns):               5.420

Path 99
  From:                        U32A_TFC_CMD_TX/START_RISE:CLK
  To:                          U32A_TFC_CMD_TX/SER_CMD_WORD_R[3]:D
  Delay (ns):                  2.656
  Slack (ns):                  1.761
  Arrival (ns):                3.758
  Required (ns):               5.519

Path 100
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[5]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_5[3]/U1:D
  Delay (ns):                  14.322
  Slack (ns):                  1.761
  Arrival (ns):                15.482
  Required (ns):               17.243

