==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.412ns.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19852 ; free virtual = 90714
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19852 ; free virtual = 90714
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19839 ; free virtual = 90702
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19830 ; free virtual = 90695
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:123) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:124) into a 32-bit variable.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19802 ; free virtual = 90668
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19780 ; free virtual = 90647
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.67 seconds; current allocated memory: 161.500 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 161.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 161.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 161.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 161.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 161.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 162.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.412ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19676 ; free virtual = 90642
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19676 ; free virtual = 90642
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19662 ; free virtual = 90630
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19652 ; free virtual = 90621
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:123) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:124) into a 32-bit variable.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19623 ; free virtual = 90594
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19596 ; free virtual = 90567
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.73 seconds; current allocated memory: 161.821 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 161.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 162.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 162.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 162.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 162.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 162.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.412ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:140:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 843.699 ; gain = 128.000 ; free physical = 19680 ; free virtual = 90609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 843.699 ; gain = 128.000 ; free physical = 19680 ; free virtual = 90609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 843.699 ; gain = 128.000 ; free physical = 19651 ; free virtual = 90583
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 843.699 ; gain = 128.000 ; free physical = 19643 ; free virtual = 90576
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:123) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:124) into a 32-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft_top.cpp:140) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xn'  should be updated in process function 'dummy_proc_fe', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_1_proc'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 907.699 ; gain = 192.000 ; free physical = 19614 ; free virtual = 90549
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 907.699 ; gain = 192.000 ; free physical = 19578 ; free virtual = 90514
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.55 seconds; current allocated memory: 170.835 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 170.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.412ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:140:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19640 ; free virtual = 90570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19640 ; free virtual = 90570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19611 ; free virtual = 90543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19602 ; free virtual = 90536
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:123) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:124) into a 32-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft_top.cpp:140) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_1_proc'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19573 ; free virtual = 90508
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19538 ; free virtual = 90474
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.74 seconds; current allocated memory: 186.855 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 186.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 187.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 187.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.412ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:140:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 19609 ; free virtual = 90540
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 19609 ; free virtual = 90540
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 19580 ; free virtual = 90513
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 19573 ; free virtual = 90507
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:123) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:124) into a 32-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:141) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 19544 ; free virtual = 90480
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:557)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc' to 'Loop_row_fft_loop_pr' (fft_top.cpp:141:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 19510 ; free virtual = 90446
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.04 seconds; current allocated memory: 186.867 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 186.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 187.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 187.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.412ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:140:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19575 ; free virtual = 90506
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19575 ; free virtual = 90506
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19545 ; free virtual = 90479
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19537 ; free virtual = 90471
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:123) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:124) into a 32-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:141) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19507 ; free virtual = 90443
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:557)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc' to 'Loop_row_fft_loop_pr' (fft_top.cpp:141:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19473 ; free virtual = 90409
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.53 seconds; current allocated memory: 186.931 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 187.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 187.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 187.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.412ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:93:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:147:101: error: use of undeclared identifier 'fft_status1'
     hls::fft<config1>(&xn[(i+FFT_LENGTH / 2) * FFT_LENGTH], &xk[(i+FFT_LENGTH / 2) * FFT_LENGTH], &fft_status1, &fft_config1);
                                                                                                    ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.412ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
./fft_top.h:24:38: error: use of undeclared identifier 'pipelined_streaming_io'; did you mean 'hls::ip_fft::pipelined_streaming_io'?
    static const unsigned arch_opt = pipelined_streaming_io;
                                     ^~~~~~~~~~~~~~~~~~~~~~
                                     hls::ip_fft::pipelined_streaming_io
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:96:7: note: 'hls::ip_fft::pipelined_streaming_io' declared here
      pipelined_streaming_io, radix_2_lite_burst_io
      ^
In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
./fft_top.h:28:41: error: use of undeclared identifier 'scaled'
    static const unsigned scaling_opt = scaled;
                                        ^
./fft_top.h:29:42: error: use of undeclared identifier 'truncation'; did you mean 'hls::ip_fft::truncation'?
    static const unsigned rounding_opt = truncation;
                                         ^~~~~~~~~~
                                         hls::ip_fft::truncation
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:98:20: note: 'hls::ip_fft::truncation' declared here
    enum rounding {truncation = 0, convergent_rounding};
                   ^
In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
./fft_top.h:30:38: error: use of undeclared identifier 'block_ram'; did you mean 'hls::ip_fft::block_ram'?
    static const unsigned mem_data = block_ram;
                                     ^~~~~~~~~
                                     hls::ip_fft::block_ram
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:99:16: note: 'hls::ip_fft::block_ram' declared here
    enum mem { block_ram = 0, distributed_ram };
               ^
In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
./fft_top.h:31:47: error: use of undeclared identifier 'block_ram'; did you mean 'hls::ip_fft::block_ram'?
    static const unsigned mem_phase_factors = block_ram;
                                              ^~~~~~~~~
                                              hls::ip_fft::block_ram
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:99:16: note: 'hls::ip_fft::block_ram' declared here
    enum mem { block_ram = 0, distributed_ram };
               ^
In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
./fft_top.h:32:41: error: use of undeclared identifier 'block_ram'; did you mean 'hls::ip_fft::block_ram'?
    static const unsigned mem_reorder = block_ram;
                                        ^~~~~~~~~
                                        hls::ip_fft::block_ram
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:99:16: note: 'hls::ip_fft::block_ram' declared here
    enum mem { block_ram = 0, distributed_ram };
               ^
In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
./fft_top.h:36:44: error: use of undeclared identifier 'use_luts'; did you mean 'hls::ip_fft::use_luts'?
    static const unsigned butterfly_type = use_luts;
                                           ^~~~~~~~
                                           hls::ip_fft::use_luts
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:101:7: note: 'hls::ip_fft::use_luts' declared here
      use_luts = 0, use_mults_resources,
      ^
1 warning and 7 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.412ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:133:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 18825 ; free virtual = 84859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 18825 ; free virtual = 84859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 18807 ; free virtual = 84844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 18802 ; free virtual = 84840
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:128).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:117) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 18774 ; free virtual = 84813
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:129:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 18738 ; free virtual = 84778
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.87 seconds; current allocated memory: 170.980 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.412ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:133:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 18575 ; free virtual = 84621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 18575 ; free virtual = 84621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 18545 ; free virtual = 84594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 18539 ; free virtual = 84589
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:128).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:117) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 18504 ; free virtual = 84556
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:129:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 18483 ; free virtual = 84535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.89 seconds; current allocated memory: 170.979 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.412ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:133:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 18486 ; free virtual = 84533
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 18486 ; free virtual = 84533
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 18467 ; free virtual = 84517
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 18464 ; free virtual = 84515
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:128).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:117) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 18437 ; free virtual = 84489
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:129:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 18403 ; free virtual = 84455
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.1 seconds; current allocated memory: 170.977 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.223 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:133:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 843.699 ; gain = 128.000 ; free physical = 18011 ; free virtual = 84328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 843.699 ; gain = 128.000 ; free physical = 18011 ; free virtual = 84328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 843.699 ; gain = 128.000 ; free physical = 17976 ; free virtual = 84295
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 843.699 ; gain = 128.000 ; free physical = 17967 ; free virtual = 84287
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:128).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:117) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 843.699 ; gain = 128.000 ; free physical = 17969 ; free virtual = 84291
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:129:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 907.699 ; gain = 192.000 ; free physical = 17918 ; free virtual = 84240
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.42 seconds; current allocated memory: 154.798 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 154.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 155.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 155.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_row_fft_loop_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 155.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:133:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 17864 ; free virtual = 84182
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 17864 ; free virtual = 84182
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 17850 ; free virtual = 84170
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 17846 ; free virtual = 84168
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:128).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:117) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 17818 ; free virtual = 84142
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:129:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 17784 ; free virtual = 84107
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.32 seconds; current allocated memory: 170.882 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_row_fft_loop_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:133:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 17465 ; free virtual = 83887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 17465 ; free virtual = 83887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 17448 ; free virtual = 83871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 17446 ; free virtual = 83870
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:128).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:117) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 17411 ; free virtual = 83830
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:129:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 17331 ; free virtual = 83790
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.57 seconds; current allocated memory: 170.788 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 170.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_row_fft_loop_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:93:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:133:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 27828 ; free virtual = 91743
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 27828 ; free virtual = 91743
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 27805 ; free virtual = 91727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 27801 ; free virtual = 91725
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:128).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:117) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 27773 ; free virtual = 91698
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:129:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 27738 ; free virtual = 91664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.06 seconds; current allocated memory: 170.917 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_row_fft_loop_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:30:2: error: no matching function for call to 'fft'
 hls::fft<config1>(&xn[i * FFT_LENGTH], &xk[i * FFT_LENGTH], &fft_status, &fft_config);
 ^~~~~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:629:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'status_t **' (aka 'status_t<config1> **') to 'ip_fft::status_t<config1> *' for 3rd argument; remove &
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:556:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > *' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:590:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > (*)[64]' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:664:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'hls::x_complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > *' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:698:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'hls::x_complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > (*)[64]' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:737:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'hls::x_complex<float> *' for 1st argument; 
  void fft(
       ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:30:2: error: no matching function for call to 'fft'
 hls::fft<config1>(&xn[i * FFT_LENGTH], &xk[i * FFT_LENGTH], &fft_status, &fft_config);
 ^~~~~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:629:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'status_t **' (aka 'status_t<config1> **') to 'ip_fft::status_t<config1> *' for 3rd argument; remove &
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:556:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > *' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:590:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > (*)[64]' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:664:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'hls::x_complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > *' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:698:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'hls::x_complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > (*)[64]' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:737:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'hls::x_complex<float> *' for 1st argument; 
  void fft(
       ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:29:6: error: no matching function for call to 'fft'
     hls::fft<config1>(&xn[i * FFT_LENGTH], &xk[i * FFT_LENGTH], &fft_status, &fft_config);
     ^~~~~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:629:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'status_t **' (aka 'status_t<config1> **') to 'ip_fft::status_t<config1> *' for 3rd argument; remove &
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:556:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > *' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:590:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > (*)[64]' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:664:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'hls::x_complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > *' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:698:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'hls::x_complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > (*)[64]' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:737:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'complex<data_in_t> *' to 'hls::x_complex<float> *' for 1st argument; 
  void fft(
       ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:40:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 26871 ; free virtual = 90874
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 26871 ; free virtual = 90874
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 26854 ; free virtual = 90858
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 26849 ; free virtual = 90854
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:35).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:41) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 26821 ; free virtual = 90827
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:36:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 26786 ; free virtual = 90793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.43 seconds; current allocated memory: 170.918 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_row_fft_loop_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:40:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24549 ; free virtual = 89681
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24549 ; free virtual = 89681
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24531 ; free virtual = 89665
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24527 ; free virtual = 89661
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:35).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:41) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24497 ; free virtual = 89634
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:36:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24462 ; free virtual = 89598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.18 seconds; current allocated memory: 170.907 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_row_fft_loop_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:40:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 23301 ; free virtual = 88439
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 23301 ; free virtual = 88439
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 23272 ; free virtual = 88411
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 23265 ; free virtual = 88406
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:35).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:41) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 23234 ; free virtual = 88376
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:36:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 23198 ; free virtual = 88341
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.4 seconds; current allocated memory: 170.912 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_row_fft_loop_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:40:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 24209 ; free virtual = 89390
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 24209 ; free virtual = 89390
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 24191 ; free virtual = 89374
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 24188 ; free virtual = 89372
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:35).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:41) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 24160 ; free virtual = 89346
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:36:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 24126 ; free virtual = 89312
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.57 seconds; current allocated memory: 170.959 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_row_fft_loop_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:40:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 24267 ; free virtual = 89379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 24267 ; free virtual = 89379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 24250 ; free virtual = 89364
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 24246 ; free virtual = 89360
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:35).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:41) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 24218 ; free virtual = 89335
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:36:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 24184 ; free virtual = 89301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.17 seconds; current allocated memory: 170.932 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_row_fft_loop_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:40:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23378 ; free virtual = 88871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23378 ; free virtual = 88871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23361 ; free virtual = 88856
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23356 ; free virtual = 88852
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:35).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:41) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23328 ; free virtual = 88825
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:36:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23297 ; free virtual = 88795
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.08 seconds; current allocated memory: 171.076 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:42:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23247 ; free virtual = 88768
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23247 ; free virtual = 88768
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23229 ; free virtual = 88752
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23224 ; free virtual = 88748
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:37).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:43) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23196 ; free virtual = 88721
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:38:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23159 ; free virtual = 88685
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.41 seconds; current allocated memory: 171.113 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.401 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:43:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23228 ; free virtual = 88749
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23228 ; free virtual = 88749
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23210 ; free virtual = 88733
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23205 ; free virtual = 88729
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:38).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:44) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23176 ; free virtual = 88702
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:39:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23140 ; free virtual = 88666
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14 seconds; current allocated memory: 171.023 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.285 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:44:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23226 ; free virtual = 88747
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23226 ; free virtual = 88747
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23209 ; free virtual = 88732
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23204 ; free virtual = 88728
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:39).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:45) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23175 ; free virtual = 88701
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:40:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23140 ; free virtual = 88666
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.1 seconds; current allocated memory: 171.126 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.405 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:45:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23212 ; free virtual = 88732
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23212 ; free virtual = 88732
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23194 ; free virtual = 88716
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23190 ; free virtual = 88712
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:40).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:46) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23161 ; free virtual = 88685
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:41:37)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'in' (fft_top.cpp:11:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23125 ; free virtual = 88650
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.03 seconds; current allocated memory: 171.209 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:44:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21763 ; free virtual = 87489
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21763 ; free virtual = 87489
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21745 ; free virtual = 87474
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21753 ; free virtual = 87483
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:39).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:45) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21725 ; free virtual = 87456
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:40:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21689 ; free virtual = 87420
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.67 seconds; current allocated memory: 171.104 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.377 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:44:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22175 ; free virtual = 88544
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22175 ; free virtual = 88544
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22157 ; free virtual = 88528
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22153 ; free virtual = 88525
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:39).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:45) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22126 ; free virtual = 88499
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:40:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22090 ; free virtual = 88463
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.21 seconds; current allocated memory: 171.130 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.388 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:44:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22158 ; free virtual = 88527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22158 ; free virtual = 88527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22139 ; free virtual = 88510
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22135 ; free virtual = 88507
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:39).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:45) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22108 ; free virtual = 88482
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:40:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22071 ; free virtual = 88445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.28 seconds; current allocated memory: 171.092 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.332 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:44:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22123 ; free virtual = 88495
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22123 ; free virtual = 88495
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22105 ; free virtual = 88479
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22101 ; free virtual = 88476
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:39).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:45) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22074 ; free virtual = 88450
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:40:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22037 ; free virtual = 88414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.66 seconds; current allocated memory: 171.282 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.519 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fft_top.cpp:43:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22640 ; free virtual = 89012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22640 ; free virtual = 89012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22618 ; free virtual = 88993
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22613 ; free virtual = 88989
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:38).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:24) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:25) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_row_fft_loop_proc' (fft_top.cpp:44) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'Loop_row_fft_loop_proc21', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'Loop_row_fft_loop_proc21'
	 'dummy_proc_be'.
WARNING: [XFORM 203-124] Array  'xk' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22581 ; free virtual = 88958
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_row_fft_loop_proc21' to 'Loop_row_fft_loop_pr' (fft_top.cpp:39:37)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22544 ; free virtual = 88921
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.62 seconds; current allocated memory: 171.303 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.564 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:5:3: error: expected ')'
  cmpxDataIn<float> in[FFT_LENGTH][FFT_LENGTH],
  ^
fft_top.cpp:3:13: note: to match this '('
void fft_top(
            ^
fft_top.cpp:31:18: error: use of undeclared identifier 'in'
   image[i][j] = in[i][j];
                 ^
fft_top.cpp:42:12: error: use of undeclared identifier 'fft_params_t'
  hls::fft<fft_params_t>(xn, xk, status, config);
           ^
fft_top.cpp:42:28: error: expected ')'
  hls::fft<fft_params_t>(xn, xk, status, config);
                           ^
fft_top.cpp:42:25: note: to match this '('
  hls::fft<fft_params_t>(xn, xk, status, config);
                        ^
fft_top.cpp:42:26: error: C++ requires a type specifier for all declarations
  hls::fft<fft_params_t>(xn, xk, status, config);
                        ~^
fft_top.cpp:56:12: error: use of undeclared identifier 'fft_params_t'
  hls::fft<fft_params_t>(xn, xk, status, config);
           ^
fft_top.cpp:56:28: error: expected ')'
  hls::fft<fft_params_t>(xn, xk, status, config);
                           ^
fft_top.cpp:56:25: note: to match this '('
  hls::fft<fft_params_t>(xn, xk, status, config);
                        ^
fft_top.cpp:56:26: error: C++ requires a type specifier for all declarations
  hls::fft<fft_params_t>(xn, xk, status, config);
                        ~^
fft_top.cpp:66:4: error: use of undeclared identifier 'out'; did you mean 'oct'?
   out[i][j] = image[i][j];
   ^~~
   oct
/opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/ios_base.h:950:3: note: 'oct' declared here
  oct(ios_base& __base)
  ^
In file included from fft_top.cpp:1:
fft_top.cpp:66:4: error: subscript of pointer to function type 'std::ios_base &(std::ios_base &)'
   out[i][j] = image[i][j];
   ^~~
1 warning and 10 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:5:3: error: expected ')'
  cmpxDataIn<float> in[FFT_LENGTH][FFT_LENGTH],
  ^
fft_top.cpp:3:13: note: to match this '('
void fft_top(
            ^
fft_top.cpp:31:18: error: use of undeclared identifier 'in'
   image[i][j] = in[i][j];
                 ^
fft_top.cpp:66:4: error: use of undeclared identifier 'out'; did you mean 'oct'?
   out[i][j] = image[i][j];
   ^~~
   oct
/opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/ios_base.h:950:3: note: 'oct' declared here
  oct(ios_base& __base)
  ^
In file included from fft_top.cpp:1:
fft_top.cpp:66:4: error: subscript of pointer to function type 'std::ios_base &(std::ios_base &)'
   out[i][j] = image[i][j];
   ^~~
1 warning and 4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22250 ; free virtual = 88455
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22250 ; free virtual = 88455
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22236 ; free virtual = 88443
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22228 ; free virtual = 88436
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'direction' (fft_top.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:18).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'image' (fft_top.cpp:12) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:15) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:16) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (fft_top.cpp:34) in function 'fft_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6' (fft_top.cpp:48) in function 'fft_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (fft_top.cpp:36) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.2' (fft_top.cpp:42) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (fft_top.cpp:50) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' (fft_top.cpp:56) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 907.695 ; gain = 208.000 ; free physical = 22199 ; free virtual = 88408
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'xn' (fft_top.cpp:15) is incompatible with the mode 'ap_fifo' on the formal argument 'xn' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630) for function 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'xk' (fft_top.cpp:16) is incompatible with the mode 'ap_fifo' on the formal argument 'xk' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:631) for function 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'config.data.V' (fft_top.cpp:18) is incompatible with the mode 'ap_fifo' on the formal argument 'config_ch.data.V' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:633) for function 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'xn' (fft_top.cpp:15) is incompatible with the mode 'ap_fifo' on the formal argument 'xn' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630) for function 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'xk' (fft_top.cpp:16) is incompatible with the mode 'ap_fifo' on the formal argument 'xk' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:631) for function 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'config.data.V' (fft_top.cpp:18) is incompatible with the mode 'ap_fifo' on the formal argument 'config_ch.data.V' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:633) for function 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630). Please consider to duplicate the function to avoid mode conflicts.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22243 ; free virtual = 88449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22243 ; free virtual = 88449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22230 ; free virtual = 88437
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22222 ; free virtual = 88430
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'direction' (fft_top.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:18).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'image' (fft_top.cpp:12) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:15) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:16) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (fft_top.cpp:34) in function 'fft_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6' (fft_top.cpp:48) in function 'fft_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (fft_top.cpp:36) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.2' (fft_top.cpp:42) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (fft_top.cpp:50) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' (fft_top.cpp:56) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 907.695 ; gain = 208.000 ; free physical = 22193 ; free virtual = 88403
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'fft_top' (fft_top.cpp:4) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 907.695 ; gain = 208.000 ; free physical = 22154 ; free virtual = 88365
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 15.77 seconds; current allocated memory: 153.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 153.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 156.396 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22192 ; free virtual = 88356
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22192 ; free virtual = 88356
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22180 ; free virtual = 88346
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22172 ; free virtual = 88339
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'direction' (fft_top.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:20).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'image' (fft_top.cpp:14) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:17) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:18) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (fft_top.cpp:36) in function 'fft_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6' (fft_top.cpp:50) in function 'fft_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (fft_top.cpp:38) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.2' (fft_top.cpp:44) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (fft_top.cpp:52) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' (fft_top.cpp:58) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 907.695 ; gain = 208.000 ; free physical = 22143 ; free virtual = 88312
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'fft_top' (fft_top.cpp:4) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 907.695 ; gain = 208.000 ; free physical = 22105 ; free virtual = 88274
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 15.82 seconds; current allocated memory: 153.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 153.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 156.867 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22044 ; free virtual = 88210
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22044 ; free virtual = 88210
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22031 ; free virtual = 88200
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22023 ; free virtual = 88192
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'direction' (fft_top.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:21).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'image' (fft_top.cpp:15) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:18) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:19) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (fft_top.cpp:37) in function 'fft_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6' (fft_top.cpp:51) in function 'fft_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (fft_top.cpp:39) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.2' (fft_top.cpp:45) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (fft_top.cpp:53) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' (fft_top.cpp:59) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 907.695 ; gain = 208.000 ; free physical = 21994 ; free virtual = 88165
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'fft_top' (fft_top.cpp:4) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 907.695 ; gain = 208.000 ; free physical = 21957 ; free virtual = 88128
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 15.31 seconds; current allocated memory: 153.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 153.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 156.595 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22992 ; free virtual = 89154
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22992 ; free virtual = 89154
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22979 ; free virtual = 89143
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22971 ; free virtual = 89136
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'direction' (fft_top.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:22).
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'image' (fft_top.cpp:16) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:19) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:20) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (fft_top.cpp:38) in function 'fft_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6' (fft_top.cpp:52) in function 'fft_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (fft_top.cpp:40) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.2' (fft_top.cpp:46) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (fft_top.cpp:54) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' (fft_top.cpp:60) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 907.695 ; gain = 208.000 ; free physical = 22942 ; free virtual = 89108
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'fft_top' (fft_top.cpp:4) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 907.695 ; gain = 208.000 ; free physical = 22904 ; free virtual = 89071
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 15.45 seconds; current allocated memory: 152.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 152.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 155.951 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
./fft_top.h:9:50: error: expected ';' after top level declarator
const int FFT_2D_LENGTH = FFT_LENGTH * FFT_LENGTH
                                                 ^
                                                 ;
In file included from fft_top.cpp:1:
fft_top.cpp:29:16: error: redefinition of 'config' with a different type
 AXIS_CONFIG_t config = S_AXIS_CONFIG[0];
               ^
fft_top.cpp:23:11: note: previous definition is here
 config_t config[1];
          ^
fft_top.cpp:30:32: error: member reference base type 'config_t [1]' is not a structure or union
 config[0].setDir(1U == config.direction);
                        ~~~~~~ ^
1 warning and 3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
./fft_top.h:9:50: error: expected ';' after top level declarator
const int FFT_2D_LENGTH = FFT_LENGTH * FFT_LENGTH
                                                 ^
                                                 ;
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6169 ; free virtual = 81520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6169 ; free virtual = 81520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6155 ; free virtual = 81509
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6146 ; free virtual = 81501
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'S_AXIS_CONFIG.direction' (fft_top.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:23).
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'image' (fft_top.cpp:17) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:20) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:21) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (fft_top.cpp:41) in function 'fft_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6' (fft_top.cpp:55) in function 'fft_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (fft_top.cpp:43) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.2' (fft_top.cpp:49) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (fft_top.cpp:57) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' (fft_top.cpp:63) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6115 ; free virtual = 81472
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'fft_top' (fft_top.cpp:4) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6093 ; free virtual = 81450
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 15.59 seconds; current allocated memory: 153.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 153.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 156.938 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 161.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6163 ; free virtual = 81516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6163 ; free virtual = 81516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6149 ; free virtual = 81504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6140 ; free virtual = 81496
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'S_AXIS_CONFIG.direction' (fft_top.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:23).
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'image' (fft_top.cpp:17) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:20) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:21) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (fft_top.cpp:41) in function 'fft_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6' (fft_top.cpp:55) in function 'fft_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (fft_top.cpp:43) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.2' (fft_top.cpp:49) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (fft_top.cpp:57) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' (fft_top.cpp:63) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6110 ; free virtual = 81467
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'fft_top' (fft_top.cpp:4) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6088 ; free virtual = 81446
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 15.58 seconds; current allocated memory: 153.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 153.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 156.935 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 161.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6146 ; free virtual = 81500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6146 ; free virtual = 81500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6133 ; free virtual = 81489
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6125 ; free virtual = 81481
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'S_AXIS_CONFIG.direction' (fft_top.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:23).
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'image' (fft_top.cpp:17) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:20) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:21) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (fft_top.cpp:41) in function 'fft_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6' (fft_top.cpp:55) in function 'fft_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (fft_top.cpp:43) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.2' (fft_top.cpp:49) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (fft_top.cpp:57) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' (fft_top.cpp:63) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6094 ; free virtual = 81452
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'fft_top' (fft_top.cpp:4) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6073 ; free virtual = 81432
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 15.59 seconds; current allocated memory: 153.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 153.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 156.937 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 161.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6109 ; free virtual = 81466
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6109 ; free virtual = 81466
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6096 ; free virtual = 81456
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6087 ; free virtual = 81448
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'S_AXIS_CONFIG.direction' (fft_top.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:23).
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'image' (fft_top.cpp:17) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:20) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:21) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (fft_top.cpp:41) in function 'fft_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6' (fft_top.cpp:55) in function 'fft_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (fft_top.cpp:43) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.2' (fft_top.cpp:49) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (fft_top.cpp:57) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' (fft_top.cpp:63) in function 'fft_top' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6057 ; free virtual = 81419
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'fft_top' (fft_top.cpp:4) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6035 ; free virtual = 81398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 15.62 seconds; current allocated memory: 153.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 153.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'fft<config1>' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 156.930 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 160.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 6099 ; free virtual = 81457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 6099 ; free virtual = 81457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 6086 ; free virtual = 81447
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 6078 ; free virtual = 81439
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'S_AXIS_CONFIG.direction' (fft_top.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:23).
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'image' (fft_top.cpp:17) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:20) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:21) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 6051 ; free virtual = 81414
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 6040 ; free virtual = 81404
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 14.37 seconds; current allocated memory: 142.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 142.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 142.989 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 14 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 143.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 144.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_CONFIG_direction' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_DATA_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_DATA_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/M_AXIS_DATA_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/M_AXIS_DATA_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6052 ; free virtual = 81411
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6052 ; free virtual = 81411
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6039 ; free virtual = 81400
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6031 ; free virtual = 81393
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'S_AXIS_CONFIG.direction' (fft_top.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:23).
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'image' (fft_top.cpp:17) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:20) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:21) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 6002 ; free virtual = 81366
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 5990 ; free virtual = 81354
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 14.36 seconds; current allocated memory: 142.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 142.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 143.111 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 14 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 144.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 144.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_CONFIG_direction' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_DATA_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_DATA_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/M_AXIS_DATA_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/M_AXIS_DATA_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 28878 ; free virtual = 92492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 28878 ; free virtual = 92492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 28859 ; free virtual = 92480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 28851 ; free virtual = 92473
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'S_AXIS_CONFIG.direction' (fft_top.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:23).
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'image' (fft_top.cpp:17) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:20) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:21) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 28822 ; free virtual = 92446
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 28817 ; free virtual = 92442
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 14.81 seconds; current allocated memory: 142.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 142.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 143.325 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 14 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 144.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 144.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_CONFIG_direction' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_DATA_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_DATA_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/M_AXIS_DATA_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/M_AXIS_DATA_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 146.162 MB.
INFO: [RTMG 210-278] Implementing memory 'fft_top_fft_top_xk_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fft_top_fft_top_xn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 14696 ; free virtual = 85669
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 14696 ; free virtual = 85669
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 14682 ; free virtual = 85658
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 14675 ; free virtual = 85651
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'S_AXIS_CONFIG.direction' (fft_top.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:23).
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:5) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:6) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'image' (fft_top.cpp:17) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:20) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:21) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 14647 ; free virtual = 85624
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 14642 ; free virtual = 85620
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 14.51 seconds; current allocated memory: 142.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 142.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 143.375 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 14 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 144.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 144.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_CONFIG_direction' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_DATA_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_DATA_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/M_AXIS_DATA_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/M_AXIS_DATA_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 146.181 MB.
INFO: [RTMG 210-278] Implementing memory 'fft_top_fft_top_xk_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fft_top_fft_top_xn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:142:39: error: use of undeclared identifier 'status'
 fft_row(in_image, mid_image, config, status);
                                      ^
fft_top.cpp:143:40: error: use of undeclared identifier 'status'
 fft_col(mid_image, out_image, config, status);
                                       ^
1 warning and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:1:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:65:28: error: use of undeclared identifier 'nullptr'
 hls::fft<config1>(xn, xk, nullptr, config);
                           ^
fft_top.cpp:99:28: error: use of undeclared identifier 'nullptr'
 hls::fft<config1>(xn, xk, nullptr, config);
                           ^
1 warning and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:6:33: error: a space is required between consecutive right angle brackets (use '> >')
  hls::stream<std::complex<float>>& image
                                ^~
                                > >
fft_top.cpp:20:33: error: a space is required between consecutive right angle brackets (use '> >')
  hls::stream<std::complex<float>>& image[FFT_LENGTH][FFT_LENGTH]
                                ^~
                                > >
fft_top.cpp:20:54: error: 'image' declared as array of references of type 'hls::stream<std::complex<float> > &'
  hls::stream<std::complex<float>>& image[FFT_LENGTH][FFT_LENGTH]
                                                     ^
fft_top.cpp:123:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> in_image[FFT_LENGTH][FFT_LENGTH];
                               ^~
                               > >
fft_top.cpp:124:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> mid_image[FFT_LENGTH][FFT_LENGTH];
                               ^~
                               > >
fft_top.cpp:125:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> out_image[FFT_LENGTH][FFT_LENGTH];
                               ^~
                               > >
fft_top.cpp:141:2: error: no matching function for call to 'read_image'
 read_image(S_AXIS_DATA, in_image);
 ^~~~~~~~~~
fft_top.cpp:4:6: note: candidate function not viable: no known conversion from 'hls::stream<std::complex<float> > [64][64]' to 'hls::stream<std::complex<float> > &' for 2nd argument; 
void read_image(
     ^
fft_top.cpp:147:2: error: no matching function for call to 'write_image'
 write_image(M_AXIS_DATA, out_image);
 ^~~~~~~~~~~
fft_top.cpp:18:6: note: candidate function not viable: no known conversion from 'hls::stream<std::complex<float> > [64][64]' to 'int *' for 2nd argument; 
void write_image(
     ^
1 warning and 8 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:20:33: error: a space is required between consecutive right angle brackets (use '> >')
  hls::stream<std::complex<float>>& image[FFT_LENGTH][FFT_LENGTH]
                                ^~
                                > >
fft_top.cpp:20:54: error: 'image' declared as array of references of type 'hls::stream<std::complex<float> > &'
  hls::stream<std::complex<float>>& image[FFT_LENGTH][FFT_LENGTH]
                                                     ^
fft_top.cpp:123:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> in_image[FFT_LENGTH][FFT_LENGTH];
                               ^~
                               > >
fft_top.cpp:124:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> mid_image[FFT_LENGTH][FFT_LENGTH];
                               ^~
                               > >
fft_top.cpp:125:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> out_image[FFT_LENGTH][FFT_LENGTH];
                               ^~
                               > >
fft_top.cpp:141:2: error: no matching function for call to 'read_image'
 read_image(S_AXIS_DATA, in_image);
 ^~~~~~~~~~
fft_top.cpp:4:6: note: candidate function not viable: no known conversion from 'hls::stream<std::complex<float> > [64][64]' to 'hls::stream<std::complex<float> > &' for 2nd argument; 
void read_image(
     ^
fft_top.cpp:147:2: error: no matching function for call to 'write_image'
 write_image(M_AXIS_DATA, out_image);
 ^~~~~~~~~~~
fft_top.cpp:18:6: note: candidate function not viable: no known conversion from 'hls::stream<std::complex<float> > [64][64]' to 'int *' for 2nd argument; 
void write_image(
     ^
1 warning and 7 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:20:33: error: a space is required between consecutive right angle brackets (use '> >')
  hls::stream<std::complex<float>>& image
                                ^~
                                > >
fft_top.cpp:123:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> in_image[FFT_LENGTH][FFT_LENGTH];
                               ^~
                               > >
fft_top.cpp:124:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> mid_image[FFT_LENGTH][FFT_LENGTH];
                               ^~
                               > >
fft_top.cpp:125:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> out_image[FFT_LENGTH][FFT_LENGTH];
                               ^~
                               > >
fft_top.cpp:141:2: error: no matching function for call to 'read_image'
 read_image(S_AXIS_DATA, in_image);
 ^~~~~~~~~~
fft_top.cpp:4:6: note: candidate function not viable: no known conversion from 'hls::stream<std::complex<float> > [64][64]' to 'hls::stream<std::complex<float> > &' for 2nd argument; 
void read_image(
     ^
fft_top.cpp:147:2: error: no matching function for call to 'write_image'
 write_image(M_AXIS_DATA, out_image);
 ^~~~~~~~~~~
fft_top.cpp:18:6: note: candidate function not viable: no known conversion from 'hls::stream<std::complex<float> > [64][64]' to 'hls::stream<std::complex<float> > &' for 2nd argument; 
void write_image(
     ^
1 warning and 6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:20:33: error: a space is required between consecutive right angle brackets (use '> >')
  hls::stream<std::complex<float>>& image
                                ^~
                                > >
fft_top.cpp:123:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> in_image;
                               ^~
                               > >
fft_top.cpp:124:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> mid_image;
                               ^~
                               > >
fft_top.cpp:125:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> out_image;
                               ^~
                               > >
1 warning and 4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:20:33: error: a space is required between consecutive right angle brackets (use '> >')
  hls::stream<std::complex<float>>& image
                                ^~
                                > >
fft_top.cpp:123:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> in_image;
                               ^~
                               > >
fft_top.cpp:124:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> mid_image;
                               ^~
                               > >
fft_top.cpp:125:32: error: a space is required between consecutive right angle brackets (use '> >')
 hls::stream<std::complex<float>> out_image;
                               ^~
                               > >
1 warning and 4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24108 ; free virtual = 89719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24108 ; free virtual = 89719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24105 ; free virtual = 89717
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24104 ; free virtual = 89716
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'S_AXIS_CONFIG.direction' (fft_top.cpp:110).
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:111) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:112) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'in_image.V' (fft_top.cpp:123).
INFO: [XFORM 203-1101] Packing variable 'in_image.V' (fft_top.cpp:123) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24085 ; free virtual = 89697
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24069 ; free virtual = 89682
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.63 seconds; current allocated memory: 125.723 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 125.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 126.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 126.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 126.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 126.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_image'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 126.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_image'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_CONFIG_direction' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_DATA_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24052 ; free virtual = 89672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24052 ; free virtual = 89672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24048 ; free virtual = 89668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24046 ; free virtual = 89666
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'S_AXIS_CONFIG.direction' (fft_top.cpp:130).
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:131) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:132) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in_image.V' (fft_top.cpp:143) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'mid_image.V' (fft_top.cpp:146) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_image.V' (fft_top.cpp:149) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24028 ; free virtual = 89649
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 24007 ; free virtual = 89628
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.94 seconds; current allocated memory: 138.129 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 138.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_something' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 138.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 138.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 139.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 139.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 139.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 139.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_image'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 139.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_something' 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23961 ; free virtual = 89600
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23961 ; free virtual = 89600
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23948 ; free virtual = 89587
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23945 ; free virtual = 89585
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'S_AXIS_CONFIG.direction' (fft_top.cpp:172).
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:173) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:174) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in_image.V' (fft_top.cpp:185) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'mid_image.V' (fft_top.cpp:188) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_image.V' (fft_top.cpp:191) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23931 ; free virtual = 89571
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (fft_top.cpp:112:19) in function 'transpose'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (fft_top.cpp:121:19) in function 'transpose'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (fft_top.cpp:137:19) in function 'mult'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (fft_top.cpp:146:19) in function 'mult'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (fft_top.cpp:161:19) in function 'mult'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23902 ; free virtual = 89542
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.63 seconds; current allocated memory: 149.499 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 149.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'transpose' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:114) and 'icmp' operation ('icmp_ln114', fft_top.cpp:114).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'transpose' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:123) and 'icmp' operation ('icmp_ln123', fft_top.cpp:123).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 150.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 150.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'mult' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:139) and 'icmp' operation ('icmp_ln139', fft_top.cpp:139).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'mult' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:148) and 'icmp' operation ('icmp_ln148', fft_top.cpp:148).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23917 ; free virtual = 89558
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23917 ; free virtual = 89558
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23903 ; free virtual = 89545
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23900 ; free virtual = 89542
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'S_AXIS_CONFIG.direction' (fft_top.cpp:174).
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:175) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in_image.V' (fft_top.cpp:187) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'mid_image.V' (fft_top.cpp:190) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_image.V' (fft_top.cpp:193) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23896 ; free virtual = 89538
INFO: [XFORM 203-541] Flattening a loop nest 'loop_out_copy' (fft_top.cpp:27:43) in function 'write_image'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (fft_top.cpp:114:19) in function 'transpose'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (fft_top.cpp:123:19) in function 'transpose'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_copy_image' (fft_top.cpp:10:43) in function 'read_image'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (fft_top.cpp:139:19) in function 'mult'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (fft_top.cpp:148:19) in function 'mult'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (fft_top.cpp:163:19) in function 'mult'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23867 ; free virtual = 89510
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_copy_image_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.7 seconds; current allocated memory: 149.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'transpose' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:116) and 'icmp' operation ('icmp_ln116', fft_top.cpp:116).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'transpose' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:125) and 'icmp' operation ('icmp_ln125', fft_top.cpp:125).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.936 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 150.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'mult' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:141) and 'icmp' operation ('icmp_ln141', fft_top.cpp:141).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 23908 ; free virtual = 89550
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 23908 ; free virtual = 89550
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 23893 ; free virtual = 89536
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 23893 ; free virtual = 89536
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'S_AXIS_CONFIG.direction' (fft_top.cpp:174).
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:175) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:176) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in_image.V' (fft_top.cpp:187) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'mid_image.V' (fft_top.cpp:190) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_image.V' (fft_top.cpp:193) into a 64-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 23878 ; free virtual = 89521
INFO: [XFORM 203-541] Flattening a loop nest 'loop_out_copy' (fft_top.cpp:27:43) in function 'write_image'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (fft_top.cpp:114:19) in function 'transpose'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (fft_top.cpp:123:19) in function 'transpose'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_copy_image' (fft_top.cpp:10:43) in function 'read_image'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (fft_top.cpp:139:19) in function 'mult'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (fft_top.cpp:148:19) in function 'mult'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (fft_top.cpp:163:19) in function 'mult'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 899.695 ; gain = 200.000 ; free physical = 23848 ; free virtual = 89491
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_copy_image_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.67 seconds; current allocated memory: 149.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 149.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'transpose' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:116) and 'icmp' operation ('icmp_ln116', fft_top.cpp:116).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'transpose' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:125) and 'icmp' operation ('icmp_ln125', fft_top.cpp:125).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.935 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 150.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'mult' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:141) and 'icmp' operation ('icmp_ln141', fft_top.cpp:141).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:204:4: error: use of undeclared identifier 'image'; did you mean 'imag'?
   image.read(tmp_m_axis_data.data);
   ^~~~~
   imag
/opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/complex:554:5: note: 'imag' declared here
    imag(complex<_Tp>& __z)
    ^
In file included from fft_top.cpp:1:
fft_top.cpp:204:4: error: reference to overloaded function could not be resolved; did you mean to call it?
   image.read(tmp_m_axis_data.data);
   ^~~~~
/opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/complex:554:5: note: possible target for call
    imag(complex<_Tp>& __z)
    ^
1 warning and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:180:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22792 ; free virtual = 88938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22792 ; free virtual = 88938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22789 ; free virtual = 88935
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22788 ; free virtual = 88934
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data' (fft_top.cpp:218) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data' (fft_top.cpp:219) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_copy_image_proc' (fft_top.cpp:188) to a process function for dataflow in function 'dummy'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_out_copy_proc' (fft_top.cpp:197) to a process function for dataflow in function 'dummy'.
WARNING: [XFORM 203-731] Internal stream variable 'image.V._M_real' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'image.V._M_imag' is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'dummy', detected/extracted 3 process function(s): 
	 'dummy_Block_codeRepl19_proc'
	 'dummy_Loop_loop_copy_image_proc13'
	 'dummy_Loop_loop_out_copy_proc'.
WARNING: [XFORM 203-124] Array  'M_AXIS_DATA.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS_DATA.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22770 ; free virtual = 88916
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_out_copy_proc' to 'dummy_Loop_loop_out_' (fft_top.cpp:197:48)
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_copy_image_proc13' to 'dummy_Loop_loop_copy' (fft_top.cpp:188:33)
WARNING: [XFORM 203-631] Renaming function 'dummy_Block_codeRepl19_proc' to 'dummy_Block_codeRepl' (fft_top.cpp:180)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 899.695 ; gain = 200.000 ; free physical = 22744 ; free virtual = 88891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'dummy_Loop_loop_out_' to 'dummy_Loop_loop_out_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Block_codeRepl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.53 seconds; current allocated memory: 143.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 144.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 144.085 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 144.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_out_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 144.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:191:15: error: no matching conversion for C-style cast from 'std::complex<float>' to 'DATA_t'
  image.write((DATA_t)tmp_s_axis_data.data);
              ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
./fft_top.h:56:9: note: candidate constructor (the implicit copy constructor) not viable: no known conversion from 'std::complex<float>' to 'const DATA_t' for 1st argument; 
typedef struct {
        ^
./fft_top.h:56:9: note: candidate constructor (the implicit default constructor) not viable: requires 0 arguments, but 1 was provided
In file included from fft_top.cpp:1:
fft_top.cpp:201:14: error: no matching conversion for C-style cast from 'std::complex<float>' to 'DATA_t'
  image.read((DATA_t)tmp_m_axis_data.data);
             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
./fft_top.h:56:9: note: candidate constructor (the implicit copy constructor) not viable: no known conversion from 'std::complex<float>' to 'const DATA_t' for 1st argument; 
typedef struct {
        ^
./fft_top.h:56:9: note: candidate constructor (the implicit default constructor) not viable: requires 0 arguments, but 1 was provided
1 warning and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:180:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22743 ; free virtual = 88890
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22743 ; free virtual = 88890
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22739 ; free virtual = 88887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22738 ; free virtual = 88886
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data.data' (fft_top.cpp:218) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data.data' (fft_top.cpp:219) into a 64-bit variable.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'image.V.data' (fft_top.cpp:180) .
INFO: [XFORM 203-101] Partitioning array 'image.V.data' (fft_top.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_copy_image_proc' (fft_top.cpp:188) to a process function for dataflow in function 'dummy'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_out_copy_proc' (fft_top.cpp:197) to a process function for dataflow in function 'dummy'.
INFO: [XFORM 203-712] Applying dataflow to function 'dummy', detected/extracted 2 process function(s): 
	 'dummy_Loop_loop_copy_image_proc17'
	 'dummy_Loop_loop_out_copy_proc18'.
WARNING: [XFORM 203-124] Array  'M_AXIS_DATA.data.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS_DATA.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22721 ; free virtual = 88869
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_out_copy_proc18' to 'dummy_Loop_loop_out_' (fft_top.cpp:197:48)
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_copy_image_proc17' to 'dummy_Loop_loop_copy' (fft_top.cpp:180)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22704 ; free virtual = 88852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'dummy_Loop_loop_out_' to 'dummy_Loop_loop_out_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.52 seconds; current allocated memory: 134.276 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 134.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_out_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 134.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 134.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 134.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 134.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:180:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22714 ; free virtual = 88862
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22714 ; free virtual = 88862
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22712 ; free virtual = 88860
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22712 ; free virtual = 88860
INFO: [XFORM 203-1101] Packing variable 'S_AXIS_DATA.data.data' (fft_top.cpp:220) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS_DATA.data.data' (fft_top.cpp:221) into a 64-bit variable.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'image.V.data' (fft_top.cpp:180) .
INFO: [XFORM 203-101] Partitioning array 'image.V.data' (fft_top.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_copy_image_proc' (fft_top.cpp:188) to a process function for dataflow in function 'dummy'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_out_copy_proc' (fft_top.cpp:198) to a process function for dataflow in function 'dummy'.
INFO: [XFORM 203-712] Applying dataflow to function 'dummy', detected/extracted 2 process function(s): 
	 'dummy_Loop_loop_copy_image_proc17'
	 'dummy_Loop_loop_out_copy_proc18'.
WARNING: [XFORM 203-124] Array  'M_AXIS_DATA.data.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS_DATA.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22694 ; free virtual = 88842
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_out_copy_proc18' to 'dummy_Loop_loop_out_' (fft_top.cpp:198:48)
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_copy_image_proc17' to 'dummy_Loop_loop_copy' (fft_top.cpp:180)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22676 ; free virtual = 88824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'dummy_Loop_loop_out_' to 'dummy_Loop_loop_out_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_copy_image'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.52 seconds; current allocated memory: 134.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 134.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_out_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_out_copy'.
WARNING: [SCHED 204-68] The II Violation in module 'dummy_Loop_loop_out_s' (Loop: loop_out_copy): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('last_counter', fft_top.cpp:205) and 'add' operation ('last_counter', fft_top.cpp:201).
WARNING: [SCHED 204-68] The II Violation in module 'dummy_Loop_loop_out_s' (Loop: loop_out_copy): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('last_counter', fft_top.cpp:205) and 'add' operation ('last_counter', fft_top.cpp:201).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 134.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 134.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:180:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22667 ; free virtual = 88815
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22667 ; free virtual = 88815
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22664 ; free virtual = 88813
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22663 ; free virtual = 88812
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:223) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:224) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_copy_image_proc' (fft_top.cpp:188) to a process function for dataflow in function 'dummy'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_out_copy_proc' (fft_top.cpp:198) to a process function for dataflow in function 'dummy'.
INFO: [XFORM 203-712] Applying dataflow to function 'dummy', detected/extracted 2 process function(s): 
	 'dummy_Loop_loop_copy_image_proc11'
	 'dummy_Loop_loop_out_copy_proc12'.
WARNING: [XFORM 203-124] Array  'M_AXIS.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22645 ; free virtual = 88794
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_out_copy_proc12' to 'dummy_Loop_loop_out_' (fft_top.cpp:198:48)
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_copy_image_proc11' to 'dummy_Loop_loop_copy' (fft_top.cpp:180)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22628 ; free virtual = 88777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'dummy_Loop_loop_out_' to 'dummy_Loop_loop_out_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_copy_image'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.62 seconds; current allocated memory: 134.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 134.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_out_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_out_copy'.
WARNING: [SCHED 204-68] The II Violation in module 'dummy_Loop_loop_out_s' (Loop: loop_out_copy): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('last_counter', fft_top.cpp:208) and 'add' operation ('last_counter', fft_top.cpp:201).
WARNING: [SCHED 204-68] The II Violation in module 'dummy_Loop_loop_out_s' (Loop: loop_out_copy): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('last_counter', fft_top.cpp:208) and 'add' operation ('last_counter', fft_top.cpp:201).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (2.131ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'dummy_Loop_loop_out_s' consists of the following:
	'fadd' operation ('tmp_m_axis.data.real', fft_top.cpp:205) [25]  (2.13 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 134.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:180:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22661 ; free virtual = 88810
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22661 ; free virtual = 88810
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22658 ; free virtual = 88807
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22657 ; free virtual = 88807
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:223) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:224) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_copy_image_proc' (fft_top.cpp:188) to a process function for dataflow in function 'dummy'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_out_copy_proc' (fft_top.cpp:198) to a process function for dataflow in function 'dummy'.
INFO: [XFORM 203-712] Applying dataflow to function 'dummy', detected/extracted 2 process function(s): 
	 'dummy_Loop_loop_copy_image_proc11'
	 'dummy_Loop_loop_out_copy_proc12'.
WARNING: [XFORM 203-124] Array  'M_AXIS.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22640 ; free virtual = 88789
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_out_copy_proc12' to 'dummy_Loop_loop_out_' (fft_top.cpp:198:48)
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_copy_image_proc11' to 'dummy_Loop_loop_copy' (fft_top.cpp:180)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22621 ; free virtual = 88771
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'dummy_Loop_loop_out_' to 'dummy_Loop_loop_out_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_copy_image'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.58 seconds; current allocated memory: 134.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 134.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_out_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_out_copy'.
WARNING: [SCHED 204-68] The II Violation in module 'dummy_Loop_loop_out_s' (Loop: loop_out_copy): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('last_counter', fft_top.cpp:208) and 'add' operation ('last_counter', fft_top.cpp:201).
WARNING: [SCHED 204-68] The II Violation in module 'dummy_Loop_loop_out_s' (Loop: loop_out_copy): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('last_counter', fft_top.cpp:208) and 'add' operation ('last_counter', fft_top.cpp:201).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'dummy_Loop_loop_out_s' consists of the following:
	'fmul' operation ('tmp_m_axis.data.real', fft_top.cpp:205) [25]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 134.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:180:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22645 ; free virtual = 88795
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22645 ; free virtual = 88795
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22643 ; free virtual = 88792
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22642 ; free virtual = 88792
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:223) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:224) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_copy_image_proc' (fft_top.cpp:188) to a process function for dataflow in function 'dummy'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_out_copy_proc' (fft_top.cpp:198) to a process function for dataflow in function 'dummy'.
INFO: [XFORM 203-712] Applying dataflow to function 'dummy', detected/extracted 2 process function(s): 
	 'dummy_Loop_loop_copy_image_proc11'
	 'dummy_Loop_loop_out_copy_proc12'.
WARNING: [XFORM 203-124] Array  'M_AXIS.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22624 ; free virtual = 88774
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_out_copy_proc12' to 'dummy_Loop_loop_out_' (fft_top.cpp:198:48)
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_copy_image_proc11' to 'dummy_Loop_loop_copy' (fft_top.cpp:180)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22607 ; free virtual = 88757
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'dummy_Loop_loop_out_' to 'dummy_Loop_loop_out_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_copy_image'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.56 seconds; current allocated memory: 134.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 134.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_out_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_out_copy'.
WARNING: [SCHED 204-68] The II Violation in module 'dummy_Loop_loop_out_s' (Loop: loop_out_copy): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('last_counter', fft_top.cpp:208) and 'add' operation ('last_counter', fft_top.cpp:201).
WARNING: [SCHED 204-68] The II Violation in module 'dummy_Loop_loop_out_s' (Loop: loop_out_copy): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('last_counter', fft_top.cpp:208) and 'add' operation ('last_counter', fft_top.cpp:201).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'dummy_Loop_loop_out_s' consists of the following:
	'fmul' operation ('tmp_m_axis.data.real', fft_top.cpp:205) [25]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 134.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:180:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22638 ; free virtual = 88787
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22638 ; free virtual = 88787
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22635 ; free virtual = 88785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22634 ; free virtual = 88784
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:222) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:223) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_copy_image_proc' (fft_top.cpp:188) to a process function for dataflow in function 'dummy'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_out_copy_proc' (fft_top.cpp:198) to a process function for dataflow in function 'dummy'.
INFO: [XFORM 203-712] Applying dataflow to function 'dummy', detected/extracted 2 process function(s): 
	 'dummy_Loop_loop_copy_image_proc11'
	 'dummy_Loop_loop_out_copy_proc12'.
WARNING: [XFORM 203-124] Array  'M_AXIS.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22616 ; free virtual = 88766
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_out_copy_proc12' to 'dummy_Loop_loop_out_' (fft_top.cpp:198:48)
WARNING: [XFORM 203-631] Renaming function 'dummy_Loop_loop_copy_image_proc11' to 'dummy_Loop_loop_copy' (fft_top.cpp:180)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 22599 ; free virtual = 88749
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'dummy_Loop_loop_out_' to 'dummy_Loop_loop_out_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_copy_image'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.56 seconds; current allocated memory: 134.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 134.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_Loop_loop_out_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_out_copy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'dummy_Loop_loop_out_s' consists of the following:
	'fmul' operation ('tmp_m_axis.data.real', fft_top.cpp:205) [24]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 134.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 134.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'dummy' consists of the following:
	'call' operation ('_ln0') to 'dummy_Loop_loop_out_' [15]  (1.98 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:187:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 21805 ; free virtual = 88697
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 21805 ; free virtual = 88697
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 21802 ; free virtual = 88695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 21802 ; free virtual = 88695
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_copy_image_proc' (fft_top.cpp:195) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_out_copy_proc' (fft_top.cpp:205) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 2 process function(s): 
	 'Loop_loop_copy_image_proc8'
	 'Loop_loop_out_copy_proc9'.
WARNING: [XFORM 203-124] Array  'M_AXIS.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 21783 ; free virtual = 88677
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_out_copy_proc9' to 'Loop_loop_out_copy_p' (fft_top.cpp:205:55)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_copy_image_proc8' to 'Loop_loop_copy_image' (fft_top.cpp:187)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 21775 ; free virtual = 88668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_copy_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_copy_image'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.61 seconds; current allocated memory: 124.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 124.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_out_copy_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_out_copy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_loop_out_copy_p' consists of the following:
	'fmul' operation ('tmp_m_axis.data.real', fft_top.cpp:212) [24]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 125.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 125.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 125.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 125.624 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:187:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21424 ; free virtual = 88561
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21424 ; free virtual = 88561
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21421 ; free virtual = 88558
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21419 ; free virtual = 88556
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'array' (fft_top.cpp:194) into a 64-bit variable.
WARNING: [XFORM 203-104] Completely partitioning array 'array' (fft_top.cpp:194) accessed through non-constant indices on dimension 1 (fft_top.cpp:215:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'array' (fft_top.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_label_push_fifo_proc' (fft_top.cpp:202) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_label_transpose_data_proc' (fft_top.cpp:211) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_label_mult_data_proc' (fft_top.cpp:221) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_label_pull_fifo_proc' (fft_top.cpp:234) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'array[0]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[1]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[2]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[3]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[4]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[5]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[6]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[7]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[8]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[9]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[10]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[11]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[12]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[13]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[14]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[15]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[16]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[17]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[18]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[19]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[20]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[21]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[22]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[23]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[24]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[25]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[26]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[27]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[28]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[29]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[30]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[31]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[32]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[33]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[34]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[35]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[36]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[37]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[38]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[39]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[40]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[41]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[42]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[43]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[44]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[45]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[46]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[47]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[48]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[49]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[50]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[51]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[52]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[53]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[54]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[55]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[56]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[57]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[58]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[59]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[60]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[61]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[62]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[63]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_label_push_fifo_proc8'
	 'Loop_label_transpose_data_proc9'
	 'Loop_label_mult_data_proc10'
	 'Loop_label_pull_fifo_proc11'.
WARNING: [XFORM 203-124] Array  'M_AXIS.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21398 ; free virtual = 88536
INFO: [XFORM 203-541] Flattening a loop nest 'label_transpose_data' (fft_top.cpp:211:3) in function 'Loop_label_transpose_data_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'label_mult_data' (fft_top.cpp:221:2) in function 'Loop_label_mult_data_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_label_transpose_data_proc9' to 'Loop_label_transpose' (fft_top.cpp:210:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_label_push_fifo_proc8' to 'Loop_label_push_fifo' (fft_top.cpp:187)
WARNING: [XFORM 203-631] Renaming function 'Loop_label_pull_fifo_proc11' to 'Loop_label_pull_fifo' (fft_top.cpp:234:55)
WARNING: [XFORM 203-631] Renaming function 'Loop_label_mult_data_proc10' to 'Loop_label_mult_data' (fft_top.cpp:220:18)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21367 ; free virtual = 88505
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_label_push_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'label_push_fifo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.91 seconds; current allocated memory: 150.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 150.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_label_transpose' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'label_transpose_data_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_label_transpose' (Loop: label_transpose_data_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:212) and 'icmp' operation ('icmp_ln212', fft_top.cpp:212).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 151.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 152.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_label_mult_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'label_mult_data_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_label_mult_data' (Loop: label_mult_data_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:222) and 'icmp' operation ('icmp_ln222', fft_top.cpp:222).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_label_mult_data' consists of the following:
	'fmul' operation ('tmp.real', fft_top.cpp:226) [219]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 153.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 154.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_label_pull_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'label_pull_fifo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_label_pull_fifo' consists of the following:
	'fmul' operation ('tmp_m_axis.data.real', fft_top.cpp:241) [24]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 154.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 154.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 155.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 155.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:187:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21346 ; free virtual = 88484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21346 ; free virtual = 88484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21342 ; free virtual = 88481
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21341 ; free virtual = 88479
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'array' (fft_top.cpp:194) into a 64-bit variable.
WARNING: [XFORM 203-104] Completely partitioning array 'array' (fft_top.cpp:194) accessed through non-constant indices on dimension 1 (fft_top.cpp:216:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'array' (fft_top.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_label_push_fifo_proc' (fft_top.cpp:203) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_label_transpose_data_proc' (fft_top.cpp:212) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_label_mult_data_proc' (fft_top.cpp:222) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_label_pull_fifo_proc' (fft_top.cpp:235) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'array[0]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[1]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[2]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[3]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[4]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[5]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[6]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[7]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[8]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[9]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[10]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[11]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[12]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[13]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[14]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[15]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[16]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[17]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[18]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[19]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[20]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[21]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[22]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[23]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[24]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[25]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[26]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[27]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[28]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[29]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[30]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[31]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[32]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[33]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[34]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[35]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[36]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[37]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[38]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[39]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[40]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[41]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[42]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[43]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[44]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[45]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[46]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[47]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[48]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[49]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[50]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[51]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[52]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[53]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[54]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[55]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[56]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[57]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[58]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[59]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[60]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[61]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[62]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[63]' should be updated in process function 'Loop_label_transpose_data_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_label_push_fifo_proc8'
	 'Loop_label_transpose_data_proc9'
	 'Loop_label_mult_data_proc10'
	 'Loop_label_pull_fifo_proc11'.
WARNING: [XFORM 203-124] Array  'M_AXIS.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21320 ; free virtual = 88459
INFO: [XFORM 203-541] Flattening a loop nest 'label_transpose_data' (fft_top.cpp:212:3) in function 'Loop_label_transpose_data_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'label_mult_data' (fft_top.cpp:222:2) in function 'Loop_label_mult_data_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_label_transpose_data_proc9' to 'Loop_label_transpose' (fft_top.cpp:211:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_label_push_fifo_proc8' to 'Loop_label_push_fifo' (fft_top.cpp:187)
WARNING: [XFORM 203-631] Renaming function 'Loop_label_pull_fifo_proc11' to 'Loop_label_pull_fifo' (fft_top.cpp:235:55)
WARNING: [XFORM 203-631] Renaming function 'Loop_label_mult_data_proc10' to 'Loop_label_mult_data' (fft_top.cpp:221:18)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21288 ; free virtual = 88428
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_label_push_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'label_push_fifo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.42 seconds; current allocated memory: 151.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 152.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_label_transpose' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'label_transpose_data_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_label_transpose' (Loop: label_transpose_data_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:213) and 'icmp' operation ('icmp_ln213', fft_top.cpp:213).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 153.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 154.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_label_mult_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'label_mult_data_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_label_mult_data' (Loop: label_mult_data_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:223) and 'icmp' operation ('icmp_ln223', fft_top.cpp:223).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_label_mult_data' consists of the following:
	'fmul' operation ('tmp.real', fft_top.cpp:227) [283]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 155.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 156.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_label_pull_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'label_pull_fifo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_label_pull_fifo' consists of the following:
	'fmul' operation ('tmp_m_axis.data.real', fft_top.cpp:242) [24]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 156.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 156.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 157.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 157.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:187:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21059 ; free virtual = 88289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21059 ; free virtual = 88289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21046 ; free virtual = 88277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21044 ; free virtual = 88275
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'array' (fft_top.cpp:194) into a 64-bit variable.
WARNING: [XFORM 203-104] Completely partitioning array 'array' (fft_top.cpp:194) accessed through non-constant indices on dimension 1 (fft_top.cpp:216:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'array' (fft_top.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:203) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:212) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:222) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:235) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'array[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[4]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[5]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[6]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[7]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[8]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[9]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[10]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[11]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[12]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[13]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[14]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[15]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[16]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[17]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[18]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[19]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[20]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[21]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[22]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[23]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[24]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[25]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[26]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[27]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[28]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[29]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[30]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[31]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[32]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[33]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[34]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[35]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[36]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[37]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[38]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[39]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[40]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[41]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[42]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[43]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[44]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[45]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[46]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[47]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[48]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[49]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[50]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[51]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[52]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[53]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[54]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[55]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[56]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[57]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[58]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[59]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[60]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[61]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[62]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[63]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
WARNING: [XFORM 203-124] Array  'M_AXIS.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21023 ; free virtual = 88255
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:212:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:222:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:211:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 20992 ; free virtual = 88223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.45 seconds; current allocated memory: 151.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 152.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:213) and 'icmp' operation ('icmp_ln213', fft_top.cpp:213).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 153.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 154.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:223) and 'icmp' operation ('icmp_ln223', fft_top.cpp:223).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp.real', fft_top.cpp:227) [283]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 155.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 156.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_wr_o_proc11' consists of the following:
	'fmul' operation ('tmp_m_axis.data.real', fft_top.cpp:242) [24]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 156.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 156.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 157.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 157.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 157.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 159.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_646_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_mult_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 164.985 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:187:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21126 ; free virtual = 88289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21126 ; free virtual = 88289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21122 ; free virtual = 88286
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21121 ; free virtual = 88284
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'array' (fft_top.cpp:194) into a 64-bit variable.
WARNING: [XFORM 203-104] Completely partitioning array 'array' (fft_top.cpp:194) accessed through non-constant indices on dimension 1 (fft_top.cpp:216:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'array' (fft_top.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:203) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:212) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:222) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:235) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'array[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[4]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[5]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[6]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[7]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[8]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[9]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[10]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[11]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[12]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[13]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[14]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[15]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[16]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[17]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[18]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[19]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[20]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[21]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[22]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[23]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[24]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[25]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[26]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[27]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[28]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[29]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[30]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[31]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[32]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[33]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[34]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[35]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[36]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[37]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[38]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[39]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[40]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[41]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[42]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[43]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[44]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[45]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[46]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[47]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[48]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[49]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[50]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[51]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[52]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[53]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[54]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[55]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[56]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[57]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[58]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[59]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[60]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[61]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[62]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[63]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
WARNING: [XFORM 203-124] Array  'M_AXIS.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21100 ; free virtual = 88264
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:212:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:222:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:211:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21068 ; free virtual = 88232
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.35 seconds; current allocated memory: 151.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 152.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:213) and 'icmp' operation ('icmp_ln213', fft_top.cpp:213).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 153.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 154.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:223) and 'icmp' operation ('icmp_ln223', fft_top.cpp:223).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp.real', fft_top.cpp:227) [283]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 155.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 156.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_wr_o_proc11' consists of the following:
	'fmul' operation ('tmp_m_axis.data.real', fft_top.cpp:242) [24]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 156.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 156.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 157.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 157.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 157.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 159.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_646_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_mult_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 165.023 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:187:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21071 ; free virtual = 88235
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21071 ; free virtual = 88235
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21068 ; free virtual = 88232
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21066 ; free virtual = 88230
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'array' (fft_top.cpp:194) into a 64-bit variable.
WARNING: [XFORM 203-104] Completely partitioning array 'array' (fft_top.cpp:194) accessed through non-constant indices on dimension 1 (fft_top.cpp:216:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'array' (fft_top.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:203) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:212) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:222) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:235) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'array[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[4]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[5]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[6]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[7]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[8]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[9]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[10]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[11]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[12]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[13]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[14]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[15]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[16]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[17]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[18]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[19]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[20]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[21]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[22]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[23]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[24]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[25]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[26]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[27]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[28]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[29]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[30]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[31]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[32]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[33]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[34]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[35]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[36]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[37]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[38]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[39]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[40]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[41]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[42]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[43]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[44]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[45]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[46]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[47]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[48]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[49]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[50]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[51]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[52]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[53]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[54]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[55]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[56]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[57]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[58]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[59]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[60]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[61]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[62]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[63]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
WARNING: [XFORM 203-124] Array  'M_AXIS.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21045 ; free virtual = 88209
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:212:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:222:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:211:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21014 ; free virtual = 88179
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.4 seconds; current allocated memory: 151.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 152.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:213) and 'icmp' operation ('icmp_ln213', fft_top.cpp:213).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 153.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 154.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:223) and 'icmp' operation ('icmp_ln223', fft_top.cpp:223).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp.real', fft_top.cpp:227) [283]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 155.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 156.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 156.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 156.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 156.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 157.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 157.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 159.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_646_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_mult_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 164.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_o_proc11'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:187:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21061 ; free virtual = 88225
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21061 ; free virtual = 88225
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21058 ; free virtual = 88222
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21057 ; free virtual = 88221
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'array' (fft_top.cpp:194) into a 64-bit variable.
WARNING: [XFORM 203-104] Completely partitioning array 'array' (fft_top.cpp:194) accessed through non-constant indices on dimension 1 (fft_top.cpp:216:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'array' (fft_top.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:203) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:212) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:222) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:235) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'array[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[4]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[5]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[6]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[7]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[8]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[9]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[10]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[11]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[12]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[13]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[14]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[15]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[16]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[17]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[18]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[19]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[20]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[21]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[22]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[23]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[24]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[25]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[26]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[27]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[28]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[29]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[30]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[31]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[32]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[33]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[34]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[35]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[36]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[37]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[38]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[39]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[40]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[41]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[42]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[43]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[44]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[45]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[46]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[47]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[48]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[49]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[50]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[51]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[52]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[53]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[54]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[55]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[56]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[57]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[58]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[59]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[60]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[61]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[62]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[63]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
WARNING: [XFORM 203-124] Array  'M_AXIS.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'M_AXIS.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21036 ; free virtual = 88200
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:212:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:222:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:211:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21004 ; free virtual = 88169
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.38 seconds; current allocated memory: 151.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 152.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:213) and 'icmp' operation ('icmp_ln213', fft_top.cpp:213).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 153.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 154.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:223) and 'icmp' operation ('icmp_ln223', fft_top.cpp:223).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp.real', fft_top.cpp:227) [283]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 155.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 156.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 156.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 156.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 156.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 157.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 157.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 159.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_646_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_mult_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 164.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_o_proc11'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:187:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19972 ; free virtual = 87200
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19972 ; free virtual = 87200
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19966 ; free virtual = 87195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19964 ; free virtual = 87193
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'array' (fft_top.cpp:194) into a 64-bit variable.
WARNING: [XFORM 203-104] Completely partitioning array 'array' (fft_top.cpp:194) accessed through non-constant indices on dimension 1 (fft_top.cpp:216:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'array' (fft_top.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:203) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:212) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:222) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:235) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'array[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[4]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[5]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[6]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[7]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[8]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[9]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[10]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[11]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[12]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[13]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[14]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[15]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[16]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[17]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[18]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[19]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[20]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[21]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[22]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[23]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[24]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[25]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[26]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[27]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[28]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[29]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[30]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[31]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[32]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[33]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[34]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[35]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[36]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[37]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[38]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[39]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[40]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[41]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[42]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[43]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[44]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[45]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[46]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[47]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[48]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[49]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[50]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[51]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[52]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[53]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[54]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[55]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[56]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[57]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[58]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[59]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[60]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[61]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[62]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[63]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19889 ; free virtual = 87119
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:212:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:222:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:211:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19858 ; free virtual = 87087
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.71 seconds; current allocated memory: 151.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 151.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:213) and 'icmp' operation ('icmp_ln213', fft_top.cpp:213).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 152.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 154.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:223) and 'icmp' operation ('icmp_ln223', fft_top.cpp:223).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp.real', fft_top.cpp:227) [283]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 154.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 156.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 156.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 156.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 156.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 157.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 157.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 159.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_646_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_mult_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 164.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 168.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_last' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.675ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:187:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21008 ; free virtual = 88173
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21008 ; free virtual = 88173
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21005 ; free virtual = 88170
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 21004 ; free virtual = 88169
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'array' (fft_top.cpp:194) into a 64-bit variable.
WARNING: [XFORM 203-104] Completely partitioning array 'array' (fft_top.cpp:194) accessed through non-constant indices on dimension 1 (fft_top.cpp:216:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'array' (fft_top.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:203) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:212) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:222) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:235) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'array[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[4]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[5]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[6]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[7]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[8]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[9]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[10]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[11]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[12]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[13]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[14]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[15]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[16]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[17]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[18]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[19]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[20]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[21]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[22]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[23]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[24]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[25]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[26]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[27]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[28]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[29]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[30]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[31]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[32]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[33]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[34]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[35]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[36]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[37]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[38]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[39]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[40]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[41]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[42]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[43]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[44]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[45]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[46]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[47]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[48]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[49]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[50]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[51]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[52]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[53]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[54]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[55]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[56]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[57]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[58]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[59]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[60]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[61]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[62]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[63]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 20983 ; free virtual = 88149
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:212:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:222:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:211:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 20952 ; free virtual = 88118
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.39 seconds; current allocated memory: 151.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 151.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:213) and 'icmp' operation ('icmp_ln213', fft_top.cpp:213).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 152.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 154.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:223) and 'icmp' operation ('icmp_ln223', fft_top.cpp:223).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp.real', fft_top.cpp:227) [283]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 154.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 156.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 156.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 156.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 156.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 157.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 157.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 159.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_646_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_mult_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 164.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 168.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_last' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:187:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 20488 ; free virtual = 87655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 20488 ; free virtual = 87655
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 20485 ; free virtual = 87652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 20484 ; free virtual = 87651
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'array' (fft_top.cpp:194) into a 64-bit variable.
WARNING: [XFORM 203-104] Completely partitioning array 'array' (fft_top.cpp:194) accessed through non-constant indices on dimension 1 (fft_top.cpp:216:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'array' (fft_top.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:203) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:212) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:222) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:235) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'array[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[4]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[5]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[6]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[7]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[8]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[9]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[10]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[11]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[12]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[13]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[14]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[15]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[16]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[17]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[18]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[19]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[20]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[21]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[22]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[23]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[24]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[25]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[26]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[27]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[28]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[29]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[30]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[31]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[32]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[33]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[34]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[35]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[36]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[37]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[38]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[39]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[40]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[41]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[42]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[43]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[44]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[45]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[46]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[47]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[48]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[49]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[50]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[51]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[52]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[53]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[54]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[55]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[56]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[57]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[58]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[59]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[60]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[61]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[62]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[63]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 20464 ; free virtual = 87631
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:212:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:222:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:211:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 907.695 ; gain = 208.000 ; free physical = 20431 ; free virtual = 87598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.4 seconds; current allocated memory: 151.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 151.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:213) and 'icmp' operation ('icmp_ln213', fft_top.cpp:213).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 152.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 154.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:223) and 'icmp' operation ('icmp_ln223', fft_top.cpp:223).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (1.976ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.54ns, effective delay budget: 1.46ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp.real', fft_top.cpp:227) [283]  (1.98 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 154.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 156.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 156.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 156.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 156.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 157.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 157.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 159.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_646_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_mult_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 164.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 168.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_last' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:187:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 20275 ; free virtual = 87486
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 20275 ; free virtual = 87486
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 20273 ; free virtual = 87484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 20271 ; free virtual = 87482
INFO: [XFORM 203-1101] Packing variable 'S_AXIS.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'M_AXIS.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'array' (fft_top.cpp:194) into a 64-bit variable.
WARNING: [XFORM 203-104] Completely partitioning array 'array' (fft_top.cpp:194) accessed through non-constant indices on dimension 1 (fft_top.cpp:216:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'array' (fft_top.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:203) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:212) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:222) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:235) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'array[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[4]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[5]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[6]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[7]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[8]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[9]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[10]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[11]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[12]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[13]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[14]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[15]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[16]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[17]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[18]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[19]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[20]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[21]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[22]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[23]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[24]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[25]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[26]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[27]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[28]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[29]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[30]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[31]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[32]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[33]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[34]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[35]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[36]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[37]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[38]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[39]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[40]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[41]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[42]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[43]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[44]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[45]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[46]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[47]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[48]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[49]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[50]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[51]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[52]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[53]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[54]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[55]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[56]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[57]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[58]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[59]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[60]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[61]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[62]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'array[63]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 20252 ; free virtual = 87463
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:212:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:222:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:211:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 20218 ; free virtual = 87430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.44 seconds; current allocated memory: 151.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 152.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:213) and 'icmp' operation ('icmp_ln213', fft_top.cpp:213).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 152.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 154.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:223) and 'icmp' operation ('icmp_ln223', fft_top.cpp:223).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (1.713ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.54ns, effective delay budget: 1.46ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp.real', fft_top.cpp:227) [283]  (1.71 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 155.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 156.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 156.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 156.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 156.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 157.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 157.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 159.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_646_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_mult_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 164.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 168.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/S_AXIS_last' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:190:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19231 ; free virtual = 86769
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19231 ; free virtual = 86769
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19227 ; free virtual = 86767
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19226 ; free virtual = 86765
INFO: [XFORM 203-1101] Packing variable 'in0.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in1.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out0.data' (fft_top.cpp:179) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:201) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:206) into a 64-bit variable.
WARNING: [XFORM 203-104] Completely partitioning array 'arr0' (fft_top.cpp:201) accessed through non-constant indices on dimension 1 (fft_top.cpp:230:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:201) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'arr1' (fft_top.cpp:206) accessed through non-constant indices on dimension 1 (fft_top.cpp:231:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:215) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:226) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:237) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:251) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.real5' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.imag6' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.real5' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.imag6' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[4]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[5]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[6]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[7]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[8]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[9]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[10]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[11]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[12]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[13]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[14]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[15]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[16]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[17]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[18]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[19]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[20]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[21]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[22]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[23]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[24]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[25]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[26]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[27]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[28]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[29]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[30]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[31]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[32]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[33]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[34]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[35]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[36]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[37]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[38]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[39]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[40]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[41]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[42]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[43]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[44]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[45]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[46]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[47]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[48]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[49]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[50]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[51]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[52]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[53]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[54]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[55]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[56]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[57]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[58]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[59]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[60]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[61]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[62]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[63]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[4]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[5]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[6]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[7]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[8]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[9]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[10]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[11]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[12]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[13]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[14]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[15]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[16]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[17]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[18]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[19]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[20]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[21]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[22]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[23]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[24]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[25]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[26]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[27]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[28]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[29]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[30]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[31]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[32]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[33]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[34]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[35]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[36]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[37]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[38]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[39]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[40]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[41]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[42]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[43]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[44]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[45]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[46]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[47]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[48]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[49]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[50]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[51]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[52]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[53]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[54]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[55]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[56]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[57]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[58]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[59]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[60]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[61]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[62]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[63]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19204 ; free virtual = 86743
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:226:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:237:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:225:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19169 ; free virtual = 86709
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.82 seconds; current allocated memory: 156.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 156.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:227) and 'icmp' operation ('icmp_ln227', fft_top.cpp:227).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 158.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 160.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:238) and 'icmp' operation ('icmp_ln238', fft_top.cpp:238).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (1.713ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.54ns, effective delay budget: 1.46ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp0.real', fft_top.cpp:243) [544]  (1.71 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:190:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19296 ; free virtual = 86770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19296 ; free virtual = 86770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19293 ; free virtual = 86767
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19291 ; free virtual = 86766
INFO: [XFORM 203-1101] Packing variable 'in0.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in1.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out0.data' (fft_top.cpp:179) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:201) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:206) into a 64-bit variable.
WARNING: [XFORM 203-104] Completely partitioning array 'arr0' (fft_top.cpp:201) accessed through non-constant indices on dimension 1 (fft_top.cpp:230:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:201) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'arr1' (fft_top.cpp:206) accessed through non-constant indices on dimension 1 (fft_top.cpp:231:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:215) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:226) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:237) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:251) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.real5' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.imag6' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.real5' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.imag6' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[4]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[5]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[6]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[7]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[8]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[9]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[10]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[11]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[12]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[13]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[14]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[15]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[16]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[17]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[18]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[19]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[20]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[21]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[22]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[23]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[24]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[25]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[26]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[27]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[28]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[29]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[30]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[31]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[32]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[33]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[34]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[35]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[36]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[37]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[38]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[39]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[40]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[41]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[42]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[43]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[44]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[45]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[46]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[47]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[48]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[49]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[50]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[51]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[52]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[53]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[54]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[55]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[56]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[57]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[58]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[59]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[60]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[61]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[62]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[63]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[4]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[5]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[6]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[7]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[8]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[9]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[10]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[11]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[12]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[13]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[14]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[15]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[16]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[17]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[18]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[19]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[20]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[21]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[22]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[23]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[24]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[25]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[26]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[27]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[28]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[29]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[30]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[31]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[32]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[33]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[34]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[35]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[36]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[37]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[38]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[39]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[40]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[41]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[42]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[43]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[44]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[45]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[46]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[47]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[48]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[49]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[50]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[51]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[52]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[53]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[54]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[55]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[56]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[57]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[58]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[59]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[60]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[61]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[62]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[63]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19270 ; free virtual = 86745
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:226:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:237:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:225:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19234 ; free virtual = 86710
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.73 seconds; current allocated memory: 156.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 156.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:227) and 'icmp' operation ('icmp_ln227', fft_top.cpp:227).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 158.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 160.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:238) and 'icmp' operation ('icmp_ln238', fft_top.cpp:238).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (1.713ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.54ns, effective delay budget: 1.46ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp0.real', fft_top.cpp:243) [544]  (1.71 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:190:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19294 ; free virtual = 86769
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19294 ; free virtual = 86769
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19291 ; free virtual = 86766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19290 ; free virtual = 86765
INFO: [XFORM 203-1101] Packing variable 'in0.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in1.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out0.data' (fft_top.cpp:179) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:201) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:206) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:215) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:226) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:237) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:251) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.real5' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.imag6' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.real5' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.imag6' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19271 ; free virtual = 86746
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:226:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:237:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:225:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19244 ; free virtual = 86720
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.95 seconds; current allocated memory: 145.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 145.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:227) and 'icmp' operation ('icmp_ln227', fft_top.cpp:227).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 146.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 146.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:238) and 'icmp' operation ('icmp_ln238', fft_top.cpp:238).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (1.713ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.54ns, effective delay budget: 1.46ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp0.real', fft_top.cpp:243) [64]  (1.71 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 146.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 147.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 147.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 147.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 147.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 147.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_mult_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 150.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 152.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in0_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in0_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in1_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in1_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/out0_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/out0_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for fft_top due to Loop_l_transpose_pro with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.080 MB.
INFO: [RTMG 210-278] Implementing memory 'fft_top_arr1_0_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in0_fifo_V_real_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in0_fifo_V_imag_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out0_fifo_V_real_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out0_fifo_V_imag_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:190:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19294 ; free virtual = 86767
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19294 ; free virtual = 86767
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19291 ; free virtual = 86764
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19289 ; free virtual = 86763
INFO: [XFORM 203-1101] Packing variable 'in0.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in1.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out0.data' (fft_top.cpp:179) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:201) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:206) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:215) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:226) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:237) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:251) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.real5' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.imag6' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.real5' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.imag6' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19270 ; free virtual = 86744
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:226:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:237:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:225:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19243 ; free virtual = 86717
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.92 seconds; current allocated memory: 145.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 145.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:227) and 'icmp' operation ('icmp_ln227', fft_top.cpp:227).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 146.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 146.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:238) and 'icmp' operation ('icmp_ln238', fft_top.cpp:238).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (1.713ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.54ns, effective delay budget: 1.46ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp0.real', fft_top.cpp:243) [64]  (1.71 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 146.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 147.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 147.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 147.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 147.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 147.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_mult_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 150.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 152.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in0_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in0_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in1_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in1_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/out0_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/out0_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for fft_top due to Loop_l_transpose_pro with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 154.080 MB.
INFO: [RTMG 210-278] Implementing memory 'fft_top_arr1_0_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in0_fifo_V_real_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in0_fifo_V_imag_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out0_fifo_V_real_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out0_fifo_V_imag_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:190:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19289 ; free virtual = 86763
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19289 ; free virtual = 86763
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19286 ; free virtual = 86760
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19284 ; free virtual = 86758
INFO: [XFORM 203-1101] Packing variable 'in0.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in1.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out0.data' (fft_top.cpp:179) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:201) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:206) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:215) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:226) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:237) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:251) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.real5' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.imag6' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.real5' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.imag6' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19265 ; free virtual = 86739
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:226:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:237:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:225:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 19239 ; free virtual = 86713
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.98 seconds; current allocated memory: 145.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 145.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:227) and 'icmp' operation ('icmp_ln227', fft_top.cpp:227).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 146.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 146.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:238) and 'icmp' operation ('icmp_ln238', fft_top.cpp:238).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (1.713ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.54ns, effective delay budget: 1.46ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp0.real', fft_top.cpp:243) [64]  (1.71 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 146.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 147.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 147.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 147.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 147.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 147.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_mult_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 150.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 152.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in0_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in0_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in1_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in1_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/out0_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/out0_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for fft_top due to Loop_l_transpose_pro with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 154.079 MB.
INFO: [RTMG 210-278] Implementing memory 'fft_top_arr1_0_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in0_fifo_V_real_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in0_fifo_V_imag_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out0_fifo_V_real_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out0_fifo_V_imag_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.54ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:190:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 19215 ; free virtual = 86718
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 19215 ; free virtual = 86718
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 19213 ; free virtual = 86717
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 19212 ; free virtual = 86716
INFO: [XFORM 203-1101] Packing variable 'in0.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in1.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out0.data' (fft_top.cpp:179) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:201) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:206) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i_proc' (fft_top.cpp:215) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_proc' (fft_top.cpp:226) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:237) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:253) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.real5' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.imag6' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.real5' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'in1_fifo.V.imag6' (fft_top.cpp:193) is invalid: it has no data consumer.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[0]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[1]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[2]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[3]' should be updated in process function 'Loop_l_transpose_proc9', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 4 process function(s): 
	 'Loop_l_read_i_proc8'
	 'Loop_l_transpose_proc9'
	 'Loop_l_mult_proc10'
	 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 19193 ; free virtual = 86697
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose' (fft_top.cpp:226:3) in function 'Loop_l_transpose_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:237:3) in function 'Loop_l_mult_proc10'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_proc9' to 'Loop_l_transpose_pro' (fft_top.cpp:225:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 899.695 ; gain = 200.000 ; free physical = 19167 ; free virtual = 86671
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.03 seconds; current allocated memory: 145.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 145.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_pro' (Loop: l_transpose_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:227) and 'icmp' operation ('icmp_ln227', fft_top.cpp:227).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 146.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 146.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc10' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:238) and 'icmp' operation ('icmp_ln238', fft_top.cpp:238).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 54.
WARNING: [SCHED 204-21] Estimated clock period (1.713ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.54ns, effective delay budget: 1.46ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_mult_proc10' consists of the following:
	'fmul' operation ('tmp_5', fft_top.cpp:244) [65]  (1.71 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 146.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 147.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 147.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 147.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 147.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 147.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 148.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 149.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_faddfsub_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_10_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_mult_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 151.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_o_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_o_proc11'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 153.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in0_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in0_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in1_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in1_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/out0_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/out0_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for fft_top due to Loop_l_transpose_pro with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 155.131 MB.
INFO: [RTMG 210-278] Implementing memory 'fft_top_arr1_0_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in0_fifo_V_real_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in0_fifo_V_imag_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out0_fifo_V_real_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out0_fifo_V_imag_U(fifo_w32_d16_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:190:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23697 ; free virtual = 89952
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23697 ; free virtual = 89952
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23692 ; free virtual = 89947
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23690 ; free virtual = 89945
INFO: [XFORM 203-1101] Packing variable 'in0.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in1.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out0.data' (fft_top.cpp:179) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in0_fifo.V' (fft_top.cpp:190) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in1_fifo.V' (fft_top.cpp:194) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out0_fifo.V' (fft_top.cpp:198) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:204) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:209) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i0_proc' (fft_top.cpp:218) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i1_proc' (fft_top.cpp:226) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_arr0_proc' (fft_top.cpp:234) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_arr1_proc' (fft_top.cpp:244) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:254) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:270) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[0]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[1]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[2]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[3]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 6 process function(s): 
	 'Loop_l_read_i0_proc8'
	 'Loop_l_read_i1_proc9'
	 'Loop_l_transpose_arr0_proc10'
	 'Loop_l_transpose_arr1_proc11'
	 'Loop_l_mult_proc12'
	 'Loop_l_wr_o_proc13'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23670 ; free virtual = 89926
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_arr1' (fft_top.cpp:244:3) in function 'Loop_l_transpose_arr1_proc11'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_arr0' (fft_top.cpp:234:3) in function 'Loop_l_transpose_arr0_proc10'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:254:3) in function 'Loop_l_mult_proc12'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_arr1_proc11' to 'Loop_l_transpose_arr' (fft_top.cpp:243:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_arr0_proc10' to 'Loop_l_transpose_arr.1' (fft_top.cpp:233:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 23626 ; free virtual = 89882
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'Loop_l_transpose_arr.1' to 'Loop_l_transpose_arr_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i0_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.08 seconds; current allocated memory: 164.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 164.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i1_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 164.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 165.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_arr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_arr0_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 165.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 165.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_arr1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 165.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 165.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 48.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 166.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 166.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 166.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 166.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 167.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 167.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i0_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i0_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 167.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i1_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i1_proc9'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 168.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_arr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_arr_1'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 169.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_arr'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 170.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_8_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_fsub_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:190:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 22867 ; free virtual = 89688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 22867 ; free virtual = 89688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 22864 ; free virtual = 89685
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 22863 ; free virtual = 89684
INFO: [XFORM 203-1101] Packing variable 'in0.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in1.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out0.data' (fft_top.cpp:179) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in0_fifo.V' (fft_top.cpp:190) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in1_fifo.V' (fft_top.cpp:194) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out0_fifo.V' (fft_top.cpp:198) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:204) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:209) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i0_proc' (fft_top.cpp:218) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i1_proc' (fft_top.cpp:226) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_arr0_proc' (fft_top.cpp:234) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_arr1_proc' (fft_top.cpp:244) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:254) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:270) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[0]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[1]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[2]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[3]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 6 process function(s): 
	 'Loop_l_read_i0_proc8'
	 'Loop_l_read_i1_proc9'
	 'Loop_l_transpose_arr0_proc10'
	 'Loop_l_transpose_arr1_proc11'
	 'Loop_l_mult_proc12'
	 'Loop_l_wr_o_proc13'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 22843 ; free virtual = 89665
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_arr1' (fft_top.cpp:244:3) in function 'Loop_l_transpose_arr1_proc11'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_arr0' (fft_top.cpp:234:3) in function 'Loop_l_transpose_arr0_proc10'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:254:3) in function 'Loop_l_mult_proc12'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_arr1_proc11' to 'Loop_l_transpose_arr' (fft_top.cpp:243:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_arr0_proc10' to 'Loop_l_transpose_arr.1' (fft_top.cpp:233:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.695 ; gain = 192.000 ; free physical = 22799 ; free virtual = 89621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'Loop_l_transpose_arr.1' to 'Loop_l_transpose_arr_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i0_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.07 seconds; current allocated memory: 164.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 164.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i1_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 164.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 165.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_arr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_arr0_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 165.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 165.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_arr1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 165.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 165.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 48.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 166.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 166.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 166.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 166.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 167.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 167.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i0_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i0_proc8'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 167.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_i1_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_i1_proc9'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 168.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_arr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_arr_1'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 169.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_arr'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 170.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_mult_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_8_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_fsub_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:2:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:190:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 20412 ; free virtual = 88815
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 20412 ; free virtual = 88815
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 20408 ; free virtual = 88812
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 20407 ; free virtual = 88811
INFO: [XFORM 203-1101] Packing variable 'in0.data' (fft_top.cpp:177) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in1.data' (fft_top.cpp:178) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out0.data' (fft_top.cpp:179) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in0_fifo.V' (fft_top.cpp:190) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'in1_fifo.V' (fft_top.cpp:194) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out0_fifo.V' (fft_top.cpp:198) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:204) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:209) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i0_proc' (fft_top.cpp:218) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_i1_proc' (fft_top.cpp:226) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_arr0_proc' (fft_top.cpp:234) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_arr1_proc' (fft_top.cpp:244) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_mult_proc' (fft_top.cpp:254) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_proc' (fft_top.cpp:270) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[4]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[5]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[6]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[7]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[8]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[9]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[10]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[11]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[12]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[13]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[14]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[15]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[16]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[17]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[18]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[19]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[20]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[21]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[22]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[23]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[24]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[25]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[26]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[27]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[28]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[29]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[30]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[31]' should be updated in process function 'Loop_l_transpose_arr0_proc10', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[0]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[1]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[2]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[3]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[4]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[5]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[6]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[7]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[8]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[9]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[10]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[11]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[12]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[13]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[14]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[15]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[16]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[17]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[18]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[19]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[20]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[21]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[22]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[23]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[24]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[25]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[26]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[27]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[28]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[29]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[30]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[31]' should be updated in process function 'Loop_l_transpose_arr1_proc11', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 6 process function(s): 
	 'Loop_l_read_i0_proc8'
	 'Loop_l_read_i1_proc9'
	 'Loop_l_transpose_arr0_proc10'
	 'Loop_l_transpose_arr1_proc11'
	 'Loop_l_mult_proc12'
	 'Loop_l_wr_o_proc13'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 898.621 ; gain = 198.926 ; free physical = 20387 ; free virtual = 88791
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_arr1' (fft_top.cpp:244:3) in function 'Loop_l_transpose_arr1_proc11'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_arr0' (fft_top.cpp:234:3) in function 'Loop_l_transpose_arr0_proc10'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mult' (fft_top.cpp:254:3) in function 'Loop_l_mult_proc12'.
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_arr1_proc11' to 'Loop_l_transpose_arr' (fft_top.cpp:243:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_arr0_proc10' to 'Loop_l_transpose_arr.1' (fft_top.cpp:233:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 932.195 ; gain = 232.500 ; free physical = 20336 ; free virtual = 88740
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'Loop_l_transpose_arr.1' to 'Loop_l_transpose_arr_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i0_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.58 seconds; current allocated memory: 169.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 169.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_i1_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_i1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 170.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 170.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_arr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_arr0_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_arr_1' (Loop: l_transpose_arr0_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:235) and 'icmp' operation ('icmp_ln235', fft_top.cpp:235).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 170.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 171.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_arr1_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_transpose_arr' (Loop: l_transpose_arr1_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:245) and 'icmp' operation ('icmp_ln245', fft_top.cpp:245).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 172.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 172.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_mult_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mult_L'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_mult_proc12' (Loop: l_mult_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('j', fft_top.cpp:255) and 'icmp' operation ('icmp_ln255', fft_top.cpp:255).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 50.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 173.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 175.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 175.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 175.491 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:47:29: error: calling a private constructor of class 'hls::stream<DATA_t>'
 dummy_proc_fe(&fft_config, in, xn);
                            ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_stream.h:91:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
In file included from fft_top.cpp:1:
fft_top.cpp:49:20: error: calling a private constructor of class 'hls::stream<DATA_t>'
 dummy_proc_be(xk, out);
                   ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_stream.h:91:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
In file included from fft_top.cpp:1:
fft_top.cpp:85:13: error: calling a private constructor of class 'hls::stream<DATA_t>'
 fft_single(xn_fifo, xk_fifo);
            ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_stream.h:91:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
In file included from fft_top.cpp:1:
fft_top.cpp:85:22: error: calling a private constructor of class 'hls::stream<DATA_t>'
 fft_single(xn_fifo, xk_fifo);
                     ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_stream.h:91:43: note: declared private here
    inline __attribute__((always_inline)) stream(const stream< __STREAM_T__ >& chn):V(chn.V) {
                                          ^
1 warning and 4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:62:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 22713 ; free virtual = 89101
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 22713 ; free virtual = 89101
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 22697 ; free virtual = 89088
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 22690 ; free virtual = 89081
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:42).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_fifo.V' (fft_top.cpp:62).
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:62) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_fifo.V' (fft_top.cpp:66).
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:66) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:54) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:54) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fft_single' (fft_top.cpp:34).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:6).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be.1' (fft_top.cpp:20).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:41) in function 'fft_single' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:23) in function 'dummy_proc_be.1' completely with a factor of 8.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:75) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:83) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:89) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc40'
	 'Loop_l_fft_row_proc'
	 'Loop_l_write_xk_proc41'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 22661 ; free virtual = 89054
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc41' to 'Loop_l_write_xk_proc' (fft_top.cpp:89:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc40' to 'Loop_l_read_xn_proc4' (fft_top.cpp:62)
WARNING: [XFORM 203-713] Function 'fft_single' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (fft_top.cpp:45:1), pipe: (fft_top.cpp:84:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 22602 ; free virtual = 88996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_be.1' to 'dummy_proc_be_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.01 seconds; current allocated memory: 199.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 199.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 199.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 199.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 200.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 200.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.766 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21897 ; free virtual = 89086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21897 ; free virtual = 89086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21882 ; free virtual = 89073
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21874 ; free virtual = 89066
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_fifo.V' (fft_top.cpp:64).
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fft_single' (fft_top.cpp:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:6).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be.1' (fft_top.cpp:21).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:24) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:43) in function 'fft_single' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:24) in function 'dummy_proc_be.1' completely with a factor of 8.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:77) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:85) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:91) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc42'
	 'Loop_l_fft_row_proc'
	 'Loop_l_write_xk_proc43'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21845 ; free virtual = 89039
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc43' to 'Loop_l_write_xk_proc' (fft_top.cpp:91:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc42' to 'Loop_l_read_xn_proc4' (fft_top.cpp:64)
WARNING: [XFORM 203-713] Function 'fft_single' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (fft_top.cpp:47:1), pipe: (fft_top.cpp:86:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21787 ; free virtual = 88981
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_be.1' to 'dummy_proc_be_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.08 seconds; current allocated memory: 199.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 199.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 199.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 200.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.609 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 202.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 203.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21869 ; free virtual = 89063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21869 ; free virtual = 89063
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21855 ; free virtual = 89050
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21847 ; free virtual = 89043
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_fifo.V' (fft_top.cpp:64).
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fft_single' (fft_top.cpp:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:6).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be.1' (fft_top.cpp:21).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:24) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:43) in function 'fft_single' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:24) in function 'dummy_proc_be.1' completely with a factor of 8.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:77) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:85) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:91) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc42'
	 'Loop_l_fft_row_proc'
	 'Loop_l_write_xk_proc43'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 904.664 ; gain = 202.000 ; free physical = 21818 ; free virtual = 89016
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc43' to 'Loop_l_write_xk_proc' (fft_top.cpp:91:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc42' to 'Loop_l_read_xn_proc4' (fft_top.cpp:64)
WARNING: [XFORM 203-713] Function 'fft_single' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (fft_top.cpp:47:1), pipe: (fft_top.cpp:86:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 905.172 ; gain = 202.508 ; free physical = 21751 ; free virtual = 88950
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_be.1' to 'dummy_proc_be_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.08 seconds; current allocated memory: 199.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 199.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 199.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 199.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 200.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.611 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 203.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21917 ; free virtual = 89055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21917 ; free virtual = 89055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21903 ; free virtual = 89043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21895 ; free virtual = 89036
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_fifo.V' (fft_top.cpp:64).
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fft_single' (fft_top.cpp:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:6).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be.1' (fft_top.cpp:21).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:24) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:43) in function 'fft_single' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:24) in function 'dummy_proc_be.1' completely with a factor of 8.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:77) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:85) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:91) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc42'
	 'Loop_l_fft_row_proc'
	 'Loop_l_write_xk_proc43'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21866 ; free virtual = 89009
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc43' to 'Loop_l_write_xk_proc' (fft_top.cpp:91:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc42' to 'Loop_l_read_xn_proc4' (fft_top.cpp:64)
WARNING: [XFORM 203-713] Function 'fft_single' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (fft_top.cpp:47:1), pipe: (fft_top.cpp:86:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21809 ; free virtual = 88952
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_be.1' to 'dummy_proc_be_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14 seconds; current allocated memory: 199.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 199.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 200.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.614 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 202.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 203.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21903 ; free virtual = 89042
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21903 ; free virtual = 89042
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21888 ; free virtual = 89029
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21880 ; free virtual = 89021
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_fifo.V' (fft_top.cpp:64).
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fft_single' (fft_top.cpp:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:6).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be.1' (fft_top.cpp:21).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:24) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:43) in function 'fft_single' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:24) in function 'dummy_proc_be.1' completely with a factor of 8.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:77) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:85) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:91) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc42'
	 'Loop_l_fft_row_proc'
	 'Loop_l_write_xk_proc43'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21852 ; free virtual = 88995
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc43' to 'Loop_l_write_xk_proc' (fft_top.cpp:91:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc42' to 'Loop_l_read_xn_proc4' (fft_top.cpp:64)
WARNING: [XFORM 203-713] Function 'fft_single' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (fft_top.cpp:47:1), pipe: (fft_top.cpp:86:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21793 ; free virtual = 88937
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_be.1' to 'dummy_proc_be_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.97 seconds; current allocated memory: 199.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 199.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 199.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 200.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.610 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cstdint:34:
/opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/c++0x_warning.h:32:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cstdint:34:
/opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/c++0x_warning.h:32:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cstdint:34:
/opt/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/c++0x_warning.h:32:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:2:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21863 ; free virtual = 89005
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21863 ; free virtual = 89005
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21850 ; free virtual = 88993
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21841 ; free virtual = 88985
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_fifo.V' (fft_top.cpp:64).
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fft_single' (fft_top.cpp:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:6).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be.1' (fft_top.cpp:21).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:24) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:43) in function 'fft_single' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:24) in function 'dummy_proc_be.1' completely with a factor of 8.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:77) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:85) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:91) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc42'
	 'Loop_l_fft_row_proc'
	 'Loop_l_write_xk_proc43'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21813 ; free virtual = 88959
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc43' to 'Loop_l_write_xk_proc' (fft_top.cpp:91:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc42' to 'Loop_l_read_xn_proc4' (fft_top.cpp:64)
WARNING: [XFORM 203-713] Function 'fft_single' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (fft_top.cpp:47:1), pipe: (fft_top.cpp:86:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21755 ; free virtual = 88901
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_be.1' to 'dummy_proc_be_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.06 seconds; current allocated memory: 199.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 199.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 199.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 199.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 200.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.609 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21855 ; free virtual = 88996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21855 ; free virtual = 88996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21840 ; free virtual = 88984
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21833 ; free virtual = 88977
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_fifo.V' (fft_top.cpp:64).
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fft_single' (fft_top.cpp:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:6).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be.1' (fft_top.cpp:21).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:24) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:43) in function 'fft_single' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:24) in function 'dummy_proc_be.1' completely with a factor of 8.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:77) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:85) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:91) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc42'
	 'Loop_l_fft_row_proc'
	 'Loop_l_write_xk_proc43'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 904.664 ; gain = 202.000 ; free physical = 21805 ; free virtual = 88951
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc43' to 'Loop_l_write_xk_proc' (fft_top.cpp:91:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc42' to 'Loop_l_read_xn_proc4' (fft_top.cpp:64)
WARNING: [XFORM 203-713] Function 'fft_single' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (fft_top.cpp:47:1), pipe: (fft_top.cpp:86:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 905.172 ; gain = 202.508 ; free physical = 21737 ; free virtual = 88884
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_be.1' to 'dummy_proc_be_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.93 seconds; current allocated memory: 199.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 199.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 199.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 199.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 200.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.609 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 203.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21846 ; free virtual = 88987
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21846 ; free virtual = 88987
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21832 ; free virtual = 88976
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21824 ; free virtual = 88968
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_fifo.V' (fft_top.cpp:64).
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fft_single' (fft_top.cpp:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:6).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be.1' (fft_top.cpp:21).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:24) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:43) in function 'fft_single' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:24) in function 'dummy_proc_be.1' completely with a factor of 8.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:77) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:85) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:91) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc42'
	 'Loop_l_fft_row_proc'
	 'Loop_l_write_xk_proc43'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21795 ; free virtual = 88942
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc43' to 'Loop_l_write_xk_proc' (fft_top.cpp:91:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc42' to 'Loop_l_read_xn_proc4' (fft_top.cpp:64)
WARNING: [XFORM 203-713] Function 'fft_single' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (fft_top.cpp:47:1), pipe: (fft_top.cpp:86:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21737 ; free virtual = 88884
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_be.1' to 'dummy_proc_be_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.96 seconds; current allocated memory: 199.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 199.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 199.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 199.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 199.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 200.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.617 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 202.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 202.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21494 ; free virtual = 88706
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21494 ; free virtual = 88706
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21480 ; free virtual = 88694
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21472 ; free virtual = 88687
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_fifo.V' (fft_top.cpp:64).
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fft_single' (fft_top.cpp:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:6).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be.1' (fft_top.cpp:21).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:24) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:43) in function 'fft_single' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:24) in function 'dummy_proc_be.1' completely with a factor of 8.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:78) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:87) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:94) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc42'
	 'Loop_l_fft_row_proc'
	 'Loop_l_write_xk_proc43'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21443 ; free virtual = 88660
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc43' to 'Loop_l_write_xk_proc' (fft_top.cpp:94:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc42' to 'Loop_l_read_xn_proc4' (fft_top.cpp:64)
WARNING: [XFORM 203-713] Function 'fft_single' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (fft_top.cpp:47:1), pipe: (fft_top.cpp:88:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21385 ; free virtual = 88602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_be.1' to 'dummy_proc_be_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.99 seconds; current allocated memory: 199.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 199.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 199.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 200.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.608 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 203.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 204.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 20197 ; free virtual = 87415
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 20197 ; free virtual = 87415
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 20167 ; free virtual = 87387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 20140 ; free virtual = 87360
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_fifo.V' (fft_top.cpp:64).
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:6).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be' (fft_top.cpp:21).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:24) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:24) in function 'dummy_proc_be' completely with a factor of 32.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:78) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:87) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:94) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc41'
	 'Loop_l_fft_row_proc'
	 'Loop_l_write_xk_proc42'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 20082 ; free virtual = 87305
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc42' to 'Loop_l_write_xk_proc' (fft_top.cpp:94:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc41' to 'Loop_l_read_xn_proc4' (fft_top.cpp:64)
WARNING: [XFORM 203-713] Function 'fft_single' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (fft_top.cpp:47:1), pipe: (fft_top.cpp:88:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 20015 ; free virtual = 87238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.84 seconds; current allocated memory: 200.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 200.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 201.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 201.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.963 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 202.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 202.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 202.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 202.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 203.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 205.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 206.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 207.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 207.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21421 ; free virtual = 88618
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21421 ; free virtual = 88618
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21407 ; free virtual = 88607
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21399 ; free virtual = 88600
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_fifo.V' (fft_top.cpp:64).
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:78) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:87) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:94) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc'
	 'Loop_l_write_xk_proc32'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21371 ; free virtual = 88574
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc32' to 'Loop_l_write_xk_proc' (fft_top.cpp:94:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:64)
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21312 ; free virtual = 88515
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.02 seconds; current allocated memory: 199.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 199.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 199.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 199.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.745 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 203.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 204.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for fft_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 205.625 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A)' using Block RAMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21413 ; free virtual = 88610
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21413 ; free virtual = 88610
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21399 ; free virtual = 88598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 21391 ; free virtual = 88592
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_fifo.V' (fft_top.cpp:64).
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:78) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:87) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:93) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc'
	 'Loop_l_write_xk_proc32'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21362 ; free virtual = 88565
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc32' to 'Loop_l_write_xk_proc' (fft_top.cpp:93:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:64)
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 21303 ; free virtual = 88506
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.97 seconds; current allocated memory: 199.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 199.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.747 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for fft_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 205.627 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A)' using Block RAMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18187 ; free virtual = 87390
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18187 ; free virtual = 87390
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18174 ; free virtual = 87378
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18166 ; free virtual = 87371
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:76).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_fft_row' (fft_top.cpp:95) in function 'fft_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:6).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be' (fft_top.cpp:21).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:24) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (fft_top.cpp:97) in function 'fft_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (fft_top.cpp:106) in function 'fft_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:24) in function 'dummy_proc_be' completely with a factor of 32.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:86) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:95) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:116) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc43'
	 'Loop_l_fft_row_proc44'
	 'Loop_l_write_xk_proc45'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 910.664 ; gain = 208.000 ; free physical = 18136 ; free virtual = 87343
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc45' to 'Loop_l_write_xk_proc' (fft_top.cpp:116:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc43' to 'Loop_l_read_xn_proc4' (fft_top.cpp:64)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc44' to 'Loop_l_fft_row_proc4' (fft_top.cpp:68:37)
WARNING: [XFORM 203-713] Function 'fft_single' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (fft_top.cpp:47:1), pipe: (fft_top.cpp:96:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 919.664 ; gain = 217.000 ; free physical = 18079 ; free virtual = 87286
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.86 seconds; current allocated memory: 202.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 202.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 202.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 203.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 203.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 203.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 203.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 203.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 203.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 204.368 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 204.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 204.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 204.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 205.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 205.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 205.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 206.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 207.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 208.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 209.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 210.913 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18254 ; free virtual = 87391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18254 ; free virtual = 87391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18239 ; free virtual = 87379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18231 ; free virtual = 87372
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:76).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:86) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:95) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:117) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_write_xk_proc33'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 18202 ; free virtual = 87344
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_fft_row' (fft_top.cpp:95:3) in function 'Loop_l_fft_row_proc32' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc33' to 'Loop_l_write_xk_proc' (fft_top.cpp:117:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:64)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft_top.cpp:68:38)
WARNING: [XFORM 203-713] Function 'fft_single' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (fft_top.cpp:47:1), pipe: (fft_top.cpp:98:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [XFORM 203-713] Function 'fft_single' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (fft_top.cpp:47:1), pipe: (fft_top.cpp:108:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 18144 ; free virtual = 87287
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.12 seconds; current allocated memory: 200.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 200.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 200.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 201.289 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 201.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 202.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 203.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 203.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 204.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 205.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 206.027 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18254 ; free virtual = 87391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18254 ; free virtual = 87391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18240 ; free virtual = 87380
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18232 ; free virtual = 87373
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:76).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:86) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:95) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:115) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_write_xk_proc33'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 904.664 ; gain = 202.000 ; free physical = 18203 ; free virtual = 87346
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc33' to 'Loop_l_write_xk_proc' (fft_top.cpp:115:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:64)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft_top.cpp:68:38)
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 905.184 ; gain = 202.520 ; free physical = 18136 ; free virtual = 87279
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.03 seconds; current allocated memory: 200.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 200.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 200.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 201.244 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 201.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 202.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 203.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 204.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 204.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 205.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17469 ; free virtual = 86186
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17469 ; free virtual = 86186
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17430 ; free virtual = 86150
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17416 ; free virtual = 86137
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:76).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:42) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_fft_row' (fft_top.cpp:95) in function 'fft_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fft_single' (fft_top.cpp:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:7).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be.1' (fft_top.cpp:21).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:24) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (fft_top.cpp:97) in function 'fft_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (fft_top.cpp:106) in function 'fft_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:42) in function 'fft_single' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (fft_top.cpp:43) in function 'fft_single' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:24) in function 'dummy_proc_be.1' completely with a factor of 32.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:86) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:95) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:116) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc45'
	 'Loop_l_fft_row_proc46'
	 'Loop_l_write_xk_proc47'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 910.664 ; gain = 208.000 ; free physical = 17345 ; free virtual = 86067
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc47' to 'Loop_l_write_xk_proc' (fft_top.cpp:116:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc45' to 'Loop_l_read_xn_proc4' (fft_top.cpp:64)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc46' to 'Loop_l_fft_row_proc4' (fft_top.cpp:68:37)
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'xn' (fft_top.cpp:42) is incompatible with the mode 'ap_fifo' on the formal argument 'xn' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630) for function 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'xk' is incompatible with the mode 'ap_fifo' on the formal argument 'xk' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:631) for function 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'fft_config.data.V' (fft_top.cpp:44) is incompatible with the mode 'ap_fifo' on the formal argument 'config_ch.data.V' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:633) for function 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630). Please consider to duplicate the function to avoid mode conflicts.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 14899 ; free virtual = 83619
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 14899 ; free virtual = 83619
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 14881 ; free virtual = 83603
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 14877 ; free virtual = 83600
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:76).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:86) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:95) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:116) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_write_xk_proc33'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 904.664 ; gain = 202.000 ; free physical = 14850 ; free virtual = 83575
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc33' to 'Loop_l_write_xk_proc' (fft_top.cpp:116:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:64)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft_top.cpp:68:38)
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 905.184 ; gain = 202.520 ; free physical = 14782 ; free virtual = 83507
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.7 seconds; current allocated memory: 200.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 200.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 200.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 200.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.250 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 201.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 202.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 202.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 203.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 204.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 204.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 205.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:64:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18121 ; free virtual = 87335
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18121 ; free virtual = 87335
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18108 ; free virtual = 87324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 18099 ; free virtual = 87316
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:44).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:68).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:76).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:56) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:64) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:86) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:95) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:116) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_write_xk_proc33'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 904.664 ; gain = 202.000 ; free physical = 18071 ; free virtual = 87290
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc33' to 'Loop_l_write_xk_proc' (fft_top.cpp:116:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:64)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft_top.cpp:68:38)
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 905.184 ; gain = 202.520 ; free physical = 18003 ; free virtual = 87223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.16 seconds; current allocated memory: 200.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 200.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 201.243 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 201.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 202.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 204.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 205.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:81:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 15820 ; free virtual = 84558
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 15820 ; free virtual = 84558
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 15764 ; free virtual = 84503
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 15754 ; free virtual = 84495
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:60).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:85).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:85) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:93).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:73) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:73) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:89) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn' (fft_top.cpp:58).
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:58) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk' (fft_top.cpp:59).
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:59) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_fft_row' (fft_top.cpp:112) in function 'fft_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fft_single' (fft_top.cpp:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:7).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be' (fft_top.cpp:21).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:24) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (fft_top.cpp:114) in function 'fft_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (fft_top.cpp:123) in function 'fft_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:58) in function 'fft_single' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (fft_top.cpp:59) in function 'fft_single' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:24) in function 'dummy_proc_be' completely with a factor of 32.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:103) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:112) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:133) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc45'
	 'Loop_l_fft_row_proc46'
	 'Loop_l_write_xk_proc47'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 910.664 ; gain = 208.000 ; free physical = 15717 ; free virtual = 84459
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc47' to 'Loop_l_write_xk_proc' (fft_top.cpp:133:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc45' to 'Loop_l_read_xn_proc4' (fft_top.cpp:81)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc46' to 'Loop_l_fft_row_proc4' (fft_top.cpp:85:37)
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'xn' (fft_top.cpp:58) is incompatible with the mode 'ap_fifo' on the formal argument 'xn' (fft_top.cpp:36) for function 'hls_fft_call' (fft_top.cpp:36). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'xk' (fft_top.cpp:59) is incompatible with the mode 'ap_fifo' on the formal argument 'xk' (fft_top.cpp:37) for function 'hls_fft_call' (fft_top.cpp:36). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'fft_config.data.V' (fft_top.cpp:60) is incompatible with the mode 'ap_fifo' on the formal argument 'config.data.V' (fft_top.cpp:39) for function 'hls_fft_call' (fft_top.cpp:36). Please consider to duplicate the function to avoid mode conflicts.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:81:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17988 ; free virtual = 87219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17988 ; free virtual = 87219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17974 ; free virtual = 87207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17966 ; free virtual = 87199
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:60).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:85).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:85) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:93).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:73) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:73) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:89) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn' (fft_top.cpp:58).
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:58) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk' (fft_top.cpp:59).
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:59) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_fft_row' (fft_top.cpp:112) in function 'fft_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fft_single' (fft_top.cpp:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_fe' (fft_top.cpp:7).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:11) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dummy_proc_be' (fft_top.cpp:21).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (fft_top.cpp:24) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (fft_top.cpp:114) in function 'fft_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (fft_top.cpp:123) in function 'fft_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:58) in function 'fft_single' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (fft_top.cpp:59) in function 'fft_single' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:11) in function 'dummy_proc_fe' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fft_top.cpp:24) in function 'dummy_proc_be' completely with a factor of 32.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:103) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:112) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:133) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc45'
	 'Loop_l_fft_row_proc46'
	 'Loop_l_write_xk_proc47'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 910.664 ; gain = 208.000 ; free physical = 17936 ; free virtual = 87171
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc47' to 'Loop_l_write_xk_proc' (fft_top.cpp:133:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc45' to 'Loop_l_read_xn_proc4' (fft_top.cpp:81)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc46' to 'Loop_l_fft_row_proc4' (fft_top.cpp:85:37)
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'xn' (fft_top.cpp:58) is incompatible with the mode 'ap_fifo' on the formal argument 'xn' (fft_top.cpp:36) for function 'hls_fft_call' (fft_top.cpp:36). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'xk' (fft_top.cpp:59) is incompatible with the mode 'ap_fifo' on the formal argument 'xk' (fft_top.cpp:37) for function 'hls_fft_call' (fft_top.cpp:36). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'fft_config.data.V' (fft_top.cpp:60) is incompatible with the mode 'ap_fifo' on the formal argument 'config.data.V' (fft_top.cpp:39) for function 'hls_fft_call' (fft_top.cpp:36). Please consider to duplicate the function to avoid mode conflicts.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:81:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17983 ; free virtual = 87214
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17983 ; free virtual = 87214
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17969 ; free virtual = 87202
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17961 ; free virtual = 87195
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:60).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:85).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:85) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:93).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:73) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:73) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:89) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn'.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:103) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:112) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:133) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls_fft_call'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc34'
	 'Loop_l_fft_row_proc35'
	 'Loop_l_write_xk_proc36'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 17932 ; free virtual = 87168
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc36' to 'Loop_l_write_xk_proc' (fft_top.cpp:133:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc34' to 'Loop_l_read_xn_proc3' (fft_top.cpp:81)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc35' to 'Loop_l_fft_row_proc3' (fft_top.cpp:85:38)
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 17864 ; free virtual = 87101
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.67 seconds; current allocated memory: 209.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 209.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 209.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 210.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 210.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 210.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 210.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 210.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 210.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 211.042 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 211.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 211.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 211.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 211.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 211.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 212.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 212.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 213.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_fft_call'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 213.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 213.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 214.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:49:13: error: no viable overloaded '='
 config[0U] = 0U;
 ~~~~~~~~~~ ^ ~~
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:137:12: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'unsigned int' to 'const hls::ip_fft::config_t<config1>' for 1st argument; 
    struct config_t
           ^
In file included from fft_top.cpp:1:
fft_top.cpp:54:13: error: no viable overloaded '='
 status[0U] = 0U;
 ~~~~~~~~~~ ^ ~~
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:336:12: note: candidate function (the implicit copy assignment operator) not viable: no known conversion from 'unsigned int' to 'const hls::ip_fft::status_t<config1>' for 1st argument; 
    struct status_t
           ^
1 warning and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:88:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17822 ; free virtual = 87179
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17822 ; free virtual = 87179
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17809 ; free virtual = 87168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17801 ; free virtual = 87161
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:92).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:92) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:100).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:100) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:88) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:96) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:110) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:119) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:140) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls_fft_call'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_write_xk_proc33'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 17773 ; free virtual = 87134
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc33' to 'Loop_l_write_xk_proc' (fft_top.cpp:140:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:88)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft_top.cpp:92:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 17713 ; free virtual = 87075
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.46 seconds; current allocated memory: 199.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 199.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 199.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 199.679 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 199.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 199.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 200.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 200.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 201.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_fft_call'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 202.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 203.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 205.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for fft_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 205.833 MB.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A)' using Block RAMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:105:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 16642 ; free virtual = 86747
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 16642 ; free virtual = 86747
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 16629 ; free virtual = 86737
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'hls_fft_call' (fft_top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 16620 ; free virtual = 86729
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:109).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:117).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:117) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:105) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:113) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:127) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:136) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:157) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls_fft_call'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc35'
	 'Loop_l_fft_row_proc36'
	 'Loop_l_write_xk_proc37'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 16594 ; free virtual = 86704
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc37' to 'Loop_l_write_xk_proc' (fft_top.cpp:157:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc35' to 'Loop_l_read_xn_proc3' (fft_top.cpp:105)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc36' to 'Loop_l_fft_row_proc3' (fft_top.cpp:109:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 16535 ; free virtual = 86646
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.5 seconds; current allocated memory: 199.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 200.482 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 200.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 202.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 202.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 203.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_fft_call'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 203.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 205.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 205.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 206.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 207.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for fft_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 208.224 MB.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:105:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 16410 ; free virtual = 86517
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 16410 ; free virtual = 86517
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 16394 ; free virtual = 86503
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'hls_fft_call' (fft_top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 16386 ; free virtual = 86496
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:109).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:117).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:117) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:105) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:113) into a 64-bit variable.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'hls_fft_call' (fft_top.cpp:63) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:127) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:136) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:157) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls_fft_call'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc35'
	 'Loop_l_fft_row_proc36'
	 'Loop_l_write_xk_proc37'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 16369 ; free virtual = 86480
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc37' to 'Loop_l_write_xk_proc' (fft_top.cpp:157:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc35' to 'Loop_l_read_xn_proc3' (fft_top.cpp:105)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc36' to 'Loop_l_fft_row_proc3' (fft_top.cpp:109:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 16304 ; free virtual = 86415
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.77 seconds; current allocated memory: 199.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 200.540 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 201.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 201.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 201.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 202.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 202.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 202.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 203.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_fft_call'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 205.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 206.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 206.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 207.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:105:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17136 ; free virtual = 87251
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17136 ; free virtual = 87251
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17123 ; free virtual = 87240
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'hls_fft_call' (fft_top.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17114 ; free virtual = 87232
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:109).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:117).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:117) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:105) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:113) into a 64-bit variable.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'hls_fft_call' (fft_top.cpp:63) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:127) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:136) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:157) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls_fft_call'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc35'
	 'Loop_l_fft_row_proc36'
	 'Loop_l_write_xk_proc37'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 17086 ; free virtual = 87205
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc37' to 'Loop_l_write_xk_proc' (fft_top.cpp:157:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc35' to 'Loop_l_read_xn_proc3' (fft_top.cpp:105)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc36' to 'Loop_l_fft_row_proc3' (fft_top.cpp:109:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 17028 ; free virtual = 87147
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.38 seconds; current allocated memory: 199.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 200.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 200.518 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 200.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 201.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 201.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 202.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 202.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 202.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 203.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_fft_call'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 204.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 205.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 206.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 206.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 207.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_hs'.
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:106:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17123 ; free virtual = 87214
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17123 ; free virtual = 87214
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17110 ; free virtual = 87202
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17101 ; free virtual = 87194
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:110).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:110) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:118).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn'.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:128) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:137) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:158) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls_fft_call'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc34'
	 'Loop_l_fft_row_proc35'
	 'Loop_l_write_xk_proc36'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 17072 ; free virtual = 87167
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc36' to 'Loop_l_write_xk_proc' (fft_top.cpp:158:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc34' to 'Loop_l_read_xn_proc3' (fft_top.cpp:106)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc35' to 'Loop_l_fft_row_proc3' (fft_top.cpp:110:38)
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 17005 ; free virtual = 87100
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.64 seconds; current allocated memory: 209.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 209.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 210.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 210.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 210.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 210.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 210.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 210.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 211.037 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 211.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 211.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 211.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 211.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 211.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 212.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 212.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 213.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_fft_call'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 213.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 213.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 214.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:106:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17086 ; free virtual = 87178
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17086 ; free virtual = 87178
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17073 ; free virtual = 87167
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17064 ; free virtual = 87159
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:110).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:110) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:118).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn'.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:128) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:137) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:158) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls_fft_call'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc34'
	 'Loop_l_fft_row_proc35'
	 'Loop_l_write_xk_proc36'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 17036 ; free virtual = 87133
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc36' to 'Loop_l_write_xk_proc' (fft_top.cpp:158:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc34' to 'Loop_l_read_xn_proc3' (fft_top.cpp:106)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc35' to 'Loop_l_fft_row_proc3' (fft_top.cpp:110:38)
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 16968 ; free virtual = 87065
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.62 seconds; current allocated memory: 209.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 209.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 209.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 210.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 210.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 210.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 210.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 210.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 211.027 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 211.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 211.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 211.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 211.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 211.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 212.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 212.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 213.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_fft_call'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 213.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 213.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 214.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:106:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17082 ; free virtual = 87174
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17082 ; free virtual = 87174
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17068 ; free virtual = 87162
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 17060 ; free virtual = 87154
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:110).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:110) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:118).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn'.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:128) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:137) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:158) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls_fft_call'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc34'
	 'Loop_l_fft_row_proc35'
	 'Loop_l_write_xk_proc36'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 17031 ; free virtual = 87128
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc36' to 'Loop_l_write_xk_proc' (fft_top.cpp:158:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc34' to 'Loop_l_read_xn_proc3' (fft_top.cpp:106)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc35' to 'Loop_l_fft_row_proc3' (fft_top.cpp:110:38)
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 16963 ; free virtual = 87060
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.65 seconds; current allocated memory: 209.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 209.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 209.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 210.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 210.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 210.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 210.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 210.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 211.036 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 211.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 211.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 211.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 211.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 211.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 212.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 212.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 213.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_fft_call'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 213.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 213.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 214.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:106:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 16207 ; free virtual = 86807
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 16207 ; free virtual = 86807
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 16192 ; free virtual = 86795
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 900.602 ; gain = 197.938 ; free physical = 16185 ; free virtual = 86788
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:110).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:110) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:118).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn'.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:128) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:137) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:158) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls_fft_call'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc34'
	 'Loop_l_fft_row_proc35'
	 'Loop_l_write_xk_proc36'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 16156 ; free virtual = 86761
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc36' to 'Loop_l_write_xk_proc' (fft_top.cpp:158:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc34' to 'Loop_l_read_xn_proc3' (fft_top.cpp:106)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc35' to 'Loop_l_fft_row_proc3' (fft_top.cpp:110:38)
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 902.582 ; gain = 199.918 ; free physical = 16088 ; free virtual = 86693
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.58 seconds; current allocated memory: 209.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 209.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 210.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 210.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 210.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 210.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 210.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 211.006 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 211.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 211.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 211.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 211.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 211.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 212.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 212.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 213.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_fft_call'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 213.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 213.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 214.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:106:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16531 ; free virtual = 87182
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16531 ; free virtual = 87182
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16517 ; free virtual = 87171
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16509 ; free virtual = 87163
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:110).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:110) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:118).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn'.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:128) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:137) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:158) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls_fft_call'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc34'
	 'Loop_l_fft_row_proc35'
	 'Loop_l_write_xk_proc36'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16481 ; free virtual = 87137
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc36' to 'Loop_l_write_xk_proc' (fft_top.cpp:158:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc34' to 'Loop_l_read_xn_proc3' (fft_top.cpp:106)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc35' to 'Loop_l_fft_row_proc3' (fft_top.cpp:110:38)
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16412 ; free virtual = 87068
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.62 seconds; current allocated memory: 205.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 206.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 206.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 206.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 206.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 206.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 206.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 206.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 206.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 206.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 207.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 207.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 207.341 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 207.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 207.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 207.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 207.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 207.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 208.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 209.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 209.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_fft_call'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 209.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 210.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 210.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:106:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15884 ; free virtual = 86748
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15884 ; free virtual = 86748
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15870 ; free virtual = 86736
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15863 ; free virtual = 86729
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn_middle_fifo.V' (fft_top.cpp:110).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:110) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk_middle_fifo.V' (fft_top.cpp:118).
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xn'.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'xk'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:128) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:137) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:158) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls_fft_call'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc34'
	 'Loop_l_fft_row_proc35'
	 'Loop_l_write_xk_proc36'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15834 ; free virtual = 86703
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc36' to 'Loop_l_write_xk_proc' (fft_top.cpp:158:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc34' to 'Loop_l_read_xn_proc3' (fft_top.cpp:106)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc35' to 'Loop_l_fft_row_proc3' (fft_top.cpp:110:38)
WARNING: [HLS 200-658] Generating channel fft_config_data_V that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15770 ; free virtual = 86639
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.42 seconds; current allocated memory: 205.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 206.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 206.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 206.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 206.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 206.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 206.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 206.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 206.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 206.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 207.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 207.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 207.368 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 207.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 207.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 207.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 207.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 208.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 208.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 209.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 209.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_fft_call' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_fft_call'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 209.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 210.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 210.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:115:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&xn' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&xk' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&xn_fifo' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&xn_middle_fifo' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&xk_fifo' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&xk_middle_fifo' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25937 ; free virtual = 90498
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25937 ; free virtual = 90498
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25922 ; free virtual = 90485
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25914 ; free virtual = 90477
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:90).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:120) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:130) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:107) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:107) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:141) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:150) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:171) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25885 ; free virtual = 90451
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:171:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:115)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:120:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25824 ; free virtual = 90391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' on 'out' as it is incompatible with the interface mode 'ap_memory' of 'out'.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' on 'xk' as it is incompatible with the interface mode 'ap_memory' of 'xk'.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' on 'xn' as it is incompatible with the interface mode 'ap_memory' of 'xn'.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' on 'in' as it is incompatible with the interface mode 'ap_memory' of 'in'.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:87) on 'xn', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:88) on 'xk', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:123) on 'xn_middle_fifo_V', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:133) on 'xk_middle_fifo_V', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:133): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:118) on 'xn_fifo_V_real', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:118) on 'xn_fifo_V_imag', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:128) on 'xk_fifo_V_real', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:128) on 'xk_fifo_V_imag', which is not a function parameter or a function.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.65 seconds; current allocated memory: 196.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 197.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.742 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'xn' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'xk' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 198.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 198.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 199.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 199.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 199.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 200.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:115:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&xn' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&xk' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&xn_fifo' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&xn_middle_fifo' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&xk_fifo' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXIS' on port '&xk_middle_fifo' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25214 ; free virtual = 90446
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25214 ; free virtual = 90446
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25199 ; free virtual = 90434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25190 ; free virtual = 90426
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:90).
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:120) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:130) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:107) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:107) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:141) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:150) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:171) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25162 ; free virtual = 90400
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:171:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:115)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:120:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25102 ; free virtual = 90340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' on 'out' as it is incompatible with the interface mode 'ap_memory' of 'out'.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' on 'xk' as it is incompatible with the interface mode 'ap_memory' of 'xk'.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' on 'xn' as it is incompatible with the interface mode 'ap_memory' of 'xn'.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' on 'in' as it is incompatible with the interface mode 'ap_memory' of 'in'.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:87) on 'xn', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:88) on 'xk', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:123) on 'xn_middle_fifo_V', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:133) on 'xk_middle_fifo_V', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:133): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:118) on 'xn_fifo_V_real', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:118) on 'xn_fifo_V_imag', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:128) on 'xk_fifo_V_real', which is not a function parameter or a function.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXIS' (fft_top.cpp:128) on 'xk_fifo_V_imag', which is not a function parameter or a function.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.52 seconds; current allocated memory: 196.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 197.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.747 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'xn' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'xk' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 198.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 198.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 198.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 199.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 199.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 199.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:120:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24776 ; free virtual = 90058
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24776 ; free virtual = 90058
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24762 ; free virtual = 90047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24753 ; free virtual = 90039
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.real' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.imag' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.real' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.imag' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:123:1) on internal object 'xn_fifo.V.real' (fft_top.cpp:120). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:123:1) on internal object 'xn_fifo.V.imag' (fft_top.cpp:120). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:128:1) on internal object 'xn_middle_fifo.V.real' (fft_top.cpp:125). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:128:1) on internal object 'xn_middle_fifo.V.imag' (fft_top.cpp:125). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:133:1) on internal object 'xk_fifo.V.real' (fft_top.cpp:130). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:133:1) on internal object 'xk_fifo.V.imag' (fft_top.cpp:130). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:138:1) on internal object 'xk_middle_fifo.V.real' (fft_top.cpp:135). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:138:1) on internal object 'xk_middle_fifo.V.imag' (fft_top.cpp:135). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.real' (fft_top.cpp:22). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.imag' (fft_top.cpp:22). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.real' (fft_top.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.imag' (fft_top.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:92).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:112) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:112) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:120) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:130) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:135) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:86) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:87) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:145) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:154) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:175) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc26'
	 'Loop_l_fft_row_proc27'
	 'Loop_l_write_xk_proc28'.
ERROR: [XFORM 203-123]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:120:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24779 ; free virtual = 90062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24779 ; free virtual = 90062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24765 ; free virtual = 90050
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24756 ; free virtual = 90042
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.real' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.imag' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.real' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.imag' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:123:1) on internal object 'xn_fifo.V.real' (fft_top.cpp:120). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:123:1) on internal object 'xn_fifo.V.imag' (fft_top.cpp:120). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:128:1) on internal object 'xn_middle_fifo.V.real' (fft_top.cpp:125). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:128:1) on internal object 'xn_middle_fifo.V.imag' (fft_top.cpp:125). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:133:1) on internal object 'xk_fifo.V.real' (fft_top.cpp:130). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:133:1) on internal object 'xk_fifo.V.imag' (fft_top.cpp:130). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:138:1) on internal object 'xk_middle_fifo.V.real' (fft_top.cpp:135). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:138:1) on internal object 'xk_middle_fifo.V.imag' (fft_top.cpp:135). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.real' (fft_top.cpp:22). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.imag' (fft_top.cpp:22). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.real' (fft_top.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.imag' (fft_top.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:92).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:112) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:112) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:120) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:130) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:135) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:145) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:154) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:175) to a process function for dataflow in function 'fft_top'.
ERROR: [XFORM 203-711] Stream 'tmp_fft_config.data.V' failed dataflow checking: it cannot be read and written in the same function:  'dummy_proc_fe'.
ERROR: [XFORM 203-711] Internal stream 'fft_status.data.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fft_status.data.V' has write operations in process function 'hls::fft<config1>'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:118:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24765 ; free virtual = 90050
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24765 ; free virtual = 90050
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24752 ; free virtual = 90039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24743 ; free virtual = 90031
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.real' (fft_top.cpp:76). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.imag' (fft_top.cpp:76). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.real' (fft_top.cpp:76). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.imag' (fft_top.cpp:76). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:121:1) on internal object 'xn_fifo.V.real' (fft_top.cpp:118). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:121:1) on internal object 'xn_fifo.V.imag' (fft_top.cpp:118). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:126:1) on internal object 'xn_middle_fifo.V.real' (fft_top.cpp:123). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:126:1) on internal object 'xn_middle_fifo.V.imag' (fft_top.cpp:123). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:131:1) on internal object 'xk_fifo.V.real' (fft_top.cpp:128). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:131:1) on internal object 'xk_fifo.V.imag' (fft_top.cpp:128). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:136:1) on internal object 'xk_middle_fifo.V.real' (fft_top.cpp:133). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:136:1) on internal object 'xk_middle_fifo.V.imag' (fft_top.cpp:133). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.real' (fft_top.cpp:20). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.imag' (fft_top.cpp:20). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.real' (fft_top.cpp:6). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.imag' (fft_top.cpp:6). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:90).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:110) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:110) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:128) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:133) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn' (fft_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk' (fft_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:152) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:173) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc24'
	 'Loop_l_fft_row_proc25'
	 'Loop_l_write_xk_proc26'.
ERROR: [XFORM 203-123]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from fft_top.cpp:1:
fft_top.cpp:103:2: error: no matching function for call to 'fft'
 hls::fft<config1>(xn, xk, fft_status, fft_config);
 ^~~~~~~~~~~~~~~~~
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:629:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'status_t' (aka 'status_t<config1>') to 'ip_fft::status_t<config1> *' for 3rd argument; take the address of the argument with &
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:556:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'std::complex<data_t> [32]' to 'complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > *' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:590:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'std::complex<data_t> [32]' to 'complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > (*)[32]' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:664:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'std::complex<data_t> [32]' to 'hls::x_complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > *' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:698:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'std::complex<data_t> [32]' to 'hls::x_complex<ap_fixed<((config1::input_width + 7) / 8) * 8, 1> > (*)[32]' for 1st argument; 
  void fft(
       ^
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:737:8: note: candidate function [with CONFIG_T = config1] not viable: no known conversion from 'std::complex<data_t> [32]' to 'hls::x_complex<float> *' for 1st argument; 
  void fft(
       ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:118:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24733 ; free virtual = 90020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24733 ; free virtual = 90020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24719 ; free virtual = 90008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24711 ; free virtual = 90000
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.real' (fft_top.cpp:76). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.imag' (fft_top.cpp:76). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.real' (fft_top.cpp:76). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.imag' (fft_top.cpp:76). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:121:1) on internal object 'xn_fifo.V.real' (fft_top.cpp:118). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:121:1) on internal object 'xn_fifo.V.imag' (fft_top.cpp:118). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:126:1) on internal object 'xn_middle_fifo.V.real' (fft_top.cpp:123). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:126:1) on internal object 'xn_middle_fifo.V.imag' (fft_top.cpp:123). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:131:1) on internal object 'xk_fifo.V.real' (fft_top.cpp:128). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:131:1) on internal object 'xk_fifo.V.imag' (fft_top.cpp:128). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:136:1) on internal object 'xk_middle_fifo.V.real' (fft_top.cpp:133). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:136:1) on internal object 'xk_middle_fifo.V.imag' (fft_top.cpp:133). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.real' (fft_top.cpp:20). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.imag' (fft_top.cpp:20). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.real' (fft_top.cpp:6). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.imag' (fft_top.cpp:6). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:90).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:110) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:110) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:128) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:133) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:152) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:173) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc24'
	 'Loop_l_fft_row_proc25'
	 'Loop_l_write_xk_proc26'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24683 ; free virtual = 89974
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc26' to 'Loop_l_write_xk_proc' (fft_top.cpp:173:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc24' to 'Loop_l_read_xn_proc2' (fft_top.cpp:118)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc25' to 'Loop_l_fft_row_proc2' (fft_top.cpp:123:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24622 ; free virtual = 89914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.42 seconds; current allocated memory: 196.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 196.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 196.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 197.620 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:118:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18722 ; free virtual = 86316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18722 ; free virtual = 86316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18709 ; free virtual = 86304
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18700 ; free virtual = 86296
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.real' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.imag' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.real' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.imag' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:121:1) on internal object 'xn_fifo.V.real' (fft_top.cpp:118). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:121:1) on internal object 'xn_fifo.V.imag' (fft_top.cpp:118). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:126:1) on internal object 'xn_middle_fifo.V.real' (fft_top.cpp:123). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:126:1) on internal object 'xn_middle_fifo.V.imag' (fft_top.cpp:123). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:131:1) on internal object 'xk_fifo.V.real' (fft_top.cpp:128). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:131:1) on internal object 'xk_fifo.V.imag' (fft_top.cpp:128). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:136:1) on internal object 'xk_middle_fifo.V.real' (fft_top.cpp:133). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:136:1) on internal object 'xk_middle_fifo.V.imag' (fft_top.cpp:133). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.real' (fft_top.cpp:22). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.imag' (fft_top.cpp:22). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.real' (fft_top.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.imag' (fft_top.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:92).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:110) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:110) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:118) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:123) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:128) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:133) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:152) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:173) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18672 ; free virtual = 86270
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:173:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:118)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:123:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18612 ; free virtual = 86210
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.39 seconds; current allocated memory: 196.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 196.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 196.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 196.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 196.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 196.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 196.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 197.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 197.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 197.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 197.660 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 197.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 197.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 198.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18771 ; free virtual = 86297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18771 ; free virtual = 86297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18757 ; free virtual = 86285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18749 ; free virtual = 86278
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.real' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.imag' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.real' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.imag' (fft_top.cpp:78). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:112:1) on internal object 'xn_fifo.V.real' (fft_top.cpp:109). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:112:1) on internal object 'xn_fifo.V.imag' (fft_top.cpp:109). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:117:1) on internal object 'xn_middle_fifo.V.real' (fft_top.cpp:114). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:117:1) on internal object 'xn_middle_fifo.V.imag' (fft_top.cpp:114). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:122:1) on internal object 'xk_fifo.V.real' (fft_top.cpp:119). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:122:1) on internal object 'xk_fifo.V.imag' (fft_top.cpp:119). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:127:1) on internal object 'xk_middle_fifo.V.real' (fft_top.cpp:124). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (fft_top.cpp:127:1) on internal object 'xk_middle_fifo.V.imag' (fft_top.cpp:124). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.real' (fft_top.cpp:22). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'out.V.imag' (fft_top.cpp:22). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.real' (fft_top.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'in.V.imag' (fft_top.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18721 ; free virtual = 86251
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18660 ; free virtual = 86191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.47 seconds; current allocated memory: 196.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 196.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 196.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 196.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 197.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 197.649 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18741 ; free virtual = 86267
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18741 ; free virtual = 86267
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18728 ; free virtual = 86256
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18719 ; free virtual = 86248
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18690 ; free virtual = 86221
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18630 ; free virtual = 86162
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.26 seconds; current allocated memory: 196.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 196.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 196.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 197.556 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 199.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 201.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18722 ; free virtual = 86249
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18722 ; free virtual = 86249
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18708 ; free virtual = 86237
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18702 ; free virtual = 86232
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18673 ; free virtual = 86205
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18613 ; free virtual = 86146
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.28 seconds; current allocated memory: 196.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 196.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 196.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 196.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 197.550 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 199.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 201.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18717 ; free virtual = 86245
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18717 ; free virtual = 86245
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18702 ; free virtual = 86232
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18693 ; free virtual = 86224
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18665 ; free virtual = 86198
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18605 ; free virtual = 86138
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.46 seconds; current allocated memory: 196.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 196.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 196.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 197.560 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 199.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 201.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18598 ; free virtual = 86196
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18598 ; free virtual = 86196
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18583 ; free virtual = 86184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18575 ; free virtual = 86177
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18547 ; free virtual = 86150
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18487 ; free virtual = 86091
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.23 seconds; current allocated memory: 196.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 196.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 196.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 197.552 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 199.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 201.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 202.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18657 ; free virtual = 86188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18657 ; free virtual = 86188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18643 ; free virtual = 86176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18634 ; free virtual = 86168
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18606 ; free virtual = 86142
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18546 ; free virtual = 86082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.23 seconds; current allocated memory: 196.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 196.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 196.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 196.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 196.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.563 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 197.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d16_A' is changed to 'fifo_w64_d16_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 201.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18652 ; free virtual = 86183
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18652 ; free virtual = 86183
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18639 ; free virtual = 86172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18630 ; free virtual = 86164
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18602 ; free virtual = 86138
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18542 ; free virtual = 86079
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.25 seconds; current allocated memory: 196.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 196.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 196.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.558 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 198.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 198.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d64_A' is changed to 'fifo_w64_d64_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 201.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18649 ; free virtual = 86181
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18649 ; free virtual = 86181
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18635 ; free virtual = 86169
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18626 ; free virtual = 86161
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18599 ; free virtual = 86135
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18538 ; free virtual = 86075
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.36 seconds; current allocated memory: 196.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 196.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 196.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 197.566 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 199.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d16_A' is changed to 'fifo_w64_d16_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 201.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 202.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18642 ; free virtual = 86173
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18642 ; free virtual = 86173
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18628 ; free virtual = 86162
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18620 ; free virtual = 86154
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18592 ; free virtual = 86128
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18531 ; free virtual = 86068
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.28 seconds; current allocated memory: 196.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 196.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 196.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 196.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 197.556 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 197.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 201.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18628 ; free virtual = 86160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18628 ; free virtual = 86160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18615 ; free virtual = 86149
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18606 ; free virtual = 86141
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18578 ; free virtual = 86115
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18518 ; free virtual = 86055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.66 seconds; current allocated memory: 196.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 196.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 196.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 197.557 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 201.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18618 ; free virtual = 86151
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18618 ; free virtual = 86151
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18606 ; free virtual = 86140
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18596 ; free virtual = 86132
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18568 ; free virtual = 86105
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 18508 ; free virtual = 86046
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.42 seconds; current allocated memory: 196.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 196.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 196.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 196.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 197.568 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 198.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d16_A' is changed to 'fifo_w64_d16_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 201.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 202.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17146 ; free virtual = 86048
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17146 ; free virtual = 86048
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17132 ; free virtual = 86037
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17125 ; free virtual = 86031
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17096 ; free virtual = 86003
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17039 ; free virtual = 85947
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.93 seconds; current allocated memory: 196.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 196.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 196.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 196.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 196.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 196.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 196.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 196.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 197.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 197.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 197.529 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 197.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 197.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 197.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 198.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 198.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 199.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 201.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17204 ; free virtual = 86045
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17204 ; free virtual = 86045
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17190 ; free virtual = 86033
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17181 ; free virtual = 86025
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17154 ; free virtual = 85999
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17093 ; free virtual = 85939
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.19 seconds; current allocated memory: 196.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 196.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 196.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 196.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.473 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 199.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 201.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17201 ; free virtual = 86041
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17201 ; free virtual = 86041
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17186 ; free virtual = 86029
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17178 ; free virtual = 86021
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17150 ; free virtual = 85995
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17089 ; free virtual = 85936
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.14 seconds; current allocated memory: 196.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 196.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 196.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 196.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.471 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 197.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 201.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17070 ; free virtual = 85983
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17070 ; free virtual = 85983
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17056 ; free virtual = 85972
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17048 ; free virtual = 85965
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17019 ; free virtual = 85937
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16963 ; free virtual = 85882
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.42 seconds; current allocated memory: 196.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 196.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 196.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 197.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.549 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 198.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 199.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 201.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17122 ; free virtual = 85970
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17122 ; free virtual = 85970
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17108 ; free virtual = 85959
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17100 ; free virtual = 85952
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17072 ; free virtual = 85925
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17016 ; free virtual = 85869
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.51 seconds; current allocated memory: 196.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 196.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 196.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 196.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 196.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 196.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 196.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 196.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 196.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 197.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 197.550 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 197.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 197.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 197.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 198.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 198.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 198.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 199.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 199.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 199.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 200.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 201.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 202.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17087 ; free virtual = 85937
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17087 ; free virtual = 85937
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17073 ; free virtual = 85926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17065 ; free virtual = 85919
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17037 ; free virtual = 85892
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16980 ; free virtual = 85836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.25 seconds; current allocated memory: 196.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 196.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 196.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 197.552 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 198.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 200.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 201.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17077 ; free virtual = 85928
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17077 ; free virtual = 85928
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17063 ; free virtual = 85916
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17056 ; free virtual = 85909
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17026 ; free virtual = 85882
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16971 ; free virtual = 85827
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.22 seconds; current allocated memory: 196.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 196.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 196.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 196.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 196.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.548 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 197.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 198.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 198.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 199.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 201.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17067 ; free virtual = 85918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17067 ; free virtual = 85918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17053 ; free virtual = 85907
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17045 ; free virtual = 85899
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17017 ; free virtual = 85873
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16961 ; free virtual = 85817
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.28 seconds; current allocated memory: 196.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 196.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 196.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 196.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.551 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 197.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 199.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 201.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 202.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:109:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17036 ; free virtual = 85830
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17036 ; free virtual = 85830
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17017 ; free virtual = 85814
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17006 ; free virtual = 85803
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config.data.V' (fft_top.cpp:86).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:109) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:114) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:119) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:124) into a 64-bit variable.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:134) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:164) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_write_xk_proc31'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16978 ; free virtual = 85777
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc31' to 'Loop_l_write_xk_proc' (fft_top.cpp:164:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:109)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:114:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16922 ; free virtual = 85721
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.84 seconds; current allocated memory: 196.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 196.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 196.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 196.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 196.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.551 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 197.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 197.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 198.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 198.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 199.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 201.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 202.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:66:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17710 ; free virtual = 87385
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17710 ; free virtual = 87385
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17694 ; free virtual = 87372
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17686 ; free virtual = 87365
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:42).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:58) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:58) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:66) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:70) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:74) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:78) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:82) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:91) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:100) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_row_col_proc' (fft_top.cpp:121) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_transp_arr_fifo_proc' (fft_top.cpp:130) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:138) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[4]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[5]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[6]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[7]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[8]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[9]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[10]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[11]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[12]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[13]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[14]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[15]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[16]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[17]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[18]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[19]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[20]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[21]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[22]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[23]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[24]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[25]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[26]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[27]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[28]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[29]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[30]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[31]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 5 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_transpose_row_col_proc31'
	 'Loop_l_wr_transp_arr_fifo_proc32'
	 'Loop_l_write_xk_proc33'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17657 ; free virtual = 87337
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc33' to 'Loop_l_write_xk_proc' (fft_top.cpp:138:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_transp_arr_fifo_proc32' to 'Loop_l_wr_transp_arr' (fft_top.cpp:129:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_row_col_proc31' to 'Loop_l_transpose_row' (fft_top.cpp:120:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:66)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:70:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17581 ; free virtual = 87262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.56 seconds; current allocated memory: 218.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 218.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 218.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 218.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 219.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 219.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 219.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 219.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 219.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 219.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 219.843 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 219.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 221.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_transp_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 221.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 222.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 222.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 222.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 223.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 224.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 225.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_row'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_transp_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_325_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_transp_arr'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 229.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:68:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17510 ; free virtual = 87260
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17510 ; free virtual = 87260
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17495 ; free virtual = 87248
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17487 ; free virtual = 87240
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:44).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_middle_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_middle_fifo.V' (fft_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.0' at call site (fft_top.cpp:111) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:93) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:102) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_row_col_proc' (fft_top.cpp:123) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_transp_arr_fifo_proc' (fft_top.cpp:132) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:140) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[4]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[5]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[6]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[7]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[8]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[9]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[10]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[11]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[12]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[13]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[14]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[15]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[16]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[17]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[18]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[19]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[20]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[21]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[22]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[23]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[24]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[25]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[26]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[27]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[28]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[29]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[30]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[31]' should be updated in process function 'Loop_l_transpose_row_col_proc31', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.0', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 5 process function(s): 
	 'Loop_l_read_xn_proc29'
	 'Loop_l_fft_row_proc30'
	 'Loop_l_transpose_row_col_proc31'
	 'Loop_l_wr_transp_arr_fifo_proc32'
	 'Loop_l_write_xk_proc33'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17459 ; free virtual = 87214
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc33' to 'Loop_l_write_xk_proc' (fft_top.cpp:140:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_transp_arr_fifo_proc32' to 'Loop_l_wr_transp_arr' (fft_top.cpp:131:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_row_col_proc31' to 'Loop_l_transpose_row' (fft_top.cpp:122:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc29' to 'Loop_l_read_xn_proc2' (fft_top.cpp:68)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc30' to 'Loop_l_fft_row_proc3' (fft_top.cpp:72:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17383 ; free virtual = 87139
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.0' to 'fft_single_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.68 seconds; current allocated memory: 218.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 218.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 218.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 218.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 219.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 219.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 219.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 219.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 219.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 219.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 219.858 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 219.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 220.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 221.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_transp_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 221.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 222.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 222.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 222.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 223.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 224.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_0'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 225.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 225.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_row'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 227.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_transp_arr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_325_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_transp_arr'.
INFO: [HLS 200-111]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:68:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17560 ; free virtual = 87224
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17560 ; free virtual = 87224
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17545 ; free virtual = 87211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17537 ; free virtual = 87204
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:44).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:88) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:92) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.0' at call site (fft_top.cpp:151) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.1' at call site (fft_top.cpp:123) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:106) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:115) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft_top.cpp:135) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_col_proc' (fft_top.cpp:145) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft_top.cpp:157) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft_top.cpp:166) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:174) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[4]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[5]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[6]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[7]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[8]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[9]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[10]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[11]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[12]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[13]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[14]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[15]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[16]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[17]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[18]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[19]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[20]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[21]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[22]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[23]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[24]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[25]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[26]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[27]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[28]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[29]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[30]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[31]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[0]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[1]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[2]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[3]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[4]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[5]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[6]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[7]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[8]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[9]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[10]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[11]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[12]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[13]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[14]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[15]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[16]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[17]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[18]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[19]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[20]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[21]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[22]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[23]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[24]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[25]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[26]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[27]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[28]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[29]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[30]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[31]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.1', detected/extracted 3 process function(s): 
	 'dummy_proc_fe29'
	 'hls::fft<config1>'
	 'dummy_proc_be30'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.0', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>.1'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_transpose_1_proc33'
	 'Loop_l_fft_col_proc34'
	 'Loop_l_transpose_2_proc35'
	 'Loop_l_wr_out_fifo_proc36'
	 'Loop_l_write_xk_proc37'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17508 ; free virtual = 87176
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>.1' to 'fft<config1>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc37' to 'Loop_l_write_xk_proc' (fft_top.cpp:174:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc36' to 'Loop_l_wr_out_fifo_p' (fft_top.cpp:165:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc35' to 'Loop_l_transpose_2_p' (fft_top.cpp:156:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc33' to 'Loop_l_transpose_1_p' (fft_top.cpp:134:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:68)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft_top.cpp:72:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_col_proc34' to 'Loop_l_fft_col_proc3' (fft_top.cpp:80:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe29' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 17378 ; free virtual = 87047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.1' to 'fft_single_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>.1' to 'fft_config1_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.0' to 'fft_single_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.12 seconds; current allocated memory: 280.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 281.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 281.378 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 281.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 281.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 282.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 282.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 283.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 283.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 284.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 284.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 285.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 286.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 286.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 286.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 287.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 288.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe29'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 288.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 289.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be30'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 289.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 290.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 290.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 291.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 294.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 294.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 294.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_0'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_325_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_col_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 296.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_2_p'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 298.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_325_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_out_fifo_p'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 301.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 303.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x2' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for fft_top due to Loop_l_transpose_1_p with non-FIFO I/O
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:68:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17354 ; free virtual = 87040
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17354 ; free virtual = 87040
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17339 ; free virtual = 87028
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17333 ; free virtual = 87023
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:44).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:88) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:92) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.0' at call site (fft_top.cpp:146) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.1' at call site (fft_top.cpp:123) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:106) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:115) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft_top.cpp:129) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_col_proc' (fft_top.cpp:140) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft_top.cpp:152) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft_top.cpp:162) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:171) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[4]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[5]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[6]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[7]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[8]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[9]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[10]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[11]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[12]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[13]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[14]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[15]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[16]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[17]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[18]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[19]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[20]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[21]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[22]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[23]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[24]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[25]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[26]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[27]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[28]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[29]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[30]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[31]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[0]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[1]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[2]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[3]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[4]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[5]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[6]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[7]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[8]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[9]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[10]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[11]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[12]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[13]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[14]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[15]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[16]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[17]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[18]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[19]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[20]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[21]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[22]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[23]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[24]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[25]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[26]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[27]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[28]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[29]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[30]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[31]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.1', detected/extracted 3 process function(s): 
	 'dummy_proc_fe29'
	 'hls::fft<config1>'
	 'dummy_proc_be30'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.0', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>.1'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_transpose_1_proc33'
	 'Loop_l_fft_col_proc34'
	 'Loop_l_transpose_2_proc35'
	 'Loop_l_wr_out_fifo_proc36'
	 'Loop_l_write_xk_proc37'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 17302 ; free virtual = 86993
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_out_fifo' (fft_top.cpp:162:3) in function 'Loop_l_wr_out_fifo_proc36'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_2' (fft_top.cpp:152:3) in function 'Loop_l_transpose_2_proc35'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_1' (fft_top.cpp:129:3) in function 'Loop_l_transpose_1_proc33'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>.1' to 'fft<config1>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc37' to 'Loop_l_write_xk_proc' (fft_top.cpp:171:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc36' to 'Loop_l_wr_out_fifo_p' (fft_top.cpp:161:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc35' to 'Loop_l_transpose_2_p' (fft_top.cpp:151:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc33' to 'Loop_l_transpose_1_p' (fft_top.cpp:128:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:68)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft_top.cpp:72:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_col_proc34' to 'Loop_l_fft_col_proc3' (fft_top.cpp:80:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe29' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1038.664 ; gain = 336.000 ; free physical = 17172 ; free virtual = 86864
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.1' to 'fft_single_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>.1' to 'fft_config1_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.0' to 'fft_single_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.02 seconds; current allocated memory: 280.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 281.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 281.403 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 281.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 282.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 282.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 282.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 283.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 283.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 283.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 284.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 285.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 285.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_out_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 286.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 286.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 287.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 287.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 287.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 288.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe29'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 289.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 289.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be30'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 289.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 290.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 290.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 292.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 294.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 294.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_0'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 295.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_325_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_col_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 296.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_2_p'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 299.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_325_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_out_fifo_p'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 302.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 304.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:68:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15041 ; free virtual = 85491
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15041 ; free virtual = 85491
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15028 ; free virtual = 85480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15019 ; free virtual = 85472
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:44).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:88) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:92) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.0' at call site (fft_top.cpp:146) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.1' at call site (fft_top.cpp:123) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft_top.cpp:40) to a process function for dataflow in function 'fft_single.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft_top.cpp:40) to a process function for dataflow in function 'fft_single.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:106) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:115) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft_top.cpp:129) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_col_proc' (fft_top.cpp:140) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft_top.cpp:152) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft_top.cpp:162) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:171) to a process function for dataflow in function 'fft_top'.
ERROR: [XFORM 203-711] Internal stream 'xk'  failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'xk' has write operations in process function 'fft_single.1_Loop_1_proc'.
WARNING: [XFORM 203-713] Variable 'xk' has write operations in process function 'hls::fft<config1>'.
WARNING: [XFORM 203-713] Variable 'xk' has read operations in process function 'dummy_proc_be30'.
ERROR: [XFORM 203-711] Internal stream 'xk'  failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'xk' has write operations in process function 'fft_single.0_Loop_1_proc'.
WARNING: [XFORM 203-713] Variable 'xk' has write operations in process function 'hls::fft<config1>'.
WARNING: [XFORM 203-713] Variable 'xk' has read operations in process function 'dummy_proc_be'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[4]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[5]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[6]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:68:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15050 ; free virtual = 85500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15050 ; free virtual = 85500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15035 ; free virtual = 85488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15026 ; free virtual = 85480
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:44).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:88) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:92) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.0' at call site (fft_top.cpp:146) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.1' at call site (fft_top.cpp:123) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:106) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:115) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft_top.cpp:129) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_col_proc' (fft_top.cpp:140) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft_top.cpp:152) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft_top.cpp:162) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:171) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[4]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[5]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[6]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[7]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[8]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[9]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[10]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[11]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[12]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[13]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[14]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[15]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[0]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[1]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[2]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[3]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[4]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[5]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[6]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[7]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[8]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[9]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[10]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[11]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[12]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[13]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[14]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[15]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.1', detected/extracted 3 process function(s): 
	 'dummy_proc_fe29'
	 'hls::fft<config1>'
	 'dummy_proc_be30'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.0', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>.1'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_transpose_1_proc33'
	 'Loop_l_fft_col_proc34'
	 'Loop_l_transpose_2_proc35'
	 'Loop_l_wr_out_fifo_proc36'
	 'Loop_l_write_xk_proc37'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 14998 ; free virtual = 85453
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_out_fifo' (fft_top.cpp:162:3) in function 'Loop_l_wr_out_fifo_proc36'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_2' (fft_top.cpp:152:3) in function 'Loop_l_transpose_2_proc35'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_1' (fft_top.cpp:129:3) in function 'Loop_l_transpose_1_proc33'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>.1' to 'fft<config1>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc37' to 'Loop_l_write_xk_proc' (fft_top.cpp:171:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc36' to 'Loop_l_wr_out_fifo_p' (fft_top.cpp:161:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc35' to 'Loop_l_transpose_2_p' (fft_top.cpp:151:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc33' to 'Loop_l_transpose_1_p' (fft_top.cpp:128:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:68)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft_top.cpp:72:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_col_proc34' to 'Loop_l_fft_col_proc3' (fft_top.cpp:80:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe29' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 14870 ; free virtual = 85326
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.1' to 'fft_single_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>.1' to 'fft_config1_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.0' to 'fft_single_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.14 seconds; current allocated memory: 277.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 277.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 277.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 278.511 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 278.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 279.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 279.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 279.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 279.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 280.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 281.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 281.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_out_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 281.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 282.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 282.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 282.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 282.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 282.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 283.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe29'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 283.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be30'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 285.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d16_A' is changed to 'fifo_w64_d16_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 285.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 288.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 288.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 289.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:68:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15741 ; free virtual = 85940
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15741 ; free virtual = 85940
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15728 ; free virtual = 85929
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15720 ; free virtual = 85922
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:44).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:88) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:92) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-101] Partitioning array 'arr0' (fft_top.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr1' (fft_top.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.0' at call site (fft_top.cpp:146) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.1' at call site (fft_top.cpp:123) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:106) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:115) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft_top.cpp:129) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_col_proc' (fft_top.cpp:140) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft_top.cpp:152) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft_top.cpp:162) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:171) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[0]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[1]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[2]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[3]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[4]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[5]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[6]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[7]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[8]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[9]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[10]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[11]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[12]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[13]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[14]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[15]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[16]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[17]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[18]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[19]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[20]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[21]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[22]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[23]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[24]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[25]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[26]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[27]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[28]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[29]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[30]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr0[31]' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[0]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[1]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[2]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[3]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[4]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[5]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[6]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[7]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[8]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[9]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[10]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[11]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[12]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[13]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[14]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[15]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[16]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[17]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[18]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[19]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[20]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[21]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[22]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[23]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[24]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[25]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[26]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[27]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[28]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[29]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[30]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1[31]' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.1', detected/extracted 3 process function(s): 
	 'dummy_proc_fe29'
	 'hls::fft<config1>'
	 'dummy_proc_be30'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.0', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>.1'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_transpose_1_proc33'
	 'Loop_l_fft_col_proc34'
	 'Loop_l_transpose_2_proc35'
	 'Loop_l_wr_out_fifo_proc36'
	 'Loop_l_write_xk_proc37'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 15689 ; free virtual = 85892
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_out_fifo' (fft_top.cpp:162:3) in function 'Loop_l_wr_out_fifo_proc36'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_2' (fft_top.cpp:152:3) in function 'Loop_l_transpose_2_proc35'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_1' (fft_top.cpp:129:3) in function 'Loop_l_transpose_1_proc33'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>.1' to 'fft<config1>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc37' to 'Loop_l_write_xk_proc' (fft_top.cpp:171:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc36' to 'Loop_l_wr_out_fifo_p' (fft_top.cpp:161:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc35' to 'Loop_l_transpose_2_p' (fft_top.cpp:151:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc33' to 'Loop_l_transpose_1_p' (fft_top.cpp:128:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:68)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft_top.cpp:72:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_col_proc34' to 'Loop_l_fft_col_proc3' (fft_top.cpp:80:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe29' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 15559 ; free virtual = 85764
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.1' to 'fft_single_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>.1' to 'fft_config1_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.0' to 'fft_single_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.02 seconds; current allocated memory: 280.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 280.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 281.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 281.349 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 281.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 282.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 282.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 282.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 283.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 283.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 284.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 285.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 285.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_out_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 286.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 286.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 286.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 287.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 287.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 287.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 288.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe29'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 288.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 289.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be30'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 289.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 290.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 290.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 292.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 294.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 294.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_0'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 295.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_325_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_col_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 296.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_2_p'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 299.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_325_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_out_fifo_p'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 302.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 304.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:68:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16836 ; free virtual = 87710
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16836 ; free virtual = 87710
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16821 ; free virtual = 87696
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16813 ; free virtual = 87690
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:44).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:88) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:92) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.0' at call site (fft_top.cpp:148) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.1' at call site (fft_top.cpp:123) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:106) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:115) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft_top.cpp:129) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_col_proc' (fft_top.cpp:141) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft_top.cpp:154) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft_top.cpp:165) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:175) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.1', detected/extracted 3 process function(s): 
	 'dummy_proc_fe29'
	 'hls::fft<config1>'
	 'dummy_proc_be30'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.0', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>.1'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_transpose_1_proc33'
	 'Loop_l_fft_col_proc34'
	 'Loop_l_transpose_2_proc35'
	 'Loop_l_wr_out_fifo_proc36'
	 'Loop_l_write_xk_proc37'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 16785 ; free virtual = 87664
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_out_fifo' (fft_top.cpp:165:3) in function 'Loop_l_wr_out_fifo_proc36'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_2' (fft_top.cpp:154:3) in function 'Loop_l_transpose_2_proc35'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_1' (fft_top.cpp:129:3) in function 'Loop_l_transpose_1_proc33'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>.1' to 'fft<config1>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc37' to 'Loop_l_write_xk_proc' (fft_top.cpp:175:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc36' to 'Loop_l_wr_out_fifo_p' (fft_top.cpp:164:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc35' to 'Loop_l_transpose_2_p' (fft_top.cpp:153:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc33' to 'Loop_l_transpose_1_p' (fft_top.cpp:128:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:68)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft_top.cpp:72:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_col_proc34' to 'Loop_l_fft_col_proc3' (fft_top.cpp:80:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe29' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 16659 ; free virtual = 87539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.1' to 'fft_single_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>.1' to 'fft_config1_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.0' to 'fft_single_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.85 seconds; current allocated memory: 275.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 275.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 275.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 275.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 275.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 275.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 275.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 276.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 276.542 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 276.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 276.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 276.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 277.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 277.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 277.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_out_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 278.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 279.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 279.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe29'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be30'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 281.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 282.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 282.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 284.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 284.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_0'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 285.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_col_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 285.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_2_p'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_out_fifo_p'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 287.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 288.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x2' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for fft_top due to Loop_l_transpose_1_p with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 289.554 MB.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_config1_U0_U(start_for_fft_config1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_proc_be30_U0_U(start_for_dummy_proc_be30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_row_fifo_V_U(fifo_w64_d32_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_config1_1_U0_U(start_for_fft_config1_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_proc_be_U0_U(start_for_dummy_proc_be_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_col_fifo_V_U(fifo_w64_d32_A_x1)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fft_top_arr1_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xn_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_row_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_col_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_fft_row_proc3_U0_U(start_for_Loop_l_fft_row_proc3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transpose_1_p_U0_U(start_for_Loop_l_transpose_1_p_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transpose_2_p_U0_U(start_for_Loop_l_transpose_2_p_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_write_xk_proc_U0_U(start_for_Loop_l_write_xk_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 16628 ; free virtual = 87514
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:68:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25986 ; free virtual = 90415
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25986 ; free virtual = 90415
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25966 ; free virtual = 90402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25958 ; free virtual = 90395
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:44).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:88) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:92) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.0' at call site (fft_top.cpp:150) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.1' at call site (fft_top.cpp:125) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:108) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:117) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft_top.cpp:131) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_col_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft_top.cpp:156) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft_top.cpp:167) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:177) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.1', detected/extracted 3 process function(s): 
	 'dummy_proc_fe29'
	 'hls::fft<config1>'
	 'dummy_proc_be30'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.0', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>.1'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_transpose_1_proc33'
	 'Loop_l_fft_col_proc34'
	 'Loop_l_transpose_2_proc35'
	 'Loop_l_wr_out_fifo_proc36'
	 'Loop_l_write_xk_proc37'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25928 ; free virtual = 90368
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_out_fifo' (fft_top.cpp:167:3) in function 'Loop_l_wr_out_fifo_proc36'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_2' (fft_top.cpp:156:3) in function 'Loop_l_transpose_2_proc35'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_1' (fft_top.cpp:131:3) in function 'Loop_l_transpose_1_proc33'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>.1' to 'fft<config1>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc37' to 'Loop_l_write_xk_proc' (fft_top.cpp:177:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc36' to 'Loop_l_wr_out_fifo_p' (fft_top.cpp:166:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc35' to 'Loop_l_transpose_2_p' (fft_top.cpp:155:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc33' to 'Loop_l_transpose_1_p' (fft_top.cpp:130:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:68)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft_top.cpp:72:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_col_proc34' to 'Loop_l_fft_col_proc3' (fft_top.cpp:80:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe29' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 25802 ; free virtual = 90243
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.1' to 'fft_single_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>.1' to 'fft_config1_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.0' to 'fft_single_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.41 seconds; current allocated memory: 275.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 275.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 275.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 276.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 276.547 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 276.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 277.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_out_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 278.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 279.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 279.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe29'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 280.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be30'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 281.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 282.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 283.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 283.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 284.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_0'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 285.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_col_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 285.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_2_p'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_out_fifo_p'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 287.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 288.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x2' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for fft_top due to Loop_l_transpose_1_p with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 289.556 MB.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_config1_U0_U(start_for_fft_config1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_proc_be30_U0_U(start_for_dummy_proc_be30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_row_fifo_V_U(fifo_w64_d32_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_config1_1_U0_U(start_for_fft_config1_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_proc_be_U0_U(start_for_dummy_proc_be_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_col_fifo_V_U(fifo_w64_d32_A_x1)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fft_top_arr1_memcore_ram (RAM)' using ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xn_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_row_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_col_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_fft_row_proc3_U0_U(start_for_Loop_l_fft_row_proc3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transpose_1_p_U0_U(start_for_Loop_l_transpose_1_p_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transpose_2_p_U0_U(start_for_Loop_l_transpose_2_p_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_write_xk_proc_U0_U(start_for_Loop_l_write_xk_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 25761 ; free virtual = 90216
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:3:
In file included from ./fft_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft_top.cpp:68:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25952 ; free virtual = 90397
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25952 ; free virtual = 90397
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25936 ; free virtual = 90383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25936 ; free virtual = 90384
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft_top.cpp:44).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft_top.cpp:88) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft_top.cpp:92) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.0' at call site (fft_top.cpp:150) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft_single'(fft_top.cpp:35) to 'fft_single.1' at call site (fft_top.cpp:125) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft_top.cpp:108) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft_top.cpp:117) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft_top.cpp:131) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_col_proc' (fft_top.cpp:143) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft_top.cpp:156) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft_top.cpp:167) to a process function for dataflow in function 'fft_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft_top.cpp:177) to a process function for dataflow in function 'fft_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.1', detected/extracted 3 process function(s): 
	 'dummy_proc_fe29'
	 'hls::fft<config1>'
	 'dummy_proc_be30'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_single.0', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>.1'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_transpose_1_proc33'
	 'Loop_l_fft_col_proc34'
	 'Loop_l_transpose_2_proc35'
	 'Loop_l_wr_out_fifo_proc36'
	 'Loop_l_write_xk_proc37'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25908 ; free virtual = 90358
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_out_fifo' (fft_top.cpp:167:3) in function 'Loop_l_wr_out_fifo_proc36'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_2' (fft_top.cpp:156:3) in function 'Loop_l_transpose_2_proc35'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_1' (fft_top.cpp:131:3) in function 'Loop_l_transpose_1_proc33'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>.1' to 'fft<config1>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc37' to 'Loop_l_write_xk_proc' (fft_top.cpp:177:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc36' to 'Loop_l_wr_out_fifo_p' (fft_top.cpp:166:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc35' to 'Loop_l_transpose_2_p' (fft_top.cpp:155:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc33' to 'Loop_l_transpose_1_p' (fft_top.cpp:130:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft_top.cpp:68)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft_top.cpp:72:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_col_proc34' to 'Loop_l_fft_col_proc3' (fft_top.cpp:80:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe29' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 25782 ; free virtual = 90232
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.1' to 'fft_single_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>.1' to 'fft_config1_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_single.0' to 'fft_single_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16 seconds; current allocated memory: 275.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 275.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 275.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 276.558 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 276.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 277.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 277.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_out_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 278.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 279.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 279.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe29'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be30'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 281.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 282.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 282.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 284.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 284.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_single_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_single_0'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 285.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_col_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 285.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_2_p'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 286.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_out_fifo_p'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 287.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 288.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x2' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for fft_top due to Loop_l_transpose_1_p with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 289.536 MB.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_config1_U0_U(start_for_fft_config1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_proc_be30_U0_U(start_for_dummy_proc_be30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_row_fifo_V_U(fifo_w64_d32_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_config1_1_U0_U(start_for_fft_config1_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_proc_be_U0_U(start_for_dummy_proc_be_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_col_fifo_V_U(fifo_w64_d32_A_x1)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fft_top_arr1_memcore_ram (RAM)' using ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xn_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_row_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_col_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_fft_row_proc3_U0_U(start_for_Loop_l_fft_row_proc3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transpose_1_p_U0_U(start_for_Loop_l_transpose_1_p_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transpose_2_p_U0_U(start_for_Loop_l_transpose_2_p_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_write_xk_proc_U0_U(start_for_Loop_l_write_xk_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 25755 ; free virtual = 90213
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:68:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25368 ; free virtual = 90123
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25368 ; free virtual = 90123
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25347 ; free virtual = 90111
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25340 ; free virtual = 90104
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:44).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:88) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:92) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:35) to 'fft1d.0' at call site (fft2d_top.cpp:150) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:35) to 'fft1d.1' at call site (fft2d_top.cpp:125) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft2d_top.cpp:108) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft2d_top.cpp:117) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft2d_top.cpp:131) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_col_proc' (fft2d_top.cpp:143) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft2d_top.cpp:156) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft2d_top.cpp:167) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft2d_top.cpp:177) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 3 process function(s): 
	 'dummy_proc_fe29'
	 'hls::fft<config1>'
	 'dummy_proc_be30'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>.1'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_transpose_1_proc33'
	 'Loop_l_fft_col_proc34'
	 'Loop_l_transpose_2_proc35'
	 'Loop_l_wr_out_fifo_proc36'
	 'Loop_l_write_xk_proc37'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25310 ; free virtual = 90076
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_out_fifo' (fft2d_top.cpp:167:3) in function 'Loop_l_wr_out_fifo_proc36'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_2' (fft2d_top.cpp:156:3) in function 'Loop_l_transpose_2_proc35'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_1' (fft2d_top.cpp:131:3) in function 'Loop_l_transpose_1_proc33'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>.1' to 'fft<config1>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc37' to 'Loop_l_write_xk_proc' (fft2d_top.cpp:177:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc36' to 'Loop_l_wr_out_fifo_p' (fft2d_top.cpp:166:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc35' to 'Loop_l_transpose_2_p' (fft2d_top.cpp:155:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc33' to 'Loop_l_transpose_1_p' (fft2d_top.cpp:130:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft2d_top.cpp:68)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft2d_top.cpp:72:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_col_proc34' to 'Loop_l_fft_col_proc3' (fft2d_top.cpp:80:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe29' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 25185 ; free virtual = 89952
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>.1' to 'fft_config1_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.33 seconds; current allocated memory: 275.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 275.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 275.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 275.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 276.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 276.542 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 276.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 277.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_out_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 278.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 278.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 279.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 279.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe29'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be30'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 281.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 282.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 282.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 284.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 284.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 285.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_col_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 285.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_2_p'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_out_fifo_p'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 287.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 288.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft2d_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x2' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for fft2d_top due to Loop_l_transpose_1_p with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft2d_top'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 289.532 MB.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_config1_U0_U(start_for_fft_config1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_proc_be30_U0_U(start_for_dummy_proc_be30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_row_fifo_V_U(fifo_w64_d32_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_config1_1_U0_U(start_for_fft_config1_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_proc_be_U0_U(start_for_dummy_proc_be_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_col_fifo_V_U(fifo_w64_d32_A_x1)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fft2d_top_arr1_memcore_ram (RAM)' using ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xn_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_row_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_col_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_fft_row_proc3_U0_U(start_for_Loop_l_fft_row_proc3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transpose_1_p_U0_U(start_for_Loop_l_transpose_1_p_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transpose_2_p_U0_U(start_for_Loop_l_transpose_2_p_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_write_xk_proc_U0_U(start_for_Loop_l_write_xk_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 25144 ; free virtual = 89926
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:68:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25248 ; free virtual = 90090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25248 ; free virtual = 90090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25232 ; free virtual = 90076
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25225 ; free virtual = 90070
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:44).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:88) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:92) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:98) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:35) to 'fft1d.0' at call site (fft2d_top.cpp:150) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:35) to 'fft1d.1' at call site (fft2d_top.cpp:125) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft2d_top.cpp:108) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft2d_top.cpp:117) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft2d_top.cpp:131) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_col_proc' (fft2d_top.cpp:143) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft2d_top.cpp:156) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft2d_top.cpp:167) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft2d_top.cpp:177) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 3 process function(s): 
	 'dummy_proc_fe29'
	 'hls::fft<config1>'
	 'dummy_proc_be30'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>.1'
	 'dummy_proc_be'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_transpose_1_proc33'
	 'Loop_l_fft_col_proc34'
	 'Loop_l_transpose_2_proc35'
	 'Loop_l_wr_out_fifo_proc36'
	 'Loop_l_write_xk_proc37'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25196 ; free virtual = 90042
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_out_fifo' (fft2d_top.cpp:167:3) in function 'Loop_l_wr_out_fifo_proc36'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_2' (fft2d_top.cpp:156:3) in function 'Loop_l_transpose_2_proc35'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_1' (fft2d_top.cpp:131:3) in function 'Loop_l_transpose_1_proc33'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>.1' to 'fft<config1>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc37' to 'Loop_l_write_xk_proc' (fft2d_top.cpp:177:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc36' to 'Loop_l_wr_out_fifo_p' (fft2d_top.cpp:166:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc35' to 'Loop_l_transpose_2_p' (fft2d_top.cpp:155:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc33' to 'Loop_l_transpose_1_p' (fft2d_top.cpp:130:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft2d_top.cpp:68)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft2d_top.cpp:72:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_col_proc34' to 'Loop_l_fft_col_proc3' (fft2d_top.cpp:80:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'dummy_proc_fe29' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 25070 ; free virtual = 89917
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>.1' to 'fft_config1_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.71 seconds; current allocated memory: 275.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 275.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 275.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 276.524 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 276.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 276.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 277.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_out_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 278.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 278.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 279.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 279.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe29'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be30'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 281.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 282.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 282.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 284.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 285.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_col_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 285.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_2_p'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_out_fifo_p'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 287.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 288.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft2d_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x2' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for fft2d_top due to Loop_l_transpose_1_p with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft2d_top'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 289.512 MB.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_config1_U0_U(start_for_fft_config1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_proc_be30_U0_U(start_for_dummy_proc_be30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_row_fifo_V_U(fifo_w64_d32_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_config1_1_U0_U(start_for_fft_config1_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_proc_be_U0_U(start_for_dummy_proc_be_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_col_fifo_V_U(fifo_w64_d32_A_x1)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fft2d_top_arr1_memcore_ram (RAM)' using ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xn_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_row_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_col_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_fft_row_proc3_U0_U(start_for_Loop_l_fft_row_proc3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transpose_1_p_U0_U(start_for_Loop_l_transpose_1_p_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transpose_2_p_U0_U(start_for_Loop_l_transpose_2_p_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_write_xk_proc_U0_U(start_for_Loop_l_write_xk_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 25036 ; free virtual = 89891
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:68:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25332 ; free virtual = 90158
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25332 ; free virtual = 90158
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25315 ; free virtual = 90143
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25307 ; free virtual = 90136
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:44).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:60) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:72) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:76) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:80) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:84) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:88) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:92) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:35) to 'fft1d.0' at call site (fft2d_top.cpp:148) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:35) to 'fft1d.1' at call site (fft2d_top.cpp:123) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft2d_top.cpp:106) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft2d_top.cpp:129) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_col_proc' (fft2d_top.cpp:141) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft2d_top.cpp:154) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft2d_top.cpp:165) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft2d_top.cpp:175) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transpose_1_proc33', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transpose_2_proc35', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 3 process function(s): 
	 'push_fft1d_fifo29'
	 'hls::fft<configuration>'
	 'pop_fft1d_fifo30'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 3 process function(s): 
	 'push_fft1d_fifo'
	 'hls::fft<configuration>.1'
	 'pop_fft1d_fifo'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc31'
	 'Loop_l_fft_row_proc32'
	 'Loop_l_transpose_1_proc33'
	 'Loop_l_fft_col_proc34'
	 'Loop_l_transpose_2_proc35'
	 'Loop_l_wr_out_fifo_proc36'
	 'Loop_l_write_xk_proc37'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25279 ; free virtual = 90109
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_out_fifo' (fft2d_top.cpp:165:3) in function 'Loop_l_wr_out_fifo_proc36'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_2' (fft2d_top.cpp:154:3) in function 'Loop_l_transpose_2_proc35'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_1' (fft2d_top.cpp:129:3) in function 'Loop_l_transpose_1_proc33'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>.1' to 'fft<configuration>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>' to 'fft<configuration>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc37' to 'Loop_l_write_xk_proc' (fft2d_top.cpp:175:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc36' to 'Loop_l_wr_out_fifo_p' (fft2d_top.cpp:164:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc35' to 'Loop_l_transpose_2_p' (fft2d_top.cpp:153:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc33' to 'Loop_l_transpose_1_p' (fft2d_top.cpp:128:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc31' to 'Loop_l_read_xn_proc3' (fft2d_top.cpp:68)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc32' to 'Loop_l_fft_row_proc3' (fft2d_top.cpp:72:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_col_proc34' to 'Loop_l_fft_col_proc3' (fft2d_top.cpp:80:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'push_fft1d_fifo' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'push_fft1d_fifo29' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 25153 ; free virtual = 89984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>' to 'fft_configuration_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>.1' to 'fft_configuration_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.97 seconds; current allocated memory: 275.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_fft1d_fifo29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 275.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pop_fft1d_fifo30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 275.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 276.534 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 276.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 276.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_fft1d_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 277.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pop_fft1d_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_out_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 278.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 279.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 279.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_fft1d_fifo29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_fft1d_fifo29'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pop_fft1d_fifo30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pop_fft1d_fifo30'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 281.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 282.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 282.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_fft1d_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_fft1d_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 283.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 284.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pop_fft1d_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pop_fft1d_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 284.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 285.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_col_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_col_proc3'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 285.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_2_p'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 286.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_wr_out_fifo_p'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 287.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_write_xk_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 288.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xn_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xn_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xk_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fft2d_top/xk_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fft2d_top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x2' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for fft2d_top due to Loop_l_transpose_1_p with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft2d_top'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 289.544 MB.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_configuration_U0_U(start_for_fft_configuration_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pop_fft1d_fifo30_U0_U(start_for_pop_fft1d_fifo30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_row_fifo_V_U(fifo_w64_d32_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w64_d32_A_x0)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_configuration_1_U0_U(start_for_fft_configuration_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pop_fft1d_fifo_U0_U(start_for_pop_fft1d_fifo_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xn_mid_col_fifo_V_U(fifo_w64_d32_A_x1)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fft2d_top_arr1_memcore_ram (RAM)' using ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xn_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_row_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_mid_col_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk_fifo_V_U(fifo_w64_d32_A_x2)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_fft_row_proc3_U0_U(start_for_Loop_l_fft_row_proc3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transpose_1_p_U0_U(start_for_Loop_l_transpose_1_p_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_transpose_2_p_U0_U(start_for_Loop_l_transpose_2_p_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_write_xk_proc_U0_U(start_for_Loop_l_write_xk_proc_U0)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:77:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25287 ; free virtual = 90111
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25287 ; free virtual = 90111
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25269 ; free virtual = 90095
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25260 ; free virtual = 90086
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:53).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:77) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.0' at call site (fft2d_top.cpp:157) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.1' at call site (fft2d_top.cpp:132) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft2d_top.cpp:124) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft2d_top.cpp:138) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_col_proc' (fft2d_top.cpp:150) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft2d_top.cpp:163) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft2d_top.cpp:174) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft2d_top.cpp:184) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transpose_1_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transpose_2_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<configuration>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<configuration>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc23'
	 'Loop_l_fft_row_proc24'
	 'Loop_l_transpose_1_proc25'
	 'Loop_l_fft_col_proc26'
	 'Loop_l_transpose_2_proc27'
	 'Loop_l_wr_out_fifo_proc28'
	 'Loop_l_write_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25229 ; free virtual = 90057
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_out_fifo' (fft2d_top.cpp:174:3) in function 'Loop_l_wr_out_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_2' (fft2d_top.cpp:163:3) in function 'Loop_l_transpose_2_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_1' (fft2d_top.cpp:138:3) in function 'Loop_l_transpose_1_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>.1' to 'fft<configuration>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>' to 'fft<configuration>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc29' to 'Loop_l_write_xk_proc' (fft2d_top.cpp:184:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc28' to 'Loop_l_wr_out_fifo_p' (fft2d_top.cpp:173:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc27' to 'Loop_l_transpose_2_p' (fft2d_top.cpp:162:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc25' to 'Loop_l_transpose_1_p' (fft2d_top.cpp:137:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc23' to 'Loop_l_read_xn_proc2' (fft2d_top.cpp:77)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc24' to 'Loop_l_fft_row_proc2' (fft2d_top.cpp:81:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_col_proc26' to 'Loop_l_fft_col_proc2' (fft2d_top.cpp:89:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 25085 ; free virtual = 89913
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>' to 'fft_configuration_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>.1' to 'fft_configuration_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.94 seconds; current allocated memory: 294.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 294.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 294.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 294.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 294.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.387 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 295.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 295.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 295.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 296.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 296.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 296.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 297.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_out_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 297.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 297.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 297.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 297.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 297.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 298.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 298.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 299.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 299.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 299.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 300.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 301.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 302.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 303.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 304.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_col_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:77:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25015 ; free virtual = 89896
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25015 ; free virtual = 89896
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 25000 ; free virtual = 89882
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24992 ; free virtual = 89876
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:53).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:77) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.0' at call site (fft2d_top.cpp:157) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.1' at call site (fft2d_top.cpp:132) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_row_proc' (fft2d_top.cpp:124) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft2d_top.cpp:138) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft_col_proc' (fft2d_top.cpp:150) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft2d_top.cpp:163) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft2d_top.cpp:174) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft2d_top.cpp:184) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transpose_1_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transpose_2_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<configuration>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<configuration>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc23'
	 'Loop_l_fft_row_proc24'
	 'Loop_l_transpose_1_proc25'
	 'Loop_l_fft_col_proc26'
	 'Loop_l_transpose_2_proc27'
	 'Loop_l_wr_out_fifo_proc28'
	 'Loop_l_write_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24964 ; free virtual = 89849
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_out_fifo' (fft2d_top.cpp:174:3) in function 'Loop_l_wr_out_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_2' (fft2d_top.cpp:163:3) in function 'Loop_l_transpose_2_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_1' (fft2d_top.cpp:138:3) in function 'Loop_l_transpose_1_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>.1' to 'fft<configuration>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>' to 'fft<configuration>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc29' to 'Loop_l_write_xk_proc' (fft2d_top.cpp:184:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc28' to 'Loop_l_wr_out_fifo_p' (fft2d_top.cpp:173:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc27' to 'Loop_l_transpose_2_p' (fft2d_top.cpp:162:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc25' to 'Loop_l_transpose_1_p' (fft2d_top.cpp:137:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc23' to 'Loop_l_read_xn_proc2' (fft2d_top.cpp:77)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_row_proc24' to 'Loop_l_fft_row_proc2' (fft2d_top.cpp:81:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft_col_proc26' to 'Loop_l_fft_col_proc2' (fft2d_top.cpp:89:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 24821 ; free virtual = 89707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>' to 'fft_configuration_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>.1' to 'fft_configuration_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.66 seconds; current allocated memory: 294.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 294.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 294.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 294.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.387 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 295.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 295.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 295.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 296.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 296.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_out_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 297.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 297.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 297.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 297.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 298.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 298.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 299.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 299.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 299.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 300.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_row_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 301.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 303.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 304.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft_col_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:77:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24999 ; free virtual = 89880
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24999 ; free virtual = 89880
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24983 ; free virtual = 89866
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24975 ; free virtual = 89859
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:53).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:77) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.0' at call site (fft2d_top.cpp:157) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.1' at call site (fft2d_top.cpp:132) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft1d_row_proc_proc' (fft2d_top.cpp:124) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc_proc' (fft2d_top.cpp:138) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft1d_col_proc_proc' (fft2d_top.cpp:150) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc_proc' (fft2d_top.cpp:163) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft2d_top.cpp:174) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft2d_top.cpp:184) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transpose_1_proc_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transpose_2_proc_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<configuration>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<configuration>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc23'
	 'Loop_l_fft1d_row_proc_proc24'
	 'Loop_l_transpose_1_proc_proc25'
	 'Loop_l_fft1d_col_proc_proc26'
	 'Loop_l_transpose_2_proc_proc27'
	 'Loop_l_wr_out_fifo_proc28'
	 'Loop_l_write_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24947 ; free virtual = 89832
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_out_fifo' (fft2d_top.cpp:174:3) in function 'Loop_l_wr_out_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_2_proc' (fft2d_top.cpp:163:3) in function 'Loop_l_transpose_2_proc_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_1_proc' (fft2d_top.cpp:138:3) in function 'Loop_l_transpose_1_proc_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>.1' to 'fft<configuration>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>' to 'fft<configuration>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc29' to 'Loop_l_write_xk_proc' (fft2d_top.cpp:184:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc28' to 'Loop_l_wr_out_fifo_p' (fft2d_top.cpp:173:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc_proc27' to 'Loop_l_transpose_2_p' (fft2d_top.cpp:162:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc_proc25' to 'Loop_l_transpose_1_p' (fft2d_top.cpp:137:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc23' to 'Loop_l_read_xn_proc2' (fft2d_top.cpp:77)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft1d_row_proc_proc24' to 'Loop_l_fft1d_row_pro' (fft2d_top.cpp:81:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft1d_col_proc_proc26' to 'Loop_l_fft1d_col_pro' (fft2d_top.cpp:89:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 24804 ; free virtual = 89690
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>' to 'fft_configuration_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>.1' to 'fft_configuration_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.9 seconds; current allocated memory: 294.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 294.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 294.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 294.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 294.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft1d_row_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.387 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 295.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_1_proc_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 295.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 295.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 295.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft1d_col_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_2_proc_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 296.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_out_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 297.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 297.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 297.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 298.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 298.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 299.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 299.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 299.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 300.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft1d_row_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft1d_row_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 301.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 302.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 303.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 304.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft1d_col_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft1d_col_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:77:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24983 ; free virtual = 89864
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24983 ; free virtual = 89864
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24968 ; free virtual = 89851
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24960 ; free virtual = 89844
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:53).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:77) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.0' at call site (fft2d_top.cpp:157) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.1' at call site (fft2d_top.cpp:132) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft1d_row_proc' (fft2d_top.cpp:124) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_1_proc' (fft2d_top.cpp:138) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft1d_col_proc' (fft2d_top.cpp:150) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transpose_2_proc' (fft2d_top.cpp:163) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_out_fifo_proc' (fft2d_top.cpp:174) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_write_xk_proc' (fft2d_top.cpp:184) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transpose_1_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transpose_2_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<configuration>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<configuration>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc23'
	 'Loop_l_fft1d_row_proc24'
	 'Loop_l_transpose_1_proc25'
	 'Loop_l_fft1d_col_proc26'
	 'Loop_l_transpose_2_proc27'
	 'Loop_l_wr_out_fifo_proc28'
	 'Loop_l_write_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24931 ; free virtual = 89818
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_out_fifo' (fft2d_top.cpp:174:3) in function 'Loop_l_wr_out_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_2' (fft2d_top.cpp:163:3) in function 'Loop_l_transpose_2_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transpose_1' (fft2d_top.cpp:138:3) in function 'Loop_l_transpose_1_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>.1' to 'fft<configuration>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>' to 'fft<configuration>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_write_xk_proc29' to 'Loop_l_write_xk_proc' (fft2d_top.cpp:184:41)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_out_fifo_proc28' to 'Loop_l_wr_out_fifo_p' (fft2d_top.cpp:173:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_2_proc27' to 'Loop_l_transpose_2_p' (fft2d_top.cpp:162:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transpose_1_proc25' to 'Loop_l_transpose_1_p' (fft2d_top.cpp:137:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc23' to 'Loop_l_read_xn_proc2' (fft2d_top.cpp:77)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft1d_row_proc24' to 'Loop_l_fft1d_row_pro' (fft2d_top.cpp:81:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft1d_col_proc26' to 'Loop_l_fft1d_col_pro' (fft2d_top.cpp:89:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 24788 ; free virtual = 89675
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>' to 'fft_configuration_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>.1' to 'fft_configuration_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.76 seconds; current allocated memory: 294.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 294.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 294.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 294.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft1d_row_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.391 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 295.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 295.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 295.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 296.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 296.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft1d_col_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 296.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transpose_2_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 296.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_out_fifo_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_out_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 297.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 297.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_write_xk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 297.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 297.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 297.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 298.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 298.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 299.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 299.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 299.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 300.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft1d_row_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft1d_row_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 301.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transpose_1_p'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 303.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 304.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft1d_col_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft1d_col_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transpose_2_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:77:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24885 ; free virtual = 89801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24885 ; free virtual = 89801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24869 ; free virtual = 89787
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24861 ; free virtual = 89781
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:53).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:77) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.0' at call site (fft2d_top.cpp:157) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.1' at call site (fft2d_top.cpp:132) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_read_xn_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft1d_row_proc' (fft2d_top.cpp:124) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_mid_proc' (fft2d_top.cpp:138) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_fft1d_col_proc' (fft2d_top.cpp:150) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_out_proc' (fft2d_top.cpp:163) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_fifo_proc' (fft2d_top.cpp:174) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_xk_proc' (fft2d_top.cpp:184) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transp_mid_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transp_out_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<configuration>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<configuration>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_read_xn_proc23'
	 'Loop_l_fft1d_row_proc24'
	 'Loop_l_transp_mid_proc25'
	 'Loop_l_fft1d_col_proc26'
	 'Loop_l_transp_out_proc27'
	 'Loop_l_wr_o_fifo_proc28'
	 'Loop_l_wr_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24834 ; free virtual = 89756
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_o_fifo' (fft2d_top.cpp:174:3) in function 'Loop_l_wr_o_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_out' (fft2d_top.cpp:163:3) in function 'Loop_l_transp_out_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_mid' (fft2d_top.cpp:138:3) in function 'Loop_l_transp_mid_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>.1' to 'fft<configuration>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>' to 'fft<configuration>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_o_fifo_proc28' to 'Loop_l_wr_o_fifo_pro' (fft2d_top.cpp:173:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_out_proc27' to 'Loop_l_transp_out_pr' (fft2d_top.cpp:162:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_mid_proc25' to 'Loop_l_transp_mid_pr' (fft2d_top.cpp:137:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_read_xn_proc23' to 'Loop_l_read_xn_proc2' (fft2d_top.cpp:77)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft1d_row_proc24' to 'Loop_l_fft1d_row_pro' (fft2d_top.cpp:81:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_fft1d_col_proc26' to 'Loop_l_fft1d_col_pro' (fft2d_top.cpp:89:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 24692 ; free virtual = 89614
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>' to 'fft_configuration_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>.1' to 'fft_configuration_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.96 seconds; current allocated memory: 294.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 294.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 294.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 294.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 294.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 294.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 295.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft1d_row_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 295.400 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_mid_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 295.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 295.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 295.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_fft1d_col_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_out_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 296.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_fifo_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 297.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 297.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_xk_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 297.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 297.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_read_xn_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_read_xn_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 298.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 298.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 299.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 299.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 299.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 300.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft1d_row_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft1d_row_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 301.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_mid_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 302.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 304.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_fft1d_col_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_fft1d_col_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_out_pr'.
INFO: [HLS 200-111]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:77:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24901 ; free virtual = 89818
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24901 ; free virtual = 89818
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24885 ; free virtual = 89805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24878 ; free virtual = 89798
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:53).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:77) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.0' at call site (fft2d_top.cpp:157) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.1' at call site (fft2d_top.cpp:132) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_rd_xn_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_row_proc' (fft2d_top.cpp:124) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_mid_proc' (fft2d_top.cpp:138) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_col_proc' (fft2d_top.cpp:150) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_out_proc' (fft2d_top.cpp:163) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_fifo_proc' (fft2d_top.cpp:174) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_xk_proc' (fft2d_top.cpp:184) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transp_mid_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transp_out_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<config>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<config>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_rd_xn_proc23'
	 'Loop_l_f1d_row_proc24'
	 'Loop_l_transp_mid_proc25'
	 'Loop_l_f1d_col_proc26'
	 'Loop_l_transp_out_proc27'
	 'Loop_l_wr_o_fifo_proc28'
	 'Loop_l_wr_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24851 ; free virtual = 89773
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_o_fifo' (fft2d_top.cpp:174:3) in function 'Loop_l_wr_o_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_out' (fft2d_top.cpp:163:3) in function 'Loop_l_transp_out_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_mid' (fft2d_top.cpp:138:3) in function 'Loop_l_transp_mid_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config>.1' to 'fft<config>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config>' to 'fft<config>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_o_fifo_proc28' to 'Loop_l_wr_o_fifo_pro' (fft2d_top.cpp:173:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_out_proc27' to 'Loop_l_transp_out_pr' (fft2d_top.cpp:162:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_mid_proc25' to 'Loop_l_transp_mid_pr' (fft2d_top.cpp:137:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_row_proc24' to 'Loop_l_f1d_row_proc2' (fft2d_top.cpp:81:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_col_proc26' to 'Loop_l_f1d_col_proc2' (fft2d_top.cpp:89:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 24708 ; free virtual = 89631
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config>' to 'fft_config_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config>.1' to 'fft_config_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_rd_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.91 seconds; current allocated memory: 294.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 294.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 294.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 294.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 294.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.382 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 295.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_mid_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 295.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 295.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 295.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 296.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_out_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 296.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_fifo_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 297.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_xk_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 297.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 297.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_rd_xn_proc23'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 298.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 298.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 299.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 299.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 299.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 300.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_row_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 301.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_mid_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 302.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 303.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 304.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_col_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_out_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 306.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_wr_o_fifo_pro' 
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:77:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24889 ; free virtual = 89807
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24889 ; free virtual = 89807
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24874 ; free virtual = 89794
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24866 ; free virtual = 89787
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:53).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:77) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.0' at call site (fft2d_top.cpp:157) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.1' at call site (fft2d_top.cpp:132) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_rd_xn_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_row_proc' (fft2d_top.cpp:124) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_mid_proc' (fft2d_top.cpp:138) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_col_proc' (fft2d_top.cpp:150) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_out_proc' (fft2d_top.cpp:163) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_fifo_proc' (fft2d_top.cpp:174) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_xk_proc' (fft2d_top.cpp:184) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transp_mid_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transp_out_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<config>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<config>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_rd_xn_proc23'
	 'Loop_l_f1d_row_proc24'
	 'Loop_l_transp_mid_proc25'
	 'Loop_l_f1d_col_proc26'
	 'Loop_l_transp_out_proc27'
	 'Loop_l_wr_o_fifo_proc28'
	 'Loop_l_wr_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24838 ; free virtual = 89760
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_o_fifo' (fft2d_top.cpp:174:3) in function 'Loop_l_wr_o_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_out' (fft2d_top.cpp:163:3) in function 'Loop_l_transp_out_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_mid' (fft2d_top.cpp:138:3) in function 'Loop_l_transp_mid_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config>.1' to 'fft<config>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config>' to 'fft<config>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_o_fifo_proc28' to 'Loop_l_wr_o_fifo_pro' (fft2d_top.cpp:173:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_out_proc27' to 'Loop_l_transp_out_pr' (fft2d_top.cpp:162:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_mid_proc25' to 'Loop_l_transp_mid_pr' (fft2d_top.cpp:137:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_row_proc24' to 'Loop_l_f1d_row_proc2' (fft2d_top.cpp:81:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_col_proc26' to 'Loop_l_f1d_col_proc2' (fft2d_top.cpp:89:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 24695 ; free virtual = 89618
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config>' to 'fft_config_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config>.1' to 'fft_config_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_rd_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.81 seconds; current allocated memory: 294.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 294.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 294.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 294.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 295.479 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_mid_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 295.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 296.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_out_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 297.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_fifo_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 297.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_xk_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 297.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 297.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 298.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_rd_xn_proc23'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 298.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 299.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 299.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 299.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 300.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 300.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_row_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 301.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_mid_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 302.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 302.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 303.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 304.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_col_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_out_pr' 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:77:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24643 ; free virtual = 89608
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24643 ; free virtual = 89608
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24629 ; free virtual = 89596
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24622 ; free virtual = 89590
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:53).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:77) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.0' at call site (fft2d_top.cpp:157) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.1' at call site (fft2d_top.cpp:132) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_rd_xn_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_row_proc' (fft2d_top.cpp:124) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_mid_proc' (fft2d_top.cpp:138) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_col_proc' (fft2d_top.cpp:150) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_out_proc' (fft2d_top.cpp:163) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_fifo_proc' (fft2d_top.cpp:174) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_xk_proc' (fft2d_top.cpp:184) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transp_mid_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transp_out_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<config>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<config>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_rd_xn_proc23'
	 'Loop_l_f1d_row_proc24'
	 'Loop_l_transp_mid_proc25'
	 'Loop_l_f1d_col_proc26'
	 'Loop_l_transp_out_proc27'
	 'Loop_l_wr_o_fifo_proc28'
	 'Loop_l_wr_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 24592 ; free virtual = 89562
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_o_fifo' (fft2d_top.cpp:174:3) in function 'Loop_l_wr_o_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_out' (fft2d_top.cpp:163:3) in function 'Loop_l_transp_out_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_mid' (fft2d_top.cpp:138:3) in function 'Loop_l_transp_mid_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config>.1' to 'fft<config>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config>' to 'fft<config>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_o_fifo_proc28' to 'Loop_l_wr_o_fifo_pro' (fft2d_top.cpp:173:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_out_proc27' to 'Loop_l_transp_out_pr' (fft2d_top.cpp:162:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_mid_proc25' to 'Loop_l_transp_mid_pr' (fft2d_top.cpp:137:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_row_proc24' to 'Loop_l_f1d_row_proc2' (fft2d_top.cpp:81:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_col_proc26' to 'Loop_l_f1d_col_proc2' (fft2d_top.cpp:89:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 24450 ; free virtual = 89420
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config>' to 'fft_config_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config>.1' to 'fft_config_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_rd_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.76 seconds; current allocated memory: 294.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 294.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 294.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 294.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 294.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.501 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_mid_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 295.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 296.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 296.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 296.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_out_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 297.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_fifo_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 297.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_xk_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 297.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 297.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 298.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_rd_xn_proc23'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 298.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 299.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 299.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 299.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 300.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 300.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_row_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 301.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_mid_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 302.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 303.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 304.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_col_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_out_pr' 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:77:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23883 ; free virtual = 89452
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23883 ; free virtual = 89452
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23869 ; free virtual = 89440
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23861 ; free virtual = 89433
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:53).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:77) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.0' at call site (fft2d_top.cpp:159) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.1' at call site (fft2d_top.cpp:133) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_rd_xn_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_row_proc' (fft2d_top.cpp:125) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_mid_proc' (fft2d_top.cpp:139) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_col_proc' (fft2d_top.cpp:152) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_out_proc' (fft2d_top.cpp:165) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_fifo_proc' (fft2d_top.cpp:177) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_xk_proc' (fft2d_top.cpp:188) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transp_mid_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transp_out_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<config>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<config>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_rd_xn_proc23'
	 'Loop_l_f1d_row_proc24'
	 'Loop_l_transp_mid_proc25'
	 'Loop_l_f1d_col_proc26'
	 'Loop_l_transp_out_proc27'
	 'Loop_l_wr_o_fifo_proc28'
	 'Loop_l_wr_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23832 ; free virtual = 89406
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_o_fifo' (fft2d_top.cpp:177:3) in function 'Loop_l_wr_o_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_out' (fft2d_top.cpp:165:3) in function 'Loop_l_transp_out_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_mid' (fft2d_top.cpp:139:3) in function 'Loop_l_transp_mid_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config>.1' to 'fft<config>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config>' to 'fft<config>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_o_fifo_proc28' to 'Loop_l_wr_o_fifo_pro' (fft2d_top.cpp:176:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_out_proc27' to 'Loop_l_transp_out_pr' (fft2d_top.cpp:164:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_mid_proc25' to 'Loop_l_transp_mid_pr' (fft2d_top.cpp:138:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_row_proc24' to 'Loop_l_f1d_row_proc2' (fft2d_top.cpp:81:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_col_proc26' to 'Loop_l_f1d_col_proc2' (fft2d_top.cpp:89:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 23689 ; free virtual = 89263
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config>' to 'fft_config_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config>.1' to 'fft_config_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_rd_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.74 seconds; current allocated memory: 294.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 294.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 294.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 294.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 294.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 295.539 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 295.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_mid_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 295.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 296.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 296.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 296.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 296.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_out_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 297.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_fifo_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 297.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_xk_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 297.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 297.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 298.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_rd_xn_proc23'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 298.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 299.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 299.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 299.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 300.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 300.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_row_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 301.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_mid_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 302.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 304.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_col_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_out_pr' 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:77:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23897 ; free virtual = 89442
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23897 ; free virtual = 89442
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23878 ; free virtual = 89426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23868 ; free virtual = 89418
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:53).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:77) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.0' at call site (fft2d_top.cpp:159) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.1' at call site (fft2d_top.cpp:133) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_rd_xn_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_row_proc' (fft2d_top.cpp:125) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_mid_proc' (fft2d_top.cpp:139) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_col_proc' (fft2d_top.cpp:152) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_out_proc' (fft2d_top.cpp:165) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_fifo_proc' (fft2d_top.cpp:177) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_xk_proc' (fft2d_top.cpp:188) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transp_mid_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transp_out_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<config>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<config>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_rd_xn_proc23'
	 'Loop_l_f1d_row_proc24'
	 'Loop_l_transp_mid_proc25'
	 'Loop_l_f1d_col_proc26'
	 'Loop_l_transp_out_proc27'
	 'Loop_l_wr_o_fifo_proc28'
	 'Loop_l_wr_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 895.371 ; gain = 192.707 ; free physical = 23837 ; free virtual = 89389
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_o_fifo' (fft2d_top.cpp:177:3) in function 'Loop_l_wr_o_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_out' (fft2d_top.cpp:165:3) in function 'Loop_l_transp_out_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_mid' (fft2d_top.cpp:139:3) in function 'Loop_l_transp_mid_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config>.1' to 'fft<config>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config>' to 'fft<config>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_o_fifo_proc28' to 'Loop_l_wr_o_fifo_pro' (fft2d_top.cpp:176:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_out_proc27' to 'Loop_l_transp_out_pr' (fft2d_top.cpp:164:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_mid_proc25' to 'Loop_l_transp_mid_pr' (fft2d_top.cpp:138:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_row_proc24' to 'Loop_l_f1d_row_proc2' (fft2d_top.cpp:81:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_col_proc26' to 'Loop_l_f1d_col_proc2' (fft2d_top.cpp:89:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 23689 ; free virtual = 89241
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config>' to 'fft_config_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config>.1' to 'fft_config_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_rd_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.04 seconds; current allocated memory: 303.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 303.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 303.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 304.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 304.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 304.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 304.998 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 305.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_mid_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 305.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 305.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 305.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 305.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 305.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 305.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 305.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 305.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 305.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 306.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 306.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 306.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 306.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 306.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_out_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 306.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 306.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_fifo_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 307.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 307.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_xk_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 307.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 307.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 307.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 307.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_rd_xn_proc23'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 308.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 308.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 309.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 309.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 309.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 310.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_row_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 311.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_mid_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 311.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 312.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 312.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 313.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 313.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 314.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_col_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 315.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_out_pr' 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:77:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23890 ; free virtual = 89435
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23890 ; free virtual = 89435
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23870 ; free virtual = 89418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23860 ; free virtual = 89410
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:53).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:77) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.0' at call site (fft2d_top.cpp:159) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.1' at call site (fft2d_top.cpp:133) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_rd_xn_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_row_proc' (fft2d_top.cpp:125) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_mid_proc' (fft2d_top.cpp:139) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_col_proc' (fft2d_top.cpp:152) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_out_proc' (fft2d_top.cpp:165) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_fifo_proc' (fft2d_top.cpp:177) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_xk_proc' (fft2d_top.cpp:188) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transp_mid_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transp_out_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<configuration>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<configuration>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_rd_xn_proc23'
	 'Loop_l_f1d_row_proc24'
	 'Loop_l_transp_mid_proc25'
	 'Loop_l_f1d_col_proc26'
	 'Loop_l_transp_out_proc27'
	 'Loop_l_wr_o_fifo_proc28'
	 'Loop_l_wr_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 895.371 ; gain = 192.707 ; free physical = 23828 ; free virtual = 89380
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_o_fifo' (fft2d_top.cpp:177:3) in function 'Loop_l_wr_o_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_out' (fft2d_top.cpp:165:3) in function 'Loop_l_transp_out_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_mid' (fft2d_top.cpp:139:3) in function 'Loop_l_transp_mid_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>.1' to 'fft<configuration>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>' to 'fft<configuration>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_o_fifo_proc28' to 'Loop_l_wr_o_fifo_pro' (fft2d_top.cpp:176:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_out_proc27' to 'Loop_l_transp_out_pr' (fft2d_top.cpp:164:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_mid_proc25' to 'Loop_l_transp_mid_pr' (fft2d_top.cpp:138:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_row_proc24' to 'Loop_l_f1d_row_proc2' (fft2d_top.cpp:81:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_col_proc26' to 'Loop_l_f1d_col_proc2' (fft2d_top.cpp:89:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 23680 ; free virtual = 89233
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>' to 'fft_configuration_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>.1' to 'fft_configuration_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_rd_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.98 seconds; current allocated memory: 303.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 303.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 303.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 303.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 304.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 304.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 304.990 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 305.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_mid_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 305.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 305.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 305.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 305.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 305.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 305.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 305.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 305.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 305.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 306.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 306.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 306.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 306.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 306.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_out_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 306.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 306.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_fifo_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 307.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 307.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_xk_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 307.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 307.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 307.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 307.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_rd_xn_proc23'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 308.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 308.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 309.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 309.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 309.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 310.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_row_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 311.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_mid_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 311.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 312.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 312.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 313.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 313.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 314.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_col_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 315.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:77:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23557 ; free virtual = 89220
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23557 ; free virtual = 89220
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23538 ; free virtual = 89203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 23528 ; free virtual = 89195
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:53).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:77) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.0' at call site (fft2d_top.cpp:159) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.1' at call site (fft2d_top.cpp:133) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_rd_xn_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_row_proc' (fft2d_top.cpp:125) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_mid_proc' (fft2d_top.cpp:139) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_col_proc' (fft2d_top.cpp:152) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_out_proc' (fft2d_top.cpp:165) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_fifo_proc' (fft2d_top.cpp:177) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_xk_proc' (fft2d_top.cpp:188) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transp_mid_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transp_out_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<configuration>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<configuration>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_rd_xn_proc23'
	 'Loop_l_f1d_row_proc24'
	 'Loop_l_transp_mid_proc25'
	 'Loop_l_f1d_col_proc26'
	 'Loop_l_transp_out_proc27'
	 'Loop_l_wr_o_fifo_proc28'
	 'Loop_l_wr_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 895.371 ; gain = 192.707 ; free physical = 23496 ; free virtual = 89165
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_o_fifo' (fft2d_top.cpp:177:3) in function 'Loop_l_wr_o_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_out' (fft2d_top.cpp:165:3) in function 'Loop_l_transp_out_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_mid' (fft2d_top.cpp:139:3) in function 'Loop_l_transp_mid_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>.1' to 'fft<configuration>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>' to 'fft<configuration>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_o_fifo_proc28' to 'Loop_l_wr_o_fifo_pro' (fft2d_top.cpp:176:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_out_proc27' to 'Loop_l_transp_out_pr' (fft2d_top.cpp:164:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_mid_proc25' to 'Loop_l_transp_mid_pr' (fft2d_top.cpp:138:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_row_proc24' to 'Loop_l_f1d_row_proc2' (fft2d_top.cpp:81:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_col_proc26' to 'Loop_l_f1d_col_proc2' (fft2d_top.cpp:89:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 23348 ; free virtual = 89018
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>' to 'fft_configuration_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>.1' to 'fft_configuration_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_rd_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.09 seconds; current allocated memory: 303.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 303.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 303.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 304.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 304.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 304.960 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 305.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_mid_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 305.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 305.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 305.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 305.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 305.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 305.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 305.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 305.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 305.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 305.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 306.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 306.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 306.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 306.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_out_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 306.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 306.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_fifo_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 306.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 307.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_xk_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 307.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 307.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 307.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 307.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_rd_xn_proc23'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 308.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 308.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 309.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 309.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 309.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 310.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_row_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 311.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_mid_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 311.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 312.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 312.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_1'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 313.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 313.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 314.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_col_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 314.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:3:
In file included from ./fft2d_top.h:1:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:77:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 846.668 ; gain = 100.164 ; free physical = 741 ; free virtual = 83117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 846.668 ; gain = 100.164 ; free physical = 741 ; free virtual = 83117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 846.668 ; gain = 100.164 ; free physical = 1253 ; free virtual = 83656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 846.668 ; gain = 100.164 ; free physical = 1074 ; free virtual = 83478
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:53).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:77) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:106) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.0' at call site (fft2d_top.cpp:159) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:44) to 'fft1d.1' at call site (fft2d_top.cpp:133) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:18) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:33) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_rd_xn_proc' (fft2d_top.cpp:115) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_row_proc' (fft2d_top.cpp:125) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_mid_proc' (fft2d_top.cpp:139) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_col_proc' (fft2d_top.cpp:152) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_out_proc' (fft2d_top.cpp:165) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_fifo_proc' (fft2d_top.cpp:177) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_xk_proc' (fft2d_top.cpp:188) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transp_mid_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transp_out_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<configuration>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<configuration>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_rd_xn_proc23'
	 'Loop_l_f1d_row_proc24'
	 'Loop_l_transp_mid_proc25'
	 'Loop_l_f1d_col_proc26'
	 'Loop_l_transp_out_proc27'
	 'Loop_l_wr_o_fifo_proc28'
	 'Loop_l_wr_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 910.668 ; gain = 164.164 ; free physical = 891 ; free virtual = 83310
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_o_fifo' (fft2d_top.cpp:177:3) in function 'Loop_l_wr_o_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_out' (fft2d_top.cpp:165:3) in function 'Loop_l_transp_out_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_mid' (fft2d_top.cpp:139:3) in function 'Loop_l_transp_mid_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>.1' to 'fft<configuration>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>' to 'fft<configuration>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:33:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:18:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:53)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_o_fifo_proc28' to 'Loop_l_wr_o_fifo_pro' (fft2d_top.cpp:176:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_out_proc27' to 'Loop_l_transp_out_pr' (fft2d_top.cpp:164:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_mid_proc25' to 'Loop_l_transp_mid_pr' (fft2d_top.cpp:138:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_row_proc24' to 'Loop_l_f1d_row_proc2' (fft2d_top.cpp:81:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_col_proc26' to 'Loop_l_f1d_col_proc2' (fft2d_top.cpp:89:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:01:02 . Memory (MB): peak = 1038.668 ; gain = 292.164 ; free physical = 860 ; free virtual = 83286
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>' to 'fft_configuration_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>.1' to 'fft_configuration_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_rd_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.26 seconds; current allocated memory: 287.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 287.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 287.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 287.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 288.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 288.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 288.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 288.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 288.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 288.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 288.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 288.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 288.997 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 289.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_mid_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 289.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 289.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 289.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 289.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 289.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 289.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 289.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 289.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 289.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 290.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 290.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 290.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 290.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 290.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_out_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 290.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 290.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_fifo_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 290.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 291.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_xk_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 291.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 291.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 291.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 291.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_rd_xn_proc23'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 292.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 292.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 293.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_s'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 293.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 293.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 294.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_row_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 295.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_mid_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 295.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 296.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 296.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_1'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 297.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 297.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 298.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_col_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 299.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:5:
In file included from ./fft2d_top.h:3:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:5:
In file included from ./fft2d_top.h:3:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:81:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 1615 ; free virtual = 80608
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 1617 ; free virtual = 80610
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 2298 ; free virtual = 80957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 2277 ; free virtual = 80948
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:57).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:73) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:73) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:105) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:110) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:48) to 'fft1d.0' at call site (fft2d_top.cpp:163) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:48) to 'fft1d.1' at call site (fft2d_top.cpp:137) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:20) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:36) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:20) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:36) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_rd_xn_proc' (fft2d_top.cpp:119) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_row_proc' (fft2d_top.cpp:129) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_mid_proc' (fft2d_top.cpp:143) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_col_proc' (fft2d_top.cpp:156) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_out_proc' (fft2d_top.cpp:169) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_fifo_proc' (fft2d_top.cpp:181) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_xk_proc' (fft2d_top.cpp:192) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transp_mid_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transp_out_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<configuration>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<configuration>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_rd_xn_proc23'
	 'Loop_l_f1d_row_proc24'
	 'Loop_l_transp_mid_proc25'
	 'Loop_l_f1d_col_proc26'
	 'Loop_l_transp_out_proc27'
	 'Loop_l_wr_o_fifo_proc28'
	 'Loop_l_wr_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 2238 ; free virtual = 80898
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_o_fifo' (fft2d_top.cpp:181:3) in function 'Loop_l_wr_o_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_out' (fft2d_top.cpp:169:3) in function 'Loop_l_transp_out_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_mid' (fft2d_top.cpp:143:3) in function 'Loop_l_transp_mid_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>.1' to 'fft<configuration>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>' to 'fft<configuration>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:36:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:20:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:57)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:36:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:20:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:57)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_o_fifo_proc28' to 'Loop_l_wr_o_fifo_pro' (fft2d_top.cpp:180:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_out_proc27' to 'Loop_l_transp_out_pr' (fft2d_top.cpp:168:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_mid_proc25' to 'Loop_l_transp_mid_pr' (fft2d_top.cpp:142:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_row_proc24' to 'Loop_l_f1d_row_proc2' (fft2d_top.cpp:85:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_col_proc26' to 'Loop_l_f1d_col_proc2' (fft2d_top.cpp:93:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:01:04 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 1916 ; free virtual = 80576
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>' to 'fft_configuration_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>.1' to 'fft_configuration_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_rd_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.07 seconds; current allocated memory: 303.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 303.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 303.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 303.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 303.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 304.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 304.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 304.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 304.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 304.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 304.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 304.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 304.949 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 305.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_mid_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 305.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 305.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 305.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 305.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 305.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 305.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 305.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 305.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 305.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 305.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 306.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 306.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 306.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 306.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_out_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 306.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 306.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_fifo_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 306.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 307.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_xk_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 307.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 307.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 307.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 307.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_rd_xn_proc23'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 308.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 308.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 309.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_s'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 309.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 309.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 310.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_row_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 311.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_mid_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 311.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 312.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 312.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_1'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 313.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 313.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 314.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_col_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 314.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.312ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fft2d_top.cpp' ... 
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:5:
In file included from ./fft2d_top.h:3:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:912:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from fft2d_top.cpp:1:
In file included from fft2d_top.cpp:5:
In file included from ./fft2d_top.h:3:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:913:
In file included from /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:68:
/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: fft2d_top.cpp:81:22
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft2d_top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 3405 ; free virtual = 82945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 3405 ; free virtual = 82945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'push_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_fft1d_fifo' into 'fft1d' (fft2d_top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 3406 ; free virtual = 82960
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 3706 ; free virtual = 83263
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'config.data.V' (fft2d_top.cpp:57).
INFO: [XFORM 203-1101] Packing variable 'xn.data' (fft2d_top.cpp:73) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk.data' (fft2d_top.cpp:73) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_fifo.V' (fft2d_top.cpp:81) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_row_fifo.V' (fft2d_top.cpp:85) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_row_fifo.V' (fft2d_top.cpp:89) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xn_mid_col_fifo.V' (fft2d_top.cpp:93) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_mid_col_fifo.V' (fft2d_top.cpp:97) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xk_fifo.V' (fft2d_top.cpp:101) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr0' (fft2d_top.cpp:105) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'arr1' (fft2d_top.cpp:110) into a 64-bit variable.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:48) to 'fft1d.0' at call site (fft2d_top.cpp:163) by setting 'instance' to '2'.
INFO: [XFORM 203-622] Instantiating function 'fft1d'(fft2d_top.cpp:48) to 'fft1d.1' at call site (fft2d_top.cpp:137) by setting 'instance' to '1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:20) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:36) to a process function for dataflow in function 'fft1d.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (fft2d_top.cpp:20) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (fft2d_top.cpp:36) to a process function for dataflow in function 'fft1d.0'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_rd_xn_proc' (fft2d_top.cpp:119) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_row_proc' (fft2d_top.cpp:129) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_mid_proc' (fft2d_top.cpp:143) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_f1d_col_proc' (fft2d_top.cpp:156) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_transp_out_proc' (fft2d_top.cpp:169) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_o_fifo_proc' (fft2d_top.cpp:181) to a process function for dataflow in function 'fft2d_top'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_wr_xk_proc' (fft2d_top.cpp:192) to a process function for dataflow in function 'fft2d_top'.
WARNING: [XFORM 203-713] All the elements of global array 'arr0' should be updated in process function 'Loop_l_transp_mid_proc25', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1' should be updated in process function 'Loop_l_transp_out_proc27', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.1', detected/extracted 4 process function(s): 
	 'fft1d.1_Block_codeRepl1_proc'
	 'fft1d.1_Loop_1_proc19'
	 'hls::fft<configuration>'
	 'fft1d.1_Loop_2_proc20'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft1d.0', detected/extracted 4 process function(s): 
	 'fft1d.0_Block_codeRepl1_proc'
	 'fft1d.0_Loop_1_proc21'
	 'hls::fft<configuration>.1'
	 'fft1d.0_Loop_2_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'fft2d_top', detected/extracted 7 process function(s): 
	 'Loop_l_rd_xn_proc23'
	 'Loop_l_f1d_row_proc24'
	 'Loop_l_transp_mid_proc25'
	 'Loop_l_f1d_col_proc26'
	 'Loop_l_transp_out_proc27'
	 'Loop_l_wr_o_fifo_proc28'
	 'Loop_l_wr_xk_proc29'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 894.664 ; gain = 192.000 ; free physical = 3349 ; free virtual = 83035
INFO: [XFORM 203-541] Flattening a loop nest 'l_wr_o_fifo' (fft2d_top.cpp:181:3) in function 'Loop_l_wr_o_fifo_proc28'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_out' (fft2d_top.cpp:169:3) in function 'Loop_l_transp_out_proc27'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_transp_mid' (fft2d_top.cpp:143:3) in function 'Loop_l_transp_mid_proc25'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>.1' to 'fft<configuration>.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<configuration>' to 'fft<configuration>' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft_x_complex.h:630)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_2_proc20' to 'fft1d.1_Loop_2_proc2' (fft2d_top.cpp:36:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Loop_1_proc19' to 'fft1d.1_Loop_1_proc1' (fft2d_top.cpp:20:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.1_Block_codeRepl1_proc' to 'fft1d.1_Block_codeRe' (fft2d_top.cpp:57)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_2_proc22' to 'fft1d.0_Loop_2_proc2' (fft2d_top.cpp:36:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Loop_1_proc21' to 'fft1d.0_Loop_1_proc2' (fft2d_top.cpp:20:37)
WARNING: [XFORM 203-631] Renaming function 'fft1d.0_Block_codeRepl1_proc' to 'fft1d.0_Block_codeRe' (fft2d_top.cpp:57)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_wr_o_fifo_proc28' to 'Loop_l_wr_o_fifo_pro' (fft2d_top.cpp:180:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_out_proc27' to 'Loop_l_transp_out_pr' (fft2d_top.cpp:168:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_transp_mid_proc25' to 'Loop_l_transp_mid_pr' (fft2d_top.cpp:142:19)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_row_proc24' to 'Loop_l_f1d_row_proc2' (fft2d_top.cpp:85:38)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_f1d_col_proc26' to 'Loop_l_f1d_col_proc2' (fft2d_top.cpp:93:38)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.0_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitSet.i8.i8.i32.i1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_fft.h:267:9) in function 'fft1d.1_Block_codeRe' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1022.664 ; gain = 320.000 ; free physical = 2881 ; free virtual = 82570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft2d_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Block_codeRe' to 'fft1d_1_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_1_proc1' to 'fft1d_1_Loop_1_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>' to 'fft_configuration_s'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1_Loop_2_proc2' to 'fft1d_1_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.1' to 'fft1d_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Block_codeRe' to 'fft1d_0_Block_codeRe'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_1_proc2' to 'fft1d_0_Loop_1_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft<configuration>.1' to 'fft_configuration_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0_Loop_2_proc2' to 'fft1d_0_Loop_2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft1d.0' to 'fft1d_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_rd_xn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.27 seconds; current allocated memory: 303.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 303.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 303.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 304.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 304.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 304.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 304.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 304.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 304.930 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 305.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_mid_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 305.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 305.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 305.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 305.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 305.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 305.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 305.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 305.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 305.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 305.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 306.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 306.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 306.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_transp_out_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 306.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 306.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_o_fifo_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_o_fifo_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 306.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 307.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_wr_xk_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_wr_xk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 307.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 307.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft2d_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 307.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 307.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_rd_xn_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_rd_xn_proc23'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 308.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 308.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_1_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 309.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_s'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 309.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 309.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 310.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_row_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_row_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 311.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_mid_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_transp_mid_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 311.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 312.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_1_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_1_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 312.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_configuration_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_configuration_1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 313.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0_Loop_2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0_Loop_2_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 313.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft1d_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft1d_0'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 314.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_f1d_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_A' is changed to 'fifo_w64_d32_A_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_f1d_col_proc2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 314.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_transp_out_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
