{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 18:02:28 2015 " "Info: Processing started: Thu Dec 03 18:02:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off serial_adder -c serial_adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serial_adder -c serial_adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 35 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register count\[2\] shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q 380.08 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 380.08 MHz between source register \"count\[2\]\" and destination register \"shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.949 ns + Longest register register " "Info: + Longest register to register delay is 1.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[2\] 1 REG LCFF_X1_Y33_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y33_N25; Fanout = 4; REG Node = 'count\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.545 ns) 0.931 ns LessThan0~37 2 COMB LCCOMB_X1_Y33_N4 8 " "Info: 2: + IC(0.386 ns) + CELL(0.545 ns) = 0.931 ns; Loc. = LCCOMB_X1_Y33_N4; Fanout = 8; COMB Node = 'LessThan0~37'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { count[2] LessThan0~37 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.758 ns) 1.949 ns shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q 3 REG LCFF_X1_Y33_N3 1 " "Info: 3: + IC(0.260 ns) + CELL(0.758 ns) = 1.949 ns; Loc. = LCFF_X1_Y33_N3; Fanout = 1; REG Node = 'shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { LessThan0~37 shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.303 ns ( 66.85 % ) " "Info: Total cell delay = 1.303 ns ( 66.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.646 ns ( 33.15 % ) " "Info: Total interconnect delay = 0.646 ns ( 33.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { count[2] LessThan0~37 shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.949 ns" { count[2] {} LessThan0~37 {} shift_reg_str:REG_A|D_FF:\X:0:DFF|Q {} } { 0.000ns 0.386ns 0.260ns } { 0.000ns 0.545ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.916 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.602 ns) 2.916 ns shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q 3 REG LCFF_X1_Y33_N3 1 " "Info: 3: + IC(1.099 ns) + CELL(0.602 ns) = 2.916 ns; Loc. = LCFF_X1_Y33_N3; Fanout = 1; REG Node = 'shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { CLOCK~clkctrl shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.17 % ) " "Info: Total cell delay = 1.638 ns ( 56.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.278 ns ( 43.83 % ) " "Info: Total interconnect delay = 1.278 ns ( 43.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { CLOCK CLOCK~clkctrl shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} shift_reg_str:REG_A|D_FF:\X:0:DFF|Q {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.916 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.602 ns) 2.916 ns count\[2\] 3 REG LCFF_X1_Y33_N25 4 " "Info: 3: + IC(1.099 ns) + CELL(0.602 ns) = 2.916 ns; Loc. = LCFF_X1_Y33_N25; Fanout = 4; REG Node = 'count\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { CLOCK~clkctrl count[2] } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.17 % ) " "Info: Total cell delay = 1.638 ns ( 56.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.278 ns ( 43.83 % ) " "Info: Total interconnect delay = 1.278 ns ( 43.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { CLOCK CLOCK~clkctrl count[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} count[2] {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { CLOCK CLOCK~clkctrl shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} shift_reg_str:REG_A|D_FF:\X:0:DFF|Q {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { CLOCK CLOCK~clkctrl count[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} count[2] {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { count[2] LessThan0~37 shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.949 ns" { count[2] {} LessThan0~37 {} shift_reg_str:REG_A|D_FF:\X:0:DFF|Q {} } { 0.000ns 0.386ns 0.260ns } { 0.000ns 0.545ns 0.758ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { CLOCK CLOCK~clkctrl shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} shift_reg_str:REG_A|D_FF:\X:0:DFF|Q {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { CLOCK CLOCK~clkctrl count[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} count[2] {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { shift_reg_str:REG_A|D_FF:\X:0:DFF|Q {} } {  } {  } "" } } { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "shift_reg_str:REG_B\|D_FF:\\X:1:DFF\|Q dataB\[1\] CLOCK 4.101 ns register " "Info: tsu for register \"shift_reg_str:REG_B\|D_FF:\\X:1:DFF\|Q\" (data pin = \"dataB\[1\]\", clock pin = \"CLOCK\") is 4.101 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.055 ns + Longest pin register " "Info: + Longest pin to register delay is 7.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns dataB\[1\] 1 PIN PIN_B6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_B6; Fanout = 1; PIN Node = 'dataB\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataB[1] } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.531 ns) + CELL(0.545 ns) 6.959 ns shift_reg_str:REG_B\|D_FF:\\X:1:DFF\|Q~13 2 COMB LCCOMB_X1_Y33_N18 1 " "Info: 2: + IC(5.531 ns) + CELL(0.545 ns) = 6.959 ns; Loc. = LCCOMB_X1_Y33_N18; Fanout = 1; COMB Node = 'shift_reg_str:REG_B\|D_FF:\\X:1:DFF\|Q~13'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { dataB[1] shift_reg_str:REG_B|D_FF:\X:1:DFF|Q~13 } "NODE_NAME" } } { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.055 ns shift_reg_str:REG_B\|D_FF:\\X:1:DFF\|Q 3 REG LCFF_X1_Y33_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.055 ns; Loc. = LCFF_X1_Y33_N19; Fanout = 2; REG Node = 'shift_reg_str:REG_B\|D_FF:\\X:1:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { shift_reg_str:REG_B|D_FF:\X:1:DFF|Q~13 shift_reg_str:REG_B|D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.524 ns ( 21.60 % ) " "Info: Total cell delay = 1.524 ns ( 21.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.531 ns ( 78.40 % ) " "Info: Total interconnect delay = 5.531 ns ( 78.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.055 ns" { dataB[1] shift_reg_str:REG_B|D_FF:\X:1:DFF|Q~13 shift_reg_str:REG_B|D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.055 ns" { dataB[1] {} dataB[1]~combout {} shift_reg_str:REG_B|D_FF:\X:1:DFF|Q~13 {} shift_reg_str:REG_B|D_FF:\X:1:DFF|Q {} } { 0.000ns 0.000ns 5.531ns 0.000ns } { 0.000ns 0.883ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.916 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.602 ns) 2.916 ns shift_reg_str:REG_B\|D_FF:\\X:1:DFF\|Q 3 REG LCFF_X1_Y33_N19 2 " "Info: 3: + IC(1.099 ns) + CELL(0.602 ns) = 2.916 ns; Loc. = LCFF_X1_Y33_N19; Fanout = 2; REG Node = 'shift_reg_str:REG_B\|D_FF:\\X:1:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { CLOCK~clkctrl shift_reg_str:REG_B|D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.17 % ) " "Info: Total cell delay = 1.638 ns ( 56.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.278 ns ( 43.83 % ) " "Info: Total interconnect delay = 1.278 ns ( 43.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { CLOCK CLOCK~clkctrl shift_reg_str:REG_B|D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} shift_reg_str:REG_B|D_FF:\X:1:DFF|Q {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.055 ns" { dataB[1] shift_reg_str:REG_B|D_FF:\X:1:DFF|Q~13 shift_reg_str:REG_B|D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.055 ns" { dataB[1] {} dataB[1]~combout {} shift_reg_str:REG_B|D_FF:\X:1:DFF|Q~13 {} shift_reg_str:REG_B|D_FF:\X:1:DFF|Q {} } { 0.000ns 0.000ns 5.531ns 0.000ns } { 0.000ns 0.883ns 0.545ns 0.096ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { CLOCK CLOCK~clkctrl shift_reg_str:REG_B|D_FF:\X:1:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} shift_reg_str:REG_B|D_FF:\X:1:DFF|Q {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK Reg_Out_A\[3\] shift_reg_str:REG_A\|D_FF:\\X:3:DFF\|Q 7.117 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"Reg_Out_A\[3\]\" through register \"shift_reg_str:REG_A\|D_FF:\\X:3:DFF\|Q\" is 7.117 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.916 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.602 ns) 2.916 ns shift_reg_str:REG_A\|D_FF:\\X:3:DFF\|Q 3 REG LCFF_X1_Y33_N27 2 " "Info: 3: + IC(1.099 ns) + CELL(0.602 ns) = 2.916 ns; Loc. = LCFF_X1_Y33_N27; Fanout = 2; REG Node = 'shift_reg_str:REG_A\|D_FF:\\X:3:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { CLOCK~clkctrl shift_reg_str:REG_A|D_FF:\X:3:DFF|Q } "NODE_NAME" } } { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.17 % ) " "Info: Total cell delay = 1.638 ns ( 56.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.278 ns ( 43.83 % ) " "Info: Total interconnect delay = 1.278 ns ( 43.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { CLOCK CLOCK~clkctrl shift_reg_str:REG_A|D_FF:\X:3:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} shift_reg_str:REG_A|D_FF:\X:3:DFF|Q {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.924 ns + Longest register pin " "Info: + Longest register to pin delay is 3.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_reg_str:REG_A\|D_FF:\\X:3:DFF\|Q 1 REG LCFF_X1_Y33_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y33_N27; Fanout = 2; REG Node = 'shift_reg_str:REG_A\|D_FF:\\X:3:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_reg_str:REG_A|D_FF:\X:3:DFF|Q } "NODE_NAME" } } { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(3.005 ns) 3.924 ns Reg_Out_A\[3\] 2 PIN PIN_E5 0 " "Info: 2: + IC(0.919 ns) + CELL(3.005 ns) = 3.924 ns; Loc. = PIN_E5; Fanout = 0; PIN Node = 'Reg_Out_A\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { shift_reg_str:REG_A|D_FF:\X:3:DFF|Q Reg_Out_A[3] } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.005 ns ( 76.58 % ) " "Info: Total cell delay = 3.005 ns ( 76.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 23.42 % ) " "Info: Total interconnect delay = 0.919 ns ( 23.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { shift_reg_str:REG_A|D_FF:\X:3:DFF|Q Reg_Out_A[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.924 ns" { shift_reg_str:REG_A|D_FF:\X:3:DFF|Q {} Reg_Out_A[3] {} } { 0.000ns 0.919ns } { 0.000ns 3.005ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { CLOCK CLOCK~clkctrl shift_reg_str:REG_A|D_FF:\X:3:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} shift_reg_str:REG_A|D_FF:\X:3:DFF|Q {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { shift_reg_str:REG_A|D_FF:\X:3:DFF|Q Reg_Out_A[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.924 ns" { shift_reg_str:REG_A|D_FF:\X:3:DFF|Q {} Reg_Out_A[3] {} } { 0.000ns 0.919ns } { 0.000ns 3.005ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q RESET CLOCK -0.304 ns register " "Info: th for register \"shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q\" (data pin = \"RESET\", clock pin = \"CLOCK\") is -0.304 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.916 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.602 ns) 2.916 ns shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q 3 REG LCFF_X1_Y33_N3 1 " "Info: 3: + IC(1.099 ns) + CELL(0.602 ns) = 2.916 ns; Loc. = LCFF_X1_Y33_N3; Fanout = 1; REG Node = 'shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { CLOCK~clkctrl shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.17 % ) " "Info: Total cell delay = 1.638 ns ( 56.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.278 ns ( 43.83 % ) " "Info: Total interconnect delay = 1.278 ns ( 43.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { CLOCK CLOCK~clkctrl shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} shift_reg_str:REG_A|D_FF:\X:0:DFF|Q {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.506 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns RESET 1 PIN PIN_P1 9 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P1; Fanout = 9; PIN Node = 'RESET'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder/serial_adder.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.322 ns) 3.410 ns shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q~13 2 COMB LCCOMB_X1_Y33_N2 1 " "Info: 2: + IC(2.052 ns) + CELL(0.322 ns) = 3.410 ns; Loc. = LCCOMB_X1_Y33_N2; Fanout = 1; COMB Node = 'shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q~13'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { RESET shift_reg_str:REG_A|D_FF:\X:0:DFF|Q~13 } "NODE_NAME" } } { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.506 ns shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q 3 REG LCFF_X1_Y33_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.506 ns; Loc. = LCFF_X1_Y33_N3; Fanout = 1; REG Node = 'shift_reg_str:REG_A\|D_FF:\\X:0:DFF\|Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { shift_reg_str:REG_A|D_FF:\X:0:DFF|Q~13 shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 41.47 % ) " "Info: Total cell delay = 1.454 ns ( 41.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.052 ns ( 58.53 % ) " "Info: Total interconnect delay = 2.052 ns ( 58.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.506 ns" { RESET shift_reg_str:REG_A|D_FF:\X:0:DFF|Q~13 shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.506 ns" { RESET {} RESET~combout {} shift_reg_str:REG_A|D_FF:\X:0:DFF|Q~13 {} shift_reg_str:REG_A|D_FF:\X:0:DFF|Q {} } { 0.000ns 0.000ns 2.052ns 0.000ns } { 0.000ns 1.036ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { CLOCK CLOCK~clkctrl shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} shift_reg_str:REG_A|D_FF:\X:0:DFF|Q {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.506 ns" { RESET shift_reg_str:REG_A|D_FF:\X:0:DFF|Q~13 shift_reg_str:REG_A|D_FF:\X:0:DFF|Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.506 ns" { RESET {} RESET~combout {} shift_reg_str:REG_A|D_FF:\X:0:DFF|Q~13 {} shift_reg_str:REG_A|D_FF:\X:0:DFF|Q {} } { 0.000ns 0.000ns 2.052ns 0.000ns } { 0.000ns 1.036ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Allocated 180 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 18:02:47 2015 " "Info: Processing ended: Thu Dec 03 18:02:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
