

================================================================
== Vivado HLS Report for 'tri_intersect'
================================================================
* Date:           Fri May 06 00:51:11 2016

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        triangle_intersect
* Solution:       tri_intersect
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      2.44|        0.63|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     32|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      2|
|Register         |        -|      -|      35|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      35|     34|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |outs_TDATA    |     +    |      0|  0|  32|          32|          32|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  32|          32|          32|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |   1|          3|    1|          3|
    |ap_sig_ioackin_outs_TREADY  |   1|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |   2|          5|    2|          5|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   2|   0|    2|          0|
    |ap_reg_ioackin_outs_TREADY  |   1|   0|    1|          0|
    |ins_data_V_val_reg_132      |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  35|   0|   35|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+--------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+-------------+-----+-----+--------------+---------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_none | tri_intersect | return value |
|ap_rst_n     |  in |    1| ap_ctrl_none | tri_intersect | return value |
|ins_TDATA    |  in |   32|     axis     |   ins_data_V  |    pointer   |
|ins_TVALID   |  in |    1|     axis     |   ins_data_V  |    pointer   |
|ins_TREADY   | out |    1|     axis     |   ins_dest_V  |    pointer   |
|ins_TDEST    |  in |    6|     axis     |   ins_dest_V  |    pointer   |
|ins_TKEEP    |  in |    4|     axis     |   ins_keep_V  |    pointer   |
|ins_TSTRB    |  in |    4|     axis     |   ins_strb_V  |    pointer   |
|ins_TUSER    |  in |    2|     axis     |   ins_user_V  |    pointer   |
|ins_TLAST    |  in |    1|     axis     |   ins_last_V  |    pointer   |
|ins_TID      |  in |    5|     axis     |    ins_id_V   |    pointer   |
|outs_TDATA   | out |   32|     axis     |  outs_data_V  |    pointer   |
|outs_TVALID  | out |    1|     axis     |  outs_dest_V  |    pointer   |
|outs_TREADY  |  in |    1|     axis     |  outs_dest_V  |    pointer   |
|outs_TDEST   | out |    6|     axis     |  outs_dest_V  |    pointer   |
|outs_TKEEP   | out |    4|     axis     |  outs_keep_V  |    pointer   |
|outs_TSTRB   | out |    4|     axis     |  outs_strb_V  |    pointer   |
|outs_TUSER   | out |    2|     axis     |  outs_user_V  |    pointer   |
|outs_TLAST   | out |    1|     axis     |  outs_last_V  |    pointer   |
|outs_TID     | out |    5|     axis     |   outs_id_V   |    pointer   |
+-------------+-----+-----+--------------+---------------+--------------+

