{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 15:57:12 2017 " "Info: Processing started: Tue Dec 05 15:57:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 5 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register \\P_COUNT:loop_counter\[0\] register z\[0\]~reg0 10.99 MHz 91.033 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 10.99 MHz between source register \"\\P_COUNT:loop_counter\[0\]\" and destination register \"z\[0\]~reg0\" (period= 91.033 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "91.320 ns + Longest register register " "Info: + Longest register to register delay is 91.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\P_COUNT:loop_counter\[0\] 1 REG LCFF_X48_Y20_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y20_N13; Fanout = 2; REG Node = '\\P_COUNT:loop_counter\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { \P_COUNT:loop_counter[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.393 ns) 1.918 ns Add5~1 2 COMB LCCOMB_X38_Y15_N0 2 " "Info: 2: + IC(1.525 ns) + CELL(0.393 ns) = 1.918 ns; Loc. = LCCOMB_X38_Y15_N0; Fanout = 2; COMB Node = 'Add5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { \P_COUNT:loop_counter[0] Add5~1 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.989 ns Add5~3 3 COMB LCCOMB_X38_Y15_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.989 ns; Loc. = LCCOMB_X38_Y15_N2; Fanout = 2; COMB Node = 'Add5~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~1 Add5~3 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.060 ns Add5~5 4 COMB LCCOMB_X38_Y15_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.060 ns; Loc. = LCCOMB_X38_Y15_N4; Fanout = 2; COMB Node = 'Add5~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~3 Add5~5 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.131 ns Add5~7 5 COMB LCCOMB_X38_Y15_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.131 ns; Loc. = LCCOMB_X38_Y15_N6; Fanout = 2; COMB Node = 'Add5~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~5 Add5~7 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.202 ns Add5~9 6 COMB LCCOMB_X38_Y15_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.202 ns; Loc. = LCCOMB_X38_Y15_N8; Fanout = 2; COMB Node = 'Add5~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~7 Add5~9 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.273 ns Add5~11 7 COMB LCCOMB_X38_Y15_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.273 ns; Loc. = LCCOMB_X38_Y15_N10; Fanout = 2; COMB Node = 'Add5~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~9 Add5~11 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.344 ns Add5~13 8 COMB LCCOMB_X38_Y15_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.344 ns; Loc. = LCCOMB_X38_Y15_N12; Fanout = 2; COMB Node = 'Add5~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~11 Add5~13 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.503 ns Add5~15 9 COMB LCCOMB_X38_Y15_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 2.503 ns; Loc. = LCCOMB_X38_Y15_N14; Fanout = 2; COMB Node = 'Add5~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add5~13 Add5~15 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.574 ns Add5~17 10 COMB LCCOMB_X38_Y15_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.574 ns; Loc. = LCCOMB_X38_Y15_N16; Fanout = 2; COMB Node = 'Add5~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~15 Add5~17 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.645 ns Add5~19 11 COMB LCCOMB_X38_Y15_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.645 ns; Loc. = LCCOMB_X38_Y15_N18; Fanout = 2; COMB Node = 'Add5~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~17 Add5~19 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.716 ns Add5~21 12 COMB LCCOMB_X38_Y15_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.716 ns; Loc. = LCCOMB_X38_Y15_N20; Fanout = 2; COMB Node = 'Add5~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~19 Add5~21 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.787 ns Add5~23 13 COMB LCCOMB_X38_Y15_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.787 ns; Loc. = LCCOMB_X38_Y15_N22; Fanout = 2; COMB Node = 'Add5~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~21 Add5~23 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.858 ns Add5~25 14 COMB LCCOMB_X38_Y15_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.858 ns; Loc. = LCCOMB_X38_Y15_N24; Fanout = 2; COMB Node = 'Add5~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~23 Add5~25 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.929 ns Add5~27 15 COMB LCCOMB_X38_Y15_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.929 ns; Loc. = LCCOMB_X38_Y15_N26; Fanout = 2; COMB Node = 'Add5~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~25 Add5~27 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.000 ns Add5~29 16 COMB LCCOMB_X38_Y15_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.000 ns; Loc. = LCCOMB_X38_Y15_N28; Fanout = 2; COMB Node = 'Add5~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~27 Add5~29 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.146 ns Add5~31 17 COMB LCCOMB_X38_Y15_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 3.146 ns; Loc. = LCCOMB_X38_Y15_N30; Fanout = 2; COMB Node = 'Add5~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add5~29 Add5~31 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.217 ns Add5~33 18 COMB LCCOMB_X38_Y14_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.217 ns; Loc. = LCCOMB_X38_Y14_N0; Fanout = 2; COMB Node = 'Add5~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~31 Add5~33 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.288 ns Add5~35 19 COMB LCCOMB_X38_Y14_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.288 ns; Loc. = LCCOMB_X38_Y14_N2; Fanout = 2; COMB Node = 'Add5~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~33 Add5~35 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.359 ns Add5~37 20 COMB LCCOMB_X38_Y14_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.359 ns; Loc. = LCCOMB_X38_Y14_N4; Fanout = 2; COMB Node = 'Add5~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~35 Add5~37 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.430 ns Add5~39 21 COMB LCCOMB_X38_Y14_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.430 ns; Loc. = LCCOMB_X38_Y14_N6; Fanout = 2; COMB Node = 'Add5~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~37 Add5~39 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.501 ns Add5~41 22 COMB LCCOMB_X38_Y14_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.501 ns; Loc. = LCCOMB_X38_Y14_N8; Fanout = 2; COMB Node = 'Add5~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~39 Add5~41 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.572 ns Add5~43 23 COMB LCCOMB_X38_Y14_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.572 ns; Loc. = LCCOMB_X38_Y14_N10; Fanout = 2; COMB Node = 'Add5~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~41 Add5~43 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.643 ns Add5~45 24 COMB LCCOMB_X38_Y14_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.643 ns; Loc. = LCCOMB_X38_Y14_N12; Fanout = 2; COMB Node = 'Add5~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~43 Add5~45 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.802 ns Add5~47 25 COMB LCCOMB_X38_Y14_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 3.802 ns; Loc. = LCCOMB_X38_Y14_N14; Fanout = 2; COMB Node = 'Add5~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add5~45 Add5~47 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.873 ns Add5~49 26 COMB LCCOMB_X38_Y14_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.873 ns; Loc. = LCCOMB_X38_Y14_N16; Fanout = 2; COMB Node = 'Add5~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~47 Add5~49 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.944 ns Add5~51 27 COMB LCCOMB_X38_Y14_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.944 ns; Loc. = LCCOMB_X38_Y14_N18; Fanout = 2; COMB Node = 'Add5~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~49 Add5~51 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.015 ns Add5~53 28 COMB LCCOMB_X38_Y14_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.015 ns; Loc. = LCCOMB_X38_Y14_N20; Fanout = 2; COMB Node = 'Add5~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~51 Add5~53 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.086 ns Add5~55 29 COMB LCCOMB_X38_Y14_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.086 ns; Loc. = LCCOMB_X38_Y14_N22; Fanout = 2; COMB Node = 'Add5~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~53 Add5~55 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.157 ns Add5~57 30 COMB LCCOMB_X38_Y14_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 4.157 ns; Loc. = LCCOMB_X38_Y14_N24; Fanout = 2; COMB Node = 'Add5~57'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~55 Add5~57 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.228 ns Add5~59 31 COMB LCCOMB_X38_Y14_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.228 ns; Loc. = LCCOMB_X38_Y14_N26; Fanout = 2; COMB Node = 'Add5~59'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~57 Add5~59 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.299 ns Add5~61 32 COMB LCCOMB_X38_Y14_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.299 ns; Loc. = LCCOMB_X38_Y14_N28; Fanout = 1; COMB Node = 'Add5~61'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~59 Add5~61 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.709 ns Add5~62 33 COMB LCCOMB_X38_Y14_N30 161 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 4.709 ns; Loc. = LCCOMB_X38_Y14_N30; Fanout = 161; COMB Node = 'Add5~62'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add5~61 Add5~62 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.414 ns) 6.189 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~1 34 COMB LCCOMB_X40_Y15_N0 2 " "Info: 34: + IC(1.066 ns) + CELL(0.414 ns) = 6.189 ns; Loc. = LCCOMB_X40_Y15_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { Add5~62 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.260 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3 35 COMB LCCOMB_X40_Y15_N2 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 6.260 ns; Loc. = LCCOMB_X40_Y15_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.331 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5 36 COMB LCCOMB_X40_Y15_N4 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 6.331 ns; Loc. = LCCOMB_X40_Y15_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.402 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7 37 COMB LCCOMB_X40_Y15_N6 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 6.402 ns; Loc. = LCCOMB_X40_Y15_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.473 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9 38 COMB LCCOMB_X40_Y15_N8 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 6.473 ns; Loc. = LCCOMB_X40_Y15_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.544 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11 39 COMB LCCOMB_X40_Y15_N10 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 6.544 ns; Loc. = LCCOMB_X40_Y15_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.615 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13 40 COMB LCCOMB_X40_Y15_N12 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 6.615 ns; Loc. = LCCOMB_X40_Y15_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.774 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15 41 COMB LCCOMB_X40_Y15_N14 2 " "Info: 41: + IC(0.000 ns) + CELL(0.159 ns) = 6.774 ns; Loc. = LCCOMB_X40_Y15_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.845 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~17 42 COMB LCCOMB_X40_Y15_N16 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 6.845 ns; Loc. = LCCOMB_X40_Y15_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.916 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~19 43 COMB LCCOMB_X40_Y15_N18 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 6.916 ns; Loc. = LCCOMB_X40_Y15_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.987 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~21 44 COMB LCCOMB_X40_Y15_N20 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 6.987 ns; Loc. = LCCOMB_X40_Y15_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.058 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~23 45 COMB LCCOMB_X40_Y15_N22 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 7.058 ns; Loc. = LCCOMB_X40_Y15_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.129 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~25 46 COMB LCCOMB_X40_Y15_N24 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 7.129 ns; Loc. = LCCOMB_X40_Y15_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.200 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~27 47 COMB LCCOMB_X40_Y15_N26 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 7.200 ns; Loc. = LCCOMB_X40_Y15_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.271 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~29 48 COMB LCCOMB_X40_Y15_N28 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 7.271 ns; Loc. = LCCOMB_X40_Y15_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 7.417 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~31 49 COMB LCCOMB_X40_Y15_N30 2 " "Info: 49: + IC(0.000 ns) + CELL(0.146 ns) = 7.417 ns; Loc. = LCCOMB_X40_Y15_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.488 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~33 50 COMB LCCOMB_X40_Y14_N0 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 7.488 ns; Loc. = LCCOMB_X40_Y14_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.559 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~35 51 COMB LCCOMB_X40_Y14_N2 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 7.559 ns; Loc. = LCCOMB_X40_Y14_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.630 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~37 52 COMB LCCOMB_X40_Y14_N4 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 7.630 ns; Loc. = LCCOMB_X40_Y14_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.701 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~39 53 COMB LCCOMB_X40_Y14_N6 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 7.701 ns; Loc. = LCCOMB_X40_Y14_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.772 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~41 54 COMB LCCOMB_X40_Y14_N8 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 7.772 ns; Loc. = LCCOMB_X40_Y14_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.843 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~43 55 COMB LCCOMB_X40_Y14_N10 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 7.843 ns; Loc. = LCCOMB_X40_Y14_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.914 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~45 56 COMB LCCOMB_X40_Y14_N12 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 7.914 ns; Loc. = LCCOMB_X40_Y14_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.073 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~47 57 COMB LCCOMB_X40_Y14_N14 2 " "Info: 57: + IC(0.000 ns) + CELL(0.159 ns) = 8.073 ns; Loc. = LCCOMB_X40_Y14_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.144 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~49 58 COMB LCCOMB_X40_Y14_N16 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 8.144 ns; Loc. = LCCOMB_X40_Y14_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.215 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~51 59 COMB LCCOMB_X40_Y14_N18 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 8.215 ns; Loc. = LCCOMB_X40_Y14_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.286 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~53 60 COMB LCCOMB_X40_Y14_N20 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 8.286 ns; Loc. = LCCOMB_X40_Y14_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.357 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~55 61 COMB LCCOMB_X40_Y14_N22 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 8.357 ns; Loc. = LCCOMB_X40_Y14_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.428 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~57 62 COMB LCCOMB_X40_Y14_N24 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 8.428 ns; Loc. = LCCOMB_X40_Y14_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~57'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.838 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~58 63 COMB LCCOMB_X40_Y14_N26 4 " "Info: 63: + IC(0.000 ns) + CELL(0.410 ns) = 8.838 ns; Loc. = LCCOMB_X40_Y14_N26; Fanout = 4; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~58'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~58 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.393 ns) 10.169 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~33 64 COMB LCCOMB_X41_Y13_N12 2 " "Info: 64: + IC(0.938 ns) + CELL(0.393 ns) = 10.169 ns; Loc. = LCCOMB_X41_Y13_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~58 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.328 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~35 65 COMB LCCOMB_X41_Y13_N14 2 " "Info: 65: + IC(0.000 ns) + CELL(0.159 ns) = 10.328 ns; Loc. = LCCOMB_X41_Y13_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.399 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~37 66 COMB LCCOMB_X41_Y13_N16 1 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 10.399 ns; Loc. = LCCOMB_X41_Y13_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.809 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~38 67 COMB LCCOMB_X41_Y13_N18 69 " "Info: 67: + IC(0.000 ns) + CELL(0.410 ns) = 10.809 ns; Loc. = LCCOMB_X41_Y13_N18; Fanout = 69; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~38'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.150 ns) 11.824 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[807\]~556 68 COMB LCCOMB_X42_Y17_N20 2 " "Info: 68: + IC(0.865 ns) + CELL(0.150 ns) = 11.824 ns; Loc. = LCCOMB_X42_Y17_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[807\]~556'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[807]~556 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.504 ns) 13.051 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~3 69 COMB LCCOMB_X42_Y16_N14 2 " "Info: 69: + IC(0.723 ns) + CELL(0.504 ns) = 13.051 ns; Loc. = LCCOMB_X42_Y16_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[807]~556 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.122 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~5 70 COMB LCCOMB_X42_Y16_N16 2 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 13.122 ns; Loc. = LCCOMB_X42_Y16_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.193 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~7 71 COMB LCCOMB_X42_Y16_N18 2 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 13.193 ns; Loc. = LCCOMB_X42_Y16_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.264 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~9 72 COMB LCCOMB_X42_Y16_N20 2 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 13.264 ns; Loc. = LCCOMB_X42_Y16_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.335 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~11 73 COMB LCCOMB_X42_Y16_N22 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 13.335 ns; Loc. = LCCOMB_X42_Y16_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.406 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~13 74 COMB LCCOMB_X42_Y16_N24 2 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 13.406 ns; Loc. = LCCOMB_X42_Y16_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.477 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~15 75 COMB LCCOMB_X42_Y16_N26 2 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 13.477 ns; Loc. = LCCOMB_X42_Y16_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.548 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~17 76 COMB LCCOMB_X42_Y16_N28 2 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 13.548 ns; Loc. = LCCOMB_X42_Y16_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 13.694 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~19 77 COMB LCCOMB_X42_Y16_N30 2 " "Info: 77: + IC(0.000 ns) + CELL(0.146 ns) = 13.694 ns; Loc. = LCCOMB_X42_Y16_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.765 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~21 78 COMB LCCOMB_X42_Y15_N0 2 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 13.765 ns; Loc. = LCCOMB_X42_Y15_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.836 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~23 79 COMB LCCOMB_X42_Y15_N2 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 13.836 ns; Loc. = LCCOMB_X42_Y15_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.907 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~25 80 COMB LCCOMB_X42_Y15_N4 2 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 13.907 ns; Loc. = LCCOMB_X42_Y15_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.978 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~27 81 COMB LCCOMB_X42_Y15_N6 2 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 13.978 ns; Loc. = LCCOMB_X42_Y15_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.049 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~29 82 COMB LCCOMB_X42_Y15_N8 2 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 14.049 ns; Loc. = LCCOMB_X42_Y15_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.120 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~31 83 COMB LCCOMB_X42_Y15_N10 2 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 14.120 ns; Loc. = LCCOMB_X42_Y15_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.191 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~33 84 COMB LCCOMB_X42_Y15_N12 2 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 14.191 ns; Loc. = LCCOMB_X42_Y15_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 14.350 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~35 85 COMB LCCOMB_X42_Y15_N14 2 " "Info: 85: + IC(0.000 ns) + CELL(0.159 ns) = 14.350 ns; Loc. = LCCOMB_X42_Y15_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.421 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~37 86 COMB LCCOMB_X42_Y15_N16 2 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 14.421 ns; Loc. = LCCOMB_X42_Y15_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.492 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~39 87 COMB LCCOMB_X42_Y15_N18 1 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 14.492 ns; Loc. = LCCOMB_X42_Y15_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.902 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~40 88 COMB LCCOMB_X42_Y15_N20 78 " "Info: 88: + IC(0.000 ns) + CELL(0.410 ns) = 14.902 ns; Loc. = LCCOMB_X42_Y15_N20; Fanout = 78; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~40'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.150 ns) 16.222 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[841\]~577 89 COMB LCCOMB_X42_Y20_N22 2 " "Info: 89: + IC(1.170 ns) + CELL(0.150 ns) = 16.222 ns; Loc. = LCCOMB_X42_Y20_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[841\]~577'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[841]~577 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.414 ns) 17.400 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~7 90 COMB LCCOMB_X43_Y16_N16 2 " "Info: 90: + IC(0.764 ns) + CELL(0.414 ns) = 17.400 ns; Loc. = LCCOMB_X43_Y16_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[841]~577 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.471 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~9 91 COMB LCCOMB_X43_Y16_N18 2 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 17.471 ns; Loc. = LCCOMB_X43_Y16_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.542 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~11 92 COMB LCCOMB_X43_Y16_N20 2 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 17.542 ns; Loc. = LCCOMB_X43_Y16_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.613 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~13 93 COMB LCCOMB_X43_Y16_N22 2 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 17.613 ns; Loc. = LCCOMB_X43_Y16_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.684 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~15 94 COMB LCCOMB_X43_Y16_N24 2 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 17.684 ns; Loc. = LCCOMB_X43_Y16_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.755 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~17 95 COMB LCCOMB_X43_Y16_N26 2 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 17.755 ns; Loc. = LCCOMB_X43_Y16_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.826 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~19 96 COMB LCCOMB_X43_Y16_N28 2 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 17.826 ns; Loc. = LCCOMB_X43_Y16_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 17.972 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~21 97 COMB LCCOMB_X43_Y16_N30 2 " "Info: 97: + IC(0.000 ns) + CELL(0.146 ns) = 17.972 ns; Loc. = LCCOMB_X43_Y16_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.043 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~23 98 COMB LCCOMB_X43_Y15_N0 2 " "Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 18.043 ns; Loc. = LCCOMB_X43_Y15_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.114 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~25 99 COMB LCCOMB_X43_Y15_N2 2 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 18.114 ns; Loc. = LCCOMB_X43_Y15_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.185 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~27 100 COMB LCCOMB_X43_Y15_N4 2 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 18.185 ns; Loc. = LCCOMB_X43_Y15_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.256 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~29 101 COMB LCCOMB_X43_Y15_N6 2 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 18.256 ns; Loc. = LCCOMB_X43_Y15_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.327 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~31 102 COMB LCCOMB_X43_Y15_N8 2 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 18.327 ns; Loc. = LCCOMB_X43_Y15_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.398 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~33 103 COMB LCCOMB_X43_Y15_N10 2 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 18.398 ns; Loc. = LCCOMB_X43_Y15_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.469 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~35 104 COMB LCCOMB_X43_Y15_N12 2 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 18.469 ns; Loc. = LCCOMB_X43_Y15_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 18.628 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~37 105 COMB LCCOMB_X43_Y15_N14 2 " "Info: 105: + IC(0.000 ns) + CELL(0.159 ns) = 18.628 ns; Loc. = LCCOMB_X43_Y15_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.699 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~39 106 COMB LCCOMB_X43_Y15_N16 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 18.699 ns; Loc. = LCCOMB_X43_Y15_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.770 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~41 107 COMB LCCOMB_X43_Y15_N18 1 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 18.770 ns; Loc. = LCCOMB_X43_Y15_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.180 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~42 108 COMB LCCOMB_X43_Y15_N20 82 " "Info: 108: + IC(0.000 ns) + CELL(0.410 ns) = 19.180 ns; Loc. = LCCOMB_X43_Y15_N20; Fanout = 82; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~42'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.150 ns) 20.342 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[872\]~898 109 COMB LCCOMB_X42_Y16_N2 3 " "Info: 109: + IC(1.012 ns) + CELL(0.150 ns) = 20.342 ns; Loc. = LCCOMB_X42_Y16_N2; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[872\]~898'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[872]~898 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.504 ns) 21.623 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~5 110 COMB LCCOMB_X43_Y20_N14 2 " "Info: 110: + IC(0.777 ns) + CELL(0.504 ns) = 21.623 ns; Loc. = LCCOMB_X43_Y20_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[872]~898 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.694 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~7 111 COMB LCCOMB_X43_Y20_N16 2 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 21.694 ns; Loc. = LCCOMB_X43_Y20_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.765 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~9 112 COMB LCCOMB_X43_Y20_N18 2 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 21.765 ns; Loc. = LCCOMB_X43_Y20_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.836 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~11 113 COMB LCCOMB_X43_Y20_N20 2 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 21.836 ns; Loc. = LCCOMB_X43_Y20_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.907 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~13 114 COMB LCCOMB_X43_Y20_N22 2 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 21.907 ns; Loc. = LCCOMB_X43_Y20_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.978 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~15 115 COMB LCCOMB_X43_Y20_N24 2 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 21.978 ns; Loc. = LCCOMB_X43_Y20_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.049 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~17 116 COMB LCCOMB_X43_Y20_N26 2 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 22.049 ns; Loc. = LCCOMB_X43_Y20_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.120 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~19 117 COMB LCCOMB_X43_Y20_N28 2 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 22.120 ns; Loc. = LCCOMB_X43_Y20_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 22.266 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~21 118 COMB LCCOMB_X43_Y20_N30 2 " "Info: 118: + IC(0.000 ns) + CELL(0.146 ns) = 22.266 ns; Loc. = LCCOMB_X43_Y20_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.337 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~23 119 COMB LCCOMB_X43_Y19_N0 2 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 22.337 ns; Loc. = LCCOMB_X43_Y19_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.408 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~25 120 COMB LCCOMB_X43_Y19_N2 2 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 22.408 ns; Loc. = LCCOMB_X43_Y19_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.479 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~27 121 COMB LCCOMB_X43_Y19_N4 2 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 22.479 ns; Loc. = LCCOMB_X43_Y19_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.550 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~29 122 COMB LCCOMB_X43_Y19_N6 2 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 22.550 ns; Loc. = LCCOMB_X43_Y19_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.621 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~31 123 COMB LCCOMB_X43_Y19_N8 2 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 22.621 ns; Loc. = LCCOMB_X43_Y19_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.692 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~33 124 COMB LCCOMB_X43_Y19_N10 2 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 22.692 ns; Loc. = LCCOMB_X43_Y19_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.763 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~35 125 COMB LCCOMB_X43_Y19_N12 2 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 22.763 ns; Loc. = LCCOMB_X43_Y19_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 22.922 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~37 126 COMB LCCOMB_X43_Y19_N14 2 " "Info: 126: + IC(0.000 ns) + CELL(0.159 ns) = 22.922 ns; Loc. = LCCOMB_X43_Y19_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.993 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~39 127 COMB LCCOMB_X43_Y19_N16 2 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 22.993 ns; Loc. = LCCOMB_X43_Y19_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.064 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~41 128 COMB LCCOMB_X43_Y19_N18 2 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 23.064 ns; Loc. = LCCOMB_X43_Y19_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.135 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~43 129 COMB LCCOMB_X43_Y19_N20 1 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 23.135 ns; Loc. = LCCOMB_X43_Y19_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.545 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~44 130 COMB LCCOMB_X43_Y19_N22 85 " "Info: 130: + IC(0.000 ns) + CELL(0.410 ns) = 23.545 ns; Loc. = LCCOMB_X43_Y19_N22; Fanout = 85; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~44'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.150 ns) 24.755 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[904\]~626 131 COMB LCCOMB_X46_Y18_N26 2 " "Info: 131: + IC(1.060 ns) + CELL(0.150 ns) = 24.755 ns; Loc. = LCCOMB_X46_Y18_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[904\]~626'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[904]~626 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.414 ns) 25.846 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~5 132 COMB LCCOMB_X43_Y18_N12 2 " "Info: 132: + IC(0.677 ns) + CELL(0.414 ns) = 25.846 ns; Loc. = LCCOMB_X43_Y18_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[904]~626 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 26.005 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~7 133 COMB LCCOMB_X43_Y18_N14 2 " "Info: 133: + IC(0.000 ns) + CELL(0.159 ns) = 26.005 ns; Loc. = LCCOMB_X43_Y18_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.076 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~9 134 COMB LCCOMB_X43_Y18_N16 2 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 26.076 ns; Loc. = LCCOMB_X43_Y18_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.147 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~11 135 COMB LCCOMB_X43_Y18_N18 2 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 26.147 ns; Loc. = LCCOMB_X43_Y18_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.218 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~13 136 COMB LCCOMB_X43_Y18_N20 2 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 26.218 ns; Loc. = LCCOMB_X43_Y18_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.289 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~15 137 COMB LCCOMB_X43_Y18_N22 2 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 26.289 ns; Loc. = LCCOMB_X43_Y18_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.360 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~17 138 COMB LCCOMB_X43_Y18_N24 2 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 26.360 ns; Loc. = LCCOMB_X43_Y18_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.431 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~19 139 COMB LCCOMB_X43_Y18_N26 2 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 26.431 ns; Loc. = LCCOMB_X43_Y18_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.502 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~21 140 COMB LCCOMB_X43_Y18_N28 2 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 26.502 ns; Loc. = LCCOMB_X43_Y18_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 26.648 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~23 141 COMB LCCOMB_X43_Y18_N30 2 " "Info: 141: + IC(0.000 ns) + CELL(0.146 ns) = 26.648 ns; Loc. = LCCOMB_X43_Y18_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.719 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~25 142 COMB LCCOMB_X43_Y17_N0 2 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 26.719 ns; Loc. = LCCOMB_X43_Y17_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.790 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~27 143 COMB LCCOMB_X43_Y17_N2 2 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 26.790 ns; Loc. = LCCOMB_X43_Y17_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.861 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~29 144 COMB LCCOMB_X43_Y17_N4 2 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 26.861 ns; Loc. = LCCOMB_X43_Y17_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.932 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~31 145 COMB LCCOMB_X43_Y17_N6 2 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 26.932 ns; Loc. = LCCOMB_X43_Y17_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.003 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~33 146 COMB LCCOMB_X43_Y17_N8 2 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 27.003 ns; Loc. = LCCOMB_X43_Y17_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.074 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~35 147 COMB LCCOMB_X43_Y17_N10 2 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 27.074 ns; Loc. = LCCOMB_X43_Y17_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.145 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~37 148 COMB LCCOMB_X43_Y17_N12 2 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 27.145 ns; Loc. = LCCOMB_X43_Y17_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 27.304 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~39 149 COMB LCCOMB_X43_Y17_N14 2 " "Info: 149: + IC(0.000 ns) + CELL(0.159 ns) = 27.304 ns; Loc. = LCCOMB_X43_Y17_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.375 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~41 150 COMB LCCOMB_X43_Y17_N16 2 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 27.375 ns; Loc. = LCCOMB_X43_Y17_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.446 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~43 151 COMB LCCOMB_X43_Y17_N18 2 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 27.446 ns; Loc. = LCCOMB_X43_Y17_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.517 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~45 152 COMB LCCOMB_X43_Y17_N20 1 " "Info: 152: + IC(0.000 ns) + CELL(0.071 ns) = 27.517 ns; Loc. = LCCOMB_X43_Y17_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 27.927 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~46 153 COMB LCCOMB_X43_Y17_N22 88 " "Info: 153: + IC(0.000 ns) + CELL(0.410 ns) = 27.927 ns; Loc. = LCCOMB_X43_Y17_N22; Fanout = 88; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~46'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.150 ns) 28.908 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[936\]~811 154 COMB LCCOMB_X43_Y20_N4 3 " "Info: 154: + IC(0.831 ns) + CELL(0.150 ns) = 28.908 ns; Loc. = LCCOMB_X43_Y20_N4; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[936\]~811'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~811 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.414 ns) 30.332 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~5 155 COMB LCCOMB_X45_Y18_N12 2 " "Info: 155: + IC(1.010 ns) + CELL(0.414 ns) = 30.332 ns; Loc. = LCCOMB_X45_Y18_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~811 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 30.491 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~7 156 COMB LCCOMB_X45_Y18_N14 2 " "Info: 156: + IC(0.000 ns) + CELL(0.159 ns) = 30.491 ns; Loc. = LCCOMB_X45_Y18_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.562 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~9 157 COMB LCCOMB_X45_Y18_N16 2 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 30.562 ns; Loc. = LCCOMB_X45_Y18_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.633 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~11 158 COMB LCCOMB_X45_Y18_N18 2 " "Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 30.633 ns; Loc. = LCCOMB_X45_Y18_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.704 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~13 159 COMB LCCOMB_X45_Y18_N20 2 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 30.704 ns; Loc. = LCCOMB_X45_Y18_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.775 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~15 160 COMB LCCOMB_X45_Y18_N22 2 " "Info: 160: + IC(0.000 ns) + CELL(0.071 ns) = 30.775 ns; Loc. = LCCOMB_X45_Y18_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.846 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~17 161 COMB LCCOMB_X45_Y18_N24 2 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 30.846 ns; Loc. = LCCOMB_X45_Y18_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.917 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~19 162 COMB LCCOMB_X45_Y18_N26 2 " "Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 30.917 ns; Loc. = LCCOMB_X45_Y18_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.988 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~21 163 COMB LCCOMB_X45_Y18_N28 2 " "Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 30.988 ns; Loc. = LCCOMB_X45_Y18_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 31.134 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~23 164 COMB LCCOMB_X45_Y18_N30 2 " "Info: 164: + IC(0.000 ns) + CELL(0.146 ns) = 31.134 ns; Loc. = LCCOMB_X45_Y18_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.205 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~25 165 COMB LCCOMB_X45_Y17_N0 2 " "Info: 165: + IC(0.000 ns) + CELL(0.071 ns) = 31.205 ns; Loc. = LCCOMB_X45_Y17_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.276 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~27 166 COMB LCCOMB_X45_Y17_N2 2 " "Info: 166: + IC(0.000 ns) + CELL(0.071 ns) = 31.276 ns; Loc. = LCCOMB_X45_Y17_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.347 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~29 167 COMB LCCOMB_X45_Y17_N4 2 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 31.347 ns; Loc. = LCCOMB_X45_Y17_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.418 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~31 168 COMB LCCOMB_X45_Y17_N6 2 " "Info: 168: + IC(0.000 ns) + CELL(0.071 ns) = 31.418 ns; Loc. = LCCOMB_X45_Y17_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.489 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~33 169 COMB LCCOMB_X45_Y17_N8 2 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 31.489 ns; Loc. = LCCOMB_X45_Y17_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.560 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~35 170 COMB LCCOMB_X45_Y17_N10 2 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 31.560 ns; Loc. = LCCOMB_X45_Y17_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.631 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~37 171 COMB LCCOMB_X45_Y17_N12 2 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 31.631 ns; Loc. = LCCOMB_X45_Y17_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 31.790 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~39 172 COMB LCCOMB_X45_Y17_N14 2 " "Info: 172: + IC(0.000 ns) + CELL(0.159 ns) = 31.790 ns; Loc. = LCCOMB_X45_Y17_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.861 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~41 173 COMB LCCOMB_X45_Y17_N16 2 " "Info: 173: + IC(0.000 ns) + CELL(0.071 ns) = 31.861 ns; Loc. = LCCOMB_X45_Y17_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.932 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~43 174 COMB LCCOMB_X45_Y17_N18 2 " "Info: 174: + IC(0.000 ns) + CELL(0.071 ns) = 31.932 ns; Loc. = LCCOMB_X45_Y17_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.003 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~45 175 COMB LCCOMB_X45_Y17_N20 2 " "Info: 175: + IC(0.000 ns) + CELL(0.071 ns) = 32.003 ns; Loc. = LCCOMB_X45_Y17_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.074 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~47 176 COMB LCCOMB_X45_Y17_N22 1 " "Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 32.074 ns; Loc. = LCCOMB_X45_Y17_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.484 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~48 177 COMB LCCOMB_X45_Y17_N24 88 " "Info: 177: + IC(0.000 ns) + CELL(0.410 ns) = 32.484 ns; Loc. = LCCOMB_X45_Y17_N24; Fanout = 88; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~48'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.150 ns) 33.170 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[968\]~837 178 COMB LCCOMB_X44_Y17_N0 3 " "Info: 178: + IC(0.536 ns) + CELL(0.150 ns) = 33.170 ns; Loc. = LCCOMB_X44_Y17_N0; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[968\]~837'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~837 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.414 ns) 34.870 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~5 179 COMB LCCOMB_X45_Y20_N10 2 " "Info: 179: + IC(1.286 ns) + CELL(0.414 ns) = 34.870 ns; Loc. = LCCOMB_X45_Y20_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~837 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.941 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~7 180 COMB LCCOMB_X45_Y20_N12 2 " "Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 34.941 ns; Loc. = LCCOMB_X45_Y20_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 35.100 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~9 181 COMB LCCOMB_X45_Y20_N14 2 " "Info: 181: + IC(0.000 ns) + CELL(0.159 ns) = 35.100 ns; Loc. = LCCOMB_X45_Y20_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.171 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~11 182 COMB LCCOMB_X45_Y20_N16 2 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 35.171 ns; Loc. = LCCOMB_X45_Y20_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.242 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~13 183 COMB LCCOMB_X45_Y20_N18 2 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 35.242 ns; Loc. = LCCOMB_X45_Y20_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.313 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~15 184 COMB LCCOMB_X45_Y20_N20 2 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 35.313 ns; Loc. = LCCOMB_X45_Y20_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.384 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~17 185 COMB LCCOMB_X45_Y20_N22 2 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 35.384 ns; Loc. = LCCOMB_X45_Y20_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.455 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~19 186 COMB LCCOMB_X45_Y20_N24 2 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 35.455 ns; Loc. = LCCOMB_X45_Y20_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.526 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~21 187 COMB LCCOMB_X45_Y20_N26 2 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 35.526 ns; Loc. = LCCOMB_X45_Y20_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.597 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~23 188 COMB LCCOMB_X45_Y20_N28 2 " "Info: 188: + IC(0.000 ns) + CELL(0.071 ns) = 35.597 ns; Loc. = LCCOMB_X45_Y20_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 35.743 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~25 189 COMB LCCOMB_X45_Y20_N30 2 " "Info: 189: + IC(0.000 ns) + CELL(0.146 ns) = 35.743 ns; Loc. = LCCOMB_X45_Y20_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.814 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~27 190 COMB LCCOMB_X45_Y19_N0 2 " "Info: 190: + IC(0.000 ns) + CELL(0.071 ns) = 35.814 ns; Loc. = LCCOMB_X45_Y19_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.885 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~29 191 COMB LCCOMB_X45_Y19_N2 2 " "Info: 191: + IC(0.000 ns) + CELL(0.071 ns) = 35.885 ns; Loc. = LCCOMB_X45_Y19_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.956 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~31 192 COMB LCCOMB_X45_Y19_N4 2 " "Info: 192: + IC(0.000 ns) + CELL(0.071 ns) = 35.956 ns; Loc. = LCCOMB_X45_Y19_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.027 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~33 193 COMB LCCOMB_X45_Y19_N6 2 " "Info: 193: + IC(0.000 ns) + CELL(0.071 ns) = 36.027 ns; Loc. = LCCOMB_X45_Y19_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.098 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~35 194 COMB LCCOMB_X45_Y19_N8 2 " "Info: 194: + IC(0.000 ns) + CELL(0.071 ns) = 36.098 ns; Loc. = LCCOMB_X45_Y19_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.169 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~37 195 COMB LCCOMB_X45_Y19_N10 2 " "Info: 195: + IC(0.000 ns) + CELL(0.071 ns) = 36.169 ns; Loc. = LCCOMB_X45_Y19_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.240 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~39 196 COMB LCCOMB_X45_Y19_N12 2 " "Info: 196: + IC(0.000 ns) + CELL(0.071 ns) = 36.240 ns; Loc. = LCCOMB_X45_Y19_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 36.399 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~41 197 COMB LCCOMB_X45_Y19_N14 2 " "Info: 197: + IC(0.000 ns) + CELL(0.159 ns) = 36.399 ns; Loc. = LCCOMB_X45_Y19_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.470 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~43 198 COMB LCCOMB_X45_Y19_N16 2 " "Info: 198: + IC(0.000 ns) + CELL(0.071 ns) = 36.470 ns; Loc. = LCCOMB_X45_Y19_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.541 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~45 199 COMB LCCOMB_X45_Y19_N18 2 " "Info: 199: + IC(0.000 ns) + CELL(0.071 ns) = 36.541 ns; Loc. = LCCOMB_X45_Y19_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.612 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~47 200 COMB LCCOMB_X45_Y19_N20 2 " "Info: 200: + IC(0.000 ns) + CELL(0.071 ns) = 36.612 ns; Loc. = LCCOMB_X45_Y19_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.683 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~49 201 COMB LCCOMB_X45_Y19_N22 1 " "Info: 201: + IC(0.000 ns) + CELL(0.071 ns) = 36.683 ns; Loc. = LCCOMB_X45_Y19_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 37.093 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~50 202 COMB LCCOMB_X45_Y19_N24 64 " "Info: 202: + IC(0.000 ns) + CELL(0.410 ns) = 37.093 ns; Loc. = LCCOMB_X45_Y19_N24; Fanout = 64; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~50'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.150 ns) 38.277 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[993\]~745 203 COMB LCCOMB_X42_Y18_N10 3 " "Info: 203: + IC(1.034 ns) + CELL(0.150 ns) = 38.277 ns; Loc. = LCCOMB_X42_Y18_N10; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[993\]~745'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[993]~745 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.414 ns) 39.909 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~3 204 COMB LCCOMB_X47_Y20_N2 2 " "Info: 204: + IC(1.218 ns) + CELL(0.414 ns) = 39.909 ns; Loc. = LCCOMB_X47_Y20_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[993]~745 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 39.980 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~5 205 COMB LCCOMB_X47_Y20_N4 2 " "Info: 205: + IC(0.000 ns) + CELL(0.071 ns) = 39.980 ns; Loc. = LCCOMB_X47_Y20_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.051 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~7 206 COMB LCCOMB_X47_Y20_N6 2 " "Info: 206: + IC(0.000 ns) + CELL(0.071 ns) = 40.051 ns; Loc. = LCCOMB_X47_Y20_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.122 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~9 207 COMB LCCOMB_X47_Y20_N8 2 " "Info: 207: + IC(0.000 ns) + CELL(0.071 ns) = 40.122 ns; Loc. = LCCOMB_X47_Y20_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.193 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~11 208 COMB LCCOMB_X47_Y20_N10 2 " "Info: 208: + IC(0.000 ns) + CELL(0.071 ns) = 40.193 ns; Loc. = LCCOMB_X47_Y20_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.264 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~13 209 COMB LCCOMB_X47_Y20_N12 2 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 40.264 ns; Loc. = LCCOMB_X47_Y20_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 40.423 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~15 210 COMB LCCOMB_X47_Y20_N14 2 " "Info: 210: + IC(0.000 ns) + CELL(0.159 ns) = 40.423 ns; Loc. = LCCOMB_X47_Y20_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.494 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~17 211 COMB LCCOMB_X47_Y20_N16 2 " "Info: 211: + IC(0.000 ns) + CELL(0.071 ns) = 40.494 ns; Loc. = LCCOMB_X47_Y20_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 40.904 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~18 212 COMB LCCOMB_X47_Y20_N18 1 " "Info: 212: + IC(0.000 ns) + CELL(0.410 ns) = 40.904 ns; Loc. = LCCOMB_X47_Y20_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.150 ns) 42.076 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[9\]~22 213 COMB LCCOMB_X44_Y17_N6 2 " "Info: 213: + IC(1.022 ns) + CELL(0.150 ns) = 42.076 ns; Loc. = LCCOMB_X44_Y17_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[9\]~22'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~18 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[9]~22 } "NODE_NAME" } } { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/abs_divider_4dg.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.414 ns) 43.577 ns Add7~5 214 COMB LCCOMB_X45_Y23_N12 2 " "Info: 214: + IC(1.087 ns) + CELL(0.414 ns) = 43.577 ns; Loc. = LCCOMB_X45_Y23_N12; Fanout = 2; COMB Node = 'Add7~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[9]~22 Add7~5 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 43.736 ns Add7~7 215 COMB LCCOMB_X45_Y23_N14 2 " "Info: 215: + IC(0.000 ns) + CELL(0.159 ns) = 43.736 ns; Loc. = LCCOMB_X45_Y23_N14; Fanout = 2; COMB Node = 'Add7~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add7~5 Add7~7 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.807 ns Add7~9 216 COMB LCCOMB_X45_Y23_N16 2 " "Info: 216: + IC(0.000 ns) + CELL(0.071 ns) = 43.807 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 2; COMB Node = 'Add7~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~7 Add7~9 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.878 ns Add7~11 217 COMB LCCOMB_X45_Y23_N18 2 " "Info: 217: + IC(0.000 ns) + CELL(0.071 ns) = 43.878 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 2; COMB Node = 'Add7~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~9 Add7~11 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.949 ns Add7~13 218 COMB LCCOMB_X45_Y23_N20 2 " "Info: 218: + IC(0.000 ns) + CELL(0.071 ns) = 43.949 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 2; COMB Node = 'Add7~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~11 Add7~13 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.020 ns Add7~15 219 COMB LCCOMB_X45_Y23_N22 2 " "Info: 219: + IC(0.000 ns) + CELL(0.071 ns) = 44.020 ns; Loc. = LCCOMB_X45_Y23_N22; Fanout = 2; COMB Node = 'Add7~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~13 Add7~15 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.091 ns Add7~17 220 COMB LCCOMB_X45_Y23_N24 2 " "Info: 220: + IC(0.000 ns) + CELL(0.071 ns) = 44.091 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 2; COMB Node = 'Add7~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~15 Add7~17 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.162 ns Add7~19 221 COMB LCCOMB_X45_Y23_N26 2 " "Info: 221: + IC(0.000 ns) + CELL(0.071 ns) = 44.162 ns; Loc. = LCCOMB_X45_Y23_N26; Fanout = 2; COMB Node = 'Add7~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~17 Add7~19 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.233 ns Add7~21 222 COMB LCCOMB_X45_Y23_N28 2 " "Info: 222: + IC(0.000 ns) + CELL(0.071 ns) = 44.233 ns; Loc. = LCCOMB_X45_Y23_N28; Fanout = 2; COMB Node = 'Add7~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~19 Add7~21 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 44.379 ns Add7~23 223 COMB LCCOMB_X45_Y23_N30 2 " "Info: 223: + IC(0.000 ns) + CELL(0.146 ns) = 44.379 ns; Loc. = LCCOMB_X45_Y23_N30; Fanout = 2; COMB Node = 'Add7~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add7~21 Add7~23 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.450 ns Add7~25 224 COMB LCCOMB_X45_Y22_N0 2 " "Info: 224: + IC(0.000 ns) + CELL(0.071 ns) = 44.450 ns; Loc. = LCCOMB_X45_Y22_N0; Fanout = 2; COMB Node = 'Add7~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~23 Add7~25 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.521 ns Add7~27 225 COMB LCCOMB_X45_Y22_N2 2 " "Info: 225: + IC(0.000 ns) + CELL(0.071 ns) = 44.521 ns; Loc. = LCCOMB_X45_Y22_N2; Fanout = 2; COMB Node = 'Add7~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~25 Add7~27 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.592 ns Add7~29 226 COMB LCCOMB_X45_Y22_N4 2 " "Info: 226: + IC(0.000 ns) + CELL(0.071 ns) = 44.592 ns; Loc. = LCCOMB_X45_Y22_N4; Fanout = 2; COMB Node = 'Add7~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~27 Add7~29 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.663 ns Add7~31 227 COMB LCCOMB_X45_Y22_N6 2 " "Info: 227: + IC(0.000 ns) + CELL(0.071 ns) = 44.663 ns; Loc. = LCCOMB_X45_Y22_N6; Fanout = 2; COMB Node = 'Add7~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~29 Add7~31 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.734 ns Add7~33 228 COMB LCCOMB_X45_Y22_N8 2 " "Info: 228: + IC(0.000 ns) + CELL(0.071 ns) = 44.734 ns; Loc. = LCCOMB_X45_Y22_N8; Fanout = 2; COMB Node = 'Add7~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~31 Add7~33 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.805 ns Add7~35 229 COMB LCCOMB_X45_Y22_N10 2 " "Info: 229: + IC(0.000 ns) + CELL(0.071 ns) = 44.805 ns; Loc. = LCCOMB_X45_Y22_N10; Fanout = 2; COMB Node = 'Add7~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~33 Add7~35 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.876 ns Add7~37 230 COMB LCCOMB_X45_Y22_N12 2 " "Info: 230: + IC(0.000 ns) + CELL(0.071 ns) = 44.876 ns; Loc. = LCCOMB_X45_Y22_N12; Fanout = 2; COMB Node = 'Add7~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~35 Add7~37 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 45.035 ns Add7~39 231 COMB LCCOMB_X45_Y22_N14 2 " "Info: 231: + IC(0.000 ns) + CELL(0.159 ns) = 45.035 ns; Loc. = LCCOMB_X45_Y22_N14; Fanout = 2; COMB Node = 'Add7~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add7~37 Add7~39 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.106 ns Add7~41 232 COMB LCCOMB_X45_Y22_N16 2 " "Info: 232: + IC(0.000 ns) + CELL(0.071 ns) = 45.106 ns; Loc. = LCCOMB_X45_Y22_N16; Fanout = 2; COMB Node = 'Add7~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~39 Add7~41 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.177 ns Add7~43 233 COMB LCCOMB_X45_Y22_N18 2 " "Info: 233: + IC(0.000 ns) + CELL(0.071 ns) = 45.177 ns; Loc. = LCCOMB_X45_Y22_N18; Fanout = 2; COMB Node = 'Add7~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~41 Add7~43 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.248 ns Add7~45 234 COMB LCCOMB_X45_Y22_N20 2 " "Info: 234: + IC(0.000 ns) + CELL(0.071 ns) = 45.248 ns; Loc. = LCCOMB_X45_Y22_N20; Fanout = 2; COMB Node = 'Add7~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~43 Add7~45 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.319 ns Add7~47 235 COMB LCCOMB_X45_Y22_N22 1 " "Info: 235: + IC(0.000 ns) + CELL(0.071 ns) = 45.319 ns; Loc. = LCCOMB_X45_Y22_N22; Fanout = 1; COMB Node = 'Add7~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~45 Add7~47 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 45.729 ns Add7~48 236 COMB LCCOMB_X45_Y22_N24 153 " "Info: 236: + IC(0.000 ns) + CELL(0.410 ns) = 45.729 ns; Loc. = LCCOMB_X45_Y22_N24; Fanout = 153; COMB Node = 'Add7~48'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add7~47 Add7~48 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.393 ns) 47.382 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~1 237 COMB LCCOMB_X37_Y23_N0 2 " "Info: 237: + IC(1.260 ns) + CELL(0.393 ns) = 47.382 ns; Loc. = LCCOMB_X37_Y23_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { Add7~48 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.453 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3 238 COMB LCCOMB_X37_Y23_N2 2 " "Info: 238: + IC(0.000 ns) + CELL(0.071 ns) = 47.453 ns; Loc. = LCCOMB_X37_Y23_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.524 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5 239 COMB LCCOMB_X37_Y23_N4 2 " "Info: 239: + IC(0.000 ns) + CELL(0.071 ns) = 47.524 ns; Loc. = LCCOMB_X37_Y23_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.595 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7 240 COMB LCCOMB_X37_Y23_N6 2 " "Info: 240: + IC(0.000 ns) + CELL(0.071 ns) = 47.595 ns; Loc. = LCCOMB_X37_Y23_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.666 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9 241 COMB LCCOMB_X37_Y23_N8 2 " "Info: 241: + IC(0.000 ns) + CELL(0.071 ns) = 47.666 ns; Loc. = LCCOMB_X37_Y23_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.737 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11 242 COMB LCCOMB_X37_Y23_N10 2 " "Info: 242: + IC(0.000 ns) + CELL(0.071 ns) = 47.737 ns; Loc. = LCCOMB_X37_Y23_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.808 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13 243 COMB LCCOMB_X37_Y23_N12 2 " "Info: 243: + IC(0.000 ns) + CELL(0.071 ns) = 47.808 ns; Loc. = LCCOMB_X37_Y23_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 47.967 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15 244 COMB LCCOMB_X37_Y23_N14 2 " "Info: 244: + IC(0.000 ns) + CELL(0.159 ns) = 47.967 ns; Loc. = LCCOMB_X37_Y23_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.038 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~17 245 COMB LCCOMB_X37_Y23_N16 2 " "Info: 245: + IC(0.000 ns) + CELL(0.071 ns) = 48.038 ns; Loc. = LCCOMB_X37_Y23_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.109 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~19 246 COMB LCCOMB_X37_Y23_N18 2 " "Info: 246: + IC(0.000 ns) + CELL(0.071 ns) = 48.109 ns; Loc. = LCCOMB_X37_Y23_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.180 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~21 247 COMB LCCOMB_X37_Y23_N20 2 " "Info: 247: + IC(0.000 ns) + CELL(0.071 ns) = 48.180 ns; Loc. = LCCOMB_X37_Y23_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.251 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~23 248 COMB LCCOMB_X37_Y23_N22 2 " "Info: 248: + IC(0.000 ns) + CELL(0.071 ns) = 48.251 ns; Loc. = LCCOMB_X37_Y23_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.322 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~25 249 COMB LCCOMB_X37_Y23_N24 2 " "Info: 249: + IC(0.000 ns) + CELL(0.071 ns) = 48.322 ns; Loc. = LCCOMB_X37_Y23_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.393 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~27 250 COMB LCCOMB_X37_Y23_N26 2 " "Info: 250: + IC(0.000 ns) + CELL(0.071 ns) = 48.393 ns; Loc. = LCCOMB_X37_Y23_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.464 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~29 251 COMB LCCOMB_X37_Y23_N28 2 " "Info: 251: + IC(0.000 ns) + CELL(0.071 ns) = 48.464 ns; Loc. = LCCOMB_X37_Y23_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 48.610 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~31 252 COMB LCCOMB_X37_Y23_N30 2 " "Info: 252: + IC(0.000 ns) + CELL(0.146 ns) = 48.610 ns; Loc. = LCCOMB_X37_Y23_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.681 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~33 253 COMB LCCOMB_X37_Y22_N0 2 " "Info: 253: + IC(0.000 ns) + CELL(0.071 ns) = 48.681 ns; Loc. = LCCOMB_X37_Y22_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 49.091 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~34 254 COMB LCCOMB_X37_Y22_N2 4 " "Info: 254: + IC(0.000 ns) + CELL(0.410 ns) = 49.091 ns; Loc. = LCCOMB_X37_Y22_N2; Fanout = 4; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~34'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~34 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.414 ns) 50.461 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~9 255 COMB LCCOMB_X36_Y23_N20 2 " "Info: 255: + IC(0.956 ns) + CELL(0.414 ns) = 50.461 ns; Loc. = LCCOMB_X36_Y23_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~34 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 50.532 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~11 256 COMB LCCOMB_X36_Y23_N22 2 " "Info: 256: + IC(0.000 ns) + CELL(0.071 ns) = 50.532 ns; Loc. = LCCOMB_X36_Y23_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 50.603 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~13 257 COMB LCCOMB_X36_Y23_N24 2 " "Info: 257: + IC(0.000 ns) + CELL(0.071 ns) = 50.603 ns; Loc. = LCCOMB_X36_Y23_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 50.674 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~15 258 COMB LCCOMB_X36_Y23_N26 2 " "Info: 258: + IC(0.000 ns) + CELL(0.071 ns) = 50.674 ns; Loc. = LCCOMB_X36_Y23_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 50.745 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~17 259 COMB LCCOMB_X36_Y23_N28 2 " "Info: 259: + IC(0.000 ns) + CELL(0.071 ns) = 50.745 ns; Loc. = LCCOMB_X36_Y23_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 50.891 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~19 260 COMB LCCOMB_X36_Y23_N30 2 " "Info: 260: + IC(0.000 ns) + CELL(0.146 ns) = 50.891 ns; Loc. = LCCOMB_X36_Y23_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 50.962 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~21 261 COMB LCCOMB_X36_Y22_N0 2 " "Info: 261: + IC(0.000 ns) + CELL(0.071 ns) = 50.962 ns; Loc. = LCCOMB_X36_Y22_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.033 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~23 262 COMB LCCOMB_X36_Y22_N2 2 " "Info: 262: + IC(0.000 ns) + CELL(0.071 ns) = 51.033 ns; Loc. = LCCOMB_X36_Y22_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.104 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~25 263 COMB LCCOMB_X36_Y22_N4 2 " "Info: 263: + IC(0.000 ns) + CELL(0.071 ns) = 51.104 ns; Loc. = LCCOMB_X36_Y22_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.175 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~27 264 COMB LCCOMB_X36_Y22_N6 2 " "Info: 264: + IC(0.000 ns) + CELL(0.071 ns) = 51.175 ns; Loc. = LCCOMB_X36_Y22_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.246 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~29 265 COMB LCCOMB_X36_Y22_N8 2 " "Info: 265: + IC(0.000 ns) + CELL(0.071 ns) = 51.246 ns; Loc. = LCCOMB_X36_Y22_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.317 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~31 266 COMB LCCOMB_X36_Y22_N10 2 " "Info: 266: + IC(0.000 ns) + CELL(0.071 ns) = 51.317 ns; Loc. = LCCOMB_X36_Y22_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.388 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~33 267 COMB LCCOMB_X36_Y22_N12 2 " "Info: 267: + IC(0.000 ns) + CELL(0.071 ns) = 51.388 ns; Loc. = LCCOMB_X36_Y22_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 51.547 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~35 268 COMB LCCOMB_X36_Y22_N14 2 " "Info: 268: + IC(0.000 ns) + CELL(0.159 ns) = 51.547 ns; Loc. = LCCOMB_X36_Y22_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.618 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~37 269 COMB LCCOMB_X36_Y22_N16 1 " "Info: 269: + IC(0.000 ns) + CELL(0.071 ns) = 51.618 ns; Loc. = LCCOMB_X36_Y22_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 52.028 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~38 270 COMB LCCOMB_X36_Y22_N18 69 " "Info: 270: + IC(0.000 ns) + CELL(0.410 ns) = 52.028 ns; Loc. = LCCOMB_X36_Y22_N18; Fanout = 69; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~38'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.275 ns) 53.150 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[808\]~547 271 COMB LCCOMB_X35_Y23_N16 2 " "Info: 271: + IC(0.847 ns) + CELL(0.275 ns) = 53.150 ns; Loc. = LCCOMB_X35_Y23_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[808\]~547'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[808]~547 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.414 ns) 54.297 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~5 272 COMB LCCOMB_X35_Y25_N16 2 " "Info: 272: + IC(0.733 ns) + CELL(0.414 ns) = 54.297 ns; Loc. = LCCOMB_X35_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[808]~547 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.368 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~7 273 COMB LCCOMB_X35_Y25_N18 2 " "Info: 273: + IC(0.000 ns) + CELL(0.071 ns) = 54.368 ns; Loc. = LCCOMB_X35_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.439 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~9 274 COMB LCCOMB_X35_Y25_N20 2 " "Info: 274: + IC(0.000 ns) + CELL(0.071 ns) = 54.439 ns; Loc. = LCCOMB_X35_Y25_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.510 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~11 275 COMB LCCOMB_X35_Y25_N22 2 " "Info: 275: + IC(0.000 ns) + CELL(0.071 ns) = 54.510 ns; Loc. = LCCOMB_X35_Y25_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.581 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~13 276 COMB LCCOMB_X35_Y25_N24 2 " "Info: 276: + IC(0.000 ns) + CELL(0.071 ns) = 54.581 ns; Loc. = LCCOMB_X35_Y25_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.652 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~15 277 COMB LCCOMB_X35_Y25_N26 2 " "Info: 277: + IC(0.000 ns) + CELL(0.071 ns) = 54.652 ns; Loc. = LCCOMB_X35_Y25_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.723 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~17 278 COMB LCCOMB_X35_Y25_N28 2 " "Info: 278: + IC(0.000 ns) + CELL(0.071 ns) = 54.723 ns; Loc. = LCCOMB_X35_Y25_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 54.869 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~19 279 COMB LCCOMB_X35_Y25_N30 2 " "Info: 279: + IC(0.000 ns) + CELL(0.146 ns) = 54.869 ns; Loc. = LCCOMB_X35_Y25_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.940 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~21 280 COMB LCCOMB_X35_Y24_N0 2 " "Info: 280: + IC(0.000 ns) + CELL(0.071 ns) = 54.940 ns; Loc. = LCCOMB_X35_Y24_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.011 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~23 281 COMB LCCOMB_X35_Y24_N2 2 " "Info: 281: + IC(0.000 ns) + CELL(0.071 ns) = 55.011 ns; Loc. = LCCOMB_X35_Y24_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.082 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~25 282 COMB LCCOMB_X35_Y24_N4 2 " "Info: 282: + IC(0.000 ns) + CELL(0.071 ns) = 55.082 ns; Loc. = LCCOMB_X35_Y24_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.153 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~27 283 COMB LCCOMB_X35_Y24_N6 2 " "Info: 283: + IC(0.000 ns) + CELL(0.071 ns) = 55.153 ns; Loc. = LCCOMB_X35_Y24_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.224 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~29 284 COMB LCCOMB_X35_Y24_N8 2 " "Info: 284: + IC(0.000 ns) + CELL(0.071 ns) = 55.224 ns; Loc. = LCCOMB_X35_Y24_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.295 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~31 285 COMB LCCOMB_X35_Y24_N10 2 " "Info: 285: + IC(0.000 ns) + CELL(0.071 ns) = 55.295 ns; Loc. = LCCOMB_X35_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.366 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~33 286 COMB LCCOMB_X35_Y24_N12 2 " "Info: 286: + IC(0.000 ns) + CELL(0.071 ns) = 55.366 ns; Loc. = LCCOMB_X35_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 55.525 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~35 287 COMB LCCOMB_X35_Y24_N14 2 " "Info: 287: + IC(0.000 ns) + CELL(0.159 ns) = 55.525 ns; Loc. = LCCOMB_X35_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.596 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~37 288 COMB LCCOMB_X35_Y24_N16 2 " "Info: 288: + IC(0.000 ns) + CELL(0.071 ns) = 55.596 ns; Loc. = LCCOMB_X35_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.667 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~39 289 COMB LCCOMB_X35_Y24_N18 1 " "Info: 289: + IC(0.000 ns) + CELL(0.071 ns) = 55.667 ns; Loc. = LCCOMB_X35_Y24_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 56.077 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~40 290 COMB LCCOMB_X35_Y24_N20 78 " "Info: 290: + IC(0.000 ns) + CELL(0.410 ns) = 56.077 ns; Loc. = LCCOMB_X35_Y24_N20; Fanout = 78; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~40'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.150 ns) 57.077 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[839\]~572 291 COMB LCCOMB_X35_Y22_N16 2 " "Info: 291: + IC(0.850 ns) + CELL(0.150 ns) = 57.077 ns; Loc. = LCCOMB_X35_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[839\]~572'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[839]~572 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.414 ns) 58.249 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~3 292 COMB LCCOMB_X34_Y25_N12 2 " "Info: 292: + IC(0.758 ns) + CELL(0.414 ns) = 58.249 ns; Loc. = LCCOMB_X34_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[839]~572 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 58.408 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~5 293 COMB LCCOMB_X34_Y25_N14 2 " "Info: 293: + IC(0.000 ns) + CELL(0.159 ns) = 58.408 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.479 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~7 294 COMB LCCOMB_X34_Y25_N16 2 " "Info: 294: + IC(0.000 ns) + CELL(0.071 ns) = 58.479 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.550 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~9 295 COMB LCCOMB_X34_Y25_N18 2 " "Info: 295: + IC(0.000 ns) + CELL(0.071 ns) = 58.550 ns; Loc. = LCCOMB_X34_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.621 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~11 296 COMB LCCOMB_X34_Y25_N20 2 " "Info: 296: + IC(0.000 ns) + CELL(0.071 ns) = 58.621 ns; Loc. = LCCOMB_X34_Y25_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.692 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~13 297 COMB LCCOMB_X34_Y25_N22 2 " "Info: 297: + IC(0.000 ns) + CELL(0.071 ns) = 58.692 ns; Loc. = LCCOMB_X34_Y25_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.763 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~15 298 COMB LCCOMB_X34_Y25_N24 2 " "Info: 298: + IC(0.000 ns) + CELL(0.071 ns) = 58.763 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.834 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~17 299 COMB LCCOMB_X34_Y25_N26 2 " "Info: 299: + IC(0.000 ns) + CELL(0.071 ns) = 58.834 ns; Loc. = LCCOMB_X34_Y25_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 58.905 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~19 300 COMB LCCOMB_X34_Y25_N28 2 " "Info: 300: + IC(0.000 ns) + CELL(0.071 ns) = 58.905 ns; Loc. = LCCOMB_X34_Y25_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 59.051 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~21 301 COMB LCCOMB_X34_Y25_N30 2 " "Info: 301: + IC(0.000 ns) + CELL(0.146 ns) = 59.051 ns; Loc. = LCCOMB_X34_Y25_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.122 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~23 302 COMB LCCOMB_X34_Y24_N0 2 " "Info: 302: + IC(0.000 ns) + CELL(0.071 ns) = 59.122 ns; Loc. = LCCOMB_X34_Y24_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.193 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~25 303 COMB LCCOMB_X34_Y24_N2 2 " "Info: 303: + IC(0.000 ns) + CELL(0.071 ns) = 59.193 ns; Loc. = LCCOMB_X34_Y24_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.264 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~27 304 COMB LCCOMB_X34_Y24_N4 2 " "Info: 304: + IC(0.000 ns) + CELL(0.071 ns) = 59.264 ns; Loc. = LCCOMB_X34_Y24_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.335 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~29 305 COMB LCCOMB_X34_Y24_N6 2 " "Info: 305: + IC(0.000 ns) + CELL(0.071 ns) = 59.335 ns; Loc. = LCCOMB_X34_Y24_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.406 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~31 306 COMB LCCOMB_X34_Y24_N8 2 " "Info: 306: + IC(0.000 ns) + CELL(0.071 ns) = 59.406 ns; Loc. = LCCOMB_X34_Y24_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.477 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~33 307 COMB LCCOMB_X34_Y24_N10 2 " "Info: 307: + IC(0.000 ns) + CELL(0.071 ns) = 59.477 ns; Loc. = LCCOMB_X34_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.548 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~35 308 COMB LCCOMB_X34_Y24_N12 2 " "Info: 308: + IC(0.000 ns) + CELL(0.071 ns) = 59.548 ns; Loc. = LCCOMB_X34_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 59.707 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~37 309 COMB LCCOMB_X34_Y24_N14 2 " "Info: 309: + IC(0.000 ns) + CELL(0.159 ns) = 59.707 ns; Loc. = LCCOMB_X34_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.778 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~39 310 COMB LCCOMB_X34_Y24_N16 2 " "Info: 310: + IC(0.000 ns) + CELL(0.071 ns) = 59.778 ns; Loc. = LCCOMB_X34_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.849 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~41 311 COMB LCCOMB_X34_Y24_N18 1 " "Info: 311: + IC(0.000 ns) + CELL(0.071 ns) = 59.849 ns; Loc. = LCCOMB_X34_Y24_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 60.259 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~42 312 COMB LCCOMB_X34_Y24_N20 82 " "Info: 312: + IC(0.000 ns) + CELL(0.410 ns) = 60.259 ns; Loc. = LCCOMB_X34_Y24_N20; Fanout = 82; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~42'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.150 ns) 61.176 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[874\]~763 313 COMB LCCOMB_X35_Y23_N4 3 " "Info: 313: + IC(0.767 ns) + CELL(0.150 ns) = 61.176 ns; Loc. = LCCOMB_X35_Y23_N4; Fanout = 3; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[874\]~763'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[874]~763 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.393 ns) 62.817 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~9 314 COMB LCCOMB_X33_Y25_N18 2 " "Info: 314: + IC(1.248 ns) + CELL(0.393 ns) = 62.817 ns; Loc. = LCCOMB_X33_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[874]~763 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 62.888 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~11 315 COMB LCCOMB_X33_Y25_N20 2 " "Info: 315: + IC(0.000 ns) + CELL(0.071 ns) = 62.888 ns; Loc. = LCCOMB_X33_Y25_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 62.959 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~13 316 COMB LCCOMB_X33_Y25_N22 2 " "Info: 316: + IC(0.000 ns) + CELL(0.071 ns) = 62.959 ns; Loc. = LCCOMB_X33_Y25_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.030 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~15 317 COMB LCCOMB_X33_Y25_N24 2 " "Info: 317: + IC(0.000 ns) + CELL(0.071 ns) = 63.030 ns; Loc. = LCCOMB_X33_Y25_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.101 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~17 318 COMB LCCOMB_X33_Y25_N26 2 " "Info: 318: + IC(0.000 ns) + CELL(0.071 ns) = 63.101 ns; Loc. = LCCOMB_X33_Y25_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.172 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~19 319 COMB LCCOMB_X33_Y25_N28 2 " "Info: 319: + IC(0.000 ns) + CELL(0.071 ns) = 63.172 ns; Loc. = LCCOMB_X33_Y25_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 63.318 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~21 320 COMB LCCOMB_X33_Y25_N30 2 " "Info: 320: + IC(0.000 ns) + CELL(0.146 ns) = 63.318 ns; Loc. = LCCOMB_X33_Y25_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.389 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~23 321 COMB LCCOMB_X33_Y24_N0 2 " "Info: 321: + IC(0.000 ns) + CELL(0.071 ns) = 63.389 ns; Loc. = LCCOMB_X33_Y24_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.460 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~25 322 COMB LCCOMB_X33_Y24_N2 2 " "Info: 322: + IC(0.000 ns) + CELL(0.071 ns) = 63.460 ns; Loc. = LCCOMB_X33_Y24_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.531 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~27 323 COMB LCCOMB_X33_Y24_N4 2 " "Info: 323: + IC(0.000 ns) + CELL(0.071 ns) = 63.531 ns; Loc. = LCCOMB_X33_Y24_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.602 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~29 324 COMB LCCOMB_X33_Y24_N6 2 " "Info: 324: + IC(0.000 ns) + CELL(0.071 ns) = 63.602 ns; Loc. = LCCOMB_X33_Y24_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.673 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~31 325 COMB LCCOMB_X33_Y24_N8 2 " "Info: 325: + IC(0.000 ns) + CELL(0.071 ns) = 63.673 ns; Loc. = LCCOMB_X33_Y24_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.744 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~33 326 COMB LCCOMB_X33_Y24_N10 2 " "Info: 326: + IC(0.000 ns) + CELL(0.071 ns) = 63.744 ns; Loc. = LCCOMB_X33_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.815 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~35 327 COMB LCCOMB_X33_Y24_N12 2 " "Info: 327: + IC(0.000 ns) + CELL(0.071 ns) = 63.815 ns; Loc. = LCCOMB_X33_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 63.974 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~37 328 COMB LCCOMB_X33_Y24_N14 2 " "Info: 328: + IC(0.000 ns) + CELL(0.159 ns) = 63.974 ns; Loc. = LCCOMB_X33_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.045 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~39 329 COMB LCCOMB_X33_Y24_N16 2 " "Info: 329: + IC(0.000 ns) + CELL(0.071 ns) = 64.045 ns; Loc. = LCCOMB_X33_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.116 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~41 330 COMB LCCOMB_X33_Y24_N18 2 " "Info: 330: + IC(0.000 ns) + CELL(0.071 ns) = 64.116 ns; Loc. = LCCOMB_X33_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.187 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~43 331 COMB LCCOMB_X33_Y24_N20 1 " "Info: 331: + IC(0.000 ns) + CELL(0.071 ns) = 64.187 ns; Loc. = LCCOMB_X33_Y24_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 64.597 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~44 332 COMB LCCOMB_X33_Y24_N22 85 " "Info: 332: + IC(0.000 ns) + CELL(0.410 ns) = 64.597 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 85; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~44'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.150 ns) 65.796 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[903\]~620 333 COMB LCCOMB_X31_Y22_N2 2 " "Info: 333: + IC(1.049 ns) + CELL(0.150 ns) = 65.796 ns; Loc. = LCCOMB_X31_Y22_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[903\]~620'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[903]~620 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.414 ns) 67.306 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~3 334 COMB LCCOMB_X33_Y23_N10 2 " "Info: 334: + IC(1.096 ns) + CELL(0.414 ns) = 67.306 ns; Loc. = LCCOMB_X33_Y23_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[903]~620 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.377 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~5 335 COMB LCCOMB_X33_Y23_N12 2 " "Info: 335: + IC(0.000 ns) + CELL(0.071 ns) = 67.377 ns; Loc. = LCCOMB_X33_Y23_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 67.536 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~7 336 COMB LCCOMB_X33_Y23_N14 2 " "Info: 336: + IC(0.000 ns) + CELL(0.159 ns) = 67.536 ns; Loc. = LCCOMB_X33_Y23_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.607 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~9 337 COMB LCCOMB_X33_Y23_N16 2 " "Info: 337: + IC(0.000 ns) + CELL(0.071 ns) = 67.607 ns; Loc. = LCCOMB_X33_Y23_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.678 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~11 338 COMB LCCOMB_X33_Y23_N18 2 " "Info: 338: + IC(0.000 ns) + CELL(0.071 ns) = 67.678 ns; Loc. = LCCOMB_X33_Y23_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.749 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~13 339 COMB LCCOMB_X33_Y23_N20 2 " "Info: 339: + IC(0.000 ns) + CELL(0.071 ns) = 67.749 ns; Loc. = LCCOMB_X33_Y23_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.820 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~15 340 COMB LCCOMB_X33_Y23_N22 2 " "Info: 340: + IC(0.000 ns) + CELL(0.071 ns) = 67.820 ns; Loc. = LCCOMB_X33_Y23_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.891 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~17 341 COMB LCCOMB_X33_Y23_N24 2 " "Info: 341: + IC(0.000 ns) + CELL(0.071 ns) = 67.891 ns; Loc. = LCCOMB_X33_Y23_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.962 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~19 342 COMB LCCOMB_X33_Y23_N26 2 " "Info: 342: + IC(0.000 ns) + CELL(0.071 ns) = 67.962 ns; Loc. = LCCOMB_X33_Y23_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.033 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~21 343 COMB LCCOMB_X33_Y23_N28 2 " "Info: 343: + IC(0.000 ns) + CELL(0.071 ns) = 68.033 ns; Loc. = LCCOMB_X33_Y23_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 68.179 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~23 344 COMB LCCOMB_X33_Y23_N30 2 " "Info: 344: + IC(0.000 ns) + CELL(0.146 ns) = 68.179 ns; Loc. = LCCOMB_X33_Y23_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.250 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~25 345 COMB LCCOMB_X33_Y22_N0 2 " "Info: 345: + IC(0.000 ns) + CELL(0.071 ns) = 68.250 ns; Loc. = LCCOMB_X33_Y22_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.321 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~27 346 COMB LCCOMB_X33_Y22_N2 2 " "Info: 346: + IC(0.000 ns) + CELL(0.071 ns) = 68.321 ns; Loc. = LCCOMB_X33_Y22_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.392 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~29 347 COMB LCCOMB_X33_Y22_N4 2 " "Info: 347: + IC(0.000 ns) + CELL(0.071 ns) = 68.392 ns; Loc. = LCCOMB_X33_Y22_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.463 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~31 348 COMB LCCOMB_X33_Y22_N6 2 " "Info: 348: + IC(0.000 ns) + CELL(0.071 ns) = 68.463 ns; Loc. = LCCOMB_X33_Y22_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.534 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~33 349 COMB LCCOMB_X33_Y22_N8 2 " "Info: 349: + IC(0.000 ns) + CELL(0.071 ns) = 68.534 ns; Loc. = LCCOMB_X33_Y22_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.605 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~35 350 COMB LCCOMB_X33_Y22_N10 2 " "Info: 350: + IC(0.000 ns) + CELL(0.071 ns) = 68.605 ns; Loc. = LCCOMB_X33_Y22_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.676 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~37 351 COMB LCCOMB_X33_Y22_N12 2 " "Info: 351: + IC(0.000 ns) + CELL(0.071 ns) = 68.676 ns; Loc. = LCCOMB_X33_Y22_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 68.835 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~39 352 COMB LCCOMB_X33_Y22_N14 2 " "Info: 352: + IC(0.000 ns) + CELL(0.159 ns) = 68.835 ns; Loc. = LCCOMB_X33_Y22_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.906 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~41 353 COMB LCCOMB_X33_Y22_N16 2 " "Info: 353: + IC(0.000 ns) + CELL(0.071 ns) = 68.906 ns; Loc. = LCCOMB_X33_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.977 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~43 354 COMB LCCOMB_X33_Y22_N18 2 " "Info: 354: + IC(0.000 ns) + CELL(0.071 ns) = 68.977 ns; Loc. = LCCOMB_X33_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.048 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~45 355 COMB LCCOMB_X33_Y22_N20 1 " "Info: 355: + IC(0.000 ns) + CELL(0.071 ns) = 69.048 ns; Loc. = LCCOMB_X33_Y22_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 69.458 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~46 356 COMB LCCOMB_X33_Y22_N22 88 " "Info: 356: + IC(0.000 ns) + CELL(0.410 ns) = 69.458 ns; Loc. = LCCOMB_X33_Y22_N22; Fanout = 88; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~46'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.150 ns) 70.706 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[935\]~648 357 COMB LCCOMB_X29_Y24_N4 2 " "Info: 357: + IC(1.098 ns) + CELL(0.150 ns) = 70.706 ns; Loc. = LCCOMB_X29_Y24_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[935\]~648'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[935]~648 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.414 ns) 72.075 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~3 358 COMB LCCOMB_X32_Y23_N10 2 " "Info: 358: + IC(0.955 ns) + CELL(0.414 ns) = 72.075 ns; Loc. = LCCOMB_X32_Y23_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[935]~648 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.146 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~5 359 COMB LCCOMB_X32_Y23_N12 2 " "Info: 359: + IC(0.000 ns) + CELL(0.071 ns) = 72.146 ns; Loc. = LCCOMB_X32_Y23_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 72.305 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~7 360 COMB LCCOMB_X32_Y23_N14 2 " "Info: 360: + IC(0.000 ns) + CELL(0.159 ns) = 72.305 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.376 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~9 361 COMB LCCOMB_X32_Y23_N16 2 " "Info: 361: + IC(0.000 ns) + CELL(0.071 ns) = 72.376 ns; Loc. = LCCOMB_X32_Y23_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.447 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~11 362 COMB LCCOMB_X32_Y23_N18 2 " "Info: 362: + IC(0.000 ns) + CELL(0.071 ns) = 72.447 ns; Loc. = LCCOMB_X32_Y23_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.518 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~13 363 COMB LCCOMB_X32_Y23_N20 2 " "Info: 363: + IC(0.000 ns) + CELL(0.071 ns) = 72.518 ns; Loc. = LCCOMB_X32_Y23_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.589 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~15 364 COMB LCCOMB_X32_Y23_N22 2 " "Info: 364: + IC(0.000 ns) + CELL(0.071 ns) = 72.589 ns; Loc. = LCCOMB_X32_Y23_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.660 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~17 365 COMB LCCOMB_X32_Y23_N24 2 " "Info: 365: + IC(0.000 ns) + CELL(0.071 ns) = 72.660 ns; Loc. = LCCOMB_X32_Y23_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.731 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~19 366 COMB LCCOMB_X32_Y23_N26 2 " "Info: 366: + IC(0.000 ns) + CELL(0.071 ns) = 72.731 ns; Loc. = LCCOMB_X32_Y23_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.802 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~21 367 COMB LCCOMB_X32_Y23_N28 2 " "Info: 367: + IC(0.000 ns) + CELL(0.071 ns) = 72.802 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 72.948 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~23 368 COMB LCCOMB_X32_Y23_N30 2 " "Info: 368: + IC(0.000 ns) + CELL(0.146 ns) = 72.948 ns; Loc. = LCCOMB_X32_Y23_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.019 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~25 369 COMB LCCOMB_X32_Y22_N0 2 " "Info: 369: + IC(0.000 ns) + CELL(0.071 ns) = 73.019 ns; Loc. = LCCOMB_X32_Y22_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.090 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~27 370 COMB LCCOMB_X32_Y22_N2 2 " "Info: 370: + IC(0.000 ns) + CELL(0.071 ns) = 73.090 ns; Loc. = LCCOMB_X32_Y22_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.161 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~29 371 COMB LCCOMB_X32_Y22_N4 2 " "Info: 371: + IC(0.000 ns) + CELL(0.071 ns) = 73.161 ns; Loc. = LCCOMB_X32_Y22_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.232 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~31 372 COMB LCCOMB_X32_Y22_N6 2 " "Info: 372: + IC(0.000 ns) + CELL(0.071 ns) = 73.232 ns; Loc. = LCCOMB_X32_Y22_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.303 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~33 373 COMB LCCOMB_X32_Y22_N8 2 " "Info: 373: + IC(0.000 ns) + CELL(0.071 ns) = 73.303 ns; Loc. = LCCOMB_X32_Y22_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.374 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~35 374 COMB LCCOMB_X32_Y22_N10 2 " "Info: 374: + IC(0.000 ns) + CELL(0.071 ns) = 73.374 ns; Loc. = LCCOMB_X32_Y22_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.445 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~37 375 COMB LCCOMB_X32_Y22_N12 2 " "Info: 375: + IC(0.000 ns) + CELL(0.071 ns) = 73.445 ns; Loc. = LCCOMB_X32_Y22_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 73.604 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~39 376 COMB LCCOMB_X32_Y22_N14 2 " "Info: 376: + IC(0.000 ns) + CELL(0.159 ns) = 73.604 ns; Loc. = LCCOMB_X32_Y22_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.675 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~41 377 COMB LCCOMB_X32_Y22_N16 2 " "Info: 377: + IC(0.000 ns) + CELL(0.071 ns) = 73.675 ns; Loc. = LCCOMB_X32_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.746 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~43 378 COMB LCCOMB_X32_Y22_N18 2 " "Info: 378: + IC(0.000 ns) + CELL(0.071 ns) = 73.746 ns; Loc. = LCCOMB_X32_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.817 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~45 379 COMB LCCOMB_X32_Y22_N20 2 " "Info: 379: + IC(0.000 ns) + CELL(0.071 ns) = 73.817 ns; Loc. = LCCOMB_X32_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.888 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~47 380 COMB LCCOMB_X32_Y22_N22 1 " "Info: 380: + IC(0.000 ns) + CELL(0.071 ns) = 73.888 ns; Loc. = LCCOMB_X32_Y22_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 74.298 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~48 381 COMB LCCOMB_X32_Y22_N24 89 " "Info: 381: + IC(0.000 ns) + CELL(0.410 ns) = 74.298 ns; Loc. = LCCOMB_X32_Y22_N24; Fanout = 89; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~48'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.271 ns) 75.488 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[967\]~677 382 COMB LCCOMB_X32_Y23_N0 3 " "Info: 382: + IC(0.919 ns) + CELL(0.271 ns) = 75.488 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 3; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[967\]~677'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~677 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.414 ns) 76.606 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~3 383 COMB LCCOMB_X31_Y24_N8 2 " "Info: 383: + IC(0.704 ns) + CELL(0.414 ns) = 76.606 ns; Loc. = LCCOMB_X31_Y24_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~677 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 76.677 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~5 384 COMB LCCOMB_X31_Y24_N10 2 " "Info: 384: + IC(0.000 ns) + CELL(0.071 ns) = 76.677 ns; Loc. = LCCOMB_X31_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 76.748 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~7 385 COMB LCCOMB_X31_Y24_N12 2 " "Info: 385: + IC(0.000 ns) + CELL(0.071 ns) = 76.748 ns; Loc. = LCCOMB_X31_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 76.907 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~9 386 COMB LCCOMB_X31_Y24_N14 2 " "Info: 386: + IC(0.000 ns) + CELL(0.159 ns) = 76.907 ns; Loc. = LCCOMB_X31_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 76.978 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~11 387 COMB LCCOMB_X31_Y24_N16 2 " "Info: 387: + IC(0.000 ns) + CELL(0.071 ns) = 76.978 ns; Loc. = LCCOMB_X31_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.049 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~13 388 COMB LCCOMB_X31_Y24_N18 2 " "Info: 388: + IC(0.000 ns) + CELL(0.071 ns) = 77.049 ns; Loc. = LCCOMB_X31_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.120 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~15 389 COMB LCCOMB_X31_Y24_N20 2 " "Info: 389: + IC(0.000 ns) + CELL(0.071 ns) = 77.120 ns; Loc. = LCCOMB_X31_Y24_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.191 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~17 390 COMB LCCOMB_X31_Y24_N22 2 " "Info: 390: + IC(0.000 ns) + CELL(0.071 ns) = 77.191 ns; Loc. = LCCOMB_X31_Y24_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.262 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~19 391 COMB LCCOMB_X31_Y24_N24 2 " "Info: 391: + IC(0.000 ns) + CELL(0.071 ns) = 77.262 ns; Loc. = LCCOMB_X31_Y24_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.333 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~21 392 COMB LCCOMB_X31_Y24_N26 2 " "Info: 392: + IC(0.000 ns) + CELL(0.071 ns) = 77.333 ns; Loc. = LCCOMB_X31_Y24_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.404 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~23 393 COMB LCCOMB_X31_Y24_N28 2 " "Info: 393: + IC(0.000 ns) + CELL(0.071 ns) = 77.404 ns; Loc. = LCCOMB_X31_Y24_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 77.550 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~25 394 COMB LCCOMB_X31_Y24_N30 2 " "Info: 394: + IC(0.000 ns) + CELL(0.146 ns) = 77.550 ns; Loc. = LCCOMB_X31_Y24_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.621 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~27 395 COMB LCCOMB_X31_Y23_N0 2 " "Info: 395: + IC(0.000 ns) + CELL(0.071 ns) = 77.621 ns; Loc. = LCCOMB_X31_Y23_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.692 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~29 396 COMB LCCOMB_X31_Y23_N2 2 " "Info: 396: + IC(0.000 ns) + CELL(0.071 ns) = 77.692 ns; Loc. = LCCOMB_X31_Y23_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.763 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~31 397 COMB LCCOMB_X31_Y23_N4 2 " "Info: 397: + IC(0.000 ns) + CELL(0.071 ns) = 77.763 ns; Loc. = LCCOMB_X31_Y23_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.834 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~33 398 COMB LCCOMB_X31_Y23_N6 2 " "Info: 398: + IC(0.000 ns) + CELL(0.071 ns) = 77.834 ns; Loc. = LCCOMB_X31_Y23_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.905 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~35 399 COMB LCCOMB_X31_Y23_N8 2 " "Info: 399: + IC(0.000 ns) + CELL(0.071 ns) = 77.905 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.976 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~37 400 COMB LCCOMB_X31_Y23_N10 2 " "Info: 400: + IC(0.000 ns) + CELL(0.071 ns) = 77.976 ns; Loc. = LCCOMB_X31_Y23_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.047 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~39 401 COMB LCCOMB_X31_Y23_N12 2 " "Info: 401: + IC(0.000 ns) + CELL(0.071 ns) = 78.047 ns; Loc. = LCCOMB_X31_Y23_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 78.206 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~41 402 COMB LCCOMB_X31_Y23_N14 2 " "Info: 402: + IC(0.000 ns) + CELL(0.159 ns) = 78.206 ns; Loc. = LCCOMB_X31_Y23_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.277 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~43 403 COMB LCCOMB_X31_Y23_N16 2 " "Info: 403: + IC(0.000 ns) + CELL(0.071 ns) = 78.277 ns; Loc. = LCCOMB_X31_Y23_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.348 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~45 404 COMB LCCOMB_X31_Y23_N18 2 " "Info: 404: + IC(0.000 ns) + CELL(0.071 ns) = 78.348 ns; Loc. = LCCOMB_X31_Y23_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.419 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~47 405 COMB LCCOMB_X31_Y23_N20 2 " "Info: 405: + IC(0.000 ns) + CELL(0.071 ns) = 78.419 ns; Loc. = LCCOMB_X31_Y23_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.490 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~49 406 COMB LCCOMB_X31_Y23_N22 1 " "Info: 406: + IC(0.000 ns) + CELL(0.071 ns) = 78.490 ns; Loc. = LCCOMB_X31_Y23_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 78.900 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~50 407 COMB LCCOMB_X31_Y23_N24 65 " "Info: 407: + IC(0.000 ns) + CELL(0.410 ns) = 78.900 ns; Loc. = LCCOMB_X31_Y23_N24; Fanout = 65; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~50'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.150 ns) 80.090 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[994\]~731 408 COMB LCCOMB_X29_Y21_N28 2 " "Info: 408: + IC(1.040 ns) + CELL(0.150 ns) = 80.090 ns; Loc. = LCCOMB_X29_Y21_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[994\]~731'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[994]~731 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.414 ns) 81.261 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~5 409 COMB LCCOMB_X30_Y22_N4 2 " "Info: 409: + IC(0.757 ns) + CELL(0.414 ns) = 81.261 ns; Loc. = LCCOMB_X30_Y22_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[994]~731 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.332 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~7 410 COMB LCCOMB_X30_Y22_N6 2 " "Info: 410: + IC(0.000 ns) + CELL(0.071 ns) = 81.332 ns; Loc. = LCCOMB_X30_Y22_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.403 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~9 411 COMB LCCOMB_X30_Y22_N8 2 " "Info: 411: + IC(0.000 ns) + CELL(0.071 ns) = 81.403 ns; Loc. = LCCOMB_X30_Y22_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.474 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~11 412 COMB LCCOMB_X30_Y22_N10 2 " "Info: 412: + IC(0.000 ns) + CELL(0.071 ns) = 81.474 ns; Loc. = LCCOMB_X30_Y22_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.545 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~13 413 COMB LCCOMB_X30_Y22_N12 2 " "Info: 413: + IC(0.000 ns) + CELL(0.071 ns) = 81.545 ns; Loc. = LCCOMB_X30_Y22_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 81.704 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~15 414 COMB LCCOMB_X30_Y22_N14 2 " "Info: 414: + IC(0.000 ns) + CELL(0.159 ns) = 81.704 ns; Loc. = LCCOMB_X30_Y22_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.775 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~17 415 COMB LCCOMB_X30_Y22_N16 2 " "Info: 415: + IC(0.000 ns) + CELL(0.071 ns) = 81.775 ns; Loc. = LCCOMB_X30_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.846 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~19 416 COMB LCCOMB_X30_Y22_N18 2 " "Info: 416: + IC(0.000 ns) + CELL(0.071 ns) = 81.846 ns; Loc. = LCCOMB_X30_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.917 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~21 417 COMB LCCOMB_X30_Y22_N20 2 " "Info: 417: + IC(0.000 ns) + CELL(0.071 ns) = 81.917 ns; Loc. = LCCOMB_X30_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 81.988 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~23 418 COMB LCCOMB_X30_Y22_N22 2 " "Info: 418: + IC(0.000 ns) + CELL(0.071 ns) = 81.988 ns; Loc. = LCCOMB_X30_Y22_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.059 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~25 419 COMB LCCOMB_X30_Y22_N24 2 " "Info: 419: + IC(0.000 ns) + CELL(0.071 ns) = 82.059 ns; Loc. = LCCOMB_X30_Y22_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.130 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~27 420 COMB LCCOMB_X30_Y22_N26 2 " "Info: 420: + IC(0.000 ns) + CELL(0.071 ns) = 82.130 ns; Loc. = LCCOMB_X30_Y22_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.201 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~29 421 COMB LCCOMB_X30_Y22_N28 2 " "Info: 421: + IC(0.000 ns) + CELL(0.071 ns) = 82.201 ns; Loc. = LCCOMB_X30_Y22_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 82.347 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~31 422 COMB LCCOMB_X30_Y22_N30 2 " "Info: 422: + IC(0.000 ns) + CELL(0.146 ns) = 82.347 ns; Loc. = LCCOMB_X30_Y22_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 82.757 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~32 423 COMB LCCOMB_X30_Y21_N0 1 " "Info: 423: + IC(0.000 ns) + CELL(0.410 ns) = 82.757 ns; Loc. = LCCOMB_X30_Y21_N0; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.150 ns) 83.908 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[16\]~3 424 COMB LCCOMB_X32_Y25_N14 2 " "Info: 424: + IC(1.001 ns) + CELL(0.150 ns) = 83.908 ns; Loc. = LCCOMB_X32_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[16\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~32 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[16]~3 } "NODE_NAME" } } { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/abs_divider_4dg.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.393 ns) 85.456 ns Add9~19 425 COMB LCCOMB_X32_Y20_N26 2 " "Info: 425: + IC(1.155 ns) + CELL(0.393 ns) = 85.456 ns; Loc. = LCCOMB_X32_Y20_N26; Fanout = 2; COMB Node = 'Add9~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[16]~3 Add9~19 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.527 ns Add9~21 426 COMB LCCOMB_X32_Y20_N28 2 " "Info: 426: + IC(0.000 ns) + CELL(0.071 ns) = 85.527 ns; Loc. = LCCOMB_X32_Y20_N28; Fanout = 2; COMB Node = 'Add9~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~19 Add9~21 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 85.673 ns Add9~23 427 COMB LCCOMB_X32_Y20_N30 2 " "Info: 427: + IC(0.000 ns) + CELL(0.146 ns) = 85.673 ns; Loc. = LCCOMB_X32_Y20_N30; Fanout = 2; COMB Node = 'Add9~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add9~21 Add9~23 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.744 ns Add9~25 428 COMB LCCOMB_X32_Y19_N0 2 " "Info: 428: + IC(0.000 ns) + CELL(0.071 ns) = 85.744 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 2; COMB Node = 'Add9~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~23 Add9~25 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.815 ns Add9~27 429 COMB LCCOMB_X32_Y19_N2 2 " "Info: 429: + IC(0.000 ns) + CELL(0.071 ns) = 85.815 ns; Loc. = LCCOMB_X32_Y19_N2; Fanout = 2; COMB Node = 'Add9~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~25 Add9~27 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.886 ns Add9~29 430 COMB LCCOMB_X32_Y19_N4 2 " "Info: 430: + IC(0.000 ns) + CELL(0.071 ns) = 85.886 ns; Loc. = LCCOMB_X32_Y19_N4; Fanout = 2; COMB Node = 'Add9~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~27 Add9~29 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 85.957 ns Add9~31 431 COMB LCCOMB_X32_Y19_N6 2 " "Info: 431: + IC(0.000 ns) + CELL(0.071 ns) = 85.957 ns; Loc. = LCCOMB_X32_Y19_N6; Fanout = 2; COMB Node = 'Add9~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~29 Add9~31 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 86.028 ns Add9~33 432 COMB LCCOMB_X32_Y19_N8 2 " "Info: 432: + IC(0.000 ns) + CELL(0.071 ns) = 86.028 ns; Loc. = LCCOMB_X32_Y19_N8; Fanout = 2; COMB Node = 'Add9~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~31 Add9~33 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 86.099 ns Add9~35 433 COMB LCCOMB_X32_Y19_N10 2 " "Info: 433: + IC(0.000 ns) + CELL(0.071 ns) = 86.099 ns; Loc. = LCCOMB_X32_Y19_N10; Fanout = 2; COMB Node = 'Add9~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~33 Add9~35 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 86.170 ns Add9~37 434 COMB LCCOMB_X32_Y19_N12 2 " "Info: 434: + IC(0.000 ns) + CELL(0.071 ns) = 86.170 ns; Loc. = LCCOMB_X32_Y19_N12; Fanout = 2; COMB Node = 'Add9~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~35 Add9~37 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 86.329 ns Add9~39 435 COMB LCCOMB_X32_Y19_N14 2 " "Info: 435: + IC(0.000 ns) + CELL(0.159 ns) = 86.329 ns; Loc. = LCCOMB_X32_Y19_N14; Fanout = 2; COMB Node = 'Add9~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add9~37 Add9~39 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 86.400 ns Add9~41 436 COMB LCCOMB_X32_Y19_N16 2 " "Info: 436: + IC(0.000 ns) + CELL(0.071 ns) = 86.400 ns; Loc. = LCCOMB_X32_Y19_N16; Fanout = 2; COMB Node = 'Add9~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~39 Add9~41 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 86.471 ns Add9~43 437 COMB LCCOMB_X32_Y19_N18 2 " "Info: 437: + IC(0.000 ns) + CELL(0.071 ns) = 86.471 ns; Loc. = LCCOMB_X32_Y19_N18; Fanout = 2; COMB Node = 'Add9~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~41 Add9~43 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 86.542 ns Add9~45 438 COMB LCCOMB_X32_Y19_N20 2 " "Info: 438: + IC(0.000 ns) + CELL(0.071 ns) = 86.542 ns; Loc. = LCCOMB_X32_Y19_N20; Fanout = 2; COMB Node = 'Add9~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~43 Add9~45 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 86.613 ns Add9~47 439 COMB LCCOMB_X32_Y19_N22 1 " "Info: 439: + IC(0.000 ns) + CELL(0.071 ns) = 86.613 ns; Loc. = LCCOMB_X32_Y19_N22; Fanout = 1; COMB Node = 'Add9~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~45 Add9~47 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 87.023 ns Add9~48 440 COMB LCCOMB_X32_Y19_N24 1 " "Info: 440: + IC(0.000 ns) + CELL(0.410 ns) = 87.023 ns; Loc. = LCCOMB_X32_Y19_N24; Fanout = 1; COMB Node = 'Add9~48'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add9~47 Add9~48 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.150 ns) 88.163 ns Equal7~13 441 COMB LCCOMB_X29_Y21_N0 1 " "Info: 441: + IC(0.990 ns) + CELL(0.150 ns) = 88.163 ns; Loc. = LCCOMB_X29_Y21_N0; Fanout = 1; COMB Node = 'Equal7~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { Add9~48 Equal7~13 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 88.562 ns Equal7~14 442 COMB LCCOMB_X29_Y21_N26 1 " "Info: 442: + IC(0.249 ns) + CELL(0.150 ns) = 88.562 ns; Loc. = LCCOMB_X29_Y21_N26; Fanout = 1; COMB Node = 'Equal7~14'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Equal7~13 Equal7~14 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.150 ns) 90.176 ns Equal7~15 443 COMB LCCOMB_X47_Y18_N22 5 " "Info: 443: + IC(1.464 ns) + CELL(0.150 ns) = 90.176 ns; Loc. = LCCOMB_X47_Y18_N22; Fanout = 5; COMB Node = 'Equal7~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { Equal7~14 Equal7~15 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.150 ns) 91.236 ns z~2 444 COMB LCCOMB_X42_Y18_N8 1 " "Info: 444: + IC(0.910 ns) + CELL(0.150 ns) = 91.236 ns; Loc. = LCCOMB_X42_Y18_N8; Fanout = 1; COMB Node = 'z~2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { Equal7~15 z~2 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 91.320 ns z\[0\]~reg0 445 REG LCFF_X42_Y18_N9 2 " "Info: 445: + IC(0.000 ns) + CELL(0.084 ns) = 91.320 ns; Loc. = LCFF_X42_Y18_N9; Fanout = 2; REG Node = 'z\[0\]~reg0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { z~2 z[0]~reg0 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "51.913 ns ( 56.85 % ) " "Info: Total cell delay = 51.913 ns ( 56.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "39.407 ns ( 43.15 % ) " "Info: Total interconnect delay = 39.407 ns ( 43.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "91.320 ns" { \P_COUNT:loop_counter[0] Add5~1 Add5~3 Add5~5 Add5~7 Add5~9 Add5~11 Add5~13 Add5~15 Add5~17 Add5~19 Add5~21 Add5~23 Add5~25 Add5~27 Add5~29 Add5~31 Add5~33 Add5~35 Add5~37 Add5~39 Add5~41 Add5~43 Add5~45 Add5~47 Add5~49 Add5~51 Add5~53 Add5~55 Add5~57 Add5~59 Add5~61 Add5~62 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~58 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[807]~556 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[841]~577 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[872]~898 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[904]~626 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~811 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~837 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[993]~745 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~18 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[9]~22 Add7~5 Add7~7 Add7~9 Add7~11 Add7~13 Add7~15 Add7~17 Add7~19 Add7~21 Add7~23 Add7~25 Add7~27 Add7~29 Add7~31 Add7~33 Add7~35 Add7~37 Add7~39 Add7~41 Add7~43 Add7~45 Add7~47 Add7~48 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~34 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[808]~547 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[839]~572 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[874]~763 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[903]~620 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[935]~648 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~677 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[994]~731 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~32 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[16]~3 Add9~19 Add9~21 Add9~23 Add9~25 Add9~27 Add9~29 Add9~31 Add9~33 Add9~35 Add9~37 Add9~39 Add9~41 Add9~43 Add9~45 Add9~47 Add9~48 Equal7~13 Equal7~14 Equal7~15 z~2 z[0]~reg0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "91.320 ns" { \P_COUNT:loop_counter[0] {} Add5~1 {} Add5~3 {} Add5~5 {} Add5~7 {} Add5~9 {} Add5~11 {} Add5~13 {} Add5~15 {} Add5~17 {} Add5~19 {} Add5~21 {} Add5~23 {} Add5~25 {} Add5~27 {} Add5~29 {} Add5~31 {} Add5~33 {} Add5~35 {} Add5~37 {} Add5~39 {} Add5~41 {} Add5~43 {} Add5~45 {} Add5~47 {} Add5~49 {} Add5~51 {} Add5~53 {} Add5~55 {} Add5~57 {} Add5~59 {} Add5~61 {} Add5~62 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~58 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[807]~556 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~3 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[841]~577 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[872]~898 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[904]~626 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~811 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~837 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[993]~745 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~18 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[9]~22 {} Add7~5 {} Add7~7 {} Add7~9 {} Add7~11 {} Add7~13 {} Add7~15 {} Add7~17 {} Add7~19 {} Add7~21 {} Add7~23 {} Add7~25 {} Add7~27 {} Add7~29 {} Add7~31 {} Add7~33 {} Add7~35 {} Add7~37 {} Add7~39 {} Add7~41 {} Add7~43 {} Add7~45 {} Add7~47 {} Add7~48 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~34 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[808]~547 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[839]~572 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~3 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[874]~763 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[903]~620 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~3 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[935]~648 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~3 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~677 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~3 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[994]~731 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~32 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[16]~3 {} Add9~19 {} Add9~21 {} Add9~23 {} Add9~25 {} Add9~27 {} Add9~29 {} Add9~31 {} Add9~33 {} Add9~35 {} Add9~37 {} Add9~39 {} Add9~41 {} Add9~43 {} Add9~45 {} Add9~47 {} Add9~48 {} Equal7~13 {} Equal7~14 {} Equal7~15 {} z~2 {} z[0]~reg0 {} } { 0.000ns 1.525ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.066ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.938ns 0.000ns 0.000ns 0.000ns 0.865ns 0.723ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.170ns 0.764ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.012ns 0.777ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.060ns 0.677ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.831ns 1.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.536ns 1.286ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.034ns 1.218ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.022ns 1.087ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.956ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.847ns 0.733ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.850ns 0.758ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.767ns 1.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.049ns 1.096ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.098ns 0.955ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.919ns 0.704ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.040ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.001ns 1.155ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.990ns 0.249ns 1.464ns 0.910ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.159ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.410ns 0.150ns 0.393ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.501 ns - Smallest " "Info: - Smallest clock skew is 0.501 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.674 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 70 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 70; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.275 ns) + CELL(0.537 ns) 3.674 ns z\[0\]~reg0 2 REG LCFF_X42_Y18_N9 2 " "Info: 2: + IC(2.275 ns) + CELL(0.537 ns) = 3.674 ns; Loc. = LCFF_X42_Y18_N9; Fanout = 2; REG Node = 'z\[0\]~reg0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { CLK z[0]~reg0 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.08 % ) " "Info: Total cell delay = 1.399 ns ( 38.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.275 ns ( 61.92 % ) " "Info: Total interconnect delay = 2.275 ns ( 61.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.674 ns" { CLK z[0]~reg0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.674 ns" { CLK {} CLK~combout {} z[0]~reg0 {} } { 0.000ns 0.000ns 2.275ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.173 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 70 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 70; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.537 ns) 3.173 ns \\P_COUNT:loop_counter\[0\] 2 REG LCFF_X48_Y20_N13 2 " "Info: 2: + IC(1.774 ns) + CELL(0.537 ns) = 3.173 ns; Loc. = LCFF_X48_Y20_N13; Fanout = 2; REG Node = '\\P_COUNT:loop_counter\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { CLK \P_COUNT:loop_counter[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 44.09 % ) " "Info: Total cell delay = 1.399 ns ( 44.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.774 ns ( 55.91 % ) " "Info: Total interconnect delay = 1.774 ns ( 55.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.173 ns" { CLK \P_COUNT:loop_counter[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.173 ns" { CLK {} CLK~combout {} \P_COUNT:loop_counter[0] {} } { 0.000ns 0.000ns 1.774ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.674 ns" { CLK z[0]~reg0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.674 ns" { CLK {} CLK~combout {} z[0]~reg0 {} } { 0.000ns 0.000ns 2.275ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.173 ns" { CLK \P_COUNT:loop_counter[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.173 ns" { CLK {} CLK~combout {} \P_COUNT:loop_counter[0] {} } { 0.000ns 0.000ns 1.774ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "91.320 ns" { \P_COUNT:loop_counter[0] Add5~1 Add5~3 Add5~5 Add5~7 Add5~9 Add5~11 Add5~13 Add5~15 Add5~17 Add5~19 Add5~21 Add5~23 Add5~25 Add5~27 Add5~29 Add5~31 Add5~33 Add5~35 Add5~37 Add5~39 Add5~41 Add5~43 Add5~45 Add5~47 Add5~49 Add5~51 Add5~53 Add5~55 Add5~57 Add5~59 Add5~61 Add5~62 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~58 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[807]~556 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[841]~577 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[872]~898 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[904]~626 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~811 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~837 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[993]~745 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~18 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[9]~22 Add7~5 Add7~7 Add7~9 Add7~11 Add7~13 Add7~15 Add7~17 Add7~19 Add7~21 Add7~23 Add7~25 Add7~27 Add7~29 Add7~31 Add7~33 Add7~35 Add7~37 Add7~39 Add7~41 Add7~43 Add7~45 Add7~47 Add7~48 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~34 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[808]~547 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[839]~572 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[874]~763 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[903]~620 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[935]~648 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~677 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[994]~731 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~32 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[16]~3 Add9~19 Add9~21 Add9~23 Add9~25 Add9~27 Add9~29 Add9~31 Add9~33 Add9~35 Add9~37 Add9~39 Add9~41 Add9~43 Add9~45 Add9~47 Add9~48 Equal7~13 Equal7~14 Equal7~15 z~2 z[0]~reg0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "91.320 ns" { \P_COUNT:loop_counter[0] {} Add5~1 {} Add5~3 {} Add5~5 {} Add5~7 {} Add5~9 {} Add5~11 {} Add5~13 {} Add5~15 {} Add5~17 {} Add5~19 {} Add5~21 {} Add5~23 {} Add5~25 {} Add5~27 {} Add5~29 {} Add5~31 {} Add5~33 {} Add5~35 {} Add5~37 {} Add5~39 {} Add5~41 {} Add5~43 {} Add5~45 {} Add5~47 {} Add5~49 {} Add5~51 {} Add5~53 {} Add5~55 {} Add5~57 {} Add5~59 {} Add5~61 {} Add5~62 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~41 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~43 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~45 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~47 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~49 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~51 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~53 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~55 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~58 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[807]~556 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~3 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[841]~577 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[872]~898 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[904]~626 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~811 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~837 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[993]~745 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~18 {} lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[9]~22 {} Add7~5 {} Add7~7 {} Add7~9 {} Add7~11 {} Add7~13 {} Add7~15 {} Add7~17 {} Add7~19 {} Add7~21 {} Add7~23 {} Add7~25 {} Add7~27 {} Add7~29 {} Add7~31 {} Add7~33 {} Add7~35 {} Add7~37 {} Add7~39 {} Add7~41 {} Add7~43 {} Add7~45 {} Add7~47 {} Add7~48 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~34 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[808]~547 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[839]~572 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~3 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[874]~763 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[903]~620 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~3 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[935]~648 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~3 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~677 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~3 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[994]~731 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~19 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~21 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~23 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~25 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~27 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~29 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~31 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~32 {} lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[16]~3 {} Add9~19 {} Add9~21 {} Add9~23 {} Add9~25 {} Add9~27 {} Add9~29 {} Add9~31 {} Add9~33 {} Add9~35 {} Add9~37 {} Add9~39 {} Add9~41 {} Add9~43 {} Add9~45 {} Add9~47 {} Add9~48 {} Equal7~13 {} Equal7~14 {} Equal7~15 {} z~2 {} z[0]~reg0 {} } { 0.000ns 1.525ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.066ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.938ns 0.000ns 0.000ns 0.000ns 0.865ns 0.723ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.170ns 0.764ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.012ns 0.777ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.060ns 0.677ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.831ns 1.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.536ns 1.286ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.034ns 1.218ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.022ns 1.087ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.956ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.847ns 0.733ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.850ns 0.758ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.767ns 1.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.049ns 1.096ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.098ns 0.955ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.919ns 0.704ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.040ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.001ns 1.155ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.990ns 0.249ns 1.464ns 0.910ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.159ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.410ns 0.150ns 0.393ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.674 ns" { CLK z[0]~reg0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.674 ns" { CLK {} CLK~combout {} z[0]~reg0 {} } { 0.000ns 0.000ns 2.275ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.173 ns" { CLK \P_COUNT:loop_counter[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.173 ns" { CLK {} CLK~combout {} \P_COUNT:loop_counter[0] {} } { 0.000ns 0.000ns 1.774ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "\\P_COUNT:loop_counter2\[0\] Rst CLK 4.980 ns register " "Info: tsu for register \"\\P_COUNT:loop_counter2\[0\]\" (data pin = \"Rst\", clock pin = \"CLK\") is 4.980 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.397 ns + Longest pin register " "Info: + Longest pin to register delay is 8.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Rst 1 PIN PIN_N23 71 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 71; PIN Node = 'Rst'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.280 ns) + CELL(0.149 ns) 6.271 ns \\P_COUNT:loop_counter2\[16\]~0 2 COMB LCCOMB_X47_Y18_N4 32 " "Info: 2: + IC(5.280 ns) + CELL(0.149 ns) = 6.271 ns; Loc. = LCCOMB_X47_Y18_N4; Fanout = 32; COMB Node = '\\P_COUNT:loop_counter2\[16\]~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { Rst \P_COUNT:loop_counter2[16]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.660 ns) 8.397 ns \\P_COUNT:loop_counter2\[0\] 3 REG LCFF_X38_Y20_N17 2 " "Info: 3: + IC(1.466 ns) + CELL(0.660 ns) = 8.397 ns; Loc. = LCFF_X38_Y20_N17; Fanout = 2; REG Node = '\\P_COUNT:loop_counter2\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.126 ns" { \P_COUNT:loop_counter2[16]~0 \P_COUNT:loop_counter2[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 19.66 % ) " "Info: Total cell delay = 1.651 ns ( 19.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.746 ns ( 80.34 % ) " "Info: Total interconnect delay = 6.746 ns ( 80.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { Rst \P_COUNT:loop_counter2[16]~0 \P_COUNT:loop_counter2[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { Rst {} Rst~combout {} \P_COUNT:loop_counter2[16]~0 {} \P_COUNT:loop_counter2[0] {} } { 0.000ns 0.000ns 5.280ns 1.466ns } { 0.000ns 0.842ns 0.149ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.381 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 70 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 70; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.537 ns) 3.381 ns \\P_COUNT:loop_counter2\[0\] 2 REG LCFF_X38_Y20_N17 2 " "Info: 2: + IC(1.982 ns) + CELL(0.537 ns) = 3.381 ns; Loc. = LCFF_X38_Y20_N17; Fanout = 2; REG Node = '\\P_COUNT:loop_counter2\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { CLK \P_COUNT:loop_counter2[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.38 % ) " "Info: Total cell delay = 1.399 ns ( 41.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.982 ns ( 58.62 % ) " "Info: Total interconnect delay = 1.982 ns ( 58.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { CLK \P_COUNT:loop_counter2[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { CLK {} CLK~combout {} \P_COUNT:loop_counter2[0] {} } { 0.000ns 0.000ns 1.982ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { Rst \P_COUNT:loop_counter2[16]~0 \P_COUNT:loop_counter2[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { Rst {} Rst~combout {} \P_COUNT:loop_counter2[16]~0 {} \P_COUNT:loop_counter2[0] {} } { 0.000ns 0.000ns 5.280ns 1.466ns } { 0.000ns 0.842ns 0.149ns 0.660ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { CLK \P_COUNT:loop_counter2[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { CLK {} CLK~combout {} \P_COUNT:loop_counter2[0] {} } { 0.000ns 0.000ns 1.982ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK z\[0\] z\[0\]~reg0 8.862 ns register " "Info: tco from clock \"CLK\" to destination pin \"z\[0\]\" through register \"z\[0\]~reg0\" is 8.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.674 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 70 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 70; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.275 ns) + CELL(0.537 ns) 3.674 ns z\[0\]~reg0 2 REG LCFF_X42_Y18_N9 2 " "Info: 2: + IC(2.275 ns) + CELL(0.537 ns) = 3.674 ns; Loc. = LCFF_X42_Y18_N9; Fanout = 2; REG Node = 'z\[0\]~reg0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { CLK z[0]~reg0 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.08 % ) " "Info: Total cell delay = 1.399 ns ( 38.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.275 ns ( 61.92 % ) " "Info: Total interconnect delay = 2.275 ns ( 61.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.674 ns" { CLK z[0]~reg0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.674 ns" { CLK {} CLK~combout {} z[0]~reg0 {} } { 0.000ns 0.000ns 2.275ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.938 ns + Longest register pin " "Info: + Longest register to pin delay is 4.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns z\[0\]~reg0 1 REG LCFF_X42_Y18_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y18_N9; Fanout = 2; REG Node = 'z\[0\]~reg0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { z[0]~reg0 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(2.798 ns) 4.938 ns z\[0\] 2 PIN PIN_C16 0 " "Info: 2: + IC(2.140 ns) + CELL(2.798 ns) = 4.938 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'z\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { z[0]~reg0 z[0] } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 56.66 % ) " "Info: Total cell delay = 2.798 ns ( 56.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.140 ns ( 43.34 % ) " "Info: Total interconnect delay = 2.140 ns ( 43.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { z[0]~reg0 z[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { z[0]~reg0 {} z[0] {} } { 0.000ns 2.140ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.674 ns" { CLK z[0]~reg0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.674 ns" { CLK {} CLK~combout {} z[0]~reg0 {} } { 0.000ns 0.000ns 2.275ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { z[0]~reg0 z[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { z[0]~reg0 {} z[0] {} } { 0.000ns 2.140ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "z\[3\]~reg0 w2 CLK 1.305 ns register " "Info: th for register \"z\[3\]~reg0\" (data pin = \"w2\", clock pin = \"CLK\") is 1.305 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.678 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 70 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 70; CLK Node = 'CLK'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.279 ns) + CELL(0.537 ns) 3.678 ns z\[3\]~reg0 2 REG LCFF_X47_Y18_N29 2 " "Info: 2: + IC(2.279 ns) + CELL(0.537 ns) = 3.678 ns; Loc. = LCFF_X47_Y18_N29; Fanout = 2; REG Node = 'z\[3\]~reg0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { CLK z[3]~reg0 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.04 % ) " "Info: Total cell delay = 1.399 ns ( 38.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.279 ns ( 61.96 % ) " "Info: Total interconnect delay = 2.279 ns ( 61.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.678 ns" { CLK z[3]~reg0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.678 ns" { CLK {} CLK~combout {} z[3]~reg0 {} } { 0.000ns 0.000ns 2.279ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.639 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns w2 1 PIN PIN_P25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 9; PIN Node = 'w2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { w2 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.393 ns) 2.555 ns z~14 2 COMB LCCOMB_X47_Y18_N28 1 " "Info: 2: + IC(1.163 ns) + CELL(0.393 ns) = 2.555 ns; Loc. = LCCOMB_X47_Y18_N28; Fanout = 1; COMB Node = 'z~14'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { w2 z~14 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.639 ns z\[3\]~reg0 3 REG LCFF_X47_Y18_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.639 ns; Loc. = LCFF_X47_Y18_N29; Fanout = 2; REG Node = 'z\[3\]~reg0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { z~14 z[3]~reg0 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 55.93 % ) " "Info: Total cell delay = 1.476 ns ( 55.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 44.07 % ) " "Info: Total interconnect delay = 1.163 ns ( 44.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { w2 z~14 z[3]~reg0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { w2 {} w2~combout {} z~14 {} z[3]~reg0 {} } { 0.000ns 0.000ns 1.163ns 0.000ns } { 0.000ns 0.999ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.678 ns" { CLK z[3]~reg0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.678 ns" { CLK {} CLK~combout {} z[3]~reg0 {} } { 0.000ns 0.000ns 2.279ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { w2 z~14 z[3]~reg0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { w2 {} w2~combout {} z~14 {} z[3]~reg0 {} } { 0.000ns 0.000ns 1.163ns 0.000ns } { 0.000ns 0.999ns 0.393ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 15:57:18 2017 " "Info: Processing ended: Tue Dec 05 15:57:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
