
CORTEX_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000901c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040901c  0040901c  0001901c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  00409024  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000d8  204009b8  004099dc  000209b8  2**2
                  ALLOC
  4 .heap         00008000  20400a90  00409ab4  000209b8  2**0
                  ALLOC
  5 .stack        00020000  20408a90  00411ab4  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002a  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e2  2**0
                  CONTENTS, READONLY
  8 .debug_info   00009b9f  00000000  00000000  00020a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000106f  00000000  00000000  0002a5da  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000297a  00000000  00000000  0002b649  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000004d0  00000000  00000000  0002dfc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000478  00000000  00000000  0002e493  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00034f76  00000000  00000000  0002e90b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000508e  00000000  00000000  00063881  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00119eab  00000000  00000000  0006890f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002634  00000000  00000000  001827bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	90 8a 42 20 51 12 40 00 dd 12 40 00 b9 13 40 00     ..B Q.@...@...@.
  400010:	dd 12 40 00 dd 12 40 00 dd 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	dd 12 40 00 dd 12 40 00 00 00 00 00 dd 12 40 00     ..@...@.......@.
  40003c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40004c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40005c:	dd 12 40 00 dd 12 40 00 00 00 00 00 dd 12 40 00     ..@...@.......@.
  40006c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40007c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40008c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40009c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000ac:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000bc:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000cc:	dd 12 40 00 00 00 00 00 dd 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000ec:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000fc:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40010c:	dd 12 40 00 dd 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ......@...@...@.
  40012c:	dd 12 40 00 dd 12 40 00 00 00 00 00 dd 12 40 00     ..@...@.......@.
  40013c:	dd 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	00409024 	.word	0x00409024

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00409024 	.word	0x00409024
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	00409024 	.word	0x00409024
  4001a8:	00000000 	.word	0x00000000

004001ac <ATSAME70_PIO_CfgOutput>:


static inline void ATSAME70_PIO_CfgOutput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long pioEnable) // \arg PIO to be enabled
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
  4001b4:	6039      	str	r1, [r7, #0]
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  4001b6:	687b      	ldr	r3, [r7, #4]
  4001b8:	683a      	ldr	r2, [r7, #0]
  4001ba:	601a      	str	r2, [r3, #0]
	pPio->PIO_OER = pioEnable; // Configure in Output
  4001bc:	687b      	ldr	r3, [r7, #4]
  4001be:	683a      	ldr	r2, [r7, #0]
  4001c0:	611a      	str	r2, [r3, #16]
}
  4001c2:	bf00      	nop
  4001c4:	370c      	adds	r7, #12
  4001c6:	46bd      	mov	sp, r7
  4001c8:	bc80      	pop	{r7}
  4001ca:	4770      	bx	lr

004001cc <ATSAME70_PIO_CfgInput>:


static inline void ATSAME70_PIO_CfgInput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long pioEnable) // \arg PIO to be enabled
{
  4001cc:	b480      	push	{r7}
  4001ce:	b083      	sub	sp, #12
  4001d0:	af00      	add	r7, sp, #0
  4001d2:	6078      	str	r0, [r7, #4]
  4001d4:	6039      	str	r1, [r7, #0]
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  4001d6:	687b      	ldr	r3, [r7, #4]
  4001d8:	683a      	ldr	r2, [r7, #0]
  4001da:	601a      	str	r2, [r3, #0]
	pPio->PIO_ODR = pioEnable; // Configure in Input
  4001dc:	687b      	ldr	r3, [r7, #4]
  4001de:	683a      	ldr	r2, [r7, #0]
  4001e0:	615a      	str	r2, [r3, #20]
}
  4001e2:	bf00      	nop
  4001e4:	370c      	adds	r7, #12
  4001e6:	46bd      	mov	sp, r7
  4001e8:	bc80      	pop	{r7}
  4001ea:	4770      	bx	lr

004001ec <ATSAME70_PIO_SetOutput>:


static inline void ATSAME70_PIO_SetOutput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long flag) // \arg output to be set
{
  4001ec:	b480      	push	{r7}
  4001ee:	b083      	sub	sp, #12
  4001f0:	af00      	add	r7, sp, #0
  4001f2:	6078      	str	r0, [r7, #4]
  4001f4:	6039      	str	r1, [r7, #0]
	pPio->PIO_SODR = flag;
  4001f6:	687b      	ldr	r3, [r7, #4]
  4001f8:	683a      	ldr	r2, [r7, #0]
  4001fa:	631a      	str	r2, [r3, #48]	; 0x30
}
  4001fc:	bf00      	nop
  4001fe:	370c      	adds	r7, #12
  400200:	46bd      	mov	sp, r7
  400202:	bc80      	pop	{r7}
  400204:	4770      	bx	lr

00400206 <ATSAME70_PIO_Pulldown_Disable>:
}

static inline void ATSAME70_PIO_Pulldown_Disable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  400206:	b480      	push	{r7}
  400208:	b083      	sub	sp, #12
  40020a:	af00      	add	r7, sp, #0
  40020c:	6078      	str	r0, [r7, #4]
  40020e:	6039      	str	r1, [r7, #0]
	pPio->PIO_PPDDR = flag;
  400210:	687b      	ldr	r3, [r7, #4]
  400212:	683a      	ldr	r2, [r7, #0]
  400214:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
}
  400218:	bf00      	nop
  40021a:	370c      	adds	r7, #12
  40021c:	46bd      	mov	sp, r7
  40021e:	bc80      	pop	{r7}
  400220:	4770      	bx	lr

00400222 <ATSAME70_PIO_Pullup_Enable>:

static inline void ATSAME70_PIO_Pullup_Enable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  400222:	b480      	push	{r7}
  400224:	b083      	sub	sp, #12
  400226:	af00      	add	r7, sp, #0
  400228:	6078      	str	r0, [r7, #4]
  40022a:	6039      	str	r1, [r7, #0]
	pPio->PIO_PUER = flag;
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	683a      	ldr	r2, [r7, #0]
  400230:	665a      	str	r2, [r3, #100]	; 0x64
}
  400232:	bf00      	nop
  400234:	370c      	adds	r7, #12
  400236:	46bd      	mov	sp, r7
  400238:	bc80      	pop	{r7}
  40023a:	4770      	bx	lr

0040023c <ATSAME70_PIO_Pullup_Disable>:

static inline void ATSAME70_PIO_Pullup_Disable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  40023c:	b480      	push	{r7}
  40023e:	b083      	sub	sp, #12
  400240:	af00      	add	r7, sp, #0
  400242:	6078      	str	r0, [r7, #4]
  400244:	6039      	str	r1, [r7, #0]
	pPio->PIO_PUDR = flag;
  400246:	687b      	ldr	r3, [r7, #4]
  400248:	683a      	ldr	r2, [r7, #0]
  40024a:	661a      	str	r2, [r3, #96]	; 0x60
}
  40024c:	bf00      	nop
  40024e:	370c      	adds	r7, #12
  400250:	46bd      	mov	sp, r7
  400252:	bc80      	pop	{r7}
  400254:	4770      	bx	lr

00400256 <ATSAME70_PIO_Slow_Clock_Divider>:

static inline void ATSAME70_PIO_Slow_Clock_Divider(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  400256:	b480      	push	{r7}
  400258:	b083      	sub	sp, #12
  40025a:	af00      	add	r7, sp, #0
  40025c:	6078      	str	r0, [r7, #4]
  40025e:	6039      	str	r1, [r7, #0]
	pPio->PIO_SCDR = flag;
  400260:	687b      	ldr	r3, [r7, #4]
  400262:	683a      	ldr	r2, [r7, #0]
  400264:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
  400268:	bf00      	nop
  40026a:	370c      	adds	r7, #12
  40026c:	46bd      	mov	sp, r7
  40026e:	bc80      	pop	{r7}
  400270:	4770      	bx	lr

00400272 <ATSAME70_PIO_Slow_Clock_Enable>:

static inline void ATSAME70_PIO_Slow_Clock_Enable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  400272:	b480      	push	{r7}
  400274:	b083      	sub	sp, #12
  400276:	af00      	add	r7, sp, #0
  400278:	6078      	str	r0, [r7, #4]
  40027a:	6039      	str	r1, [r7, #0]
	pPio->PIO_IFSCER = flag;
  40027c:	687b      	ldr	r3, [r7, #4]
  40027e:	683a      	ldr	r2, [r7, #0]
  400280:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
  400284:	bf00      	nop
  400286:	370c      	adds	r7, #12
  400288:	46bd      	mov	sp, r7
  40028a:	bc80      	pop	{r7}
  40028c:	4770      	bx	lr

0040028e <ATSAME70_PIO_Input_Filter_Enable>:

static inline void ATSAME70_PIO_Input_Filter_Enable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  40028e:	b480      	push	{r7}
  400290:	b083      	sub	sp, #12
  400292:	af00      	add	r7, sp, #0
  400294:	6078      	str	r0, [r7, #4]
  400296:	6039      	str	r1, [r7, #0]
	pPio->PIO_IFER = flag;
  400298:	687b      	ldr	r3, [r7, #4]
  40029a:	683a      	ldr	r2, [r7, #0]
  40029c:	621a      	str	r2, [r3, #32]
}
  40029e:	bf00      	nop
  4002a0:	370c      	adds	r7, #12
  4002a2:	46bd      	mov	sp, r7
  4002a4:	bc80      	pop	{r7}
  4002a6:	4770      	bx	lr

004002a8 <ATSAME70_PIO_Edge_Select>:

static inline void ATSAME70_PIO_Edge_Select(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  4002a8:	b480      	push	{r7}
  4002aa:	b083      	sub	sp, #12
  4002ac:	af00      	add	r7, sp, #0
  4002ae:	6078      	str	r0, [r7, #4]
  4002b0:	6039      	str	r1, [r7, #0]
	pPio->PIO_ESR = flag;
  4002b2:	687b      	ldr	r3, [r7, #4]
  4002b4:	683a      	ldr	r2, [r7, #0]
  4002b6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
  4002ba:	bf00      	nop
  4002bc:	370c      	adds	r7, #12
  4002be:	46bd      	mov	sp, r7
  4002c0:	bc80      	pop	{r7}
  4002c2:	4770      	bx	lr

004002c4 <ATSAME70_PIO_Falling_Edge_Low_level_Select>:
}

static inline void ATSAME70_PIO_Falling_Edge_Low_level_Select(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  4002c4:	b480      	push	{r7}
  4002c6:	b083      	sub	sp, #12
  4002c8:	af00      	add	r7, sp, #0
  4002ca:	6078      	str	r0, [r7, #4]
  4002cc:	6039      	str	r1, [r7, #0]
	pPio->PIO_FELLSR = flag;
  4002ce:	687b      	ldr	r3, [r7, #4]
  4002d0:	683a      	ldr	r2, [r7, #0]
  4002d2:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
}
  4002d6:	bf00      	nop
  4002d8:	370c      	adds	r7, #12
  4002da:	46bd      	mov	sp, r7
  4002dc:	bc80      	pop	{r7}
  4002de:	4770      	bx	lr

004002e0 <ATSAME70_PIO_CfgPeriph>:

void ATSAME70_PIO_CfgPeriph(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long periphEnable, // arg PERIPH A to enable -> PIO_ABCDSR1 PIO_ABCDSR2 = 00
unsigned long periph_address)
{
  4002e0:	b480      	push	{r7}
  4002e2:	b085      	sub	sp, #20
  4002e4:	af00      	add	r7, sp, #0
  4002e6:	60f8      	str	r0, [r7, #12]
  4002e8:	60b9      	str	r1, [r7, #8]
  4002ea:	607a      	str	r2, [r7, #4]
	pPio->PIO_PDR = periphEnable; //perihp enable + pio disable
  4002ec:	68fb      	ldr	r3, [r7, #12]
  4002ee:	68ba      	ldr	r2, [r7, #8]
  4002f0:	605a      	str	r2, [r3, #4]
	switch (periph_address)
  4002f2:	687b      	ldr	r3, [r7, #4]
  4002f4:	2b03      	cmp	r3, #3
  4002f6:	d843      	bhi.n	400380 <ATSAME70_PIO_CfgPeriph+0xa0>
  4002f8:	a201      	add	r2, pc, #4	; (adr r2, 400300 <ATSAME70_PIO_CfgPeriph+0x20>)
  4002fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002fe:	bf00      	nop
  400300:	00400311 	.word	0x00400311
  400304:	0040032f 	.word	0x0040032f
  400308:	0040034b 	.word	0x0040034b
  40030c:	00400367 	.word	0x00400367
	{
		case PERIPHERAL_A: pPio->PIO_ABCDSR[0] = pPio->PIO_ABCDSR[0] & (~periphEnable); pPio->PIO_ABCDSR[1] = pPio->PIO_ABCDSR[1] & (~periphEnable); break;
  400310:	68fb      	ldr	r3, [r7, #12]
  400312:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400314:	68bb      	ldr	r3, [r7, #8]
  400316:	43db      	mvns	r3, r3
  400318:	401a      	ands	r2, r3
  40031a:	68fb      	ldr	r3, [r7, #12]
  40031c:	671a      	str	r2, [r3, #112]	; 0x70
  40031e:	68fb      	ldr	r3, [r7, #12]
  400320:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400322:	68bb      	ldr	r3, [r7, #8]
  400324:	43db      	mvns	r3, r3
  400326:	401a      	ands	r2, r3
  400328:	68fb      	ldr	r3, [r7, #12]
  40032a:	675a      	str	r2, [r3, #116]	; 0x74
  40032c:	e028      	b.n	400380 <ATSAME70_PIO_CfgPeriph+0xa0>
		case PERIPHERAL_B: pPio->PIO_ABCDSR[0] = pPio->PIO_ABCDSR[0] | ( periphEnable); pPio->PIO_ABCDSR[1] = pPio->PIO_ABCDSR[1] & (~periphEnable); break;
  40032e:	68fb      	ldr	r3, [r7, #12]
  400330:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400332:	68bb      	ldr	r3, [r7, #8]
  400334:	431a      	orrs	r2, r3
  400336:	68fb      	ldr	r3, [r7, #12]
  400338:	671a      	str	r2, [r3, #112]	; 0x70
  40033a:	68fb      	ldr	r3, [r7, #12]
  40033c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40033e:	68bb      	ldr	r3, [r7, #8]
  400340:	43db      	mvns	r3, r3
  400342:	401a      	ands	r2, r3
  400344:	68fb      	ldr	r3, [r7, #12]
  400346:	675a      	str	r2, [r3, #116]	; 0x74
  400348:	e01a      	b.n	400380 <ATSAME70_PIO_CfgPeriph+0xa0>
		case PERIPHERAL_C: pPio->PIO_ABCDSR[0] = pPio->PIO_ABCDSR[0] & (~periphEnable); pPio->PIO_ABCDSR[1] = pPio->PIO_ABCDSR[1] | ( periphEnable); break;
  40034a:	68fb      	ldr	r3, [r7, #12]
  40034c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40034e:	68bb      	ldr	r3, [r7, #8]
  400350:	43db      	mvns	r3, r3
  400352:	401a      	ands	r2, r3
  400354:	68fb      	ldr	r3, [r7, #12]
  400356:	671a      	str	r2, [r3, #112]	; 0x70
  400358:	68fb      	ldr	r3, [r7, #12]
  40035a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40035c:	68bb      	ldr	r3, [r7, #8]
  40035e:	431a      	orrs	r2, r3
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	675a      	str	r2, [r3, #116]	; 0x74
  400364:	e00c      	b.n	400380 <ATSAME70_PIO_CfgPeriph+0xa0>
		case PERIPHERAL_D: pPio->PIO_ABCDSR[0] = pPio->PIO_ABCDSR[0] | ( periphEnable); pPio->PIO_ABCDSR[1] = pPio->PIO_ABCDSR[1] | ( periphEnable); break;
  400366:	68fb      	ldr	r3, [r7, #12]
  400368:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40036a:	68bb      	ldr	r3, [r7, #8]
  40036c:	431a      	orrs	r2, r3
  40036e:	68fb      	ldr	r3, [r7, #12]
  400370:	671a      	str	r2, [r3, #112]	; 0x70
  400372:	68fb      	ldr	r3, [r7, #12]
  400374:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400376:	68bb      	ldr	r3, [r7, #8]
  400378:	431a      	orrs	r2, r3
  40037a:	68fb      	ldr	r3, [r7, #12]
  40037c:	675a      	str	r2, [r3, #116]	; 0x74
  40037e:	bf00      	nop
	}
	
}
  400380:	bf00      	nop
  400382:	3714      	adds	r7, #20
  400384:	46bd      	mov	sp, r7
  400386:	bc80      	pop	{r7}
  400388:	4770      	bx	lr
  40038a:	bf00      	nop

0040038c <board_init>:
	pPio->PIO_PER = pioEnable; //perihp enable + pio disable

}

void board_init(void)
{
  40038c:	b580      	push	{r7, lr}
  40038e:	af00      	add	r7, sp, #0
	//enable pio clk 
	PMC_EnablePeripheral(ID_PIOA);
  400390:	200a      	movs	r0, #10
  400392:	4ba2      	ldr	r3, [pc, #648]	; (40061c <board_init+0x290>)
  400394:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOB);
  400396:	200b      	movs	r0, #11
  400398:	4ba0      	ldr	r3, [pc, #640]	; (40061c <board_init+0x290>)
  40039a:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOC);
  40039c:	200c      	movs	r0, #12
  40039e:	4b9f      	ldr	r3, [pc, #636]	; (40061c <board_init+0x290>)
  4003a0:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOD);
  4003a2:	2010      	movs	r0, #16
  4003a4:	4b9d      	ldr	r3, [pc, #628]	; (40061c <board_init+0x290>)
  4003a6:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOE);
  4003a8:	2011      	movs	r0, #17
  4003aa:	4b9c      	ldr	r3, [pc, #624]	; (40061c <board_init+0x290>)
  4003ac:	4798      	blx	r3
	
	//SDRAM Address
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR0_PORT,SDRAM_ADR0,SDRAM_ADR0_PERIPHERAL);
  4003ae:	2200      	movs	r2, #0
  4003b0:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4003b4:	489a      	ldr	r0, [pc, #616]	; (400620 <board_init+0x294>)
  4003b6:	4b9b      	ldr	r3, [pc, #620]	; (400624 <board_init+0x298>)
  4003b8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR1_PORT,SDRAM_ADR1,SDRAM_ADR1_PERIPHERAL);
  4003ba:	2200      	movs	r2, #0
  4003bc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4003c0:	4897      	ldr	r0, [pc, #604]	; (400620 <board_init+0x294>)
  4003c2:	4b98      	ldr	r3, [pc, #608]	; (400624 <board_init+0x298>)
  4003c4:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR2_PORT,SDRAM_ADR2,SDRAM_ADR2_PERIPHERAL);
  4003c6:	2200      	movs	r2, #0
  4003c8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  4003cc:	4894      	ldr	r0, [pc, #592]	; (400620 <board_init+0x294>)
  4003ce:	4b95      	ldr	r3, [pc, #596]	; (400624 <board_init+0x298>)
  4003d0:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR3_PORT,SDRAM_ADR3,SDRAM_ADR3_PERIPHERAL);
  4003d2:	2200      	movs	r2, #0
  4003d4:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  4003d8:	4891      	ldr	r0, [pc, #580]	; (400620 <board_init+0x294>)
  4003da:	4b92      	ldr	r3, [pc, #584]	; (400624 <board_init+0x298>)
  4003dc:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR4_PORT,SDRAM_ADR4,SDRAM_ADR4_PERIPHERAL);
  4003de:	2200      	movs	r2, #0
  4003e0:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  4003e4:	488e      	ldr	r0, [pc, #568]	; (400620 <board_init+0x294>)
  4003e6:	4b8f      	ldr	r3, [pc, #572]	; (400624 <board_init+0x298>)
  4003e8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR5_PORT,SDRAM_ADR5,SDRAM_ADR5_PERIPHERAL);
  4003ea:	2200      	movs	r2, #0
  4003ec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  4003f0:	488b      	ldr	r0, [pc, #556]	; (400620 <board_init+0x294>)
  4003f2:	4b8c      	ldr	r3, [pc, #560]	; (400624 <board_init+0x298>)
  4003f4:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR6_PORT,SDRAM_ADR6,SDRAM_ADR6_PERIPHERAL);
  4003f6:	2200      	movs	r2, #0
  4003f8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4003fc:	4888      	ldr	r0, [pc, #544]	; (400620 <board_init+0x294>)
  4003fe:	4b89      	ldr	r3, [pc, #548]	; (400624 <board_init+0x298>)
  400400:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR7_PORT,SDRAM_ADR7,SDRAM_ADR7_PERIPHERAL);
  400402:	2200      	movs	r2, #0
  400404:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400408:	4885      	ldr	r0, [pc, #532]	; (400620 <board_init+0x294>)
  40040a:	4b86      	ldr	r3, [pc, #536]	; (400624 <board_init+0x298>)
  40040c:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR8_PORT,SDRAM_ADR8,SDRAM_ADR8_PERIPHERAL);
  40040e:	2200      	movs	r2, #0
  400410:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400414:	4882      	ldr	r0, [pc, #520]	; (400620 <board_init+0x294>)
  400416:	4b83      	ldr	r3, [pc, #524]	; (400624 <board_init+0x298>)
  400418:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR9_PORT,SDRAM_ADR9,SDRAM_ADR9_PERIPHERAL);
  40041a:	2200      	movs	r2, #0
  40041c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400420:	487f      	ldr	r0, [pc, #508]	; (400620 <board_init+0x294>)
  400422:	4b80      	ldr	r3, [pc, #512]	; (400624 <board_init+0x298>)
  400424:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR10_PORT,SDRAM_ADR10,SDRAM_ADR10_PERIPHERAL);
  400426:	2202      	movs	r2, #2
  400428:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40042c:	487e      	ldr	r0, [pc, #504]	; (400628 <board_init+0x29c>)
  40042e:	4b7d      	ldr	r3, [pc, #500]	; (400624 <board_init+0x298>)
  400430:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR11_PORT,SDRAM_ADR11,SDRAM_ADR11_PERIPHERAL);
  400432:	2200      	movs	r2, #0
  400434:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400438:	4879      	ldr	r0, [pc, #484]	; (400620 <board_init+0x294>)
  40043a:	4b7a      	ldr	r3, [pc, #488]	; (400624 <board_init+0x298>)
  40043c:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR12_PORT,SDRAM_ADR12,SDRAM_ADR12_PERIPHERAL);
  40043e:	2202      	movs	r2, #2
  400440:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400444:	4879      	ldr	r0, [pc, #484]	; (40062c <board_init+0x2a0>)
  400446:	4b77      	ldr	r3, [pc, #476]	; (400624 <board_init+0x298>)
  400448:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_BA0_PORT,SDRAM_BA0,SDRAM_BA0_PERIPHERAL);
  40044a:	2202      	movs	r2, #2
  40044c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400450:	4876      	ldr	r0, [pc, #472]	; (40062c <board_init+0x2a0>)
  400452:	4b74      	ldr	r3, [pc, #464]	; (400624 <board_init+0x298>)
  400454:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_BA1_PORT,SDRAM_BA1,SDRAM_BA1_PERIPHERAL);
  400456:	2202      	movs	r2, #2
  400458:	2101      	movs	r1, #1
  40045a:	4874      	ldr	r0, [pc, #464]	; (40062c <board_init+0x2a0>)
  40045c:	4b71      	ldr	r3, [pc, #452]	; (400624 <board_init+0x298>)
  40045e:	4798      	blx	r3
	
	//SDRAM Data
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA0_PORT,SDRAM_DATA0,SDRAM_DATA0_PERIPHERAL);
  400460:	2200      	movs	r2, #0
  400462:	2101      	movs	r1, #1
  400464:	486e      	ldr	r0, [pc, #440]	; (400620 <board_init+0x294>)
  400466:	4b6f      	ldr	r3, [pc, #444]	; (400624 <board_init+0x298>)
  400468:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA1_PORT,SDRAM_DATA1,SDRAM_DATA1_PERIPHERAL);
  40046a:	2200      	movs	r2, #0
  40046c:	2102      	movs	r1, #2
  40046e:	486c      	ldr	r0, [pc, #432]	; (400620 <board_init+0x294>)
  400470:	4b6c      	ldr	r3, [pc, #432]	; (400624 <board_init+0x298>)
  400472:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA2_PORT,SDRAM_DATA2,SDRAM_DATA2_PERIPHERAL);
  400474:	2200      	movs	r2, #0
  400476:	2104      	movs	r1, #4
  400478:	4869      	ldr	r0, [pc, #420]	; (400620 <board_init+0x294>)
  40047a:	4b6a      	ldr	r3, [pc, #424]	; (400624 <board_init+0x298>)
  40047c:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA3_PORT,SDRAM_DATA3,SDRAM_DATA3_PERIPHERAL);
  40047e:	2200      	movs	r2, #0
  400480:	2108      	movs	r1, #8
  400482:	4867      	ldr	r0, [pc, #412]	; (400620 <board_init+0x294>)
  400484:	4b67      	ldr	r3, [pc, #412]	; (400624 <board_init+0x298>)
  400486:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA4_PORT,SDRAM_DATA4,SDRAM_DATA4_PERIPHERAL);
  400488:	2200      	movs	r2, #0
  40048a:	2110      	movs	r1, #16
  40048c:	4864      	ldr	r0, [pc, #400]	; (400620 <board_init+0x294>)
  40048e:	4b65      	ldr	r3, [pc, #404]	; (400624 <board_init+0x298>)
  400490:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA5_PORT,SDRAM_DATA5,SDRAM_DATA5_PERIPHERAL);
  400492:	2200      	movs	r2, #0
  400494:	2120      	movs	r1, #32
  400496:	4862      	ldr	r0, [pc, #392]	; (400620 <board_init+0x294>)
  400498:	4b62      	ldr	r3, [pc, #392]	; (400624 <board_init+0x298>)
  40049a:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA6_PORT,SDRAM_DATA6,SDRAM_DATA6_PERIPHERAL);
  40049c:	2200      	movs	r2, #0
  40049e:	2140      	movs	r1, #64	; 0x40
  4004a0:	485f      	ldr	r0, [pc, #380]	; (400620 <board_init+0x294>)
  4004a2:	4b60      	ldr	r3, [pc, #384]	; (400624 <board_init+0x298>)
  4004a4:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA7_PORT,SDRAM_DATA7,SDRAM_DATA7_PERIPHERAL);
  4004a6:	2200      	movs	r2, #0
  4004a8:	2180      	movs	r1, #128	; 0x80
  4004aa:	485d      	ldr	r0, [pc, #372]	; (400620 <board_init+0x294>)
  4004ac:	4b5d      	ldr	r3, [pc, #372]	; (400624 <board_init+0x298>)
  4004ae:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA8_PORT,SDRAM_DATA8,SDRAM_DATA8_PERIPHERAL);
  4004b0:	2200      	movs	r2, #0
  4004b2:	2101      	movs	r1, #1
  4004b4:	485e      	ldr	r0, [pc, #376]	; (400630 <board_init+0x2a4>)
  4004b6:	4b5b      	ldr	r3, [pc, #364]	; (400624 <board_init+0x298>)
  4004b8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA9_PORT,SDRAM_DATA9,SDRAM_DATA9_PERIPHERAL);
  4004ba:	2200      	movs	r2, #0
  4004bc:	2102      	movs	r1, #2
  4004be:	485c      	ldr	r0, [pc, #368]	; (400630 <board_init+0x2a4>)
  4004c0:	4b58      	ldr	r3, [pc, #352]	; (400624 <board_init+0x298>)
  4004c2:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA10_PORT,SDRAM_DATA10,SDRAM_DATA10_PERIPHERAL);
  4004c4:	2200      	movs	r2, #0
  4004c6:	2104      	movs	r1, #4
  4004c8:	4859      	ldr	r0, [pc, #356]	; (400630 <board_init+0x2a4>)
  4004ca:	4b56      	ldr	r3, [pc, #344]	; (400624 <board_init+0x298>)
  4004cc:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA11_PORT,SDRAM_DATA11,SDRAM_DATA11_PERIPHERAL);
  4004ce:	2200      	movs	r2, #0
  4004d0:	2108      	movs	r1, #8
  4004d2:	4857      	ldr	r0, [pc, #348]	; (400630 <board_init+0x2a4>)
  4004d4:	4b53      	ldr	r3, [pc, #332]	; (400624 <board_init+0x298>)
  4004d6:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA12_PORT,SDRAM_DATA12,SDRAM_DATA12_PERIPHERAL);
  4004d8:	2200      	movs	r2, #0
  4004da:	2110      	movs	r1, #16
  4004dc:	4854      	ldr	r0, [pc, #336]	; (400630 <board_init+0x2a4>)
  4004de:	4b51      	ldr	r3, [pc, #324]	; (400624 <board_init+0x298>)
  4004e0:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA13_PORT,SDRAM_DATA13,SDRAM_DATA13_PERIPHERAL);
  4004e2:	2200      	movs	r2, #0
  4004e4:	2120      	movs	r1, #32
  4004e6:	4852      	ldr	r0, [pc, #328]	; (400630 <board_init+0x2a4>)
  4004e8:	4b4e      	ldr	r3, [pc, #312]	; (400624 <board_init+0x298>)
  4004ea:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA14_PORT,SDRAM_DATA14,SDRAM_DATA14_PERIPHERAL);
  4004ec:	2200      	movs	r2, #0
  4004ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4004f2:	484e      	ldr	r0, [pc, #312]	; (40062c <board_init+0x2a0>)
  4004f4:	4b4b      	ldr	r3, [pc, #300]	; (400624 <board_init+0x298>)
  4004f6:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA15_PORT,SDRAM_DATA15,SDRAM_DATA15_PERIPHERAL);
  4004f8:	2200      	movs	r2, #0
  4004fa:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4004fe:	484b      	ldr	r0, [pc, #300]	; (40062c <board_init+0x2a0>)
  400500:	4b48      	ldr	r3, [pc, #288]	; (400624 <board_init+0x298>)
  400502:	4798      	blx	r3
	
	//SDRAM Control
	ATSAME70_PIO_CfgPeriph(SDRAM_CKE_PORT,SDRAM_CKE,SDRAM_CKE_PERIPHERAL);
  400504:	2202      	movs	r2, #2
  400506:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  40050a:	4847      	ldr	r0, [pc, #284]	; (400628 <board_init+0x29c>)
  40050c:	4b45      	ldr	r3, [pc, #276]	; (400624 <board_init+0x298>)
  40050e:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_CLK_PORT,SDRAM_CLK,SDRAM_CLK_PERIPHERAL);
  400510:	2202      	movs	r2, #2
  400512:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  400516:	4844      	ldr	r0, [pc, #272]	; (400628 <board_init+0x29c>)
  400518:	4b42      	ldr	r3, [pc, #264]	; (400624 <board_init+0x298>)
  40051a:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_CAS_PORT,SDRAM_CAS,SDRAM_CAS_PERIPHERAL);
  40051c:	2202      	movs	r2, #2
  40051e:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400522:	4841      	ldr	r0, [pc, #260]	; (400628 <board_init+0x29c>)
  400524:	4b3f      	ldr	r3, [pc, #252]	; (400624 <board_init+0x298>)
  400526:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_RAS_PORT,SDRAM_RAS,SDRAM_RAS_PERIPHERAL);
  400528:	2202      	movs	r2, #2
  40052a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40052e:	483e      	ldr	r0, [pc, #248]	; (400628 <board_init+0x29c>)
  400530:	4b3c      	ldr	r3, [pc, #240]	; (400624 <board_init+0x298>)
  400532:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_WE_PORT,SDRAM_WE,SDRAM_WE_PERIPHERAL);
  400534:	2202      	movs	r2, #2
  400536:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40053a:	483b      	ldr	r0, [pc, #236]	; (400628 <board_init+0x29c>)
  40053c:	4b39      	ldr	r3, [pc, #228]	; (400624 <board_init+0x298>)
  40053e:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_DQML_PORT,SDRAM_DQML,SDRAM_DQML_PERIPHERAL);
  400540:	2200      	movs	r2, #0
  400542:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400546:	4836      	ldr	r0, [pc, #216]	; (400620 <board_init+0x294>)
  400548:	4b36      	ldr	r3, [pc, #216]	; (400624 <board_init+0x298>)
  40054a:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_DQMH_PORT,SDRAM_DQMH,SDRAM_DQMH_PERIPHERAL);
  40054c:	2202      	movs	r2, #2
  40054e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400552:	4835      	ldr	r0, [pc, #212]	; (400628 <board_init+0x29c>)
  400554:	4b33      	ldr	r3, [pc, #204]	; (400624 <board_init+0x298>)
  400556:	4798      	blx	r3

	//Ethernet SRAM Interface DM9000
	ATSAME70_PIO_CfgPeriph(ETH_CS_PORT,ETH_CS,ETH_CS_PERIPHERAL);
  400558:	2200      	movs	r2, #0
  40055a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  40055e:	4830      	ldr	r0, [pc, #192]	; (400620 <board_init+0x294>)
  400560:	4b30      	ldr	r3, [pc, #192]	; (400624 <board_init+0x298>)
  400562:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(ETH_IOR_PORT,ETH_IOR,ETH_IOR_PERIPHERAL);
  400564:	2200      	movs	r2, #0
  400566:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40056a:	482d      	ldr	r0, [pc, #180]	; (400620 <board_init+0x294>)
  40056c:	4b2d      	ldr	r3, [pc, #180]	; (400624 <board_init+0x298>)
  40056e:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(ETH_IOW_PORT,ETH_IOW,ETH_IOW_PERIPHERAL);
  400570:	2200      	movs	r2, #0
  400572:	f44f 7180 	mov.w	r1, #256	; 0x100
  400576:	482a      	ldr	r0, [pc, #168]	; (400620 <board_init+0x294>)
  400578:	4b2a      	ldr	r3, [pc, #168]	; (400624 <board_init+0x298>)
  40057a:	4798      	blx	r3

	ATSAME70_PIO_CfgOutput(ETH_PWRST_PORT,ETH_PWRST);  //obsolete!
  40057c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400580:	4829      	ldr	r0, [pc, #164]	; (400628 <board_init+0x29c>)
  400582:	4b2c      	ldr	r3, [pc, #176]	; (400634 <board_init+0x2a8>)
  400584:	4798      	blx	r3
	ATSAME70_PIO_SetOutput(ETH_PWRST_PORT,ETH_PWRST);
  400586:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40058a:	4827      	ldr	r0, [pc, #156]	; (400628 <board_init+0x29c>)
  40058c:	4b2a      	ldr	r3, [pc, #168]	; (400638 <board_init+0x2ac>)
  40058e:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (ETH_INT_PORT,ETH_INT);      //ethernet interrupt
  400590:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400594:	4822      	ldr	r0, [pc, #136]	; (400620 <board_init+0x294>)
  400596:	4b29      	ldr	r3, [pc, #164]	; (40063c <board_init+0x2b0>)
  400598:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(ETH_INT_PORT,ETH_INT); 
  40059a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  40059e:	4820      	ldr	r0, [pc, #128]	; (400620 <board_init+0x294>)
  4005a0:	4b27      	ldr	r3, [pc, #156]	; (400640 <board_init+0x2b4>)
  4005a2:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(ETH_INT_PORT,ETH_INT); 
  4005a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4005a8:	481d      	ldr	r0, [pc, #116]	; (400620 <board_init+0x294>)
  4005aa:	4b26      	ldr	r3, [pc, #152]	; (400644 <board_init+0x2b8>)
  4005ac:	4798      	blx	r3
	//LCD SRAM Interface
	ATSAME70_PIO_CfgPeriph(LCD_CS_PORT,LCD_CS,LCD_CS_PERIPHERAL);
  4005ae:	2202      	movs	r2, #2
  4005b0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  4005b4:	481d      	ldr	r0, [pc, #116]	; (40062c <board_init+0x2a0>)
  4005b6:	4b1b      	ldr	r3, [pc, #108]	; (400624 <board_init+0x298>)
  4005b8:	4798      	blx	r3
	
	//LCD Touch Serial Interface I/O Pins
	ATSAME70_PIO_CfgOutput(LCD_D_CLK_PORT, LCD_D_CLK);
  4005ba:	2120      	movs	r1, #32
  4005bc:	481a      	ldr	r0, [pc, #104]	; (400628 <board_init+0x29c>)
  4005be:	4b1d      	ldr	r3, [pc, #116]	; (400634 <board_init+0x2a8>)
  4005c0:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LCD_D_CS_PORT, LCD_D_CS);
  4005c2:	2140      	movs	r1, #64	; 0x40
  4005c4:	4818      	ldr	r0, [pc, #96]	; (400628 <board_init+0x29c>)
  4005c6:	4b1b      	ldr	r3, [pc, #108]	; (400634 <board_init+0x2a8>)
  4005c8:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LCD_D_IN_PORT, LCD_D_IN);
  4005ca:	2102      	movs	r1, #2
  4005cc:	4816      	ldr	r0, [pc, #88]	; (400628 <board_init+0x29c>)
  4005ce:	4b19      	ldr	r3, [pc, #100]	; (400634 <board_init+0x2a8>)
  4005d0:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (LCD_D_OUT_PORT, LCD_D_OUT);
  4005d2:	2110      	movs	r1, #16
  4005d4:	4814      	ldr	r0, [pc, #80]	; (400628 <board_init+0x29c>)
  4005d6:	4b19      	ldr	r3, [pc, #100]	; (40063c <board_init+0x2b0>)
  4005d8:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(LCD_D_OUT_PORT, LCD_D_OUT);
  4005da:	2110      	movs	r1, #16
  4005dc:	4812      	ldr	r0, [pc, #72]	; (400628 <board_init+0x29c>)
  4005de:	4b18      	ldr	r3, [pc, #96]	; (400640 <board_init+0x2b4>)
  4005e0:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(LCD_D_OUT_PORT, LCD_D_OUT);
  4005e2:	2110      	movs	r1, #16
  4005e4:	4810      	ldr	r0, [pc, #64]	; (400628 <board_init+0x29c>)
  4005e6:	4b17      	ldr	r3, [pc, #92]	; (400644 <board_init+0x2b8>)
  4005e8:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (LCD_D_BUSY_PORT, LCD_D_BUSY);
  4005ea:	f44f 7180 	mov.w	r1, #256	; 0x100
  4005ee:	480e      	ldr	r0, [pc, #56]	; (400628 <board_init+0x29c>)
  4005f0:	4b12      	ldr	r3, [pc, #72]	; (40063c <board_init+0x2b0>)
  4005f2:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(LCD_D_BUSY_PORT, LCD_D_BUSY);
  4005f4:	f44f 7180 	mov.w	r1, #256	; 0x100
  4005f8:	480b      	ldr	r0, [pc, #44]	; (400628 <board_init+0x29c>)
  4005fa:	4b11      	ldr	r3, [pc, #68]	; (400640 <board_init+0x2b4>)
  4005fc:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(LCD_D_BUSY_PORT, LCD_D_BUSY);
  4005fe:	f44f 7180 	mov.w	r1, #256	; 0x100
  400602:	4809      	ldr	r0, [pc, #36]	; (400628 <board_init+0x29c>)
  400604:	4b0f      	ldr	r3, [pc, #60]	; (400644 <board_init+0x2b8>)
  400606:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (LCD_DIRQ_PORT, LCD_DIRQ);
  400608:	2104      	movs	r1, #4
  40060a:	4808      	ldr	r0, [pc, #32]	; (40062c <board_init+0x2a0>)
  40060c:	4b0b      	ldr	r3, [pc, #44]	; (40063c <board_init+0x2b0>)
  40060e:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(LCD_DIRQ_PORT, LCD_DIRQ);
  400610:	2104      	movs	r1, #4
  400612:	4806      	ldr	r0, [pc, #24]	; (40062c <board_init+0x2a0>)
  400614:	4b0a      	ldr	r3, [pc, #40]	; (400640 <board_init+0x2b4>)
  400616:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(LCD_DIRQ_PORT, LCD_DIRQ);
  400618:	2104      	movs	r1, #4
  40061a:	e015      	b.n	400648 <board_init+0x2bc>
  40061c:	00400a6d 	.word	0x00400a6d
  400620:	400e1200 	.word	0x400e1200
  400624:	004002e1 	.word	0x004002e1
  400628:	400e1400 	.word	0x400e1400
  40062c:	400e0e00 	.word	0x400e0e00
  400630:	400e1600 	.word	0x400e1600
  400634:	004001ad 	.word	0x004001ad
  400638:	004001ed 	.word	0x004001ed
  40063c:	004001cd 	.word	0x004001cd
  400640:	00400207 	.word	0x00400207
  400644:	0040023d 	.word	0x0040023d
  400648:	489a      	ldr	r0, [pc, #616]	; (4008b4 <board_init+0x528>)
  40064a:	4b9b      	ldr	r3, [pc, #620]	; (4008b8 <board_init+0x52c>)
  40064c:	4798      	blx	r3
	//LCD Intensity Control Interface TC Output: TIOB
	ATSAME70_PIO_CfgPeriph(LCD_INTENSITY_PORT,LCD_INTENSITY,LCD_INTENSITY_PERIPHERAL);
  40064e:	2201      	movs	r2, #1
  400650:	2102      	movs	r1, #2
  400652:	4898      	ldr	r0, [pc, #608]	; (4008b4 <board_init+0x528>)
  400654:	4b99      	ldr	r3, [pc, #612]	; (4008bc <board_init+0x530>)
  400656:	4798      	blx	r3


	//Rotation + Button Encoder Interface I/O Pins
	
	ATSAME70_PIO_CfgOutput(BUTTON_MULTIPLEXER_SEL0_PORT,BUTTON_MULTIPLEXER_SEL0);
  400658:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40065c:	4895      	ldr	r0, [pc, #596]	; (4008b4 <board_init+0x528>)
  40065e:	4b98      	ldr	r3, [pc, #608]	; (4008c0 <board_init+0x534>)
  400660:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(BUTTON_MULTIPLEXER_SEL1_PORT,BUTTON_MULTIPLEXER_SEL1);
  400662:	f44f 6180 	mov.w	r1, #1024	; 0x400
  400666:	4897      	ldr	r0, [pc, #604]	; (4008c4 <board_init+0x538>)
  400668:	4b95      	ldr	r3, [pc, #596]	; (4008c0 <board_init+0x534>)
  40066a:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(BUTTON_MULTIPLEXER_SEL2_PORT,BUTTON_MULTIPLEXER_SEL2);
  40066c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400670:	4895      	ldr	r0, [pc, #596]	; (4008c8 <board_init+0x53c>)
  400672:	4b93      	ldr	r3, [pc, #588]	; (4008c0 <board_init+0x534>)
  400674:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);
  400676:	2101      	movs	r1, #1
  400678:	4894      	ldr	r0, [pc, #592]	; (4008cc <board_init+0x540>)
  40067a:	4b95      	ldr	r3, [pc, #596]	; (4008d0 <board_init+0x544>)
  40067c:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Enable(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);
  40067e:	2101      	movs	r1, #1
  400680:	4892      	ldr	r0, [pc, #584]	; (4008cc <board_init+0x540>)
  400682:	4b94      	ldr	r3, [pc, #592]	; (4008d4 <board_init+0x548>)
  400684:	4798      	blx	r3
	ATSAME70_PIO_Edge_Select(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);
  400686:	2101      	movs	r1, #1
  400688:	4890      	ldr	r0, [pc, #576]	; (4008cc <board_init+0x540>)
  40068a:	4b93      	ldr	r3, [pc, #588]	; (4008d8 <board_init+0x54c>)
  40068c:	4798      	blx	r3
	ATSAME70_PIO_Falling_Edge_Low_level_Select(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);
  40068e:	2101      	movs	r1, #1
  400690:	488e      	ldr	r0, [pc, #568]	; (4008cc <board_init+0x540>)
  400692:	4b92      	ldr	r3, [pc, #584]	; (4008dc <board_init+0x550>)
  400694:	4798      	blx	r3
	
	ATSAME70_PIO_Input_Filter_Enable(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER); //enable input filter
  400696:	2101      	movs	r1, #1
  400698:	488c      	ldr	r0, [pc, #560]	; (4008cc <board_init+0x540>)
  40069a:	4b91      	ldr	r3, [pc, #580]	; (4008e0 <board_init+0x554>)
  40069c:	4798      	blx	r3
	ATSAME70_PIO_Slow_Clock_Divider(BUTTON_MULTIPLEXER_TASTER_PORT, 1);                         //32kHz slow clock divider
  40069e:	2101      	movs	r1, #1
  4006a0:	488a      	ldr	r0, [pc, #552]	; (4008cc <board_init+0x540>)
  4006a2:	4b90      	ldr	r3, [pc, #576]	; (4008e4 <board_init+0x558>)
  4006a4:	4798      	blx	r3
	ATSAME70_PIO_Slow_Clock_Enable(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);   //enable debouncing filter
  4006a6:	2101      	movs	r1, #1
  4006a8:	4888      	ldr	r0, [pc, #544]	; (4008cc <board_init+0x540>)
  4006aa:	4b8f      	ldr	r3, [pc, #572]	; (4008e8 <board_init+0x55c>)
  4006ac:	4798      	blx	r3
	
	ATSAME70_PIO_CfgOutput(ENCODER_RESET_PORT,ENCODER_RESET);
  4006ae:	2104      	movs	r1, #4
  4006b0:	4884      	ldr	r0, [pc, #528]	; (4008c4 <board_init+0x538>)
  4006b2:	4b83      	ldr	r3, [pc, #524]	; (4008c0 <board_init+0x534>)
  4006b4:	4798      	blx	r3
	ATSAME70_PIO_SetOutput(ENCODER_RESET_PORT,ENCODER_RESET);   //reset Encoder FFs
  4006b6:	2104      	movs	r1, #4
  4006b8:	4882      	ldr	r0, [pc, #520]	; (4008c4 <board_init+0x538>)
  4006ba:	4b8c      	ldr	r3, [pc, #560]	; (4008ec <board_init+0x560>)
  4006bc:	4798      	blx	r3

	//TWI (I2C) Interface
	ATSAME70_PIO_CfgPeriph(TWD_PORT,TWD,TWD_PERIPHERAL);
  4006be:	2200      	movs	r2, #0
  4006c0:	2108      	movs	r1, #8
  4006c2:	487c      	ldr	r0, [pc, #496]	; (4008b4 <board_init+0x528>)
  4006c4:	4b7d      	ldr	r3, [pc, #500]	; (4008bc <board_init+0x530>)
  4006c6:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(TWCK_PORT,TWCK,TWCK_PERIPHERAL);
  4006c8:	2200      	movs	r2, #0
  4006ca:	2110      	movs	r1, #16
  4006cc:	4879      	ldr	r0, [pc, #484]	; (4008b4 <board_init+0x528>)
  4006ce:	4b7b      	ldr	r3, [pc, #492]	; (4008bc <board_init+0x530>)
  4006d0:	4798      	blx	r3

	//SPI Interface
	
	//ATSAME70_PIO_CfgOutput(ATSAME70_BASE_PIOB,PIO_PB2);
	AFEC0->AFEC_CHDR = ADC_INPUT5;  //for CS0; ADC_INPUT5 is alternate function
  4006d2:	4b87      	ldr	r3, [pc, #540]	; (4008f0 <board_init+0x564>)
  4006d4:	2204      	movs	r2, #4
  4006d6:	619a      	str	r2, [r3, #24]
	
	
	ATSAME70_PIO_CfgPeriph(SPI_CS0_PORT,SPI_CS0,SPI_CS0_PERIPHERAL);
  4006d8:	2203      	movs	r2, #3
  4006da:	2104      	movs	r1, #4
  4006dc:	487b      	ldr	r0, [pc, #492]	; (4008cc <board_init+0x540>)
  4006de:	4b77      	ldr	r3, [pc, #476]	; (4008bc <board_init+0x530>)
  4006e0:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SPI_CS1_PORT,SPI_CS1,SPI_CS1_PERIPHERAL);
  4006e2:	2200      	movs	r2, #0
  4006e4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4006e8:	4872      	ldr	r0, [pc, #456]	; (4008b4 <board_init+0x528>)
  4006ea:	4b74      	ldr	r3, [pc, #464]	; (4008bc <board_init+0x530>)
  4006ec:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SPI_CS3_PORT,SPI_CS3,SPI_CS3_PERIPHERAL);
  4006ee:	2201      	movs	r2, #1
  4006f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4006f4:	4873      	ldr	r0, [pc, #460]	; (4008c4 <board_init+0x538>)
  4006f6:	4b71      	ldr	r3, [pc, #452]	; (4008bc <board_init+0x530>)
  4006f8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SPCK_PORT,SPCK,SPCK_PERIPHERAL);
  4006fa:	2201      	movs	r2, #1
  4006fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  400700:	4870      	ldr	r0, [pc, #448]	; (4008c4 <board_init+0x538>)
  400702:	4b6e      	ldr	r3, [pc, #440]	; (4008bc <board_init+0x530>)
  400704:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(MISO_PORT,MISO,MISO_PERIPHERAL);
  400706:	2201      	movs	r2, #1
  400708:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  40070c:	486d      	ldr	r0, [pc, #436]	; (4008c4 <board_init+0x538>)
  40070e:	4b6b      	ldr	r3, [pc, #428]	; (4008bc <board_init+0x530>)
  400710:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(MOSI_PORT,MOSI,MOSI_PERIPHERAL);
  400712:	2201      	movs	r2, #1
  400714:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  400718:	486a      	ldr	r0, [pc, #424]	; (4008c4 <board_init+0x538>)
  40071a:	4b68      	ldr	r3, [pc, #416]	; (4008bc <board_init+0x530>)
  40071c:	4798      	blx	r3
	
	
	//SPI Interface I/O Pins
	ATSAME70_PIO_CfgOutput(EN_SPI_PORT,EN_SPI);
  40071e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400722:	4869      	ldr	r0, [pc, #420]	; (4008c8 <board_init+0x53c>)
  400724:	4b66      	ldr	r3, [pc, #408]	; (4008c0 <board_init+0x534>)
  400726:	4798      	blx	r3

	//JTAG Interface: no init!
	
	//DEBUG RS232 (print) Interface
	ATSAME70_PIO_CfgPeriph(DBGU_RX_PORT,DBGU_RX,DBGU_RX_PERIPHERAL);
  400728:	2200      	movs	r2, #0
  40072a:	f44f 7100 	mov.w	r1, #512	; 0x200
  40072e:	4861      	ldr	r0, [pc, #388]	; (4008b4 <board_init+0x528>)
  400730:	4b62      	ldr	r3, [pc, #392]	; (4008bc <board_init+0x530>)
  400732:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_TX_PORT,DBGU_TX,DBGU_TX_PERIPHERAL);
  400734:	2200      	movs	r2, #0
  400736:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40073a:	485e      	ldr	r0, [pc, #376]	; (4008b4 <board_init+0x528>)
  40073c:	4b5f      	ldr	r3, [pc, #380]	; (4008bc <board_init+0x530>)
  40073e:	4798      	blx	r3

	//Interrupt Inputs I/O Pins
	ATSAME70_PIO_CfgInput (SENSOR_INT_PORT,SENSOR_INT);
  400740:	f44f 7100 	mov.w	r1, #512	; 0x200
  400744:	485f      	ldr	r0, [pc, #380]	; (4008c4 <board_init+0x538>)
  400746:	4b62      	ldr	r3, [pc, #392]	; (4008d0 <board_init+0x544>)
  400748:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Enable(SENSOR_INT_PORT,SENSOR_INT);
  40074a:	f44f 7100 	mov.w	r1, #512	; 0x200
  40074e:	485d      	ldr	r0, [pc, #372]	; (4008c4 <board_init+0x538>)
  400750:	4b60      	ldr	r3, [pc, #384]	; (4008d4 <board_init+0x548>)
  400752:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (RADIO_INT_PORT,RADIO_INT);
  400754:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400758:	4856      	ldr	r0, [pc, #344]	; (4008b4 <board_init+0x528>)
  40075a:	4b5d      	ldr	r3, [pc, #372]	; (4008d0 <board_init+0x544>)
  40075c:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Enable(RADIO_INT_PORT,RADIO_INT);
  40075e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400762:	4854      	ldr	r0, [pc, #336]	; (4008b4 <board_init+0x528>)
  400764:	4b5b      	ldr	r3, [pc, #364]	; (4008d4 <board_init+0x548>)
  400766:	4798      	blx	r3
	
	//Inputs/Outputs Connector I/O Pins: Input Configuration
	ATSAME70_PIO_CfgInput (PIO00_PORT,PIO00);
  400768:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40076c:	4851      	ldr	r0, [pc, #324]	; (4008b4 <board_init+0x528>)
  40076e:	4b58      	ldr	r3, [pc, #352]	; (4008d0 <board_init+0x544>)
  400770:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO01_PORT,PIO01);
  400772:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  400776:	484f      	ldr	r0, [pc, #316]	; (4008b4 <board_init+0x528>)
  400778:	4b55      	ldr	r3, [pc, #340]	; (4008d0 <board_init+0x544>)
  40077a:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO02_PORT,PIO02);
  40077c:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  400780:	484c      	ldr	r0, [pc, #304]	; (4008b4 <board_init+0x528>)
  400782:	4b53      	ldr	r3, [pc, #332]	; (4008d0 <board_init+0x544>)
  400784:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO03_PORT,PIO03);
  400786:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  40078a:	484a      	ldr	r0, [pc, #296]	; (4008b4 <board_init+0x528>)
  40078c:	4b50      	ldr	r3, [pc, #320]	; (4008d0 <board_init+0x544>)
  40078e:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO04_PORT,PIO04);
  400790:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  400794:	484b      	ldr	r0, [pc, #300]	; (4008c4 <board_init+0x538>)
  400796:	4b4e      	ldr	r3, [pc, #312]	; (4008d0 <board_init+0x544>)
  400798:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO05_PORT,PIO05);
  40079a:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  40079e:	4845      	ldr	r0, [pc, #276]	; (4008b4 <board_init+0x528>)
  4007a0:	4b4b      	ldr	r3, [pc, #300]	; (4008d0 <board_init+0x544>)
  4007a2:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO06_PORT,PIO06);
  4007a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4007a8:	4842      	ldr	r0, [pc, #264]	; (4008b4 <board_init+0x528>)
  4007aa:	4b49      	ldr	r3, [pc, #292]	; (4008d0 <board_init+0x544>)
  4007ac:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO07_PORT,PIO07);
  4007ae:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4007b2:	4844      	ldr	r0, [pc, #272]	; (4008c4 <board_init+0x538>)
  4007b4:	4b46      	ldr	r3, [pc, #280]	; (4008d0 <board_init+0x544>)
  4007b6:	4798      	blx	r3
	
	ATSAME70_PIO_CfgOutput(PIO06_PORT,PIO06);
  4007b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4007bc:	483d      	ldr	r0, [pc, #244]	; (4008b4 <board_init+0x528>)
  4007be:	4b40      	ldr	r3, [pc, #256]	; (4008c0 <board_init+0x534>)
  4007c0:	4798      	blx	r3
	//USB Interface Inputs I/O Pins: Indicator for USB Connection
	ATSAME70_PIO_CfgInput ( USB_POWER_PORT,USB_POWER);
  4007c2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007c6:	483b      	ldr	r0, [pc, #236]	; (4008b4 <board_init+0x528>)
  4007c8:	4b41      	ldr	r3, [pc, #260]	; (4008d0 <board_init+0x544>)
  4007ca:	4798      	blx	r3
	
	//USB Interface Inputs I/O Pins: Board Power from USB-Connector (FTDI USB Connector)
	ATSAME70_PIO_CfgInput ( USB_ON_5V_PORT,USB_ON_5V);
  4007cc:	2180      	movs	r1, #128	; 0x80
  4007ce:	483d      	ldr	r0, [pc, #244]	; (4008c4 <board_init+0x538>)
  4007d0:	4b3f      	ldr	r3, [pc, #252]	; (4008d0 <board_init+0x544>)
  4007d2:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(USB_ON_5V_PORT,USB_ON_5V);
  4007d4:	2180      	movs	r1, #128	; 0x80
  4007d6:	483b      	ldr	r0, [pc, #236]	; (4008c4 <board_init+0x538>)
  4007d8:	4b46      	ldr	r3, [pc, #280]	; (4008f4 <board_init+0x568>)
  4007da:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(USB_ON_5V_PORT,USB_ON_5V);
  4007dc:	2180      	movs	r1, #128	; 0x80
  4007de:	4839      	ldr	r0, [pc, #228]	; (4008c4 <board_init+0x538>)
  4007e0:	4b35      	ldr	r3, [pc, #212]	; (4008b8 <board_init+0x52c>)
  4007e2:	4798      	blx	r3
	//IR Sensor Inputs I/O Pins
	ATSAME70_PIO_CfgInput ( IR_DATA_PORT,IR_DATA	);
  4007e4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4007e8:	4832      	ldr	r0, [pc, #200]	; (4008b4 <board_init+0x528>)
  4007ea:	4b39      	ldr	r3, [pc, #228]	; (4008d0 <board_init+0x544>)
  4007ec:	4798      	blx	r3

	//WLAN RS232  Interface
	ATSAME70_PIO_CfgPeriph( WLAN_TX_PORT, WLAN_TX,WLAN_TX_PERIPHERAL);
  4007ee:	2202      	movs	r2, #2
  4007f0:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  4007f4:	4833      	ldr	r0, [pc, #204]	; (4008c4 <board_init+0x538>)
  4007f6:	4b31      	ldr	r3, [pc, #196]	; (4008bc <board_init+0x530>)
  4007f8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph( WLAN_RX_PORT, WLAN_RX,WLAN_RX_PERIPHERAL);
  4007fa:	2202      	movs	r2, #2
  4007fc:	2108      	movs	r1, #8
  4007fe:	4831      	ldr	r0, [pc, #196]	; (4008c4 <board_init+0x538>)
  400800:	4b2e      	ldr	r3, [pc, #184]	; (4008bc <board_init+0x530>)
  400802:	4798      	blx	r3

	//WLAN I/O Pins
	ATSAME70_PIO_CfgOutput(WLAN_WAKEPUP_PORT,WLAN_WAKEPUP);
  400804:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400808:	482e      	ldr	r0, [pc, #184]	; (4008c4 <board_init+0x538>)
  40080a:	4b2d      	ldr	r3, [pc, #180]	; (4008c0 <board_init+0x534>)
  40080c:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(WLAN_EN_PORT,WLAN_EN);
  40080e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400812:	482c      	ldr	r0, [pc, #176]	; (4008c4 <board_init+0x538>)
  400814:	4b2a      	ldr	r3, [pc, #168]	; (4008c0 <board_init+0x534>)
  400816:	4798      	blx	r3
	//ATSAME70_PIO_ClearOutput(WLAN_EN_PORT,WLAN_EN);
	ATSAME70_PIO_SetOutput(WLAN_EN_PORT,WLAN_EN);
  400818:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40081c:	4829      	ldr	r0, [pc, #164]	; (4008c4 <board_init+0x538>)
  40081e:	4b33      	ldr	r3, [pc, #204]	; (4008ec <board_init+0x560>)
  400820:	4798      	blx	r3
	//GPS RS232  Interface
	ATSAME70_PIO_CfgPeriph(GPS_RX_PORT,GPS_RX,GPS_RX_PERIPHERAL);
  400822:	2200      	movs	r2, #0
  400824:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400828:	4826      	ldr	r0, [pc, #152]	; (4008c4 <board_init+0x538>)
  40082a:	4b24      	ldr	r3, [pc, #144]	; (4008bc <board_init+0x530>)
  40082c:	4798      	blx	r3
	#ifdef GPS_TX_ACITVE 
	ATSAME70_PIO_CfgPeriph(GPS_TX_PORT,GPS_TX,GPS_TX_PERIPHERAL);
  40082e:	2201      	movs	r2, #1
  400830:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400834:	4823      	ldr	r0, [pc, #140]	; (4008c4 <board_init+0x538>)
  400836:	4b21      	ldr	r3, [pc, #132]	; (4008bc <board_init+0x530>)
  400838:	4798      	blx	r3
	#endif
	//ATSAME70_PIO_CfgInput(GPS_RX_PORT,GPS_RX);

   //MP3-Decoder (VS1053) I/O Pins
   	ATSAME70_PIO_CfgInput (MP3_DREQ_PORT,MP3_DREQ);
  40083a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40083e:	4822      	ldr	r0, [pc, #136]	; (4008c8 <board_init+0x53c>)
  400840:	4b23      	ldr	r3, [pc, #140]	; (4008d0 <board_init+0x544>)
  400842:	4798      	blx	r3
	#define DEFMSTR_TYPE_LAST    1
	//LED I/O Pins
	MATRIX->CCFG_SYSIO = CCFG_SYSIO_SYSIO5;
  400844:	4b2c      	ldr	r3, [pc, #176]	; (4008f8 <board_init+0x56c>)
  400846:	2220      	movs	r2, #32
  400848:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	MATRIX->MATRIX_SCFG[0] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //internal SRAM IF0
  40084c:	4b2a      	ldr	r3, [pc, #168]	; (4008f8 <board_init+0x56c>)
  40084e:	4a2b      	ldr	r2, [pc, #172]	; (4008fc <board_init+0x570>)
  400850:	641a      	str	r2, [r3, #64]	; 0x40
	MATRIX->MATRIX_SCFG[1] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //internal SRAM IF1
  400852:	4b29      	ldr	r3, [pc, #164]	; (4008f8 <board_init+0x56c>)
  400854:	4a29      	ldr	r2, [pc, #164]	; (4008fc <board_init+0x570>)
  400856:	645a      	str	r2, [r3, #68]	; 0x44
	MATRIX->MATRIX_SCFG[2] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //internal ROM
  400858:	4b27      	ldr	r3, [pc, #156]	; (4008f8 <board_init+0x56c>)
  40085a:	4a28      	ldr	r2, [pc, #160]	; (4008fc <board_init+0x570>)
  40085c:	649a      	str	r2, [r3, #72]	; 0x48
	MATRIX->MATRIX_SCFG[3] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //internal FLASH
  40085e:	4b26      	ldr	r3, [pc, #152]	; (4008f8 <board_init+0x56c>)
  400860:	4a26      	ldr	r2, [pc, #152]	; (4008fc <board_init+0x570>)
  400862:	64da      	str	r2, [r3, #76]	; 0x4c
	MATRIX->MATRIX_SCFG[4] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //USB HS Dual Port RAM
  400864:	4b24      	ldr	r3, [pc, #144]	; (4008f8 <board_init+0x56c>)
  400866:	4a25      	ldr	r2, [pc, #148]	; (4008fc <board_init+0x570>)
  400868:	651a      	str	r2, [r3, #80]	; 0x50
	MATRIX->MATRIX_SCFG[5] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //EBI
  40086a:	4b23      	ldr	r3, [pc, #140]	; (4008f8 <board_init+0x56c>)
  40086c:	4a23      	ldr	r2, [pc, #140]	; (4008fc <board_init+0x570>)
  40086e:	655a      	str	r2, [r3, #84]	; 0x54
	MATRIX->MATRIX_SCFG[6] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //QSPI
  400870:	4b21      	ldr	r3, [pc, #132]	; (4008f8 <board_init+0x56c>)
  400872:	4a22      	ldr	r2, [pc, #136]	; (4008fc <board_init+0x570>)
  400874:	659a      	str	r2, [r3, #88]	; 0x58
	MATRIX->MATRIX_SCFG[7] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //peripheral bridge
  400876:	4b20      	ldr	r3, [pc, #128]	; (4008f8 <board_init+0x56c>)
  400878:	4a20      	ldr	r2, [pc, #128]	; (4008fc <board_init+0x570>)
  40087a:	65da      	str	r2, [r3, #92]	; 0x5c
	MATRIX->MATRIX_SCFG[8] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //Cortex AHB Slave
  40087c:	4b1e      	ldr	r3, [pc, #120]	; (4008f8 <board_init+0x56c>)
  40087e:	4a1f      	ldr	r2, [pc, #124]	; (4008fc <board_init+0x570>)
  400880:	661a      	str	r2, [r3, #96]	; 0x60
	ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  400882:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400886:	4810      	ldr	r0, [pc, #64]	; (4008c8 <board_init+0x53c>)
  400888:	4b0d      	ldr	r3, [pc, #52]	; (4008c0 <board_init+0x534>)
  40088a:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LED1_PORT,LED1);
  40088c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  400890:	480d      	ldr	r0, [pc, #52]	; (4008c8 <board_init+0x53c>)
  400892:	4b0b      	ldr	r3, [pc, #44]	; (4008c0 <board_init+0x534>)
  400894:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LED2_PORT,LED2); //TDO Output!!!  periphal alternate
  400896:	2120      	movs	r1, #32
  400898:	480c      	ldr	r0, [pc, #48]	; (4008cc <board_init+0x540>)
  40089a:	4b09      	ldr	r3, [pc, #36]	; (4008c0 <board_init+0x534>)
  40089c:	4798      	blx	r3

	//Connector RS232 Interface
	ATSAME70_PIO_CfgPeriph(RXD1_PORT,RXD1,RXD1_PERIPHERAL);
  40089e:	2200      	movs	r2, #0
  4008a0:	2120      	movs	r1, #32
  4008a2:	4804      	ldr	r0, [pc, #16]	; (4008b4 <board_init+0x528>)
  4008a4:	4b05      	ldr	r3, [pc, #20]	; (4008bc <board_init+0x530>)
  4008a6:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(TXD1_PORT,TXD1,TXD1_PERIPHERAL);
  4008a8:	2200      	movs	r2, #0
  4008aa:	2140      	movs	r1, #64	; 0x40
  4008ac:	4801      	ldr	r0, [pc, #4]	; (4008b4 <board_init+0x528>)
  4008ae:	4b03      	ldr	r3, [pc, #12]	; (4008bc <board_init+0x530>)
  4008b0:	4798      	blx	r3
  4008b2:	e025      	b.n	400900 <board_init+0x574>
  4008b4:	400e0e00 	.word	0x400e0e00
  4008b8:	0040023d 	.word	0x0040023d
  4008bc:	004002e1 	.word	0x004002e1
  4008c0:	004001ad 	.word	0x004001ad
  4008c4:	400e1400 	.word	0x400e1400
  4008c8:	400e1200 	.word	0x400e1200
  4008cc:	400e1000 	.word	0x400e1000
  4008d0:	004001cd 	.word	0x004001cd
  4008d4:	00400223 	.word	0x00400223
  4008d8:	004002a9 	.word	0x004002a9
  4008dc:	004002c5 	.word	0x004002c5
  4008e0:	0040028f 	.word	0x0040028f
  4008e4:	00400257 	.word	0x00400257
  4008e8:	00400273 	.word	0x00400273
  4008ec:	004001ed 	.word	0x004001ed
  4008f0:	4003c000 	.word	0x4003c000
  4008f4:	00400207 	.word	0x00400207
  4008f8:	40088000 	.word	0x40088000
  4008fc:	00010002 	.word	0x00010002

    //ADC Interface: Channel Enable Register 
    ANALOG_INPUT0_AFEC->AFEC_CHER = (ANALOG_INPUT0_AFEC->AFEC_CHER) | ANALOG_INPUT0_CHANNEL;
  400900:	4a1b      	ldr	r2, [pc, #108]	; (400970 <board_init+0x5e4>)
  400902:	4b1b      	ldr	r3, [pc, #108]	; (400970 <board_init+0x5e4>)
  400904:	695b      	ldr	r3, [r3, #20]
  400906:	f043 0301 	orr.w	r3, r3, #1
  40090a:	6153      	str	r3, [r2, #20]
    ANALOG_INPUT1_AFEC->AFEC_CHER = (ANALOG_INPUT0_AFEC->AFEC_CHER) | ANALOG_INPUT1_CHANNEL;
  40090c:	4a19      	ldr	r2, [pc, #100]	; (400974 <board_init+0x5e8>)
  40090e:	4b18      	ldr	r3, [pc, #96]	; (400970 <board_init+0x5e4>)
  400910:	695b      	ldr	r3, [r3, #20]
  400912:	f043 0301 	orr.w	r3, r3, #1
  400916:	6153      	str	r3, [r2, #20]
    ADC_INPUT2_AFEC->AFEC_CHER = (ADC_INPUT2_AFEC->AFEC_CHER) |  ADC_INPUT2;
  400918:	4a15      	ldr	r2, [pc, #84]	; (400970 <board_init+0x5e4>)
  40091a:	4b15      	ldr	r3, [pc, #84]	; (400970 <board_init+0x5e4>)
  40091c:	695b      	ldr	r3, [r3, #20]
  40091e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  400922:	6153      	str	r3, [r2, #20]
    ADC_INPUT3_AFEC->AFEC_CHER = (ADC_INPUT3_AFEC->AFEC_CHER) |  ADC_INPUT3;
  400924:	4a12      	ldr	r2, [pc, #72]	; (400970 <board_init+0x5e4>)
  400926:	4b12      	ldr	r3, [pc, #72]	; (400970 <board_init+0x5e4>)
  400928:	695b      	ldr	r3, [r3, #20]
  40092a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40092e:	6153      	str	r3, [r2, #20]
    ADC_INPUT4_AFEC->AFEC_CHER = (ADC_INPUT4_AFEC->AFEC_CHER) |  ADC_INPUT4;
  400930:	4a0f      	ldr	r2, [pc, #60]	; (400970 <board_init+0x5e4>)
  400932:	4b0f      	ldr	r3, [pc, #60]	; (400970 <board_init+0x5e4>)
  400934:	695b      	ldr	r3, [r3, #20]
  400936:	f043 0302 	orr.w	r3, r3, #2
  40093a:	6153      	str	r3, [r2, #20]
    ADC_INPUT5_AFEC->AFEC_CHER = (ADC_INPUT5_AFEC->AFEC_CHER) |  ADC_INPUT5;
  40093c:	4a0c      	ldr	r2, [pc, #48]	; (400970 <board_init+0x5e4>)
  40093e:	4b0c      	ldr	r3, [pc, #48]	; (400970 <board_init+0x5e4>)
  400940:	695b      	ldr	r3, [r3, #20]
  400942:	f043 0304 	orr.w	r3, r3, #4
  400946:	6153      	str	r3, [r2, #20]
    ADC_INPUT_1_2V_AFEC->AFEC_CHER = (ADC_INPUT_1_2V_AFEC->AFEC_CHER) | ADC_INPUT_1_2V;
  400948:	4a0a      	ldr	r2, [pc, #40]	; (400974 <board_init+0x5e8>)
  40094a:	4b0a      	ldr	r3, [pc, #40]	; (400974 <board_init+0x5e8>)
  40094c:	695b      	ldr	r3, [r3, #20]
  40094e:	f043 0308 	orr.w	r3, r3, #8
  400952:	6153      	str	r3, [r2, #20]
    ADC_INPUT_3_3V_AFEC->AFEC_CHER = (ADC_INPUT_3_3V_AFEC->AFEC_CHER) | ADC_INPUT_3_3V;
  400954:	4a07      	ldr	r2, [pc, #28]	; (400974 <board_init+0x5e8>)
  400956:	4b07      	ldr	r3, [pc, #28]	; (400974 <board_init+0x5e8>)
  400958:	695b      	ldr	r3, [r3, #20]
  40095a:	f043 0320 	orr.w	r3, r3, #32
  40095e:	6153      	str	r3, [r2, #20]
    ADC_INPUT_5V_AFEC->AFEC_CHER = (ADC_INPUT_5V_AFEC->AFEC_CHER) | ADC_INPUT_5V;
  400960:	4a04      	ldr	r2, [pc, #16]	; (400974 <board_init+0x5e8>)
  400962:	4b04      	ldr	r3, [pc, #16]	; (400974 <board_init+0x5e8>)
  400964:	695b      	ldr	r3, [r3, #20]
  400966:	f043 0302 	orr.w	r3, r3, #2
  40096a:	6153      	str	r3, [r2, #20]
    //ADC_INPUT_TASTER_AFEC->AFEC_CHER = (ADC_INPUT_TASTER_AFEC->AFEC_CHER) | ADC_INPUT_TASTER;
	
	//DAC Interface Channel Enable Register 
	// DACC->DACC_CHER = DAC0 | DAC1;		
}
  40096c:	bf00      	nop
  40096e:	bd80      	pop	{r7, pc}
  400970:	4003c000 	.word	0x4003c000
  400974:	40064000 	.word	0x40064000

00400978 <soft_reset>:
}



void soft_reset (void)
{
  400978:	b580      	push	{r7, lr}
  40097a:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40097c:	b672      	cpsid	i
	__disable_irq();
	RSTC->RSTC_MR = RSTC_MR_KEY_PASSWD | RSTC_MR_ERSTL(5) ;
  40097e:	4b0a      	ldr	r3, [pc, #40]	; (4009a8 <soft_reset+0x30>)
  400980:	4a0a      	ldr	r2, [pc, #40]	; (4009ac <soft_reset+0x34>)
  400982:	609a      	str	r2, [r3, #8]
	delayms(10);
  400984:	200a      	movs	r0, #10
  400986:	4b0a      	ldr	r3, [pc, #40]	; (4009b0 <soft_reset+0x38>)
  400988:	4798      	blx	r3
	RSTC->RSTC_CR = RSTC_CR_KEY_PASSWD | RSTC_CR_EXTRST;
  40098a:	4b07      	ldr	r3, [pc, #28]	; (4009a8 <soft_reset+0x30>)
  40098c:	4a09      	ldr	r2, [pc, #36]	; (4009b4 <soft_reset+0x3c>)
  40098e:	601a      	str	r2, [r3, #0]
	delayms(100);
  400990:	2064      	movs	r0, #100	; 0x64
  400992:	4b07      	ldr	r3, [pc, #28]	; (4009b0 <soft_reset+0x38>)
  400994:	4798      	blx	r3
	RSTC->RSTC_MR = RSTC_MR_KEY_PASSWD | RSTC_MR_ERSTL(5) | RSTC_MR_URSTEN;
  400996:	4b04      	ldr	r3, [pc, #16]	; (4009a8 <soft_reset+0x30>)
  400998:	4a07      	ldr	r2, [pc, #28]	; (4009b8 <soft_reset+0x40>)
  40099a:	609a      	str	r2, [r3, #8]
	delayus(10);
  40099c:	200a      	movs	r0, #10
  40099e:	4b07      	ldr	r3, [pc, #28]	; (4009bc <soft_reset+0x44>)
  4009a0:	4798      	blx	r3
  __ASM volatile ("cpsie i" : : : "memory");
  4009a2:	b662      	cpsie	i
	__enable_irq();
}
  4009a4:	bf00      	nop
  4009a6:	bd80      	pop	{r7, pc}
  4009a8:	400e1800 	.word	0x400e1800
  4009ac:	a5000500 	.word	0xa5000500
  4009b0:	00400a39 	.word	0x00400a39
  4009b4:	a5000008 	.word	0xa5000008
  4009b8:	a5000501 	.word	0xa5000501
  4009bc:	004009fd 	.word	0x004009fd

004009c0 <delay20ns>:

void delay20ns(unsigned long value)
{
  4009c0:	b480      	push	{r7}
  4009c2:	b085      	sub	sp, #20
  4009c4:	af00      	add	r7, sp, #0
  4009c6:	6078      	str	r0, [r7, #4]
	unsigned long i;
	
	i = 0;
  4009c8:	2300      	movs	r3, #0
  4009ca:	60fb      	str	r3, [r7, #12]
	
	for (i=value; i>0;i--)
  4009cc:	687b      	ldr	r3, [r7, #4]
  4009ce:	60fb      	str	r3, [r7, #12]
  4009d0:	e00b      	b.n	4009ea <delay20ns+0x2a>
	{
		asm volatile ("NOP");
  4009d2:	bf00      	nop
		asm volatile ("NOP");
  4009d4:	bf00      	nop
		asm volatile ("NOP");
  4009d6:	bf00      	nop
		asm volatile ("NOP");
  4009d8:	bf00      	nop
		asm volatile ("NOP");
  4009da:	bf00      	nop
		asm volatile ("NOP");
  4009dc:	bf00      	nop
		asm volatile ("NOP");
  4009de:	bf00      	nop
		asm volatile ("NOP");
  4009e0:	bf00      	nop
		asm volatile ("NOP");
  4009e2:	bf00      	nop
	for (i=value; i>0;i--)
  4009e4:	68fb      	ldr	r3, [r7, #12]
  4009e6:	3b01      	subs	r3, #1
  4009e8:	60fb      	str	r3, [r7, #12]
  4009ea:	68fb      	ldr	r3, [r7, #12]
  4009ec:	2b00      	cmp	r3, #0
  4009ee:	d1f0      	bne.n	4009d2 <delay20ns+0x12>
		//asm volatile ("NOP");
	}
}
  4009f0:	bf00      	nop
  4009f2:	3714      	adds	r7, #20
  4009f4:	46bd      	mov	sp, r7
  4009f6:	bc80      	pop	{r7}
  4009f8:	4770      	bx	lr
	...

004009fc <delayus>:

uint32_t delayus_parameter = 40;

void delayus(unsigned long value)
{
  4009fc:	b580      	push	{r7, lr}
  4009fe:	b084      	sub	sp, #16
  400a00:	af00      	add	r7, sp, #0
  400a02:	6078      	str	r0, [r7, #4]
	unsigned long i;
	if (value == 0) return;
  400a04:	687b      	ldr	r3, [r7, #4]
  400a06:	2b00      	cmp	r3, #0
  400a08:	d00e      	beq.n	400a28 <delayus+0x2c>
	//i = 0;
	
	for (i=value; i>0;i--)
  400a0a:	687b      	ldr	r3, [r7, #4]
  400a0c:	60fb      	str	r3, [r7, #12]
  400a0e:	e007      	b.n	400a20 <delayus+0x24>
	{
		delay20ns(delayus_parameter);
  400a10:	4b07      	ldr	r3, [pc, #28]	; (400a30 <delayus+0x34>)
  400a12:	681b      	ldr	r3, [r3, #0]
  400a14:	4618      	mov	r0, r3
  400a16:	4b07      	ldr	r3, [pc, #28]	; (400a34 <delayus+0x38>)
  400a18:	4798      	blx	r3
	for (i=value; i>0;i--)
  400a1a:	68fb      	ldr	r3, [r7, #12]
  400a1c:	3b01      	subs	r3, #1
  400a1e:	60fb      	str	r3, [r7, #12]
  400a20:	68fb      	ldr	r3, [r7, #12]
  400a22:	2b00      	cmp	r3, #0
  400a24:	d1f4      	bne.n	400a10 <delayus+0x14>
  400a26:	e000      	b.n	400a2a <delayus+0x2e>
	if (value == 0) return;
  400a28:	bf00      	nop
	}
}
  400a2a:	3710      	adds	r7, #16
  400a2c:	46bd      	mov	sp, r7
  400a2e:	bd80      	pop	{r7, pc}
  400a30:	20400000 	.word	0x20400000
  400a34:	004009c1 	.word	0x004009c1

00400a38 <delayms>:

void delayms(unsigned long value)
{
  400a38:	b580      	push	{r7, lr}
  400a3a:	b084      	sub	sp, #16
  400a3c:	af00      	add	r7, sp, #0
  400a3e:	6078      	str	r0, [r7, #4]
	unsigned long i;
	i = 0;
  400a40:	2300      	movs	r3, #0
  400a42:	60fb      	str	r3, [r7, #12]

	for (i=value; i>0;i--)
  400a44:	687b      	ldr	r3, [r7, #4]
  400a46:	60fb      	str	r3, [r7, #12]
  400a48:	e006      	b.n	400a58 <delayms+0x20>
	{
		delayus(1000);
  400a4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  400a4e:	4b06      	ldr	r3, [pc, #24]	; (400a68 <delayms+0x30>)
  400a50:	4798      	blx	r3
	for (i=value; i>0;i--)
  400a52:	68fb      	ldr	r3, [r7, #12]
  400a54:	3b01      	subs	r3, #1
  400a56:	60fb      	str	r3, [r7, #12]
  400a58:	68fb      	ldr	r3, [r7, #12]
  400a5a:	2b00      	cmp	r3, #0
  400a5c:	d1f5      	bne.n	400a4a <delayms+0x12>
	}
}
  400a5e:	bf00      	nop
  400a60:	3710      	adds	r7, #16
  400a62:	46bd      	mov	sp, r7
  400a64:	bd80      	pop	{r7, pc}
  400a66:	bf00      	nop
  400a68:	004009fd 	.word	0x004009fd

00400a6c <PMC_EnablePeripheral>:


void PMC_EnablePeripheral(uint32_t dwId)
{
  400a6c:	b480      	push	{r7}
  400a6e:	b083      	sub	sp, #12
  400a70:	af00      	add	r7, sp, #0
  400a72:	6078      	str	r0, [r7, #4]
	//assert(dwId < 63);

	if (dwId < 32) {
  400a74:	687b      	ldr	r3, [r7, #4]
  400a76:	2b1f      	cmp	r3, #31
  400a78:	d813      	bhi.n	400aa2 <PMC_EnablePeripheral+0x36>
		if ((PMC->PMC_PCSR0 & ((uint32_t)1 << dwId)) == ((uint32_t)1 << dwId)) {
  400a7a:	4b18      	ldr	r3, [pc, #96]	; (400adc <PMC_EnablePeripheral+0x70>)
  400a7c:	699a      	ldr	r2, [r3, #24]
  400a7e:	2101      	movs	r1, #1
  400a80:	687b      	ldr	r3, [r7, #4]
  400a82:	fa01 f303 	lsl.w	r3, r1, r3
  400a86:	401a      	ands	r2, r3
  400a88:	2101      	movs	r1, #1
  400a8a:	687b      	ldr	r3, [r7, #4]
  400a8c:	fa01 f303 	lsl.w	r3, r1, r3
  400a90:	429a      	cmp	r2, r3
  400a92:	d01e      	beq.n	400ad2 <PMC_EnablePeripheral+0x66>
		/*	TRACE_DEBUG("PMC_EnablePeripheral: clock of peripheral" \
						 " %u is already enabled\n\r", (unsigned int)dwId);
		*/
		} else
			PMC->PMC_PCER0 = 1 << dwId;
  400a94:	4a11      	ldr	r2, [pc, #68]	; (400adc <PMC_EnablePeripheral+0x70>)
  400a96:	2101      	movs	r1, #1
  400a98:	687b      	ldr	r3, [r7, #4]
  400a9a:	fa01 f303 	lsl.w	r3, r1, r3
  400a9e:	6113      	str	r3, [r2, #16]
						 " %u is already enabled\n\r", (unsigned int)(dwId + 32));
		*/				 
		} else
			PMC->PMC_PCER1 = 1 << dwId;
	}
}
  400aa0:	e017      	b.n	400ad2 <PMC_EnablePeripheral+0x66>
		dwId -= 32;
  400aa2:	687b      	ldr	r3, [r7, #4]
  400aa4:	3b20      	subs	r3, #32
  400aa6:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & ((uint32_t)1 << dwId)) == ((uint32_t)1 << dwId)) {
  400aa8:	4b0c      	ldr	r3, [pc, #48]	; (400adc <PMC_EnablePeripheral+0x70>)
  400aaa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400aae:	2101      	movs	r1, #1
  400ab0:	687b      	ldr	r3, [r7, #4]
  400ab2:	fa01 f303 	lsl.w	r3, r1, r3
  400ab6:	401a      	ands	r2, r3
  400ab8:	2101      	movs	r1, #1
  400aba:	687b      	ldr	r3, [r7, #4]
  400abc:	fa01 f303 	lsl.w	r3, r1, r3
  400ac0:	429a      	cmp	r2, r3
  400ac2:	d006      	beq.n	400ad2 <PMC_EnablePeripheral+0x66>
			PMC->PMC_PCER1 = 1 << dwId;
  400ac4:	4a05      	ldr	r2, [pc, #20]	; (400adc <PMC_EnablePeripheral+0x70>)
  400ac6:	2101      	movs	r1, #1
  400ac8:	687b      	ldr	r3, [r7, #4]
  400aca:	fa01 f303 	lsl.w	r3, r1, r3
  400ace:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
}
  400ad2:	bf00      	nop
  400ad4:	370c      	adds	r7, #12
  400ad6:	46bd      	mov	sp, r7
  400ad8:	bc80      	pop	{r7}
  400ada:	4770      	bx	lr
  400adc:	400e0600 	.word	0x400e0600

00400ae0 <SystemClkInit>:
}

#define CONFIG_USBCLK_DIV           1

 void SystemClkInit( void )
 {
  400ae0:	b480      	push	{r7}
  400ae2:	af00      	add	r7, sp, #0
	 /* Set FWS according to SYS_BOARD_MCKR configuration */
	 EFC->EEFC_FMR = EEFC_FMR_FWS(FLASH_WAIT_STATE) | EEFC_FMR_CLOE;
  400ae4:	4b28      	ldr	r3, [pc, #160]	; (400b88 <SystemClkInit+0xa8>)
  400ae6:	4a29      	ldr	r2, [pc, #164]	; (400b8c <SystemClkInit+0xac>)
  400ae8:	601a      	str	r2, [r3, #0]
	 // EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_SGPB | EEFC_FCR_FARG(8));
	 // TCM_ENABLE();
	

	 /* Initialize main oscillator */
	 if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )  //main oscillator register: MOSCEL = 1?
  400aea:	4b29      	ldr	r3, [pc, #164]	; (400b90 <SystemClkInit+0xb0>)
  400aec:	6a1b      	ldr	r3, [r3, #32]
  400aee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400af2:	2b00      	cmp	r3, #0
  400af4:	d109      	bne.n	400b0a <SystemClkInit+0x2a>
	 {
		 PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
  400af6:	4b26      	ldr	r3, [pc, #152]	; (400b90 <SystemClkInit+0xb0>)
  400af8:	4a26      	ldr	r2, [pc, #152]	; (400b94 <SystemClkInit+0xb4>)
  400afa:	621a      	str	r2, [r3, #32]
		//Key + start-up time + RC-oszillator enable + crystal oszillator enable (12MHz)
		 while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )  //crystal oszillator stabilized?
  400afc:	bf00      	nop
  400afe:	4b24      	ldr	r3, [pc, #144]	; (400b90 <SystemClkInit+0xb0>)
  400b00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b02:	f003 0301 	and.w	r3, r3, #1
  400b06:	2b00      	cmp	r3, #0
  400b08:	d0f9      	beq.n	400afe <SystemClkInit+0x1e>
		 {  ;  }
	 }

	 // Switch to 3-20MHz Xtal oscillator: PMC Clock Generator Main Oscillator Register
	 PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
  400b0a:	4b21      	ldr	r3, [pc, #132]	; (400b90 <SystemClkInit+0xb0>)
  400b0c:	4a22      	ldr	r2, [pc, #136]	; (400b98 <SystemClkInit+0xb8>)
  400b0e:	621a      	str	r2, [r3, #32]
	//Key + start-up time + RC-oszillator enable + crystal oszillator enable (12MHz) + select crystal oszillator
	 while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )  //crystal oszillator selection done?
  400b10:	bf00      	nop
  400b12:	4b1f      	ldr	r3, [pc, #124]	; (400b90 <SystemClkInit+0xb0>)
  400b14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400b1a:	2b00      	cmp	r3, #0
  400b1c:	d0f9      	beq.n	400b12 <SystemClkInit+0x32>
	//master clock register: select main clock
	 while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) ) //master clock ready?
	 {  ;   }
*/
	 /* Initialize PLLA */
	 PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
  400b1e:	4b1c      	ldr	r3, [pc, #112]	; (400b90 <SystemClkInit+0xb0>)
  400b20:	4a1e      	ldr	r2, [pc, #120]	; (400b9c <SystemClkInit+0xbc>)
  400b22:	629a      	str	r2, [r3, #40]	; 0x28
	 while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )  //PLL A is locked?
  400b24:	bf00      	nop
  400b26:	4b1a      	ldr	r3, [pc, #104]	; (400b90 <SystemClkInit+0xb0>)
  400b28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b2a:	f003 0302 	and.w	r3, r3, #2
  400b2e:	2b00      	cmp	r3, #0
  400b30:	d0f9      	beq.n	400b26 <SystemClkInit+0x46>
	 {  ;   }

	 // Switch to main clock 
	 PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;  //select PLL A clock -> master clock
  400b32:	4b17      	ldr	r3, [pc, #92]	; (400b90 <SystemClkInit+0xb0>)
  400b34:	f240 1211 	movw	r2, #273	; 0x111
  400b38:	631a      	str	r2, [r3, #48]	; 0x30
	 while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )  //master clock ready?
  400b3a:	bf00      	nop
  400b3c:	4b14      	ldr	r3, [pc, #80]	; (400b90 <SystemClkInit+0xb0>)
  400b3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b40:	f003 0308 	and.w	r3, r3, #8
  400b44:	2b00      	cmp	r3, #0
  400b46:	d0f9      	beq.n	400b3c <SystemClkInit+0x5c>
	 {   ;  }

	 //Switch to PLLA: Prescaler 1:2; Master clock prescaler 1:2; PLLA_CLK = 600MHz; Processor CLK: 600MHz/Prescaler = 300MHz; Master CLK = Processor CLK/Master clock prescaler = 150MHz
	 PMC->PMC_MCKR = SYS_BOARD_MCKR;   //SYS_BOARD_MCKR: (PMC_MCKR_PRES_CLK_2 | PMC_MCKR_CSS_PLLA_CLK | PMC_MCKR_MDIV(PMC_MCKR_MDIV_PCK_DIV2_Val))
  400b48:	4b11      	ldr	r3, [pc, #68]	; (400b90 <SystemClkInit+0xb0>)
  400b4a:	f44f 7289 	mov.w	r2, #274	; 0x112
  400b4e:	631a      	str	r2, [r3, #48]	; 0x30
	 while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )  //master clock ready?
  400b50:	bf00      	nop
  400b52:	4b0f      	ldr	r3, [pc, #60]	; (400b90 <SystemClkInit+0xb0>)
  400b54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b56:	f003 0308 	and.w	r3, r3, #8
  400b5a:	2b00      	cmp	r3, #0
  400b5c:	d0f9      	beq.n	400b52 <SystemClkInit+0x72>
	 {   ;  }


	//USB clock enable
	PMC->CKGR_UCKR = CKGR_UCKR_UPLLCOUNT(3) | CKGR_UCKR_UPLLEN;
  400b5e:	4b0c      	ldr	r3, [pc, #48]	; (400b90 <SystemClkInit+0xb0>)
  400b60:	f44f 1244 	mov.w	r2, #3211264	; 0x310000
  400b64:	61da      	str	r2, [r3, #28]

	// Wait UTMI PLL Lock Status 
	while (!(PMC->PMC_SR & PMC_SR_LOCKU));
  400b66:	bf00      	nop
  400b68:	4b09      	ldr	r3, [pc, #36]	; (400b90 <SystemClkInit+0xb0>)
  400b6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400b70:	2b00      	cmp	r3, #0
  400b72:	d0f9      	beq.n	400b68 <SystemClkInit+0x88>
	
	PMC->PMC_USB = PMC_USB_USBS | PMC_USB_USBDIV(CONFIG_USBCLK_DIV - 1);  //select UPLL input + DIV = 1
  400b74:	4b06      	ldr	r3, [pc, #24]	; (400b90 <SystemClkInit+0xb0>)
  400b76:	2201      	movs	r2, #1
  400b78:	639a      	str	r2, [r3, #56]	; 0x38
	PMC->PMC_SCER = PMC_SCER_USBCLK;
  400b7a:	4b05      	ldr	r3, [pc, #20]	; (400b90 <SystemClkInit+0xb0>)
  400b7c:	2220      	movs	r2, #32
  400b7e:	601a      	str	r2, [r3, #0]
 }
  400b80:	bf00      	nop
  400b82:	46bd      	mov	sp, r7
  400b84:	bc80      	pop	{r7}
  400b86:	4770      	bx	lr
  400b88:	400e0c00 	.word	0x400e0c00
  400b8c:	04000700 	.word	0x04000700
  400b90:	400e0600 	.word	0x400e0600
  400b94:	00370809 	.word	0x00370809
  400b98:	01370809 	.word	0x01370809
  400b9c:	20313f01 	.word	0x20313f01

00400ba0 <reset_cycle_cnt>:
#define DWT_LSR_Present_Msk			ITM_LSR_Present_Msk
#define DWT_LSR_Access_Msk			ITM_LSR_Access_Msk
#define DWT_LAR_KEY					0xC5ACCE55

void reset_cycle_cnt (void)
{
  400ba0:	b480      	push	{r7}
  400ba2:	af00      	add	r7, sp, #0
	if (DWT->CTRL !=0)
  400ba4:	4b09      	ldr	r3, [pc, #36]	; (400bcc <reset_cycle_cnt+0x2c>)
  400ba6:	681b      	ldr	r3, [r3, #0]
  400ba8:	2b00      	cmp	r3, #0
  400baa:	d00b      	beq.n	400bc4 <reset_cycle_cnt+0x24>
	{
		//printf("cycle counter available %lx\n",DWT->CTRL);
		CoreDebug->DEMCR   |= (1 <<24);
  400bac:	4a08      	ldr	r2, [pc, #32]	; (400bd0 <reset_cycle_cnt+0x30>)
  400bae:	4b08      	ldr	r3, [pc, #32]	; (400bd0 <reset_cycle_cnt+0x30>)
  400bb0:	68db      	ldr	r3, [r3, #12]
  400bb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400bb6:	60d3      	str	r3, [r2, #12]
		DWT->CYCCNT = 0;
  400bb8:	4b04      	ldr	r3, [pc, #16]	; (400bcc <reset_cycle_cnt+0x2c>)
  400bba:	2200      	movs	r2, #0
  400bbc:	605a      	str	r2, [r3, #4]
		DWT->CTRL = 0;
  400bbe:	4b03      	ldr	r3, [pc, #12]	; (400bcc <reset_cycle_cnt+0x2c>)
  400bc0:	2200      	movs	r2, #0
  400bc2:	601a      	str	r2, [r3, #0]
	}
}
  400bc4:	bf00      	nop
  400bc6:	46bd      	mov	sp, r7
  400bc8:	bc80      	pop	{r7}
  400bca:	4770      	bx	lr
  400bcc:	e0001000 	.word	0xe0001000
  400bd0:	e000edf0 	.word	0xe000edf0

00400bd4 <start_cycle_cnt>:

inline void start_cycle_cnt(void)
{
  400bd4:	b480      	push	{r7}
  400bd6:	af00      	add	r7, sp, #0
	DWT->CTRL |= 0x00000001;
  400bd8:	4a04      	ldr	r2, [pc, #16]	; (400bec <start_cycle_cnt+0x18>)
  400bda:	4b04      	ldr	r3, [pc, #16]	; (400bec <start_cycle_cnt+0x18>)
  400bdc:	681b      	ldr	r3, [r3, #0]
  400bde:	f043 0301 	orr.w	r3, r3, #1
  400be2:	6013      	str	r3, [r2, #0]
}
  400be4:	bf00      	nop
  400be6:	46bd      	mov	sp, r7
  400be8:	bc80      	pop	{r7}
  400bea:	4770      	bx	lr
  400bec:	e0001000 	.word	0xe0001000

00400bf0 <stop_cycle_cnt>:

inline void stop_cycle_cnt(void)
{
  400bf0:	b480      	push	{r7}
  400bf2:	af00      	add	r7, sp, #0
	DWT->CTRL &= 0xfffffffe;
  400bf4:	4a04      	ldr	r2, [pc, #16]	; (400c08 <stop_cycle_cnt+0x18>)
  400bf6:	4b04      	ldr	r3, [pc, #16]	; (400c08 <stop_cycle_cnt+0x18>)
  400bf8:	681b      	ldr	r3, [r3, #0]
  400bfa:	f023 0301 	bic.w	r3, r3, #1
  400bfe:	6013      	str	r3, [r2, #0]
}
  400c00:	bf00      	nop
  400c02:	46bd      	mov	sp, r7
  400c04:	bc80      	pop	{r7}
  400c06:	4770      	bx	lr
  400c08:	e0001000 	.word	0xe0001000

00400c0c <get_cycle_cnt>:

uint32_t get_cycle_cnt(void)
{
  400c0c:	b480      	push	{r7}
  400c0e:	af00      	add	r7, sp, #0
	return DWT->CYCCNT;
  400c10:	4b02      	ldr	r3, [pc, #8]	; (400c1c <get_cycle_cnt+0x10>)
  400c12:	685b      	ldr	r3, [r3, #4]
}
  400c14:	4618      	mov	r0, r3
  400c16:	46bd      	mov	sp, r7
  400c18:	bc80      	pop	{r7}
  400c1a:	4770      	bx	lr
  400c1c:	e0001000 	.word	0xe0001000

00400c20 <dwt_access_enable>:



void dwt_access_enable (uint8_t ena)
{
  400c20:	b480      	push	{r7}
  400c22:	b085      	sub	sp, #20
  400c24:	af00      	add	r7, sp, #0
  400c26:	4603      	mov	r3, r0
  400c28:	71fb      	strb	r3, [r7, #7]
	uint32_t lsr = DWT->LSR;
  400c2a:	4b15      	ldr	r3, [pc, #84]	; (400c80 <dwt_access_enable+0x60>)
  400c2c:	f8d3 3fb4 	ldr.w	r3, [r3, #4020]	; 0xfb4
  400c30:	60fb      	str	r3, [r7, #12]
	CoreDebug->DEMCR = CoreDebug->DEMCR | CoreDebug_DEMCR_TRCENA_Msk;
  400c32:	4a14      	ldr	r2, [pc, #80]	; (400c84 <dwt_access_enable+0x64>)
  400c34:	4b13      	ldr	r3, [pc, #76]	; (400c84 <dwt_access_enable+0x64>)
  400c36:	68db      	ldr	r3, [r3, #12]
  400c38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400c3c:	60d3      	str	r3, [r2, #12]
	if ((lsr & DWT_LSR_Present_Msk) != 0)
  400c3e:	68fb      	ldr	r3, [r7, #12]
  400c40:	f003 0301 	and.w	r3, r3, #1
  400c44:	2b00      	cmp	r3, #0
  400c46:	d015      	beq.n	400c74 <dwt_access_enable+0x54>
	{
		if (ena)
  400c48:	79fb      	ldrb	r3, [r7, #7]
  400c4a:	2b00      	cmp	r3, #0
  400c4c:	d009      	beq.n	400c62 <dwt_access_enable+0x42>
		{
			if ((lsr & DWT_LSR_Access_Msk) != 0)
  400c4e:	68fb      	ldr	r3, [r7, #12]
  400c50:	f003 0302 	and.w	r3, r3, #2
  400c54:	2b00      	cmp	r3, #0
  400c56:	d00d      	beq.n	400c74 <dwt_access_enable+0x54>
			{
				DWT->LAR = DWT_LAR_KEY;
  400c58:	4b09      	ldr	r3, [pc, #36]	; (400c80 <dwt_access_enable+0x60>)
  400c5a:	4a0b      	ldr	r2, [pc, #44]	; (400c88 <dwt_access_enable+0x68>)
  400c5c:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
				DWT->LAR = 0;
			}
			
		}
	}
}
  400c60:	e008      	b.n	400c74 <dwt_access_enable+0x54>
			if ((lsr & DWT_LSR_Access_Msk) == 0)
  400c62:	68fb      	ldr	r3, [r7, #12]
  400c64:	f003 0302 	and.w	r3, r3, #2
  400c68:	2b00      	cmp	r3, #0
  400c6a:	d103      	bne.n	400c74 <dwt_access_enable+0x54>
				DWT->LAR = 0;
  400c6c:	4b04      	ldr	r3, [pc, #16]	; (400c80 <dwt_access_enable+0x60>)
  400c6e:	2200      	movs	r2, #0
  400c70:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
}
  400c74:	bf00      	nop
  400c76:	3714      	adds	r7, #20
  400c78:	46bd      	mov	sp, r7
  400c7a:	bc80      	pop	{r7}
  400c7c:	4770      	bx	lr
  400c7e:	bf00      	nop
  400c80:	e0001000 	.word	0xe0001000
  400c84:	e000edf0 	.word	0xe000edf0
  400c88:	c5acce55 	.word	0xc5acce55

00400c8c <calibrate_delayus>:

//calibrate delayus_parameter
void calibrate_delayus (void)
{
  400c8c:	b590      	push	{r4, r7, lr}
  400c8e:	b083      	sub	sp, #12
  400c90:	af00      	add	r7, sp, #0
	//int32_t cnt_100us = 0;
	uint16_t i;
	dwt_access_enable(true);
  400c92:	2001      	movs	r0, #1
  400c94:	4b1f      	ldr	r3, [pc, #124]	; (400d14 <calibrate_delayus+0x88>)
  400c96:	4798      	blx	r3
	reset_cycle_cnt();
  400c98:	4b1f      	ldr	r3, [pc, #124]	; (400d18 <calibrate_delayus+0x8c>)
  400c9a:	4798      	blx	r3
	start_cycle_cnt();	
  400c9c:	4b1f      	ldr	r3, [pc, #124]	; (400d1c <calibrate_delayus+0x90>)
  400c9e:	4798      	blx	r3
	for (i=100; i>0;i--)
  400ca0:	2364      	movs	r3, #100	; 0x64
  400ca2:	80fb      	strh	r3, [r7, #6]
  400ca4:	e007      	b.n	400cb6 <calibrate_delayus+0x2a>
	{
		delay20ns(delayus_parameter);
  400ca6:	4b1e      	ldr	r3, [pc, #120]	; (400d20 <calibrate_delayus+0x94>)
  400ca8:	681b      	ldr	r3, [r3, #0]
  400caa:	4618      	mov	r0, r3
  400cac:	4b1d      	ldr	r3, [pc, #116]	; (400d24 <calibrate_delayus+0x98>)
  400cae:	4798      	blx	r3
	for (i=100; i>0;i--)
  400cb0:	88fb      	ldrh	r3, [r7, #6]
  400cb2:	3b01      	subs	r3, #1
  400cb4:	80fb      	strh	r3, [r7, #6]
  400cb6:	88fb      	ldrh	r3, [r7, #6]
  400cb8:	2b00      	cmp	r3, #0
  400cba:	d1f4      	bne.n	400ca6 <calibrate_delayus+0x1a>
	}
	stop_cycle_cnt();
  400cbc:	4b1a      	ldr	r3, [pc, #104]	; (400d28 <calibrate_delayus+0x9c>)
  400cbe:	4798      	blx	r3
	//cnt_100us = get_cycle_cnt();   
	//printf("cnt 100us: %ld",cnt_100us);
	if (get_cycle_cnt() < 1000)
  400cc0:	4b1a      	ldr	r3, [pc, #104]	; (400d2c <calibrate_delayus+0xa0>)
  400cc2:	4798      	blx	r3
  400cc4:	4603      	mov	r3, r0
  400cc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  400cca:	d203      	bcs.n	400cd4 <calibrate_delayus+0x48>
		delayus_parameter = 42;
  400ccc:	4b14      	ldr	r3, [pc, #80]	; (400d20 <calibrate_delayus+0x94>)
  400cce:	222a      	movs	r2, #42	; 0x2a
  400cd0:	601a      	str	r2, [r3, #0]
  400cd2:	e014      	b.n	400cfe <calibrate_delayus+0x72>
	else
	{
		delayus_parameter = (delayus_parameter * (CPU_CLK/100))/get_cycle_cnt();  //[10ms]
  400cd4:	4b12      	ldr	r3, [pc, #72]	; (400d20 <calibrate_delayus+0x94>)
  400cd6:	681b      	ldr	r3, [r3, #0]
  400cd8:	4a15      	ldr	r2, [pc, #84]	; (400d30 <calibrate_delayus+0xa4>)
  400cda:	fb02 f403 	mul.w	r4, r2, r3
  400cde:	4b13      	ldr	r3, [pc, #76]	; (400d2c <calibrate_delayus+0xa0>)
  400ce0:	4798      	blx	r3
  400ce2:	4603      	mov	r3, r0
  400ce4:	fbb4 f3f3 	udiv	r3, r4, r3
  400ce8:	4a0d      	ldr	r2, [pc, #52]	; (400d20 <calibrate_delayus+0x94>)
  400cea:	6013      	str	r3, [r2, #0]
		delayus_parameter = delayus_parameter/100 + 1;   //100us correction
  400cec:	4b0c      	ldr	r3, [pc, #48]	; (400d20 <calibrate_delayus+0x94>)
  400cee:	681b      	ldr	r3, [r3, #0]
  400cf0:	4a10      	ldr	r2, [pc, #64]	; (400d34 <calibrate_delayus+0xa8>)
  400cf2:	fba2 2303 	umull	r2, r3, r2, r3
  400cf6:	095b      	lsrs	r3, r3, #5
  400cf8:	3301      	adds	r3, #1
  400cfa:	4a09      	ldr	r2, [pc, #36]	; (400d20 <calibrate_delayus+0x94>)
  400cfc:	6013      	str	r3, [r2, #0]
	}
	printf("delayus_parameter: %ld\n",delayus_parameter);
  400cfe:	4b08      	ldr	r3, [pc, #32]	; (400d20 <calibrate_delayus+0x94>)
  400d00:	681b      	ldr	r3, [r3, #0]
  400d02:	4619      	mov	r1, r3
  400d04:	480c      	ldr	r0, [pc, #48]	; (400d38 <calibrate_delayus+0xac>)
  400d06:	4b0d      	ldr	r3, [pc, #52]	; (400d3c <calibrate_delayus+0xb0>)
  400d08:	4798      	blx	r3
}
  400d0a:	bf00      	nop
  400d0c:	370c      	adds	r7, #12
  400d0e:	46bd      	mov	sp, r7
  400d10:	bd90      	pop	{r4, r7, pc}
  400d12:	bf00      	nop
  400d14:	00400c21 	.word	0x00400c21
  400d18:	00400ba1 	.word	0x00400ba1
  400d1c:	00400bd5 	.word	0x00400bd5
  400d20:	20400000 	.word	0x20400000
  400d24:	004009c1 	.word	0x004009c1
  400d28:	00400bf1 	.word	0x00400bf1
  400d2c:	00400c0d 	.word	0x00400c0d
  400d30:	002dc6c0 	.word	0x002dc6c0
  400d34:	51eb851f 	.word	0x51eb851f
  400d38:	00408894 	.word	0x00408894
  400d3c:	00401fd5 	.word	0x00401fd5

00400d40 <_read_r>:
#include "..\dbgu.h"
#include "..\sdram.h"
#include "..\board_cortex7.h"

_ssize_t _read_r(struct _reent *r, int file, void *ptr, size_t len)
{
  400d40:	b580      	push	{r7, lr}
  400d42:	b084      	sub	sp, #16
  400d44:	af00      	add	r7, sp, #0
  400d46:	60f8      	str	r0, [r7, #12]
  400d48:	60b9      	str	r1, [r7, #8]
  400d4a:	607a      	str	r2, [r7, #4]
  400d4c:	603b      	str	r3, [r7, #0]
	return dbgu_getc((char*)ptr);
  400d4e:	6878      	ldr	r0, [r7, #4]
  400d50:	4b03      	ldr	r3, [pc, #12]	; (400d60 <_read_r+0x20>)
  400d52:	4798      	blx	r3
  400d54:	4603      	mov	r3, r0
}
  400d56:	4618      	mov	r0, r3
  400d58:	3710      	adds	r7, #16
  400d5a:	46bd      	mov	sp, r7
  400d5c:	bd80      	pop	{r7, pc}
  400d5e:	bf00      	nop
  400d60:	00401111 	.word	0x00401111

00400d64 <_write_r>:

_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len)
{
  400d64:	b580      	push	{r7, lr}
  400d66:	b086      	sub	sp, #24
  400d68:	af00      	add	r7, sp, #0
  400d6a:	60f8      	str	r0, [r7, #12]
  400d6c:	60b9      	str	r1, [r7, #8]
  400d6e:	607a      	str	r2, [r7, #4]
  400d70:	603b      	str	r3, [r7, #0]
	size_t todo = len;
  400d72:	683b      	ldr	r3, [r7, #0]
  400d74:	617b      	str	r3, [r7, #20]
	const unsigned char *p = ptr;
  400d76:	687b      	ldr	r3, [r7, #4]
  400d78:	613b      	str	r3, [r7, #16]

	while(todo) {	
  400d7a:	e00a      	b.n	400d92 <_write_r+0x2e>
		//dbgu_putc(*p++);
		UART_PutChar(BASE_DBGU_UART, *p++);
  400d7c:	693b      	ldr	r3, [r7, #16]
  400d7e:	1c5a      	adds	r2, r3, #1
  400d80:	613a      	str	r2, [r7, #16]
  400d82:	781b      	ldrb	r3, [r3, #0]
  400d84:	4619      	mov	r1, r3
  400d86:	4807      	ldr	r0, [pc, #28]	; (400da4 <_write_r+0x40>)
  400d88:	4b07      	ldr	r3, [pc, #28]	; (400da8 <_write_r+0x44>)
  400d8a:	4798      	blx	r3
		todo--;
  400d8c:	697b      	ldr	r3, [r7, #20]
  400d8e:	3b01      	subs	r3, #1
  400d90:	617b      	str	r3, [r7, #20]
	while(todo) {	
  400d92:	697b      	ldr	r3, [r7, #20]
  400d94:	2b00      	cmp	r3, #0
  400d96:	d1f1      	bne.n	400d7c <_write_r+0x18>
    }
	
	return (_ssize_t)len;
  400d98:	683b      	ldr	r3, [r7, #0]
}
  400d9a:	4618      	mov	r0, r3
  400d9c:	3718      	adds	r7, #24
  400d9e:	46bd      	mov	sp, r7
  400da0:	bd80      	pop	{r7, pc}
  400da2:	bf00      	nop
  400da4:	400e0800 	.word	0x400e0800
  400da8:	004010b5 	.word	0x004010b5

00400dac <_close_r>:

int _close_r(struct _reent *r, int file)
{
  400dac:	b480      	push	{r7}
  400dae:	b083      	sub	sp, #12
  400db0:	af00      	add	r7, sp, #0
  400db2:	6078      	str	r0, [r7, #4]
  400db4:	6039      	str	r1, [r7, #0]
	return 0;
  400db6:	2300      	movs	r3, #0
}
  400db8:	4618      	mov	r0, r3
  400dba:	370c      	adds	r7, #12
  400dbc:	46bd      	mov	sp, r7
  400dbe:	bc80      	pop	{r7}
  400dc0:	4770      	bx	lr

00400dc2 <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int file, _off_t ptr, int dir)
{
  400dc2:	b480      	push	{r7}
  400dc4:	b085      	sub	sp, #20
  400dc6:	af00      	add	r7, sp, #0
  400dc8:	60f8      	str	r0, [r7, #12]
  400dca:	60b9      	str	r1, [r7, #8]
  400dcc:	607a      	str	r2, [r7, #4]
  400dce:	603b      	str	r3, [r7, #0]
	return (_off_t)0;
  400dd0:	2300      	movs	r3, #0
}
  400dd2:	4618      	mov	r0, r3
  400dd4:	3714      	adds	r7, #20
  400dd6:	46bd      	mov	sp, r7
  400dd8:	bc80      	pop	{r7}
  400dda:	4770      	bx	lr

00400ddc <_fstat_r>:

int _fstat_r(struct _reent *r, int file, struct stat *st)
{
  400ddc:	b480      	push	{r7}
  400dde:	b085      	sub	sp, #20
  400de0:	af00      	add	r7, sp, #0
  400de2:	60f8      	str	r0, [r7, #12]
  400de4:	60b9      	str	r1, [r7, #8]
  400de6:	607a      	str	r2, [r7, #4]
	/* character device */
	st->st_mode = S_IFCHR;
  400de8:	687b      	ldr	r3, [r7, #4]
  400dea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400dee:	605a      	str	r2, [r3, #4]
	return 0;
  400df0:	2300      	movs	r3, #0
}
  400df2:	4618      	mov	r0, r3
  400df4:	3714      	adds	r7, #20
  400df6:	46bd      	mov	sp, r7
  400df8:	bc80      	pop	{r7}
  400dfa:	4770      	bx	lr

00400dfc <_isatty>:
{
	return 1;
}

int _isatty(int file)
{
  400dfc:	b480      	push	{r7}
  400dfe:	b083      	sub	sp, #12
  400e00:	af00      	add	r7, sp, #0
  400e02:	6078      	str	r0, [r7, #4]
	return 1;
  400e04:	2301      	movs	r3, #1
}
  400e06:	4618      	mov	r0, r3
  400e08:	370c      	adds	r7, #12
  400e0a:	46bd      	mov	sp, r7
  400e0c:	bc80      	pop	{r7}
  400e0e:	4770      	bx	lr

00400e10 <check_sdram>:
#define HEAP_SIZE	(SDRAM_SIZE / 2)

extern uint32_t sdram_heap_size;

void check_sdram (void)
{
  400e10:	b480      	push	{r7}
  400e12:	b083      	sub	sp, #12
  400e14:	af00      	add	r7, sp, #0
	volatile uint32_t *pSdram = (uint32_t *) SDRAM_CS_ADDR;
  400e16:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
  400e1a:	607b      	str	r3, [r7, #4]
	*pSdram = 0;
  400e1c:	687b      	ldr	r3, [r7, #4]
  400e1e:	2200      	movs	r2, #0
  400e20:	601a      	str	r2, [r3, #0]
	if(*pSdram != 0) return;
  400e22:	687b      	ldr	r3, [r7, #4]
  400e24:	681b      	ldr	r3, [r3, #0]
  400e26:	2b00      	cmp	r3, #0
  400e28:	d10c      	bne.n	400e44 <check_sdram+0x34>
	*pSdram = 0x12345678;
  400e2a:	687b      	ldr	r3, [r7, #4]
  400e2c:	4a09      	ldr	r2, [pc, #36]	; (400e54 <check_sdram+0x44>)
  400e2e:	601a      	str	r2, [r3, #0]
	if(*pSdram != 0x12345678) return;
  400e30:	687b      	ldr	r3, [r7, #4]
  400e32:	681b      	ldr	r3, [r3, #0]
  400e34:	4a07      	ldr	r2, [pc, #28]	; (400e54 <check_sdram+0x44>)
  400e36:	4293      	cmp	r3, r2
  400e38:	d106      	bne.n	400e48 <check_sdram+0x38>
	sdram_heap_size = HEAP_SIZE;
  400e3a:	4b07      	ldr	r3, [pc, #28]	; (400e58 <check_sdram+0x48>)
  400e3c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400e40:	601a      	str	r2, [r3, #0]
  400e42:	e002      	b.n	400e4a <check_sdram+0x3a>
	if(*pSdram != 0) return;
  400e44:	bf00      	nop
  400e46:	e000      	b.n	400e4a <check_sdram+0x3a>
	if(*pSdram != 0x12345678) return;
  400e48:	bf00      	nop
}
  400e4a:	370c      	adds	r7, #12
  400e4c:	46bd      	mov	sp, r7
  400e4e:	bc80      	pop	{r7}
  400e50:	4770      	bx	lr
  400e52:	bf00      	nop
  400e54:	12345678 	.word	0x12345678
  400e58:	20400a30 	.word	0x20400a30

00400e5c <_sbrk_r>:
static uint8_t *heap_ptr; /* current end of heap (.bss-section -> always zero after reset) */

extern uint32_t sdram_heap_size;

void *_sbrk_r(struct _reent *_s_r, ptrdiff_t nbytes)
{
  400e5c:	b580      	push	{r7, lr}
  400e5e:	b084      	sub	sp, #16
  400e60:	af00      	add	r7, sp, #0
  400e62:	6078      	str	r0, [r7, #4]
  400e64:	6039      	str	r1, [r7, #0]
	/* start heap at the beginning of our sram */
	if(!heap_ptr) {
  400e66:	4b1d      	ldr	r3, [pc, #116]	; (400edc <_sbrk_r+0x80>)
  400e68:	681b      	ldr	r3, [r3, #0]
  400e6a:	2b00      	cmp	r3, #0
  400e6c:	d102      	bne.n	400e74 <_sbrk_r+0x18>
		heap_ptr = (uint8_t*)(SRAM_HEAP_START);
  400e6e:	4b1b      	ldr	r3, [pc, #108]	; (400edc <_sbrk_r+0x80>)
  400e70:	4a1b      	ldr	r2, [pc, #108]	; (400ee0 <_sbrk_r+0x84>)
  400e72:	601a      	str	r2, [r3, #0]
		//		heap_ptr = (uint8_t*)(SDRAM_BASE);
	}
	uint8_t *ptr = heap_ptr;
  400e74:	4b19      	ldr	r3, [pc, #100]	; (400edc <_sbrk_r+0x80>)
  400e76:	681b      	ldr	r3, [r3, #0]
  400e78:	60fb      	str	r3, [r7, #12]
	
	if((uint32_t)ptr < (SDRAM_BASE))
  400e7a:	68fb      	ldr	r3, [r7, #12]
  400e7c:	f1b3 4fe0 	cmp.w	r3, #1879048192	; 0x70000000
  400e80:	d212      	bcs.n	400ea8 <_sbrk_r+0x4c>
	{
		if((uint32_t)ptr + nbytes >= (SRAM_HEAP_START+SRAM_HEAP_SIZE)) { /* >? */
  400e82:	68fa      	ldr	r2, [r7, #12]
  400e84:	683b      	ldr	r3, [r7, #0]
  400e86:	4413      	add	r3, r2
  400e88:	4a16      	ldr	r2, [pc, #88]	; (400ee4 <_sbrk_r+0x88>)
  400e8a:	4293      	cmp	r3, r2
  400e8c:	d90c      	bls.n	400ea8 <_sbrk_r+0x4c>
			if (sdram_heap_size == 0) check_sdram(); //check SDRAM
  400e8e:	4b16      	ldr	r3, [pc, #88]	; (400ee8 <_sbrk_r+0x8c>)
  400e90:	681b      	ldr	r3, [r3, #0]
  400e92:	2b00      	cmp	r3, #0
  400e94:	d101      	bne.n	400e9a <_sbrk_r+0x3e>
  400e96:	4b15      	ldr	r3, [pc, #84]	; (400eec <_sbrk_r+0x90>)
  400e98:	4798      	blx	r3
			heap_ptr = (uint8_t*)(SDRAM_BASE);
  400e9a:	4b10      	ldr	r3, [pc, #64]	; (400edc <_sbrk_r+0x80>)
  400e9c:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
  400ea0:	601a      	str	r2, [r3, #0]
			ptr = heap_ptr;
  400ea2:	4b0e      	ldr	r3, [pc, #56]	; (400edc <_sbrk_r+0x80>)
  400ea4:	681b      	ldr	r3, [r3, #0]
  400ea6:	60fb      	str	r3, [r7, #12]
		}
	}
	// out of memory? 
	if((uint32_t)ptr + nbytes >= (SDRAM_BASE+sdram_heap_size)) { /* >? */
  400ea8:	68fa      	ldr	r2, [r7, #12]
  400eaa:	683b      	ldr	r3, [r7, #0]
  400eac:	441a      	add	r2, r3
  400eae:	4b0e      	ldr	r3, [pc, #56]	; (400ee8 <_sbrk_r+0x8c>)
  400eb0:	681b      	ldr	r3, [r3, #0]
  400eb2:	f103 43e0 	add.w	r3, r3, #1879048192	; 0x70000000
  400eb6:	429a      	cmp	r2, r3
  400eb8:	d304      	bcc.n	400ec4 <_sbrk_r+0x68>
		errno = ENOMEM;
  400eba:	4b0d      	ldr	r3, [pc, #52]	; (400ef0 <_sbrk_r+0x94>)
  400ebc:	220c      	movs	r2, #12
  400ebe:	601a      	str	r2, [r3, #0]
		return (void*)0;
  400ec0:	2300      	movs	r3, #0
  400ec2:	e006      	b.n	400ed2 <_sbrk_r+0x76>
	}	
	heap_ptr += nbytes; // move end of heap 	
  400ec4:	4b05      	ldr	r3, [pc, #20]	; (400edc <_sbrk_r+0x80>)
  400ec6:	681a      	ldr	r2, [r3, #0]
  400ec8:	683b      	ldr	r3, [r7, #0]
  400eca:	4413      	add	r3, r2
  400ecc:	4a03      	ldr	r2, [pc, #12]	; (400edc <_sbrk_r+0x80>)
  400ece:	6013      	str	r3, [r2, #0]
	return ptr; // return pointer to allocated memory 
  400ed0:	68fb      	ldr	r3, [r7, #12]
}
  400ed2:	4618      	mov	r0, r3
  400ed4:	3710      	adds	r7, #16
  400ed6:	46bd      	mov	sp, r7
  400ed8:	bd80      	pop	{r7, pc}
  400eda:	bf00      	nop
  400edc:	204009d4 	.word	0x204009d4
  400ee0:	20440000 	.word	0x20440000
  400ee4:	2045ffff 	.word	0x2045ffff
  400ee8:	20400a30 	.word	0x20400a30
  400eec:	00400e11 	.word	0x00400e11
  400ef0:	20400a68 	.word	0x20400a68

00400ef4 <UART_SetBaudrate>:

void UART_SetBaudrate(Uart *pUart,
uint8_t OverSamp,
uint32_t baudrate,
uint32_t masterClock)
{
  400ef4:	b480      	push	{r7}
  400ef6:	b089      	sub	sp, #36	; 0x24
  400ef8:	af00      	add	r7, sp, #0
  400efa:	60f8      	str	r0, [r7, #12]
  400efc:	607a      	str	r2, [r7, #4]
  400efe:	603b      	str	r3, [r7, #0]
  400f00:	460b      	mov	r3, r1
  400f02:	72fb      	strb	r3, [r7, #11]
	unsigned int CD, FP, BaudError, ActualBaudRate;
	CD = 1;
  400f04:	2301      	movs	r3, #1
  400f06:	61fb      	str	r3, [r7, #28]
	FP = 1;
  400f08:	2301      	movs	r3, #1
  400f0a:	617b      	str	r3, [r7, #20]
	
	// Configure baudrate
	BaudError = 10;
  400f0c:	230a      	movs	r3, #10
  400f0e:	61bb      	str	r3, [r7, #24]
	OverSamp = 0;
  400f10:	2300      	movs	r3, #0
  400f12:	72fb      	strb	r3, [r7, #11]
	pUart->UART_WPMR = 0x55534100;
  400f14:	68fb      	ldr	r3, [r7, #12]
  400f16:	4a28      	ldr	r2, [pc, #160]	; (400fb8 <UART_SetBaudrate+0xc4>)
  400f18:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	
	while (BaudError > 5)
  400f1c:	e036      	b.n	400f8c <UART_SetBaudrate+0x98>
	{
		CD = (masterClock / (baudrate * 8 * (2 - OverSamp)));
  400f1e:	7afb      	ldrb	r3, [r7, #11]
  400f20:	f1c3 0302 	rsb	r3, r3, #2
  400f24:	461a      	mov	r2, r3
  400f26:	687b      	ldr	r3, [r7, #4]
  400f28:	fb03 f302 	mul.w	r3, r3, r2
  400f2c:	00db      	lsls	r3, r3, #3
  400f2e:	683a      	ldr	r2, [r7, #0]
  400f30:	fbb2 f3f3 	udiv	r3, r2, r3
  400f34:	61fb      	str	r3, [r7, #28]
		FP = ((masterClock / (baudrate * (2 - OverSamp))) - CD * 8);
  400f36:	7afb      	ldrb	r3, [r7, #11]
  400f38:	f1c3 0302 	rsb	r3, r3, #2
  400f3c:	461a      	mov	r2, r3
  400f3e:	687b      	ldr	r3, [r7, #4]
  400f40:	fb03 f302 	mul.w	r3, r3, r2
  400f44:	683a      	ldr	r2, [r7, #0]
  400f46:	fbb2 f2f3 	udiv	r2, r2, r3
  400f4a:	69fb      	ldr	r3, [r7, #28]
  400f4c:	00db      	lsls	r3, r3, #3
  400f4e:	1ad3      	subs	r3, r2, r3
  400f50:	617b      	str	r3, [r7, #20]
		ActualBaudRate = (masterClock / (CD * 8 + FP)) / (2 - OverSamp);
  400f52:	69fb      	ldr	r3, [r7, #28]
  400f54:	00da      	lsls	r2, r3, #3
  400f56:	697b      	ldr	r3, [r7, #20]
  400f58:	4413      	add	r3, r2
  400f5a:	683a      	ldr	r2, [r7, #0]
  400f5c:	fbb2 f3f3 	udiv	r3, r2, r3
  400f60:	7afa      	ldrb	r2, [r7, #11]
  400f62:	f1c2 0202 	rsb	r2, r2, #2
  400f66:	fbb3 f3f2 	udiv	r3, r3, r2
  400f6a:	613b      	str	r3, [r7, #16]
		BaudError = (100 - ((baudrate * 100 / ActualBaudRate)));
  400f6c:	687b      	ldr	r3, [r7, #4]
  400f6e:	2264      	movs	r2, #100	; 0x64
  400f70:	fb02 f203 	mul.w	r2, r2, r3
  400f74:	693b      	ldr	r3, [r7, #16]
  400f76:	fbb2 f3f3 	udiv	r3, r2, r3
  400f7a:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
  400f7e:	61bb      	str	r3, [r7, #24]
		if (BaudError > 5)
  400f80:	69bb      	ldr	r3, [r7, #24]
  400f82:	2b05      	cmp	r3, #5
  400f84:	d902      	bls.n	400f8c <UART_SetBaudrate+0x98>
		{
			OverSamp++;
  400f86:	7afb      	ldrb	r3, [r7, #11]
  400f88:	3301      	adds	r3, #1
  400f8a:	72fb      	strb	r3, [r7, #11]
	while (BaudError > 5)
  400f8c:	69bb      	ldr	r3, [r7, #24]
  400f8e:	2b05      	cmp	r3, #5
  400f90:	d8c5      	bhi.n	400f1e <UART_SetBaudrate+0x2a>
		}
	}

	pUart->UART_BRGR = (UART_BRGR_CD(CD));
  400f92:	69fb      	ldr	r3, [r7, #28]
  400f94:	b29a      	uxth	r2, r3
  400f96:	68fb      	ldr	r3, [r7, #12]
  400f98:	621a      	str	r2, [r3, #32]
	pUart->UART_BRGR = CD;
  400f9a:	68fb      	ldr	r3, [r7, #12]
  400f9c:	69fa      	ldr	r2, [r7, #28]
  400f9e:	621a      	str	r2, [r3, #32]
	// Configure OverSamp
	pUart->UART_MR |= (OverSamp << 19);
  400fa0:	68fb      	ldr	r3, [r7, #12]
  400fa2:	685b      	ldr	r3, [r3, #4]
  400fa4:	7afa      	ldrb	r2, [r7, #11]
  400fa6:	04d2      	lsls	r2, r2, #19
  400fa8:	431a      	orrs	r2, r3
  400faa:	68fb      	ldr	r3, [r7, #12]
  400fac:	605a      	str	r2, [r3, #4]
}
  400fae:	bf00      	nop
  400fb0:	3724      	adds	r7, #36	; 0x24
  400fb2:	46bd      	mov	sp, r7
  400fb4:	bc80      	pop	{r7}
  400fb6:	4770      	bx	lr
  400fb8:	55534100 	.word	0x55534100

00400fbc <UART_Configure>:

void UART_Configure(Uart *pUart,
					// uint32_t mode,
					 uint32_t baudrate,
					 uint32_t masterClock)
{
  400fbc:	b590      	push	{r4, r7, lr}
  400fbe:	b085      	sub	sp, #20
  400fc0:	af00      	add	r7, sp, #0
  400fc2:	60f8      	str	r0, [r7, #12]
  400fc4:	60b9      	str	r1, [r7, #8]
  400fc6:	607a      	str	r2, [r7, #4]
	PMC_EnablePeripheral(UART_ID);
  400fc8:	2007      	movs	r0, #7
  400fca:	4b0d      	ldr	r3, [pc, #52]	; (401000 <UART_Configure+0x44>)
  400fcc:	4798      	blx	r3
	pUart->UART_MR = UART_MR_PAR_NO;  //8-Bit, no parity
  400fce:	68fb      	ldr	r3, [r7, #12]
  400fd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400fd4:	605a      	str	r2, [r3, #4]
	/* Reset and disable receiver & transmitter*/
	pUart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS | UART_CR_RSTSTA;
  400fd6:	68fb      	ldr	r3, [r7, #12]
  400fd8:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
  400fdc:	601a      	str	r2, [r3, #0]
	pUart->UART_IDR = 0xFFFFFFFF;
  400fde:	68fb      	ldr	r3, [r7, #12]
  400fe0:	f04f 32ff 	mov.w	r2, #4294967295
  400fe4:	60da      	str	r2, [r3, #12]
	UART_SetBaudrate(pUart, 0, baudrate, masterClock); // Configure baudrate
  400fe6:	687b      	ldr	r3, [r7, #4]
  400fe8:	68ba      	ldr	r2, [r7, #8]
  400fea:	2100      	movs	r1, #0
  400fec:	68f8      	ldr	r0, [r7, #12]
  400fee:	4c05      	ldr	r4, [pc, #20]	; (401004 <UART_Configure+0x48>)
  400ff0:	47a0      	blx	r4
	/* Enable receiver and transmitter */
	pUart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400ff2:	68fb      	ldr	r3, [r7, #12]
  400ff4:	2250      	movs	r2, #80	; 0x50
  400ff6:	601a      	str	r2, [r3, #0]
	// Disable buffering for printf(). 
#if (defined (__GNUC__) && !defined (__SAMBA__))
	setvbuf(stdout, (char *)NULL, _IONBF, 0);
#endif
*/
}
  400ff8:	bf00      	nop
  400ffa:	3714      	adds	r7, #20
  400ffc:	46bd      	mov	sp, r7
  400ffe:	bd90      	pop	{r4, r7, pc}
  401000:	00400a6d 	.word	0x00400a6d
  401004:	00400ef5 	.word	0x00400ef5

00401008 <ATSAME70_UART_RxReady>:
	return (pUART->UART_SR & UART_IDR_TXRDY);
}

inline unsigned int ATSAME70_UART_RxReady (
Uart *pUART ) // \arg pointer to a USART controller
{
  401008:	b480      	push	{r7}
  40100a:	b083      	sub	sp, #12
  40100c:	af00      	add	r7, sp, #0
  40100e:	6078      	str	r0, [r7, #4]
	return (pUART->UART_SR & UART_IDR_RXRDY);
  401010:	687b      	ldr	r3, [r7, #4]
  401012:	695b      	ldr	r3, [r3, #20]
  401014:	f003 0301 	and.w	r3, r3, #1
}
  401018:	4618      	mov	r0, r3
  40101a:	370c      	adds	r7, #12
  40101c:	46bd      	mov	sp, r7
  40101e:	bc80      	pop	{r7}
  401020:	4770      	bx	lr
	...

00401024 <dbgu_uart_init>:
#endif



void dbgu_uart_init(void)
{
  401024:	b580      	push	{r7, lr}
  401026:	af00      	add	r7, sp, #0
	ATSAME70_BASE_MATRIX->CCFG_SYSIO = ATSAME70_BASE_MATRIX->CCFG_SYSIO | CCFG_SYSIO_SYSIO4;  // Open PIO for DBGU 
  401028:	4a10      	ldr	r2, [pc, #64]	; (40106c <dbgu_uart_init+0x48>)
  40102a:	4b10      	ldr	r3, [pc, #64]	; (40106c <dbgu_uart_init+0x48>)
  40102c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401030:	f043 0310 	orr.w	r3, r3, #16
  401034:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	UART_Configure(BASE_DBGU_UART, ATSAME70_DBGU_BAUD, BOARD_MCK);
  401038:	4a0d      	ldr	r2, [pc, #52]	; (401070 <dbgu_uart_init+0x4c>)
  40103a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  40103e:	480d      	ldr	r0, [pc, #52]	; (401074 <dbgu_uart_init+0x50>)
  401040:	4b0d      	ldr	r3, [pc, #52]	; (401078 <dbgu_uart_init+0x54>)
  401042:	4798      	blx	r3
	dbgu_rx_buffer_fill = 0;   // clear rx buffer 
  401044:	4b0d      	ldr	r3, [pc, #52]	; (40107c <dbgu_uart_init+0x58>)
  401046:	2200      	movs	r2, #0
  401048:	601a      	str	r2, [r3, #0]
	uart_active = true;
  40104a:	4b0d      	ldr	r3, [pc, #52]	; (401080 <dbgu_uart_init+0x5c>)
  40104c:	2201      	movs	r2, #1
  40104e:	701a      	strb	r2, [r3, #0]
	BASE_DBGU_UART->UART_IER = UART_IDR_TXRDY + UART_IDR_RXRDY;  //enable tx + rx interrupt
//	BASE_DBGU_UART->UART_IER = UART_IDR_RXRDY;  //only rx interrupt
	NVIC_EnableIRQ(dbgu_uart_IRQn);
#endif
		
	BASE_DBGU_UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;   // Enable Transmitter & receiver
  401050:	4b08      	ldr	r3, [pc, #32]	; (401074 <dbgu_uart_init+0x50>)
  401052:	2250      	movs	r2, #80	; 0x50
  401054:	601a      	str	r2, [r3, #0]
	uart_active = false;
  401056:	4b0a      	ldr	r3, [pc, #40]	; (401080 <dbgu_uart_init+0x5c>)
  401058:	2200      	movs	r2, #0
  40105a:	701a      	strb	r2, [r3, #0]
	dbgu_clear();
  40105c:	4b09      	ldr	r3, [pc, #36]	; (401084 <dbgu_uart_init+0x60>)
  40105e:	4798      	blx	r3
	dbgu_puts("\n");
  401060:	4809      	ldr	r0, [pc, #36]	; (401088 <dbgu_uart_init+0x64>)
  401062:	4b0a      	ldr	r3, [pc, #40]	; (40108c <dbgu_uart_init+0x68>)
  401064:	4798      	blx	r3
	
	
}
  401066:	bf00      	nop
  401068:	bd80      	pop	{r7, pc}
  40106a:	bf00      	nop
  40106c:	40088000 	.word	0x40088000
  401070:	08f0d180 	.word	0x08f0d180
  401074:	400e0800 	.word	0x400e0800
  401078:	00400fbd 	.word	0x00400fbd
  40107c:	204009d8 	.word	0x204009d8
  401080:	204009dc 	.word	0x204009dc
  401084:	004011a9 	.word	0x004011a9
  401088:	004088d8 	.word	0x004088d8
  40108c:	00401175 	.word	0x00401175

00401090 <dbgu_disable>:

void dbgu_disable(void)
{
  401090:	b480      	push	{r7}
  401092:	af00      	add	r7, sp, #0
	while ((BASE_DBGU_UART->UART_SR & UART_SR_TXEMPTY) == 0);
  401094:	bf00      	nop
  401096:	4b06      	ldr	r3, [pc, #24]	; (4010b0 <dbgu_disable+0x20>)
  401098:	695b      	ldr	r3, [r3, #20]
  40109a:	f403 7300 	and.w	r3, r3, #512	; 0x200
  40109e:	2b00      	cmp	r3, #0
  4010a0:	d0f9      	beq.n	401096 <dbgu_disable+0x6>
	BASE_DBGU_UART->UART_CR = UART_CR_RXDIS | UART_CR_TXDIS;
  4010a2:	4b03      	ldr	r3, [pc, #12]	; (4010b0 <dbgu_disable+0x20>)
  4010a4:	22a0      	movs	r2, #160	; 0xa0
  4010a6:	601a      	str	r2, [r3, #0]
}
  4010a8:	bf00      	nop
  4010aa:	46bd      	mov	sp, r7
  4010ac:	bc80      	pop	{r7}
  4010ae:	4770      	bx	lr
  4010b0:	400e0800 	.word	0x400e0800

004010b4 <UART_PutChar>:
}
#endif

#ifdef UART_NO_DMA_NO_INTERRUPT
void UART_PutChar(Uart *pUart, uint8_t c)		//uart tx interrupts off!!!
{
  4010b4:	b580      	push	{r7, lr}
  4010b6:	b082      	sub	sp, #8
  4010b8:	af00      	add	r7, sp, #0
  4010ba:	6078      	str	r0, [r7, #4]
  4010bc:	460b      	mov	r3, r1
  4010be:	70fb      	strb	r3, [r7, #3]
	if(c == '\n') UART_PutChar(BASE_DBGU_UART,'\r');
  4010c0:	78fb      	ldrb	r3, [r7, #3]
  4010c2:	2b0a      	cmp	r3, #10
  4010c4:	d103      	bne.n	4010ce <UART_PutChar+0x1a>
  4010c6:	210d      	movs	r1, #13
  4010c8:	4808      	ldr	r0, [pc, #32]	; (4010ec <UART_PutChar+0x38>)
  4010ca:	f7ff fff3 	bl	4010b4 <UART_PutChar>
	while ((pUart->UART_SR & UART_SR_TXEMPTY) == 0);   // Wait for the transmitter to be ready
  4010ce:	bf00      	nop
  4010d0:	687b      	ldr	r3, [r7, #4]
  4010d2:	695b      	ldr	r3, [r3, #20]
  4010d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4010d8:	2b00      	cmp	r3, #0
  4010da:	d0f9      	beq.n	4010d0 <UART_PutChar+0x1c>
	pUart->UART_THR = c;  // Send character
  4010dc:	78fa      	ldrb	r2, [r7, #3]
  4010de:	687b      	ldr	r3, [r7, #4]
  4010e0:	61da      	str	r2, [r3, #28]
}
  4010e2:	bf00      	nop
  4010e4:	3708      	adds	r7, #8
  4010e6:	46bd      	mov	sp, r7
  4010e8:	bd80      	pop	{r7, pc}
  4010ea:	bf00      	nop
  4010ec:	400e0800 	.word	0x400e0800

004010f0 <uart_clear_tx_buffer>:


void uart_clear_tx_buffer(Uart *pUart)    //-> timer_irq_handler
{
  4010f0:	b480      	push	{r7}
  4010f2:	b083      	sub	sp, #12
  4010f4:	af00      	add	r7, sp, #0
  4010f6:	6078      	str	r0, [r7, #4]
	while ((pUart->UART_SR & UART_SR_TXEMPTY) == 0);
  4010f8:	bf00      	nop
  4010fa:	687b      	ldr	r3, [r7, #4]
  4010fc:	695b      	ldr	r3, [r3, #20]
  4010fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401102:	2b00      	cmp	r3, #0
  401104:	d0f9      	beq.n	4010fa <uart_clear_tx_buffer+0xa>
}
  401106:	bf00      	nop
  401108:	370c      	adds	r7, #12
  40110a:	46bd      	mov	sp, r7
  40110c:	bc80      	pop	{r7}
  40110e:	4770      	bx	lr

00401110 <dbgu_getc>:
{
	return (uint8_t) (pUart->UART_SR & UART_SR_RXRDY);
}

int dbgu_getc(char *c)
{
  401110:	b580      	push	{r7, lr}
  401112:	b082      	sub	sp, #8
  401114:	af00      	add	r7, sp, #0
  401116:	6078      	str	r0, [r7, #4]
	if(!ATSAME70_UART_RxReady((Uart*)BASE_DBGU_UART)) {
  401118:	4809      	ldr	r0, [pc, #36]	; (401140 <dbgu_getc+0x30>)
  40111a:	4b0a      	ldr	r3, [pc, #40]	; (401144 <dbgu_getc+0x34>)
  40111c:	4798      	blx	r3
  40111e:	4603      	mov	r3, r0
  401120:	2b00      	cmp	r3, #0
  401122:	d101      	bne.n	401128 <dbgu_getc+0x18>
		return 0;
  401124:	2300      	movs	r3, #0
  401126:	e007      	b.n	401138 <dbgu_getc+0x28>
	}

	*c = UART_GetChar((Uart*)BASE_DBGU_UART);
  401128:	4805      	ldr	r0, [pc, #20]	; (401140 <dbgu_getc+0x30>)
  40112a:	4b07      	ldr	r3, [pc, #28]	; (401148 <dbgu_getc+0x38>)
  40112c:	4798      	blx	r3
  40112e:	4603      	mov	r3, r0
  401130:	461a      	mov	r2, r3
  401132:	687b      	ldr	r3, [r7, #4]
  401134:	701a      	strb	r2, [r3, #0]
	return 1;
  401136:	2301      	movs	r3, #1
}
  401138:	4618      	mov	r0, r3
  40113a:	3708      	adds	r7, #8
  40113c:	46bd      	mov	sp, r7
  40113e:	bd80      	pop	{r7, pc}
  401140:	400e0800 	.word	0x400e0800
  401144:	00401009 	.word	0x00401009
  401148:	0040114d 	.word	0x0040114d

0040114c <UART_GetChar>:

uint8_t UART_GetChar(Uart *pUart)
{
  40114c:	b480      	push	{r7}
  40114e:	b083      	sub	sp, #12
  401150:	af00      	add	r7, sp, #0
  401152:	6078      	str	r0, [r7, #4]
	while ((pUart->UART_SR & UART_SR_RXRDY) == 0);
  401154:	bf00      	nop
  401156:	687b      	ldr	r3, [r7, #4]
  401158:	695b      	ldr	r3, [r3, #20]
  40115a:	f003 0301 	and.w	r3, r3, #1
  40115e:	2b00      	cmp	r3, #0
  401160:	d0f9      	beq.n	401156 <UART_GetChar+0xa>
	return pUart->UART_RHR;
  401162:	687b      	ldr	r3, [r7, #4]
  401164:	699b      	ldr	r3, [r3, #24]
  401166:	b2db      	uxtb	r3, r3
}
  401168:	4618      	mov	r0, r3
  40116a:	370c      	adds	r7, #12
  40116c:	46bd      	mov	sp, r7
  40116e:	bc80      	pop	{r7}
  401170:	4770      	bx	lr
	...

00401174 <dbgu_puts>:




void dbgu_puts(const char *s)
{
  401174:	b580      	push	{r7, lr}
  401176:	b082      	sub	sp, #8
  401178:	af00      	add	r7, sp, #0
  40117a:	6078      	str	r0, [r7, #4]
	while(*s) {
  40117c:	e007      	b.n	40118e <dbgu_puts+0x1a>
		UART_PutChar(BASE_DBGU_UART, *s++);
  40117e:	687b      	ldr	r3, [r7, #4]
  401180:	1c5a      	adds	r2, r3, #1
  401182:	607a      	str	r2, [r7, #4]
  401184:	781b      	ldrb	r3, [r3, #0]
  401186:	4619      	mov	r1, r3
  401188:	4805      	ldr	r0, [pc, #20]	; (4011a0 <dbgu_puts+0x2c>)
  40118a:	4b06      	ldr	r3, [pc, #24]	; (4011a4 <dbgu_puts+0x30>)
  40118c:	4798      	blx	r3
	while(*s) {
  40118e:	687b      	ldr	r3, [r7, #4]
  401190:	781b      	ldrb	r3, [r3, #0]
  401192:	2b00      	cmp	r3, #0
  401194:	d1f3      	bne.n	40117e <dbgu_puts+0xa>
	}
}
  401196:	bf00      	nop
  401198:	3708      	adds	r7, #8
  40119a:	46bd      	mov	sp, r7
  40119c:	bd80      	pop	{r7, pc}
  40119e:	bf00      	nop
  4011a0:	400e0800 	.word	0x400e0800
  4011a4:	004010b5 	.word	0x004010b5

004011a8 <dbgu_clear>:
		}
	}
}

void dbgu_clear(void)
{
  4011a8:	b580      	push	{r7, lr}
  4011aa:	af00      	add	r7, sp, #0
	UART_PutChar(BASE_DBGU_UART,27);		//dbgu_putc(27);
  4011ac:	211b      	movs	r1, #27
  4011ae:	4808      	ldr	r0, [pc, #32]	; (4011d0 <dbgu_clear+0x28>)
  4011b0:	4b08      	ldr	r3, [pc, #32]	; (4011d4 <dbgu_clear+0x2c>)
  4011b2:	4798      	blx	r3
	UART_PutChar(BASE_DBGU_UART,'[');		//dbgu_putc('[');
  4011b4:	215b      	movs	r1, #91	; 0x5b
  4011b6:	4806      	ldr	r0, [pc, #24]	; (4011d0 <dbgu_clear+0x28>)
  4011b8:	4b06      	ldr	r3, [pc, #24]	; (4011d4 <dbgu_clear+0x2c>)
  4011ba:	4798      	blx	r3
	UART_PutChar(BASE_DBGU_UART,'2');		//dbgu_putc('2');
  4011bc:	2132      	movs	r1, #50	; 0x32
  4011be:	4804      	ldr	r0, [pc, #16]	; (4011d0 <dbgu_clear+0x28>)
  4011c0:	4b04      	ldr	r3, [pc, #16]	; (4011d4 <dbgu_clear+0x2c>)
  4011c2:	4798      	blx	r3
	UART_PutChar(BASE_DBGU_UART,'J');		//dbgu_putc('J');
  4011c4:	214a      	movs	r1, #74	; 0x4a
  4011c6:	4802      	ldr	r0, [pc, #8]	; (4011d0 <dbgu_clear+0x28>)
  4011c8:	4b02      	ldr	r3, [pc, #8]	; (4011d4 <dbgu_clear+0x2c>)
  4011ca:	4798      	blx	r3
}
  4011cc:	bf00      	nop
  4011ce:	bd80      	pop	{r7, pc}
  4011d0:	400e0800 	.word	0x400e0800
  4011d4:	004010b5 	.word	0x004010b5

004011d8 <ATSAME70_PIO_CfgOutput>:


static inline void ATSAME70_PIO_CfgOutput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long pioEnable) // \arg PIO to be enabled
{
  4011d8:	b480      	push	{r7}
  4011da:	b083      	sub	sp, #12
  4011dc:	af00      	add	r7, sp, #0
  4011de:	6078      	str	r0, [r7, #4]
  4011e0:	6039      	str	r1, [r7, #0]
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  4011e2:	687b      	ldr	r3, [r7, #4]
  4011e4:	683a      	ldr	r2, [r7, #0]
  4011e6:	601a      	str	r2, [r3, #0]
	pPio->PIO_OER = pioEnable; // Configure in Output
  4011e8:	687b      	ldr	r3, [r7, #4]
  4011ea:	683a      	ldr	r2, [r7, #0]
  4011ec:	611a      	str	r2, [r3, #16]
}
  4011ee:	bf00      	nop
  4011f0:	370c      	adds	r7, #12
  4011f2:	46bd      	mov	sp, r7
  4011f4:	bc80      	pop	{r7}
  4011f6:	4770      	bx	lr

004011f8 <ATSAME70_PIO_SetOutput>:


static inline void ATSAME70_PIO_SetOutput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long flag) // \arg output to be set
{
  4011f8:	b480      	push	{r7}
  4011fa:	b083      	sub	sp, #12
  4011fc:	af00      	add	r7, sp, #0
  4011fe:	6078      	str	r0, [r7, #4]
  401200:	6039      	str	r1, [r7, #0]
	pPio->PIO_SODR = flag;
  401202:	687b      	ldr	r3, [r7, #4]
  401204:	683a      	ldr	r2, [r7, #0]
  401206:	631a      	str	r2, [r3, #48]	; 0x30
}
  401208:	bf00      	nop
  40120a:	370c      	adds	r7, #12
  40120c:	46bd      	mov	sp, r7
  40120e:	bc80      	pop	{r7}
  401210:	4770      	bx	lr

00401212 <ATSAME70_PIO_ClearOutput>:


static inline void ATSAME70_PIO_ClearOutput(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  401212:	b480      	push	{r7}
  401214:	b083      	sub	sp, #12
  401216:	af00      	add	r7, sp, #0
  401218:	6078      	str	r0, [r7, #4]
  40121a:	6039      	str	r1, [r7, #0]
	pPio->PIO_CODR = flag;
  40121c:	687b      	ldr	r3, [r7, #4]
  40121e:	683a      	ldr	r2, [r7, #0]
  401220:	635a      	str	r2, [r3, #52]	; 0x34
}
  401222:	bf00      	nop
  401224:	370c      	adds	r7, #12
  401226:	46bd      	mov	sp, r7
  401228:	bc80      	pop	{r7}
  40122a:	4770      	bx	lr

0040122c <fpu_enable>:

//Enable FPU


inline static void fpu_enable(void)
{
  40122c:	b480      	push	{r7}
  40122e:	af00      	add	r7, sp, #0
	//irqflags_t flags;
	//flags = cpu_irq_save();
	REG_CPACR |=
  401230:	4a06      	ldr	r2, [pc, #24]	; (40124c <fpu_enable+0x20>)
  401232:	4b06      	ldr	r3, [pc, #24]	; (40124c <fpu_enable+0x20>)
  401234:	681b      	ldr	r3, [r3, #0]
  401236:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40123a:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40123c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401240:	f3bf 8f6f 	isb	sy
	(0xFu << 20);
	__DSB();
	__ISB();
	//cpu_irq_restore(flags);
}
  401244:	bf00      	nop
  401246:	46bd      	mov	sp, r7
  401248:	bc80      	pop	{r7}
  40124a:	4770      	bx	lr
  40124c:	e000ed88 	.word	0xe000ed88

00401250 <Reset_Handler>:
	SCB->DTCMCR = (SCB_DTCMCR_EN_Msk | SCB_DTCMCR_RMW_Msk | SCB_DTCMCR_RETEN_Msk);
	__DSB();
	__ISB();
}
void Reset_Handler(void)
{
  401250:	b580      	push	{r7, lr}
  401252:	b082      	sub	sp, #8
  401254:	af00      	add	r7, sp, #0
		//EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_SGPB | EEFC_FCR_FARG(7));
		//EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_SGPB | EEFC_FCR_FARG(8));
		//EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB | EEFC_FCR_FARG(8));
		//TCM_Enable();
        /* Initialize the relocate segment */
        pSrc = &_etext;
  401256:	4b17      	ldr	r3, [pc, #92]	; (4012b4 <Reset_Handler+0x64>)
  401258:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
  40125a:	4b17      	ldr	r3, [pc, #92]	; (4012b8 <Reset_Handler+0x68>)
  40125c:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
  40125e:	687a      	ldr	r2, [r7, #4]
  401260:	683b      	ldr	r3, [r7, #0]
  401262:	429a      	cmp	r2, r3
  401264:	d00c      	beq.n	401280 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401266:	e007      	b.n	401278 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401268:	683b      	ldr	r3, [r7, #0]
  40126a:	1d1a      	adds	r2, r3, #4
  40126c:	603a      	str	r2, [r7, #0]
  40126e:	687a      	ldr	r2, [r7, #4]
  401270:	1d11      	adds	r1, r2, #4
  401272:	6079      	str	r1, [r7, #4]
  401274:	6812      	ldr	r2, [r2, #0]
  401276:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401278:	683b      	ldr	r3, [r7, #0]
  40127a:	4a10      	ldr	r2, [pc, #64]	; (4012bc <Reset_Handler+0x6c>)
  40127c:	4293      	cmp	r3, r2
  40127e:	d3f3      	bcc.n	401268 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401280:	4b0f      	ldr	r3, [pc, #60]	; (4012c0 <Reset_Handler+0x70>)
  401282:	603b      	str	r3, [r7, #0]
  401284:	e004      	b.n	401290 <Reset_Handler+0x40>
                *pDest++ = 0;
  401286:	683b      	ldr	r3, [r7, #0]
  401288:	1d1a      	adds	r2, r3, #4
  40128a:	603a      	str	r2, [r7, #0]
  40128c:	2200      	movs	r2, #0
  40128e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401290:	683b      	ldr	r3, [r7, #0]
  401292:	4a0c      	ldr	r2, [pc, #48]	; (4012c4 <Reset_Handler+0x74>)
  401294:	4293      	cmp	r3, r2
  401296:	d3f6      	bcc.n	401286 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401298:	4b0b      	ldr	r3, [pc, #44]	; (4012c8 <Reset_Handler+0x78>)
  40129a:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40129c:	4a0b      	ldr	r2, [pc, #44]	; (4012cc <Reset_Handler+0x7c>)
  40129e:	687b      	ldr	r3, [r7, #4]
  4012a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4012a4:	6093      	str	r3, [r2, #8]

#ifdef  ENABLE_FPU
		fpu_enable();
  4012a6:	4b0a      	ldr	r3, [pc, #40]	; (4012d0 <Reset_Handler+0x80>)
  4012a8:	4798      	blx	r3
#endif
        /* Initialize the C library */
        __libc_init_array();
  4012aa:	4b0a      	ldr	r3, [pc, #40]	; (4012d4 <Reset_Handler+0x84>)
  4012ac:	4798      	blx	r3

        /* Branch to main function */
        main();
  4012ae:	4b0a      	ldr	r3, [pc, #40]	; (4012d8 <Reset_Handler+0x88>)
  4012b0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4012b2:	e7fe      	b.n	4012b2 <Reset_Handler+0x62>
  4012b4:	00409024 	.word	0x00409024
  4012b8:	20400000 	.word	0x20400000
  4012bc:	204009b8 	.word	0x204009b8
  4012c0:	204009b8 	.word	0x204009b8
  4012c4:	20400a90 	.word	0x20400a90
  4012c8:	00400000 	.word	0x00400000
  4012cc:	e000ed00 	.word	0xe000ed00
  4012d0:	0040122d 	.word	0x0040122d
  4012d4:	00401db5 	.word	0x00401db5
  4012d8:	00401ba9 	.word	0x00401ba9

004012dc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012dc:	b580      	push	{r7, lr}
  4012de:	af00      	add	r7, sp, #0
	ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  4012e0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4012e4:	4823      	ldr	r0, [pc, #140]	; (401374 <Dummy_Handler+0x98>)
  4012e6:	4b24      	ldr	r3, [pc, #144]	; (401378 <Dummy_Handler+0x9c>)
  4012e8:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOA);
  4012ea:	200a      	movs	r0, #10
  4012ec:	4b23      	ldr	r3, [pc, #140]	; (40137c <Dummy_Handler+0xa0>)
  4012ee:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_RX_PORT,DBGU_RX,DBGU_RX_PERIPHERAL);
  4012f0:	2200      	movs	r2, #0
  4012f2:	f44f 7100 	mov.w	r1, #512	; 0x200
  4012f6:	4822      	ldr	r0, [pc, #136]	; (401380 <Dummy_Handler+0xa4>)
  4012f8:	4b22      	ldr	r3, [pc, #136]	; (401384 <Dummy_Handler+0xa8>)
  4012fa:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_TX_PORT,DBGU_TX,DBGU_TX_PERIPHERAL);
  4012fc:	2200      	movs	r2, #0
  4012fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401302:	481f      	ldr	r0, [pc, #124]	; (401380 <Dummy_Handler+0xa4>)
  401304:	4b1f      	ldr	r3, [pc, #124]	; (401384 <Dummy_Handler+0xa8>)
  401306:	4798      	blx	r3
	MATRIX->CCFG_SYSIO = MATRIX->CCFG_SYSIO | CCFG_SYSIO_SYSIO4;
  401308:	4a1f      	ldr	r2, [pc, #124]	; (401388 <Dummy_Handler+0xac>)
  40130a:	4b1f      	ldr	r3, [pc, #124]	; (401388 <Dummy_Handler+0xac>)
  40130c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401310:	f043 0310 	orr.w	r3, r3, #16
  401314:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	
	if (PMC->PMC_MCKR == SYS_BOARD_MCKR) UART_Configure(BASE_DBGU_UART,ATSAME70_DBGU_BAUD,BOARD_MCK);
  401318:	4b1c      	ldr	r3, [pc, #112]	; (40138c <Dummy_Handler+0xb0>)
  40131a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40131c:	f5b3 7f89 	cmp.w	r3, #274	; 0x112
  401320:	d106      	bne.n	401330 <Dummy_Handler+0x54>
  401322:	4a1b      	ldr	r2, [pc, #108]	; (401390 <Dummy_Handler+0xb4>)
  401324:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  401328:	481a      	ldr	r0, [pc, #104]	; (401394 <Dummy_Handler+0xb8>)
  40132a:	4b1b      	ldr	r3, [pc, #108]	; (401398 <Dummy_Handler+0xbc>)
  40132c:	4798      	blx	r3
  40132e:	e005      	b.n	40133c <Dummy_Handler+0x60>
	else UART_Configure(BASE_DBGU_UART,ATSAME70_DBGU_BAUD,12000000);
  401330:	4a1a      	ldr	r2, [pc, #104]	; (40139c <Dummy_Handler+0xc0>)
  401332:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  401336:	4817      	ldr	r0, [pc, #92]	; (401394 <Dummy_Handler+0xb8>)
  401338:	4b17      	ldr	r3, [pc, #92]	; (401398 <Dummy_Handler+0xbc>)
  40133a:	4798      	blx	r3
	/* Enable receiver and transmitter */
	dbgu_clear();
  40133c:	4b18      	ldr	r3, [pc, #96]	; (4013a0 <Dummy_Handler+0xc4>)
  40133e:	4798      	blx	r3
	dbgu_puts("Dummy Handler Handler\n");
  401340:	4818      	ldr	r0, [pc, #96]	; (4013a4 <Dummy_Handler+0xc8>)
  401342:	4b19      	ldr	r3, [pc, #100]	; (4013a8 <Dummy_Handler+0xcc>)
  401344:	4798      	blx	r3
	while (1) {
		ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  401346:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40134a:	480a      	ldr	r0, [pc, #40]	; (401374 <Dummy_Handler+0x98>)
  40134c:	4b0a      	ldr	r3, [pc, #40]	; (401378 <Dummy_Handler+0x9c>)
  40134e:	4798      	blx	r3
		ATSAME70_PIO_ClearOutput(LED0_PORT, LED0);
  401350:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401354:	4807      	ldr	r0, [pc, #28]	; (401374 <Dummy_Handler+0x98>)
  401356:	4b15      	ldr	r3, [pc, #84]	; (4013ac <Dummy_Handler+0xd0>)
  401358:	4798      	blx	r3
		delayms(10);
  40135a:	200a      	movs	r0, #10
  40135c:	4b14      	ldr	r3, [pc, #80]	; (4013b0 <Dummy_Handler+0xd4>)
  40135e:	4798      	blx	r3
		ATSAME70_PIO_SetOutput(LED0_PORT, LED0);
  401360:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401364:	4803      	ldr	r0, [pc, #12]	; (401374 <Dummy_Handler+0x98>)
  401366:	4b13      	ldr	r3, [pc, #76]	; (4013b4 <Dummy_Handler+0xd8>)
  401368:	4798      	blx	r3
		delayms(10);
  40136a:	200a      	movs	r0, #10
  40136c:	4b10      	ldr	r3, [pc, #64]	; (4013b0 <Dummy_Handler+0xd4>)
  40136e:	4798      	blx	r3
		ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  401370:	e7e9      	b.n	401346 <Dummy_Handler+0x6a>
  401372:	bf00      	nop
  401374:	400e1200 	.word	0x400e1200
  401378:	004011d9 	.word	0x004011d9
  40137c:	00400a6d 	.word	0x00400a6d
  401380:	400e0e00 	.word	0x400e0e00
  401384:	004002e1 	.word	0x004002e1
  401388:	40088000 	.word	0x40088000
  40138c:	400e0600 	.word	0x400e0600
  401390:	08f0d180 	.word	0x08f0d180
  401394:	400e0800 	.word	0x400e0800
  401398:	00400fbd 	.word	0x00400fbd
  40139c:	00b71b00 	.word	0x00b71b00
  4013a0:	004011a9 	.word	0x004011a9
  4013a4:	004088dc 	.word	0x004088dc
  4013a8:	00401175 	.word	0x00401175
  4013ac:	00401213 	.word	0x00401213
  4013b0:	00400a39 	.word	0x00400a39
  4013b4:	004011f9 	.word	0x004011f9

004013b8 <HardFault_Handler>:
	uart_clear_tx_buffer((Uart*)BASE_DBGU_UART);
	while(1);
}

void HardFault_Handler(void)
{
  4013b8:	b580      	push	{r7, lr}
  4013ba:	af00      	add	r7, sp, #0
	//sprintf(msg, "SCB->HFSR = 0x%08x\n", SCB->HFSR);
	//uint32_t hfsr_status = SCB->HFSR;
	
	//clear_uart_txfifo_buffer();	
	//BASE_DBGU_UART->UART_CR = UART_CR_RXDIS | UART_CR_TXDIS;
	dbgu_disable();
  4013bc:	4b92      	ldr	r3, [pc, #584]	; (401608 <HardFault_Handler+0x250>)
  4013be:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  4013c0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4013c4:	4891      	ldr	r0, [pc, #580]	; (40160c <HardFault_Handler+0x254>)
  4013c6:	4b92      	ldr	r3, [pc, #584]	; (401610 <HardFault_Handler+0x258>)
  4013c8:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOA);	
  4013ca:	200a      	movs	r0, #10
  4013cc:	4b91      	ldr	r3, [pc, #580]	; (401614 <HardFault_Handler+0x25c>)
  4013ce:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_RX_PORT,DBGU_RX,DBGU_RX_PERIPHERAL);
  4013d0:	2200      	movs	r2, #0
  4013d2:	f44f 7100 	mov.w	r1, #512	; 0x200
  4013d6:	4890      	ldr	r0, [pc, #576]	; (401618 <HardFault_Handler+0x260>)
  4013d8:	4b90      	ldr	r3, [pc, #576]	; (40161c <HardFault_Handler+0x264>)
  4013da:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_TX_PORT,DBGU_TX,DBGU_TX_PERIPHERAL);
  4013dc:	2200      	movs	r2, #0
  4013de:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4013e2:	488d      	ldr	r0, [pc, #564]	; (401618 <HardFault_Handler+0x260>)
  4013e4:	4b8d      	ldr	r3, [pc, #564]	; (40161c <HardFault_Handler+0x264>)
  4013e6:	4798      	blx	r3
			MATRIX->CCFG_SYSIO = MATRIX->CCFG_SYSIO | CCFG_SYSIO_SYSIO4;
  4013e8:	4a8d      	ldr	r2, [pc, #564]	; (401620 <HardFault_Handler+0x268>)
  4013ea:	4b8d      	ldr	r3, [pc, #564]	; (401620 <HardFault_Handler+0x268>)
  4013ec:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4013f0:	f043 0310 	orr.w	r3, r3, #16
  4013f4:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	
	if (PMC->PMC_MCKR == SYS_BOARD_MCKR)  UART_Configure(BASE_DBGU_UART,ATSAME70_DBGU_BAUD,BOARD_MCK);
  4013f8:	4b8a      	ldr	r3, [pc, #552]	; (401624 <HardFault_Handler+0x26c>)
  4013fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013fc:	f5b3 7f89 	cmp.w	r3, #274	; 0x112
  401400:	d106      	bne.n	401410 <HardFault_Handler+0x58>
  401402:	4a89      	ldr	r2, [pc, #548]	; (401628 <HardFault_Handler+0x270>)
  401404:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  401408:	4888      	ldr	r0, [pc, #544]	; (40162c <HardFault_Handler+0x274>)
  40140a:	4b89      	ldr	r3, [pc, #548]	; (401630 <HardFault_Handler+0x278>)
  40140c:	4798      	blx	r3
  40140e:	e005      	b.n	40141c <HardFault_Handler+0x64>
	else UART_Configure(BASE_DBGU_UART,ATSAME70_DBGU_BAUD,12000000);
  401410:	4a88      	ldr	r2, [pc, #544]	; (401634 <HardFault_Handler+0x27c>)
  401412:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  401416:	4885      	ldr	r0, [pc, #532]	; (40162c <HardFault_Handler+0x274>)
  401418:	4b85      	ldr	r3, [pc, #532]	; (401630 <HardFault_Handler+0x278>)
  40141a:	4798      	blx	r3
			/* Enable receiver and transmitter */
	//uart_clear_tx_buffer((Uart*)BASE_DBGU_UART);	

	//dbgu_clear();
	  static char msg[80];
	  dbgu_puts("\nIn Hard Fault Handler\n"); 
  40141c:	4886      	ldr	r0, [pc, #536]	; (401638 <HardFault_Handler+0x280>)
  40141e:	4b87      	ldr	r3, [pc, #540]	; (40163c <HardFault_Handler+0x284>)
  401420:	4798      	blx	r3
	  sprintf(msg, "SCB->HFSR = 0x%08lx\n", SCB->HFSR);
  401422:	4b87      	ldr	r3, [pc, #540]	; (401640 <HardFault_Handler+0x288>)
  401424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401426:	461a      	mov	r2, r3
  401428:	4986      	ldr	r1, [pc, #536]	; (401644 <HardFault_Handler+0x28c>)
  40142a:	4887      	ldr	r0, [pc, #540]	; (401648 <HardFault_Handler+0x290>)
  40142c:	4b87      	ldr	r3, [pc, #540]	; (40164c <HardFault_Handler+0x294>)
  40142e:	4798      	blx	r3
	  dbgu_puts(msg);
  401430:	4885      	ldr	r0, [pc, #532]	; (401648 <HardFault_Handler+0x290>)
  401432:	4b82      	ldr	r3, [pc, #520]	; (40163c <HardFault_Handler+0x284>)
  401434:	4798      	blx	r3
	  if ((SCB->HFSR & (1 << 30)) != 0) {
  401436:	4b82      	ldr	r3, [pc, #520]	; (401640 <HardFault_Handler+0x288>)
  401438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40143a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
  40143e:	2b00      	cmp	r3, #0
  401440:	f000 80c8 	beq.w	4015d4 <HardFault_Handler+0x21c>
		  dbgu_puts("Forced Hard Fault\n");
  401444:	4882      	ldr	r0, [pc, #520]	; (401650 <HardFault_Handler+0x298>)
  401446:	4b7d      	ldr	r3, [pc, #500]	; (40163c <HardFault_Handler+0x284>)
  401448:	4798      	blx	r3
	  if((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk)) 
  40144a:	4b7d      	ldr	r3, [pc, #500]	; (401640 <HardFault_Handler+0x288>)
  40144c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40144e:	4b81      	ldr	r3, [pc, #516]	; (401654 <HardFault_Handler+0x29c>)
  401450:	4013      	ands	r3, r2
  401452:	2b00      	cmp	r3, #0
  401454:	d038      	beq.n	4014c8 <HardFault_Handler+0x110>
		 {
			 dbgu_puts("Usage Fault: ");
  401456:	4880      	ldr	r0, [pc, #512]	; (401658 <HardFault_Handler+0x2a0>)
  401458:	4b78      	ldr	r3, [pc, #480]	; (40163c <HardFault_Handler+0x284>)
  40145a:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_UNDEFINSTR_MASK)	dbgu_puts("Undefined Instruction \n");
  40145c:	4b78      	ldr	r3, [pc, #480]	; (401640 <HardFault_Handler+0x288>)
  40145e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401460:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  401464:	2b00      	cmp	r3, #0
  401466:	d002      	beq.n	40146e <HardFault_Handler+0xb6>
  401468:	487c      	ldr	r0, [pc, #496]	; (40165c <HardFault_Handler+0x2a4>)
  40146a:	4b74      	ldr	r3, [pc, #464]	; (40163c <HardFault_Handler+0x284>)
  40146c:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_INVSTATE_MASK)		dbgu_puts("Invalid State \n");
  40146e:	4b74      	ldr	r3, [pc, #464]	; (401640 <HardFault_Handler+0x288>)
  401470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401476:	2b00      	cmp	r3, #0
  401478:	d002      	beq.n	401480 <HardFault_Handler+0xc8>
  40147a:	4879      	ldr	r0, [pc, #484]	; (401660 <HardFault_Handler+0x2a8>)
  40147c:	4b6f      	ldr	r3, [pc, #444]	; (40163c <HardFault_Handler+0x284>)
  40147e:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_NOCP_MASK)			dbgu_puts("Invalid PC Load \n");
  401480:	4b6f      	ldr	r3, [pc, #444]	; (401640 <HardFault_Handler+0x288>)
  401482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401484:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  401488:	2b00      	cmp	r3, #0
  40148a:	d002      	beq.n	401492 <HardFault_Handler+0xda>
  40148c:	4875      	ldr	r0, [pc, #468]	; (401664 <HardFault_Handler+0x2ac>)
  40148e:	4b6b      	ldr	r3, [pc, #428]	; (40163c <HardFault_Handler+0x284>)
  401490:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_NOCP_MASK)			dbgu_puts("No coprocessor \n");
  401492:	4b6b      	ldr	r3, [pc, #428]	; (401640 <HardFault_Handler+0x288>)
  401494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401496:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  40149a:	2b00      	cmp	r3, #0
  40149c:	d002      	beq.n	4014a4 <HardFault_Handler+0xec>
  40149e:	4872      	ldr	r0, [pc, #456]	; (401668 <HardFault_Handler+0x2b0>)
  4014a0:	4b66      	ldr	r3, [pc, #408]	; (40163c <HardFault_Handler+0x284>)
  4014a2:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_UNALIGNED_MASK)		dbgu_puts("Unaligned Memory Access \n");
  4014a4:	4b66      	ldr	r3, [pc, #408]	; (401640 <HardFault_Handler+0x288>)
  4014a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4014ac:	2b00      	cmp	r3, #0
  4014ae:	d002      	beq.n	4014b6 <HardFault_Handler+0xfe>
  4014b0:	486e      	ldr	r0, [pc, #440]	; (40166c <HardFault_Handler+0x2b4>)
  4014b2:	4b62      	ldr	r3, [pc, #392]	; (40163c <HardFault_Handler+0x284>)
  4014b4:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_DIVBYZERO_MASK)		dbgu_puts("Divide by Zero \n");	
  4014b6:	4b62      	ldr	r3, [pc, #392]	; (401640 <HardFault_Handler+0x288>)
  4014b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
  4014be:	2b00      	cmp	r3, #0
  4014c0:	d002      	beq.n	4014c8 <HardFault_Handler+0x110>
  4014c2:	486b      	ldr	r0, [pc, #428]	; (401670 <HardFault_Handler+0x2b8>)
  4014c4:	4b5d      	ldr	r3, [pc, #372]	; (40163c <HardFault_Handler+0x284>)
  4014c6:	4798      	blx	r3
		 }
		 if((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk)) 
  4014c8:	4b5d      	ldr	r3, [pc, #372]	; (401640 <HardFault_Handler+0x288>)
  4014ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014cc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  4014d0:	2b00      	cmp	r3, #0
  4014d2:	d041      	beq.n	401558 <HardFault_Handler+0x1a0>
		 {
			 dbgu_puts("Bus Fault: ");
  4014d4:	4867      	ldr	r0, [pc, #412]	; (401674 <HardFault_Handler+0x2bc>)
  4014d6:	4b59      	ldr	r3, [pc, #356]	; (40163c <HardFault_Handler+0x284>)
  4014d8:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_IBUSERR_MASK)		dbgu_puts("Instruction Bus Error \n");
  4014da:	4b59      	ldr	r3, [pc, #356]	; (401640 <HardFault_Handler+0x288>)
  4014dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014de:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4014e2:	2b00      	cmp	r3, #0
  4014e4:	d002      	beq.n	4014ec <HardFault_Handler+0x134>
  4014e6:	4864      	ldr	r0, [pc, #400]	; (401678 <HardFault_Handler+0x2c0>)
  4014e8:	4b54      	ldr	r3, [pc, #336]	; (40163c <HardFault_Handler+0x284>)
  4014ea:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_PRECISERR_MASK)	dbgu_puts("Data Bus Error \n");
  4014ec:	4b54      	ldr	r3, [pc, #336]	; (401640 <HardFault_Handler+0x288>)
  4014ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4014f4:	2b00      	cmp	r3, #0
  4014f6:	d002      	beq.n	4014fe <HardFault_Handler+0x146>
  4014f8:	4860      	ldr	r0, [pc, #384]	; (40167c <HardFault_Handler+0x2c4>)
  4014fa:	4b50      	ldr	r3, [pc, #320]	; (40163c <HardFault_Handler+0x284>)
  4014fc:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_IMPRECISERR_MASK)	dbgu_puts("Priority Error \n");
  4014fe:	4b50      	ldr	r3, [pc, #320]	; (401640 <HardFault_Handler+0x288>)
  401500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401502:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  401506:	2b00      	cmp	r3, #0
  401508:	d002      	beq.n	401510 <HardFault_Handler+0x158>
  40150a:	485d      	ldr	r0, [pc, #372]	; (401680 <HardFault_Handler+0x2c8>)
  40150c:	4b4b      	ldr	r3, [pc, #300]	; (40163c <HardFault_Handler+0x284>)
  40150e:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_UNSTKERR_MASK)		dbgu_puts("on Unstacking \n");
  401510:	4b4b      	ldr	r3, [pc, #300]	; (401640 <HardFault_Handler+0x288>)
  401512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401514:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  401518:	2b00      	cmp	r3, #0
  40151a:	d002      	beq.n	401522 <HardFault_Handler+0x16a>
  40151c:	4859      	ldr	r0, [pc, #356]	; (401684 <HardFault_Handler+0x2cc>)
  40151e:	4b47      	ldr	r3, [pc, #284]	; (40163c <HardFault_Handler+0x284>)
  401520:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_STKERR_MASK)		dbgu_puts("on Stacking \n");
  401522:	4b47      	ldr	r3, [pc, #284]	; (401640 <HardFault_Handler+0x288>)
  401524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401526:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  40152a:	2b00      	cmp	r3, #0
  40152c:	d002      	beq.n	401534 <HardFault_Handler+0x17c>
  40152e:	4856      	ldr	r0, [pc, #344]	; (401688 <HardFault_Handler+0x2d0>)
  401530:	4b42      	ldr	r3, [pc, #264]	; (40163c <HardFault_Handler+0x284>)
  401532:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_LSPERR_MASK)		dbgu_puts("occurred during Floating-point \n");
  401534:	4b42      	ldr	r3, [pc, #264]	; (401640 <HardFault_Handler+0x288>)
  401536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401538:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  40153c:	2b00      	cmp	r3, #0
  40153e:	d002      	beq.n	401546 <HardFault_Handler+0x18e>
  401540:	4852      	ldr	r0, [pc, #328]	; (40168c <HardFault_Handler+0x2d4>)
  401542:	4b3e      	ldr	r3, [pc, #248]	; (40163c <HardFault_Handler+0x284>)
  401544:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_BFARVALID_MASK)	dbgu_puts("Address Register valid \n");
  401546:	4b3e      	ldr	r3, [pc, #248]	; (401640 <HardFault_Handler+0x288>)
  401548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40154a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  40154e:	2b00      	cmp	r3, #0
  401550:	d002      	beq.n	401558 <HardFault_Handler+0x1a0>
  401552:	484f      	ldr	r0, [pc, #316]	; (401690 <HardFault_Handler+0x2d8>)
  401554:	4b39      	ldr	r3, [pc, #228]	; (40163c <HardFault_Handler+0x284>)
  401556:	4798      	blx	r3
		 }
		 if((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk)) 
  401558:	4b39      	ldr	r3, [pc, #228]	; (401640 <HardFault_Handler+0x288>)
  40155a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40155c:	b2db      	uxtb	r3, r3
  40155e:	2b00      	cmp	r3, #0
  401560:	d038      	beq.n	4015d4 <HardFault_Handler+0x21c>
		 {
			 dbgu_puts("Memory Manage Fault: ");
  401562:	484c      	ldr	r0, [pc, #304]	; (401694 <HardFault_Handler+0x2dc>)
  401564:	4b35      	ldr	r3, [pc, #212]	; (40163c <HardFault_Handler+0x284>)
  401566:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_IACCVIOL_MASK)		dbgu_puts("Instruction Access Violation \n");
  401568:	4b35      	ldr	r3, [pc, #212]	; (401640 <HardFault_Handler+0x288>)
  40156a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40156c:	f003 0301 	and.w	r3, r3, #1
  401570:	2b00      	cmp	r3, #0
  401572:	d002      	beq.n	40157a <HardFault_Handler+0x1c2>
  401574:	4848      	ldr	r0, [pc, #288]	; (401698 <HardFault_Handler+0x2e0>)
  401576:	4b31      	ldr	r3, [pc, #196]	; (40163c <HardFault_Handler+0x284>)
  401578:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_DACCVIOL_MASK)		dbgu_puts("Data Access Violation \n");
  40157a:	4b31      	ldr	r3, [pc, #196]	; (401640 <HardFault_Handler+0x288>)
  40157c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40157e:	f003 0302 	and.w	r3, r3, #2
  401582:	2b00      	cmp	r3, #0
  401584:	d002      	beq.n	40158c <HardFault_Handler+0x1d4>
  401586:	4845      	ldr	r0, [pc, #276]	; (40169c <HardFault_Handler+0x2e4>)
  401588:	4b2c      	ldr	r3, [pc, #176]	; (40163c <HardFault_Handler+0x284>)
  40158a:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_MUNSTKERR_MASK)		dbgu_puts("MemManage Fault on Unstacking \n");
  40158c:	4b2c      	ldr	r3, [pc, #176]	; (401640 <HardFault_Handler+0x288>)
  40158e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401590:	f003 0308 	and.w	r3, r3, #8
  401594:	2b00      	cmp	r3, #0
  401596:	d002      	beq.n	40159e <HardFault_Handler+0x1e6>
  401598:	4841      	ldr	r0, [pc, #260]	; (4016a0 <HardFault_Handler+0x2e8>)
  40159a:	4b28      	ldr	r3, [pc, #160]	; (40163c <HardFault_Handler+0x284>)
  40159c:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_MSTKERR_MASK)		dbgu_puts("MemManage Fault on Stacking  \n");
  40159e:	4b28      	ldr	r3, [pc, #160]	; (401640 <HardFault_Handler+0x288>)
  4015a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4015a2:	f003 0310 	and.w	r3, r3, #16
  4015a6:	2b00      	cmp	r3, #0
  4015a8:	d002      	beq.n	4015b0 <HardFault_Handler+0x1f8>
  4015aa:	483e      	ldr	r0, [pc, #248]	; (4016a4 <HardFault_Handler+0x2ec>)
  4015ac:	4b23      	ldr	r3, [pc, #140]	; (40163c <HardFault_Handler+0x284>)
  4015ae:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_MLSPERR_MASK)		dbgu_puts("MemManage Fault occurred during Floating-point \n");
  4015b0:	4b23      	ldr	r3, [pc, #140]	; (401640 <HardFault_Handler+0x288>)
  4015b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4015b4:	f003 0320 	and.w	r3, r3, #32
  4015b8:	2b00      	cmp	r3, #0
  4015ba:	d002      	beq.n	4015c2 <HardFault_Handler+0x20a>
  4015bc:	483a      	ldr	r0, [pc, #232]	; (4016a8 <HardFault_Handler+0x2f0>)
  4015be:	4b1f      	ldr	r3, [pc, #124]	; (40163c <HardFault_Handler+0x284>)
  4015c0:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_MMARVALID_MASK)		dbgu_puts("Fault Address Register (MMFAR) valid  \n");
  4015c2:	4b1f      	ldr	r3, [pc, #124]	; (401640 <HardFault_Handler+0x288>)
  4015c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4015c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4015ca:	2b00      	cmp	r3, #0
  4015cc:	d002      	beq.n	4015d4 <HardFault_Handler+0x21c>
  4015ce:	4837      	ldr	r0, [pc, #220]	; (4016ac <HardFault_Handler+0x2f4>)
  4015d0:	4b1a      	ldr	r3, [pc, #104]	; (40163c <HardFault_Handler+0x284>)
  4015d2:	4798      	blx	r3
		}
		
	  }
	  uart_clear_tx_buffer((Uart*)BASE_DBGU_UART);
  4015d4:	4815      	ldr	r0, [pc, #84]	; (40162c <HardFault_Handler+0x274>)
  4015d6:	4b36      	ldr	r3, [pc, #216]	; (4016b0 <HardFault_Handler+0x2f8>)
  4015d8:	4798      	blx	r3

	while (1) {
		ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);	//blink, blink, blink, ...
  4015da:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4015de:	480b      	ldr	r0, [pc, #44]	; (40160c <HardFault_Handler+0x254>)
  4015e0:	4b0b      	ldr	r3, [pc, #44]	; (401610 <HardFault_Handler+0x258>)
  4015e2:	4798      	blx	r3
		ATSAME70_PIO_ClearOutput(LED0_PORT, LED0);
  4015e4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4015e8:	4808      	ldr	r0, [pc, #32]	; (40160c <HardFault_Handler+0x254>)
  4015ea:	4b32      	ldr	r3, [pc, #200]	; (4016b4 <HardFault_Handler+0x2fc>)
  4015ec:	4798      	blx	r3
		delayms(100);
  4015ee:	2064      	movs	r0, #100	; 0x64
  4015f0:	4b31      	ldr	r3, [pc, #196]	; (4016b8 <HardFault_Handler+0x300>)
  4015f2:	4798      	blx	r3
		ATSAME70_PIO_SetOutput(LED0_PORT, LED0);
  4015f4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4015f8:	4804      	ldr	r0, [pc, #16]	; (40160c <HardFault_Handler+0x254>)
  4015fa:	4b30      	ldr	r3, [pc, #192]	; (4016bc <HardFault_Handler+0x304>)
  4015fc:	4798      	blx	r3
		delayms(100);
  4015fe:	2064      	movs	r0, #100	; 0x64
  401600:	4b2d      	ldr	r3, [pc, #180]	; (4016b8 <HardFault_Handler+0x300>)
  401602:	4798      	blx	r3
		ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);	//blink, blink, blink, ...
  401604:	e7e9      	b.n	4015da <HardFault_Handler+0x222>
  401606:	bf00      	nop
  401608:	00401091 	.word	0x00401091
  40160c:	400e1200 	.word	0x400e1200
  401610:	004011d9 	.word	0x004011d9
  401614:	00400a6d 	.word	0x00400a6d
  401618:	400e0e00 	.word	0x400e0e00
  40161c:	004002e1 	.word	0x004002e1
  401620:	40088000 	.word	0x40088000
  401624:	400e0600 	.word	0x400e0600
  401628:	08f0d180 	.word	0x08f0d180
  40162c:	400e0800 	.word	0x400e0800
  401630:	00400fbd 	.word	0x00400fbd
  401634:	00b71b00 	.word	0x00b71b00
  401638:	004088f4 	.word	0x004088f4
  40163c:	00401175 	.word	0x00401175
  401640:	e000ed00 	.word	0xe000ed00
  401644:	0040890c 	.word	0x0040890c
  401648:	204009e0 	.word	0x204009e0
  40164c:	00401ffd 	.word	0x00401ffd
  401650:	00408924 	.word	0x00408924
  401654:	ffff0000 	.word	0xffff0000
  401658:	00408938 	.word	0x00408938
  40165c:	00408948 	.word	0x00408948
  401660:	00408960 	.word	0x00408960
  401664:	00408970 	.word	0x00408970
  401668:	00408984 	.word	0x00408984
  40166c:	00408998 	.word	0x00408998
  401670:	004089b4 	.word	0x004089b4
  401674:	004089c8 	.word	0x004089c8
  401678:	004089d4 	.word	0x004089d4
  40167c:	004089ec 	.word	0x004089ec
  401680:	00408a00 	.word	0x00408a00
  401684:	00408a14 	.word	0x00408a14
  401688:	00408a24 	.word	0x00408a24
  40168c:	00408a34 	.word	0x00408a34
  401690:	00408a58 	.word	0x00408a58
  401694:	00408a74 	.word	0x00408a74
  401698:	00408a8c 	.word	0x00408a8c
  40169c:	00408aac 	.word	0x00408aac
  4016a0:	00408ac4 	.word	0x00408ac4
  4016a4:	00408ae4 	.word	0x00408ae4
  4016a8:	00408b04 	.word	0x00408b04
  4016ac:	00408b38 	.word	0x00408b38
  4016b0:	004010f1 	.word	0x004010f1
  4016b4:	00401213 	.word	0x00401213
  4016b8:	00400a39 	.word	0x00400a39
  4016bc:	004011f9 	.word	0x004011f9

004016c0 <SystemInit>:
 *
 * \brief  Setup the microcontroller system.
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
  4016c0:	b480      	push	{r7}
  4016c2:	af00      	add	r7, sp, #0
    // Keep the default device state after reset
    SystemCoreClock = __SYSTEM_CLOCK;
  4016c4:	4b03      	ldr	r3, [pc, #12]	; (4016d4 <SystemInit+0x14>)
  4016c6:	4a04      	ldr	r2, [pc, #16]	; (4016d8 <SystemInit+0x18>)
  4016c8:	601a      	str	r2, [r3, #0]
    return;
  4016ca:	bf00      	nop
}
  4016cc:	46bd      	mov	sp, r7
  4016ce:	bc80      	pop	{r7}
  4016d0:	4770      	bx	lr
  4016d2:	bf00      	nop
  4016d4:	20400004 	.word	0x20400004
  4016d8:	003d0900 	.word	0x003d0900

004016dc <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4016dc:	b480      	push	{r7}
  4016de:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  4016e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4016e4:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4016e8:	4b08      	ldr	r3, [pc, #32]	; (40170c <SCB_EnableICache+0x30>)
  4016ea:	2200      	movs	r2, #0
  4016ec:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4016f0:	4a06      	ldr	r2, [pc, #24]	; (40170c <SCB_EnableICache+0x30>)
  4016f2:	4b06      	ldr	r3, [pc, #24]	; (40170c <SCB_EnableICache+0x30>)
  4016f4:	695b      	ldr	r3, [r3, #20]
  4016f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4016fa:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  4016fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401700:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  401704:	bf00      	nop
  401706:	46bd      	mov	sp, r7
  401708:	bc80      	pop	{r7}
  40170a:	4770      	bx	lr
  40170c:	e000ed00 	.word	0xe000ed00

00401710 <SCB_InvalidateICache>:
/** \brief Invalidate I-Cache

    The function invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache(void)
{
  401710:	b480      	push	{r7}
  401712:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401714:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401718:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;
  40171c:	4b05      	ldr	r3, [pc, #20]	; (401734 <SCB_InvalidateICache+0x24>)
  40171e:	2200      	movs	r2, #0
  401720:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb");
  401724:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401728:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  40172c:	bf00      	nop
  40172e:	46bd      	mov	sp, r7
  401730:	bc80      	pop	{r7}
  401732:	4770      	bx	lr
  401734:	e000ed00 	.word	0xe000ed00

00401738 <SCB_InvalidateDCache>:
/** \brief Invalidate D-Cache

    The function invalidates D-Cache
  */
__STATIC_INLINE void SCB_InvalidateDCache(void)
{
  401738:	b480      	push	{r7}
  40173a:	b08b      	sub	sp, #44	; 0x2c
  40173c:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40173e:	4b22      	ldr	r3, [pc, #136]	; (4017c8 <SCB_InvalidateDCache+0x90>)
  401740:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  401744:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  401746:	69fb      	ldr	r3, [r7, #28]
  401748:	0b5b      	lsrs	r3, r3, #13
  40174a:	f3c3 030e 	ubfx	r3, r3, #0, #15
  40174e:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401750:	69fb      	ldr	r3, [r7, #28]
  401752:	f003 0307 	and.w	r3, r3, #7
  401756:	3304      	adds	r3, #4
  401758:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  40175a:	69fb      	ldr	r3, [r7, #28]
  40175c:	08db      	lsrs	r3, r3, #3
  40175e:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401762:	617b      	str	r3, [r7, #20]
  401764:	697b      	ldr	r3, [r7, #20]
  401766:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401768:	68bb      	ldr	r3, [r7, #8]
  40176a:	fab3 f383 	clz	r3, r3
  40176e:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401770:	687b      	ldr	r3, [r7, #4]
  401772:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401774:	f003 031f 	and.w	r3, r3, #31
  401778:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  40177a:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  40177e:	697b      	ldr	r3, [r7, #20]
  401780:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401782:	6a3a      	ldr	r2, [r7, #32]
  401784:	693b      	ldr	r3, [r7, #16]
  401786:	fa02 f303 	lsl.w	r3, r2, r3
  40178a:	4619      	mov	r1, r3
  40178c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40178e:	69bb      	ldr	r3, [r7, #24]
  401790:	fa02 f303 	lsl.w	r3, r2, r3
  401794:	430b      	orrs	r3, r1
  401796:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401798:	4a0b      	ldr	r2, [pc, #44]	; (4017c8 <SCB_InvalidateDCache+0x90>)
  40179a:	68fb      	ldr	r3, [r7, #12]
  40179c:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  4017a0:	6a3b      	ldr	r3, [r7, #32]
  4017a2:	1e5a      	subs	r2, r3, #1
  4017a4:	623a      	str	r2, [r7, #32]
  4017a6:	2b00      	cmp	r3, #0
  4017a8:	d1eb      	bne.n	401782 <SCB_InvalidateDCache+0x4a>
        } while(sets--);
  4017aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4017ac:	1e5a      	subs	r2, r3, #1
  4017ae:	627a      	str	r2, [r7, #36]	; 0x24
  4017b0:	2b00      	cmp	r3, #0
  4017b2:	d1e4      	bne.n	40177e <SCB_InvalidateDCache+0x46>
  4017b4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017b8:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
 #endif
}
  4017bc:	bf00      	nop
  4017be:	372c      	adds	r7, #44	; 0x2c
  4017c0:	46bd      	mov	sp, r7
  4017c2:	bc80      	pop	{r7}
  4017c4:	4770      	bx	lr
  4017c6:	bf00      	nop
  4017c8:	e000ed00 	.word	0xe000ed00

004017cc <penrose>:
#include "lcd.h"

uint32_t sdram_heap_size  = 0;

void penrose(void)
{
  4017cc:	b580      	push	{r7, lr}
  4017ce:	b0e0      	sub	sp, #384	; 0x180
  4017d0:	af00      	add	r7, sp, #0
	char s[] = "\
  4017d2:	1d3b      	adds	r3, r7, #4
  4017d4:	4a08      	ldr	r2, [pc, #32]	; (4017f8 <penrose+0x2c>)
  4017d6:	4618      	mov	r0, r3
  4017d8:	4611      	mov	r1, r2
  4017da:	f240 1379 	movw	r3, #377	; 0x179
  4017de:	461a      	mov	r2, r3
  4017e0:	4b06      	ldr	r3, [pc, #24]	; (4017fc <penrose+0x30>)
  4017e2:	4798      	blx	r3
	          \\      /   /\n\
	           \\    /   /\n\
	            \\  /   /\n\
	             \\/___/\n";

	dbgu_puts(s);
  4017e4:	1d3b      	adds	r3, r7, #4
  4017e6:	4618      	mov	r0, r3
  4017e8:	4b05      	ldr	r3, [pc, #20]	; (401800 <penrose+0x34>)
  4017ea:	4798      	blx	r3
}
  4017ec:	bf00      	nop
  4017ee:	f507 77c0 	add.w	r7, r7, #384	; 0x180
  4017f2:	46bd      	mov	sp, r7
  4017f4:	bd80      	pop	{r7, pc}
  4017f6:	bf00      	nop
  4017f8:	00408b60 	.word	0x00408b60
  4017fc:	00401e05 	.word	0x00401e05
  401800:	00401175 	.word	0x00401175

00401804 <WDT_Disable>:


void WDT_Disable(Wdt *pWDT)
{
  401804:	b480      	push	{r7}
  401806:	b083      	sub	sp, #12
  401808:	af00      	add	r7, sp, #0
  40180a:	6078      	str	r0, [r7, #4]
	pWDT->WDT_MR = WDT_MR_WDDIS;
  40180c:	687b      	ldr	r3, [r7, #4]
  40180e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401812:	605a      	str	r2, [r3, #4]
}
  401814:	bf00      	nop
  401816:	370c      	adds	r7, #12
  401818:	46bd      	mov	sp, r7
  40181a:	bc80      	pop	{r7}
  40181c:	4770      	bx	lr
	...

00401820 <COLOUR_GLCD_Write_address_data>:
}

//---

void COLOUR_GLCD_Write_address_data(uint8_t address, uint16_t data)
{
  401820:	b480      	push	{r7}
  401822:	b083      	sub	sp, #12
  401824:	af00      	add	r7, sp, #0
  401826:	4603      	mov	r3, r0
  401828:	460a      	mov	r2, r1
  40182a:	71fb      	strb	r3, [r7, #7]
  40182c:	4613      	mov	r3, r2
  40182e:	80bb      	strh	r3, [r7, #4]
	*(volatile uint16_t*)LCD_CMD_ADDRESS = address; //write address
  401830:	f04f 43c4 	mov.w	r3, #1644167168	; 0x62000000
  401834:	79fa      	ldrb	r2, [r7, #7]
  401836:	b292      	uxth	r2, r2
  401838:	801a      	strh	r2, [r3, #0]
	asm volatile ("DMB");
  40183a:	f3bf 8f5f 	dmb	sy
	*(volatile uint16_t*)LCD_DATA_ADDRESS = data; //write data
  40183e:	4a04      	ldr	r2, [pc, #16]	; (401850 <COLOUR_GLCD_Write_address_data+0x30>)
  401840:	88bb      	ldrh	r3, [r7, #4]
  401842:	8013      	strh	r3, [r2, #0]
}
  401844:	bf00      	nop
  401846:	370c      	adds	r7, #12
  401848:	46bd      	mov	sp, r7
  40184a:	bc80      	pop	{r7}
  40184c:	4770      	bx	lr
  40184e:	bf00      	nop
  401850:	62000004 	.word	0x62000004

00401854 <COLOUR_GLCD_Instruction_Write>:

void COLOUR_GLCD_Instruction_Write(uint8_t address) 
{
  401854:	b480      	push	{r7}
  401856:	b083      	sub	sp, #12
  401858:	af00      	add	r7, sp, #0
  40185a:	4603      	mov	r3, r0
  40185c:	71fb      	strb	r3, [r7, #7]
	asm volatile ("DMB");
  40185e:	f3bf 8f5f 	dmb	sy
	*(volatile uint16_t*)LCD_CMD_ADDRESS = address; //write address
  401862:	f04f 43c4 	mov.w	r3, #1644167168	; 0x62000000
  401866:	79fa      	ldrb	r2, [r7, #7]
  401868:	b292      	uxth	r2, r2
  40186a:	801a      	strh	r2, [r3, #0]
}
  40186c:	bf00      	nop
  40186e:	370c      	adds	r7, #12
  401870:	46bd      	mov	sp, r7
  401872:	bc80      	pop	{r7}
  401874:	4770      	bx	lr
	...

00401878 <COLOUR_GLCD_Data_Write>:

void COLOUR_GLCD_Data_Write (uint16_t data)
{
  401878:	b480      	push	{r7}
  40187a:	b083      	sub	sp, #12
  40187c:	af00      	add	r7, sp, #0
  40187e:	4603      	mov	r3, r0
  401880:	80fb      	strh	r3, [r7, #6]
	asm volatile ("DMB");
  401882:	f3bf 8f5f 	dmb	sy
	*(volatile uint16_t*)LCD_DATA_ADDRESS = data; //write data
  401886:	4a04      	ldr	r2, [pc, #16]	; (401898 <COLOUR_GLCD_Data_Write+0x20>)
  401888:	88fb      	ldrh	r3, [r7, #6]
  40188a:	8013      	strh	r3, [r2, #0]
}
  40188c:	bf00      	nop
  40188e:	370c      	adds	r7, #12
  401890:	46bd      	mov	sp, r7
  401892:	bc80      	pop	{r7}
  401894:	4770      	bx	lr
  401896:	bf00      	nop
  401898:	62000004 	.word	0x62000004

0040189c <COLOUR_GLCD_Data_Read>:

// must return *something* but what?
uint16_t COLOUR_GLCD_Data_Read() 
{
  40189c:	b480      	push	{r7}
  40189e:	af00      	add	r7, sp, #0
	return (volatile uint16_t*)LCD_DATA_ADDRESS;
  4018a0:	2304      	movs	r3, #4
}
  4018a2:	4618      	mov	r0, r3
  4018a4:	46bd      	mov	sp, r7
  4018a6:	bc80      	pop	{r7}
  4018a8:	4770      	bx	lr
	...

004018ac <GLCD_Initialize>:

void GLCD_Initialize(void) 
{
  4018ac:	b580      	push	{r7, lr}
  4018ae:	b082      	sub	sp, #8
  4018b0:	af00      	add	r7, sp, #0
	/**********************************************************************************************/
	// Initialize SRAM
	
	PMC_EnablePeripheral(ID_SMC);
  4018b2:	2009      	movs	r0, #9
  4018b4:	4b97      	ldr	r3, [pc, #604]	; (401b14 <GLCD_Initialize+0x268>)
  4018b6:	4798      	blx	r3
	MPU_Configure();
  4018b8:	4b97      	ldr	r3, [pc, #604]	; (401b18 <GLCD_Initialize+0x26c>)
  4018ba:	4798      	blx	r3
	
	SMC->SMC_CS_NUMBER[LCD_SRAM_CHIP_SELECT].SMC_SETUP = SMC_SETUP_NWE_SETUP(LCD_WR_SETUP)
  4018bc:	4b97      	ldr	r3, [pc, #604]	; (401b1c <GLCD_Initialize+0x270>)
  4018be:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
  4018c2:	621a      	str	r2, [r3, #32]
	| SMC_SETUP_NCS_WR_SETUP(LCD_WR_SETUP)
	| SMC_SETUP_NRD_SETUP(LCD_RD_SETUP)
	| SMC_SETUP_NCS_RD_SETUP(LCD_RD_SETUP);
	
	SMC->SMC_CS_NUMBER[LCD_SRAM_CHIP_SELECT].SMC_PULSE = SMC_PULSE_NWE_PULSE(LCD_WR_PULSE)
  4018c4:	4b95      	ldr	r3, [pc, #596]	; (401b1c <GLCD_Initialize+0x270>)
  4018c6:	4a96      	ldr	r2, [pc, #600]	; (401b20 <GLCD_Initialize+0x274>)
  4018c8:	625a      	str	r2, [r3, #36]	; 0x24
	| SMC_PULSE_NCS_WR_PULSE(LCD_WR_PULSE)
	| SMC_PULSE_NRD_PULSE(LCD_RD_PULSE)
	| SMC_PULSE_NCS_RD_PULSE(LCD_RD_PULSE);
	
	SMC->SMC_CS_NUMBER[LCD_SRAM_CHIP_SELECT].SMC_CYCLE = SMC_CYCLE_NWE_CYCLE(LCD_WR_CYCLE)
  4018ca:	4b94      	ldr	r3, [pc, #592]	; (401b1c <GLCD_Initialize+0x270>)
  4018cc:	4a95      	ldr	r2, [pc, #596]	; (401b24 <GLCD_Initialize+0x278>)
  4018ce:	629a      	str	r2, [r3, #40]	; 0x28
	| SMC_CYCLE_NRD_CYCLE(LCD_RD_CYCLE);
	
	SMC->SMC_CS_NUMBER[LCD_SRAM_CHIP_SELECT].SMC_MODE = (SMC_MODE_DBW_Msk &
  4018d0:	4b92      	ldr	r3, [pc, #584]	; (401b1c <GLCD_Initialize+0x270>)
  4018d2:	f241 0203 	movw	r2, #4099	; 0x1003
  4018d6:	62da      	str	r2, [r3, #44]	; 0x2c
	SMC_MODE_DBW_16_BIT)
	| (SMC_MODE_READ_MODE_Msk & SMC_MODE_READ_MODE )
	| (SMC_MODE_WRITE_MODE_Msk & SMC_MODE_WRITE_MODE);
	/**********************************************************************************************/
	
	COLOUR_GLCD_Instruction_Write(ILI9341_DISPLAY_POWER_CONTROL_B); //(0xcf);
  4018d8:	20cf      	movs	r0, #207	; 0xcf
  4018da:	4b93      	ldr	r3, [pc, #588]	; (401b28 <GLCD_Initialize+0x27c>)
  4018dc:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  4018de:	2000      	movs	r0, #0
  4018e0:	4b92      	ldr	r3, [pc, #584]	; (401b2c <GLCD_Initialize+0x280>)
  4018e2:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0xc1);
  4018e4:	20c1      	movs	r0, #193	; 0xc1
  4018e6:	4b91      	ldr	r3, [pc, #580]	; (401b2c <GLCD_Initialize+0x280>)
  4018e8:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x30);
  4018ea:	2030      	movs	r0, #48	; 0x30
  4018ec:	4b8f      	ldr	r3, [pc, #572]	; (401b2c <GLCD_Initialize+0x280>)
  4018ee:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ILI9341_DISPLAY_POWER_ON_SEQUENCE_CONTROL); //(0xed);
  4018f0:	20ed      	movs	r0, #237	; 0xed
  4018f2:	4b8d      	ldr	r3, [pc, #564]	; (401b28 <GLCD_Initialize+0x27c>)
  4018f4:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x64);
  4018f6:	2064      	movs	r0, #100	; 0x64
  4018f8:	4b8c      	ldr	r3, [pc, #560]	; (401b2c <GLCD_Initialize+0x280>)
  4018fa:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x03);
  4018fc:	2003      	movs	r0, #3
  4018fe:	4b8b      	ldr	r3, [pc, #556]	; (401b2c <GLCD_Initialize+0x280>)
  401900:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x12);
  401902:	2012      	movs	r0, #18
  401904:	4b89      	ldr	r3, [pc, #548]	; (401b2c <GLCD_Initialize+0x280>)
  401906:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x81);
  401908:	2081      	movs	r0, #129	; 0x81
  40190a:	4b88      	ldr	r3, [pc, #544]	; (401b2c <GLCD_Initialize+0x280>)
  40190c:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ILI9341_DISPLAY_POWER_CONTROL_A); //(0xcb);
  40190e:	20cb      	movs	r0, #203	; 0xcb
  401910:	4b85      	ldr	r3, [pc, #532]	; (401b28 <GLCD_Initialize+0x27c>)
  401912:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x39);
  401914:	2039      	movs	r0, #57	; 0x39
  401916:	4b85      	ldr	r3, [pc, #532]	; (401b2c <GLCD_Initialize+0x280>)
  401918:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x2c);
  40191a:	202c      	movs	r0, #44	; 0x2c
  40191c:	4b83      	ldr	r3, [pc, #524]	; (401b2c <GLCD_Initialize+0x280>)
  40191e:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401920:	2000      	movs	r0, #0
  401922:	4b82      	ldr	r3, [pc, #520]	; (401b2c <GLCD_Initialize+0x280>)
  401924:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x34);
  401926:	2034      	movs	r0, #52	; 0x34
  401928:	4b80      	ldr	r3, [pc, #512]	; (401b2c <GLCD_Initialize+0x280>)
  40192a:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x02);
  40192c:	2002      	movs	r0, #2
  40192e:	4b7f      	ldr	r3, [pc, #508]	; (401b2c <GLCD_Initialize+0x280>)
  401930:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ILI9341_DISPLAY_DRIVER_TIMING_CTL_B); //(0xea);//unbekannt!
  401932:	20ea      	movs	r0, #234	; 0xea
  401934:	4b7c      	ldr	r3, [pc, #496]	; (401b28 <GLCD_Initialize+0x27c>)
  401936:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401938:	2000      	movs	r0, #0
  40193a:	4b7c      	ldr	r3, [pc, #496]	; (401b2c <GLCD_Initialize+0x280>)
  40193c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  40193e:	2000      	movs	r0, #0
  401940:	4b7a      	ldr	r3, [pc, #488]	; (401b2c <GLCD_Initialize+0x280>)
  401942:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ILI9341_DISPLAY_DRIVER_TIMING_CTL_A); //(0xe8);//unbekannt!
  401944:	20e8      	movs	r0, #232	; 0xe8
  401946:	4b78      	ldr	r3, [pc, #480]	; (401b28 <GLCD_Initialize+0x27c>)
  401948:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x85);//(0x85);
  40194a:	2085      	movs	r0, #133	; 0x85
  40194c:	4b77      	ldr	r3, [pc, #476]	; (401b2c <GLCD_Initialize+0x280>)
  40194e:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x10);//00
  401950:	2010      	movs	r0, #16
  401952:	4b76      	ldr	r3, [pc, #472]	; (401b2c <GLCD_Initialize+0x280>)
  401954:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x78);//78
  401956:	2078      	movs	r0, #120	; 0x78
  401958:	4b74      	ldr	r3, [pc, #464]	; (401b2c <GLCD_Initialize+0x280>)
  40195a:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(0xF2); // 3Gamma Function Disable
  40195c:	20f2      	movs	r0, #242	; 0xf2
  40195e:	4b72      	ldr	r3, [pc, #456]	; (401b28 <GLCD_Initialize+0x27c>)
  401960:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401962:	2000      	movs	r0, #0
  401964:	4b71      	ldr	r3, [pc, #452]	; (401b2c <GLCD_Initialize+0x280>)
  401966:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_POWER_CONTROL1); //Power control
  401968:	20c0      	movs	r0, #192	; 0xc0
  40196a:	4b6f      	ldr	r3, [pc, #444]	; (401b28 <GLCD_Initialize+0x27c>)
  40196c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x23); //VRH[5:0]
  40196e:	2023      	movs	r0, #35	; 0x23
  401970:	4b6e      	ldr	r3, [pc, #440]	; (401b2c <GLCD_Initialize+0x280>)
  401972:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_POWER_CONTROL2); //Power control
  401974:	20c1      	movs	r0, #193	; 0xc1
  401976:	4b6c      	ldr	r3, [pc, #432]	; (401b28 <GLCD_Initialize+0x27c>)
  401978:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x10); //SAP[2:0];BT[3:0]
  40197a:	2010      	movs	r0, #16
  40197c:	4b6b      	ldr	r3, [pc, #428]	; (401b2c <GLCD_Initialize+0x280>)
  40197e:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(0xC2); //unbekannt!
  401980:	20c2      	movs	r0, #194	; 0xc2
  401982:	4b69      	ldr	r3, [pc, #420]	; (401b28 <GLCD_Initialize+0x27c>)
  401984:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x11);
  401986:	2011      	movs	r0, #17
  401988:	4b68      	ldr	r3, [pc, #416]	; (401b2c <GLCD_Initialize+0x280>)
  40198a:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_VCOM_CONTROL1); //VCM control
  40198c:	20c5      	movs	r0, #197	; 0xc5
  40198e:	4b66      	ldr	r3, [pc, #408]	; (401b28 <GLCD_Initialize+0x27c>)
  401990:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0xc3); //(0x3d); //Contrast 3e
  401992:	20c3      	movs	r0, #195	; 0xc3
  401994:	4b65      	ldr	r3, [pc, #404]	; (401b2c <GLCD_Initialize+0x280>)
  401996:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x20); //(0x30); //28
  401998:	2020      	movs	r0, #32
  40199a:	4b64      	ldr	r3, [pc, #400]	; (401b2c <GLCD_Initialize+0x280>)
  40199c:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_VCOM_CONTROL2); //VCM control2
  40199e:	20c7      	movs	r0, #199	; 0xc7
  4019a0:	4b61      	ldr	r3, [pc, #388]	; (401b28 <GLCD_Initialize+0x27c>)
  4019a2:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0xbb); //--
  4019a4:	20bb      	movs	r0, #187	; 0xbb
  4019a6:	4b61      	ldr	r3, [pc, #388]	; (401b2c <GLCD_Initialize+0x280>)
  4019a8:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_PIXEL_FORMAT_SET);
  4019aa:	203a      	movs	r0, #58	; 0x3a
  4019ac:	4b5e      	ldr	r3, [pc, #376]	; (401b28 <GLCD_Initialize+0x27c>)
  4019ae:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x55);
  4019b0:	2055      	movs	r0, #85	; 0x55
  4019b2:	4b5e      	ldr	r3, [pc, #376]	; (401b2c <GLCD_Initialize+0x280>)
  4019b4:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_MEMORY_CONTROL); // Memory Access Control
  4019b6:	2036      	movs	r0, #54	; 0x36
  4019b8:	4b5b      	ldr	r3, [pc, #364]	; (401b28 <GLCD_Initialize+0x27c>)
  4019ba:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x08);
  4019bc:	2008      	movs	r0, #8
  4019be:	4b5b      	ldr	r3, [pc, #364]	; (401b2c <GLCD_Initialize+0x280>)
  4019c0:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_FRAME_CONTROL_NORMAL);
  4019c2:	20b1      	movs	r0, #177	; 0xb1
  4019c4:	4b58      	ldr	r3, [pc, #352]	; (401b28 <GLCD_Initialize+0x27c>)
  4019c6:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  4019c8:	2000      	movs	r0, #0
  4019ca:	4b58      	ldr	r3, [pc, #352]	; (401b2c <GLCD_Initialize+0x280>)
  4019cc:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x11);
  4019ce:	2011      	movs	r0, #17
  4019d0:	4b56      	ldr	r3, [pc, #344]	; (401b2c <GLCD_Initialize+0x280>)
  4019d2:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_DISPLAY_FUNCTION_CONTROL); // Display Function Control
  4019d4:	20b6      	movs	r0, #182	; 0xb6
  4019d6:	4b54      	ldr	r3, [pc, #336]	; (401b28 <GLCD_Initialize+0x27c>)
  4019d8:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x08);
  4019da:	2008      	movs	r0, #8
  4019dc:	4b53      	ldr	r3, [pc, #332]	; (401b2c <GLCD_Initialize+0x280>)
  4019de:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x82);
  4019e0:	2082      	movs	r0, #130	; 0x82
  4019e2:	4b52      	ldr	r3, [pc, #328]	; (401b2c <GLCD_Initialize+0x280>)
  4019e4:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x27);
  4019e6:	2027      	movs	r0, #39	; 0x27
  4019e8:	4b50      	ldr	r3, [pc, #320]	; (401b2c <GLCD_Initialize+0x280>)
  4019ea:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_GAMMA_SET); //Gamma curve selected
  4019ec:	2026      	movs	r0, #38	; 0x26
  4019ee:	4b4e      	ldr	r3, [pc, #312]	; (401b28 <GLCD_Initialize+0x27c>)
  4019f0:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x01);
  4019f2:	2001      	movs	r0, #1
  4019f4:	4b4d      	ldr	r3, [pc, #308]	; (401b2c <GLCD_Initialize+0x280>)
  4019f6:	4798      	blx	r3
	
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_POSITIVE_GAMMA_CORRECTION); //Set Gamma
  4019f8:	20e0      	movs	r0, #224	; 0xe0
  4019fa:	4b4b      	ldr	r3, [pc, #300]	; (401b28 <GLCD_Initialize+0x27c>)
  4019fc:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP63 >> 4);
  4019fe:	200f      	movs	r0, #15
  401a00:	4b4a      	ldr	r3, [pc, #296]	; (401b2c <GLCD_Initialize+0x280>)
  401a02:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP62 >> 2);
  401a04:	203f      	movs	r0, #63	; 0x3f
  401a06:	4b49      	ldr	r3, [pc, #292]	; (401b2c <GLCD_Initialize+0x280>)
  401a08:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP61 >> 2);
  401a0a:	202f      	movs	r0, #47	; 0x2f
  401a0c:	4b47      	ldr	r3, [pc, #284]	; (401b2c <GLCD_Initialize+0x280>)
  401a0e:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP59 >> 4);
  401a10:	200c      	movs	r0, #12
  401a12:	4b46      	ldr	r3, [pc, #280]	; (401b2c <GLCD_Initialize+0x280>)
  401a14:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP57 >> 3);
  401a16:	2010      	movs	r0, #16
  401a18:	4b44      	ldr	r3, [pc, #272]	; (401b2c <GLCD_Initialize+0x280>)
  401a1a:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP50 >> 4);
  401a1c:	200a      	movs	r0, #10
  401a1e:	4b43      	ldr	r3, [pc, #268]	; (401b2c <GLCD_Initialize+0x280>)
  401a20:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP43 >> 1);
  401a22:	2053      	movs	r0, #83	; 0x53
  401a24:	4b41      	ldr	r3, [pc, #260]	; (401b2c <GLCD_Initialize+0x280>)
  401a26:	4798      	blx	r3
	COLOUR_GLCD_Data_Write (VP27 + (VP36 >> 4));
  401a28:	20d5      	movs	r0, #213	; 0xd5
  401a2a:	4b40      	ldr	r3, [pc, #256]	; (401b2c <GLCD_Initialize+0x280>)
  401a2c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP20 >> 1);
  401a2e:	2040      	movs	r0, #64	; 0x40
  401a30:	4b3e      	ldr	r3, [pc, #248]	; (401b2c <GLCD_Initialize+0x280>)
  401a32:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP13 >> 4);
  401a34:	200a      	movs	r0, #10
  401a36:	4b3d      	ldr	r3, [pc, #244]	; (401b2c <GLCD_Initialize+0x280>)
  401a38:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP6 >> 3);
  401a3a:	2013      	movs	r0, #19
  401a3c:	4b3b      	ldr	r3, [pc, #236]	; (401b2c <GLCD_Initialize+0x280>)
  401a3e:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP4 >> 4);
  401a40:	2003      	movs	r0, #3
  401a42:	4b3a      	ldr	r3, [pc, #232]	; (401b2c <GLCD_Initialize+0x280>)
  401a44:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP2 >> 2);
  401a46:	2008      	movs	r0, #8
  401a48:	4b38      	ldr	r3, [pc, #224]	; (401b2c <GLCD_Initialize+0x280>)
  401a4a:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP1 >> 2);
  401a4c:	2003      	movs	r0, #3
  401a4e:	4b37      	ldr	r3, [pc, #220]	; (401b2c <GLCD_Initialize+0x280>)
  401a50:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP0 >> 4);
  401a52:	2000      	movs	r0, #0
  401a54:	4b35      	ldr	r3, [pc, #212]	; (401b2c <GLCD_Initialize+0x280>)
  401a56:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_NEGATIVE_GAMMA_CORRECTION);
  401a58:	20e1      	movs	r0, #225	; 0xe1
  401a5a:	4b33      	ldr	r3, [pc, #204]	; (401b28 <GLCD_Initialize+0x27c>)
  401a5c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401a5e:	2000      	movs	r0, #0
  401a60:	4b32      	ldr	r3, [pc, #200]	; (401b2c <GLCD_Initialize+0x280>)
  401a62:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401a64:	2000      	movs	r0, #0
  401a66:	4b31      	ldr	r3, [pc, #196]	; (401b2c <GLCD_Initialize+0x280>)
  401a68:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x10);
  401a6a:	2010      	movs	r0, #16
  401a6c:	4b2f      	ldr	r3, [pc, #188]	; (401b2c <GLCD_Initialize+0x280>)
  401a6e:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x03);
  401a70:	2003      	movs	r0, #3
  401a72:	4b2e      	ldr	r3, [pc, #184]	; (401b2c <GLCD_Initialize+0x280>)
  401a74:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x0f);
  401a76:	200f      	movs	r0, #15
  401a78:	4b2c      	ldr	r3, [pc, #176]	; (401b2c <GLCD_Initialize+0x280>)
  401a7a:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x05);
  401a7c:	2005      	movs	r0, #5
  401a7e:	4b2b      	ldr	r3, [pc, #172]	; (401b2c <GLCD_Initialize+0x280>)
  401a80:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x2c);
  401a82:	202c      	movs	r0, #44	; 0x2c
  401a84:	4b29      	ldr	r3, [pc, #164]	; (401b2c <GLCD_Initialize+0x280>)
  401a86:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0xa2);
  401a88:	20a2      	movs	r0, #162	; 0xa2
  401a8a:	4b28      	ldr	r3, [pc, #160]	; (401b2c <GLCD_Initialize+0x280>)
  401a8c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x3f);
  401a8e:	203f      	movs	r0, #63	; 0x3f
  401a90:	4b26      	ldr	r3, [pc, #152]	; (401b2c <GLCD_Initialize+0x280>)
  401a92:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x05);
  401a94:	2005      	movs	r0, #5
  401a96:	4b25      	ldr	r3, [pc, #148]	; (401b2c <GLCD_Initialize+0x280>)
  401a98:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x0e);
  401a9a:	200e      	movs	r0, #14
  401a9c:	4b23      	ldr	r3, [pc, #140]	; (401b2c <GLCD_Initialize+0x280>)
  401a9e:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x0c);
  401aa0:	200c      	movs	r0, #12
  401aa2:	4b22      	ldr	r3, [pc, #136]	; (401b2c <GLCD_Initialize+0x280>)
  401aa4:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x37);
  401aa6:	2037      	movs	r0, #55	; 0x37
  401aa8:	4b20      	ldr	r3, [pc, #128]	; (401b2c <GLCD_Initialize+0x280>)
  401aaa:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x3c);
  401aac:	203c      	movs	r0, #60	; 0x3c
  401aae:	4b1f      	ldr	r3, [pc, #124]	; (401b2c <GLCD_Initialize+0x280>)
  401ab0:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x0F);
  401ab2:	200f      	movs	r0, #15
  401ab4:	4b1d      	ldr	r3, [pc, #116]	; (401b2c <GLCD_Initialize+0x280>)
  401ab6:	4798      	blx	r3
	
	
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_SLEEP_OUT); //Exit Sleep
  401ab8:	2011      	movs	r0, #17
  401aba:	4b1b      	ldr	r3, [pc, #108]	; (401b28 <GLCD_Initialize+0x27c>)
  401abc:	4798      	blx	r3
	delayms(120);
  401abe:	2078      	movs	r0, #120	; 0x78
  401ac0:	4b1b      	ldr	r3, [pc, #108]	; (401b30 <GLCD_Initialize+0x284>)
  401ac2:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_ON); //Display on
  401ac4:	2029      	movs	r0, #41	; 0x29
  401ac6:	4b18      	ldr	r3, [pc, #96]	; (401b28 <GLCD_Initialize+0x27c>)
  401ac8:	4798      	blx	r3
	
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_COLOR_SET);
  401aca:	202d      	movs	r0, #45	; 0x2d
  401acc:	4b16      	ldr	r3, [pc, #88]	; (401b28 <GLCD_Initialize+0x27c>)
  401ace:	4798      	blx	r3
	uint8_t i;
	for (i=0;i<32;i++) COLOUR_GLCD_Data_Write(i*2);//red
  401ad0:	2300      	movs	r3, #0
  401ad2:	71fb      	strb	r3, [r7, #7]
  401ad4:	e009      	b.n	401aea <GLCD_Initialize+0x23e>
  401ad6:	79fb      	ldrb	r3, [r7, #7]
  401ad8:	b29b      	uxth	r3, r3
  401ada:	005b      	lsls	r3, r3, #1
  401adc:	b29b      	uxth	r3, r3
  401ade:	4618      	mov	r0, r3
  401ae0:	4b12      	ldr	r3, [pc, #72]	; (401b2c <GLCD_Initialize+0x280>)
  401ae2:	4798      	blx	r3
  401ae4:	79fb      	ldrb	r3, [r7, #7]
  401ae6:	3301      	adds	r3, #1
  401ae8:	71fb      	strb	r3, [r7, #7]
  401aea:	79fb      	ldrb	r3, [r7, #7]
  401aec:	2b1f      	cmp	r3, #31
  401aee:	d9f2      	bls.n	401ad6 <GLCD_Initialize+0x22a>
	for (i=0;i<64;i++) COLOUR_GLCD_Data_Write(i); //green
  401af0:	2300      	movs	r3, #0
  401af2:	71fb      	strb	r3, [r7, #7]
  401af4:	e007      	b.n	401b06 <GLCD_Initialize+0x25a>
  401af6:	79fb      	ldrb	r3, [r7, #7]
  401af8:	b29b      	uxth	r3, r3
  401afa:	4618      	mov	r0, r3
  401afc:	4b0b      	ldr	r3, [pc, #44]	; (401b2c <GLCD_Initialize+0x280>)
  401afe:	4798      	blx	r3
  401b00:	79fb      	ldrb	r3, [r7, #7]
  401b02:	3301      	adds	r3, #1
  401b04:	71fb      	strb	r3, [r7, #7]
  401b06:	79fb      	ldrb	r3, [r7, #7]
  401b08:	2b3f      	cmp	r3, #63	; 0x3f
  401b0a:	d9f4      	bls.n	401af6 <GLCD_Initialize+0x24a>
	for (i=0;i<32;i++) COLOUR_GLCD_Data_Write(i*2);//blue
  401b0c:	2300      	movs	r3, #0
  401b0e:	71fb      	strb	r3, [r7, #7]
  401b10:	e01a      	b.n	401b48 <GLCD_Initialize+0x29c>
  401b12:	bf00      	nop
  401b14:	00400a6d 	.word	0x00400a6d
  401b18:	00401d8d 	.word	0x00401d8d
  401b1c:	40080000 	.word	0x40080000
  401b20:	4c4c0808 	.word	0x4c4c0808
  401b24:	0098000f 	.word	0x0098000f
  401b28:	00401855 	.word	0x00401855
  401b2c:	00401879 	.word	0x00401879
  401b30:	00400a39 	.word	0x00400a39
  401b34:	79fb      	ldrb	r3, [r7, #7]
  401b36:	b29b      	uxth	r3, r3
  401b38:	005b      	lsls	r3, r3, #1
  401b3a:	b29b      	uxth	r3, r3
  401b3c:	4618      	mov	r0, r3
  401b3e:	4b17      	ldr	r3, [pc, #92]	; (401b9c <GLCD_Initialize+0x2f0>)
  401b40:	4798      	blx	r3
  401b42:	79fb      	ldrb	r3, [r7, #7]
  401b44:	3301      	adds	r3, #1
  401b46:	71fb      	strb	r3, [r7, #7]
  401b48:	79fb      	ldrb	r3, [r7, #7]
  401b4a:	2b1f      	cmp	r3, #31
  401b4c:	d9f2      	bls.n	401b34 <GLCD_Initialize+0x288>
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_COLUMN_ADDRESS_SET );
  401b4e:	202a      	movs	r0, #42	; 0x2a
  401b50:	4b13      	ldr	r3, [pc, #76]	; (401ba0 <GLCD_Initialize+0x2f4>)
  401b52:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0);
  401b54:	2000      	movs	r0, #0
  401b56:	4b11      	ldr	r3, [pc, #68]	; (401b9c <GLCD_Initialize+0x2f0>)
  401b58:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401b5a:	2000      	movs	r0, #0
  401b5c:	4b0f      	ldr	r3, [pc, #60]	; (401b9c <GLCD_Initialize+0x2f0>)
  401b5e:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0);
  401b60:	2000      	movs	r0, #0
  401b62:	4b0e      	ldr	r3, [pc, #56]	; (401b9c <GLCD_Initialize+0x2f0>)
  401b64:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0xff);
  401b66:	20ff      	movs	r0, #255	; 0xff
  401b68:	4b0c      	ldr	r3, [pc, #48]	; (401b9c <GLCD_Initialize+0x2f0>)
  401b6a:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_PAGE_ADDRESS_SET);
  401b6c:	202b      	movs	r0, #43	; 0x2b
  401b6e:	4b0c      	ldr	r3, [pc, #48]	; (401ba0 <GLCD_Initialize+0x2f4>)
  401b70:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0);
  401b72:	2000      	movs	r0, #0
  401b74:	4b09      	ldr	r3, [pc, #36]	; (401b9c <GLCD_Initialize+0x2f0>)
  401b76:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401b78:	2000      	movs	r0, #0
  401b7a:	4b08      	ldr	r3, [pc, #32]	; (401b9c <GLCD_Initialize+0x2f0>)
  401b7c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0);
  401b7e:	2000      	movs	r0, #0
  401b80:	4b06      	ldr	r3, [pc, #24]	; (401b9c <GLCD_Initialize+0x2f0>)
  401b82:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0xff);
  401b84:	20ff      	movs	r0, #255	; 0xff
  401b86:	4b05      	ldr	r3, [pc, #20]	; (401b9c <GLCD_Initialize+0x2f0>)
  401b88:	4798      	blx	r3
	COLOUR_GLCD_Write_address_data(ili9341_DISPLAY_MEMORY_CONTROL,ili9341_MY_1 + ili9341_BGR);
  401b8a:	2188      	movs	r1, #136	; 0x88
  401b8c:	2036      	movs	r0, #54	; 0x36
  401b8e:	4b05      	ldr	r3, [pc, #20]	; (401ba4 <GLCD_Initialize+0x2f8>)
  401b90:	4798      	blx	r3
	//BGR = blue-green-red
}
  401b92:	bf00      	nop
  401b94:	3708      	adds	r7, #8
  401b96:	46bd      	mov	sp, r7
  401b98:	bd80      	pop	{r7, pc}
  401b9a:	bf00      	nop
  401b9c:	00401879 	.word	0x00401879
  401ba0:	00401855 	.word	0x00401855
  401ba4:	00401821 	.word	0x00401821

00401ba8 <main>:

int main(void)
{
  401ba8:	b590      	push	{r4, r7, lr}
  401baa:	b083      	sub	sp, #12
  401bac:	af00      	add	r7, sp, #0
    /* Initialize the SAM system */
	SystemClkInit();
  401bae:	4b2e      	ldr	r3, [pc, #184]	; (401c68 <main+0xc0>)
  401bb0:	4798      	blx	r3
	SystemInit();
  401bb2:	4b2e      	ldr	r3, [pc, #184]	; (401c6c <main+0xc4>)
  401bb4:	4798      	blx	r3
	soft_reset();				//reset VS1053, LCD, SI4684,  ...
  401bb6:	4b2e      	ldr	r3, [pc, #184]	; (401c70 <main+0xc8>)
  401bb8:	4798      	blx	r3
	SCB_InvalidateDCache();		//after reset, you must invalidate each cache before enabling it.
  401bba:	4b2e      	ldr	r3, [pc, #184]	; (401c74 <main+0xcc>)
  401bbc:	4798      	blx	r3
	SCB_InvalidateICache();
  401bbe:	4b2e      	ldr	r3, [pc, #184]	; (401c78 <main+0xd0>)
  401bc0:	4798      	blx	r3
	WDT_Disable(WDT);
  401bc2:	482e      	ldr	r0, [pc, #184]	; (401c7c <main+0xd4>)
  401bc4:	4b2e      	ldr	r3, [pc, #184]	; (401c80 <main+0xd8>)
  401bc6:	4798      	blx	r3
	MPU_Configure();
  401bc8:	4b2e      	ldr	r3, [pc, #184]	; (401c84 <main+0xdc>)
  401bca:	4798      	blx	r3
	SCB_EnableICache();
  401bcc:	4b2e      	ldr	r3, [pc, #184]	; (401c88 <main+0xe0>)
  401bce:	4798      	blx	r3
	board_init();
  401bd0:	4b2e      	ldr	r3, [pc, #184]	; (401c8c <main+0xe4>)
  401bd2:	4798      	blx	r3
	dbgu_uart_init();
  401bd4:	4b2e      	ldr	r3, [pc, #184]	; (401c90 <main+0xe8>)
  401bd6:	4798      	blx	r3
	dbgu_clear();
  401bd8:	4b2e      	ldr	r3, [pc, #184]	; (401c94 <main+0xec>)
  401bda:	4798      	blx	r3
	dbgu_puts("\n");
  401bdc:	482e      	ldr	r0, [pc, #184]	; (401c98 <main+0xf0>)
  401bde:	4b2f      	ldr	r3, [pc, #188]	; (401c9c <main+0xf4>)
  401be0:	4798      	blx	r3
	dbgu_puts("Hello World! (" __DATE__ " " __TIME__ ")\n");
  401be2:	482f      	ldr	r0, [pc, #188]	; (401ca0 <main+0xf8>)
  401be4:	4b2d      	ldr	r3, [pc, #180]	; (401c9c <main+0xf4>)
  401be6:	4798      	blx	r3
	penrose();
  401be8:	4b2e      	ldr	r3, [pc, #184]	; (401ca4 <main+0xfc>)
  401bea:	4798      	blx	r3
	printf("MCK: %ld Hz\n",(int32_t) BOARD_MCK);
  401bec:	492e      	ldr	r1, [pc, #184]	; (401ca8 <main+0x100>)
  401bee:	482f      	ldr	r0, [pc, #188]	; (401cac <main+0x104>)
  401bf0:	4b2f      	ldr	r3, [pc, #188]	; (401cb0 <main+0x108>)
  401bf2:	4798      	blx	r3
	calibrate_delayus();
  401bf4:	4b2f      	ldr	r3, [pc, #188]	; (401cb4 <main+0x10c>)
  401bf6:	4798      	blx	r3
		delayms(800);
		led1_off();
		delayms(1000);
		dbgu_puts("leds off!\n");*/
		
		GLCD_Initialize();
  401bf8:	4b2f      	ldr	r3, [pc, #188]	; (401cb8 <main+0x110>)
  401bfa:	4798      	blx	r3
		
#define DISPLAY_SSD1289_ID 0x8989
#define DISPLAY_ILI9341_ID 0x009341
		
		COLOUR_GLCD_Instruction_Write(0);
  401bfc:	2000      	movs	r0, #0
  401bfe:	4b2f      	ldr	r3, [pc, #188]	; (401cbc <main+0x114>)
  401c00:	4798      	blx	r3
		
		if (COLOUR_GLCD_Data_Read() == DISPLAY_SSD1289_ID)
  401c02:	4b2f      	ldr	r3, [pc, #188]	; (401cc0 <main+0x118>)
  401c04:	4798      	blx	r3
  401c06:	4603      	mov	r3, r0
  401c08:	461a      	mov	r2, r3
  401c0a:	f648 1389 	movw	r3, #35209	; 0x8989
  401c0e:	429a      	cmp	r2, r3
  401c10:	d102      	bne.n	401c18 <main+0x70>
		dbgu_puts ("LCD Display SSD1289 found!\n");
  401c12:	482c      	ldr	r0, [pc, #176]	; (401cc4 <main+0x11c>)
  401c14:	4b21      	ldr	r3, [pc, #132]	; (401c9c <main+0xf4>)
  401c16:	4798      	blx	r3
		uint32_t display_id = 0;
  401c18:	2300      	movs	r3, #0
  401c1a:	607b      	str	r3, [r7, #4]
		COLOUR_GLCD_Instruction_Write(0xd3);
  401c1c:	20d3      	movs	r0, #211	; 0xd3
  401c1e:	4b27      	ldr	r3, [pc, #156]	; (401cbc <main+0x114>)
  401c20:	4798      	blx	r3
		display_id = COLOUR_GLCD_Data_Read() & 0x00ff;
  401c22:	4b27      	ldr	r3, [pc, #156]	; (401cc0 <main+0x118>)
  401c24:	4798      	blx	r3
  401c26:	4603      	mov	r3, r0
  401c28:	b2db      	uxtb	r3, r3
  401c2a:	607b      	str	r3, [r7, #4]
		display_id = COLOUR_GLCD_Data_Read() & 0x00ff;
  401c2c:	4b24      	ldr	r3, [pc, #144]	; (401cc0 <main+0x118>)
  401c2e:	4798      	blx	r3
  401c30:	4603      	mov	r3, r0
  401c32:	b2db      	uxtb	r3, r3
  401c34:	607b      	str	r3, [r7, #4]
		display_id = (display_id <<8) | (COLOUR_GLCD_Data_Read() & 0x00ff);
  401c36:	687b      	ldr	r3, [r7, #4]
  401c38:	021c      	lsls	r4, r3, #8
  401c3a:	4b21      	ldr	r3, [pc, #132]	; (401cc0 <main+0x118>)
  401c3c:	4798      	blx	r3
  401c3e:	4603      	mov	r3, r0
  401c40:	b2db      	uxtb	r3, r3
  401c42:	4323      	orrs	r3, r4
  401c44:	607b      	str	r3, [r7, #4]
		display_id = (display_id <<8) | (COLOUR_GLCD_Data_Read() & 0x00ff);
  401c46:	687b      	ldr	r3, [r7, #4]
  401c48:	021c      	lsls	r4, r3, #8
  401c4a:	4b1d      	ldr	r3, [pc, #116]	; (401cc0 <main+0x118>)
  401c4c:	4798      	blx	r3
  401c4e:	4603      	mov	r3, r0
  401c50:	b2db      	uxtb	r3, r3
  401c52:	4323      	orrs	r3, r4
  401c54:	607b      	str	r3, [r7, #4]
		if (display_id == DISPLAY_ILI9341_ID)
  401c56:	687b      	ldr	r3, [r7, #4]
  401c58:	f249 3241 	movw	r2, #37697	; 0x9341
  401c5c:	4293      	cmp	r3, r2
  401c5e:	d1cb      	bne.n	401bf8 <main+0x50>
		dbgu_puts ("LCD Display ILI9341 found!\n");		
  401c60:	4819      	ldr	r0, [pc, #100]	; (401cc8 <main+0x120>)
  401c62:	4b0e      	ldr	r3, [pc, #56]	; (401c9c <main+0xf4>)
  401c64:	4798      	blx	r3
    {
  401c66:	e7c7      	b.n	401bf8 <main+0x50>
  401c68:	00400ae1 	.word	0x00400ae1
  401c6c:	004016c1 	.word	0x004016c1
  401c70:	00400979 	.word	0x00400979
  401c74:	00401739 	.word	0x00401739
  401c78:	00401711 	.word	0x00401711
  401c7c:	400e1850 	.word	0x400e1850
  401c80:	00401805 	.word	0x00401805
  401c84:	00401d8d 	.word	0x00401d8d
  401c88:	004016dd 	.word	0x004016dd
  401c8c:	0040038d 	.word	0x0040038d
  401c90:	00401025 	.word	0x00401025
  401c94:	004011a9 	.word	0x004011a9
  401c98:	00408cdc 	.word	0x00408cdc
  401c9c:	00401175 	.word	0x00401175
  401ca0:	00408ce0 	.word	0x00408ce0
  401ca4:	004017cd 	.word	0x004017cd
  401ca8:	08f0d180 	.word	0x08f0d180
  401cac:	00408d08 	.word	0x00408d08
  401cb0:	00401fd5 	.word	0x00401fd5
  401cb4:	00400c8d 	.word	0x00400c8d
  401cb8:	004018ad 	.word	0x004018ad
  401cbc:	00401855 	.word	0x00401855
  401cc0:	0040189d 	.word	0x0040189d
  401cc4:	00408d18 	.word	0x00408d18
  401cc8:	00408d34 	.word	0x00408d34

00401ccc <MPU_Enable>:
 * \brief Enables the MPU module.
 *
 * \param dwMPUEnable  Enable/Disable the memory region.
 */
void MPU_Enable(uint32_t dwMPUEnable)
{
  401ccc:	b480      	push	{r7}
  401cce:	b083      	sub	sp, #12
  401cd0:	af00      	add	r7, sp, #0
  401cd2:	6078      	str	r0, [r7, #4]
	MPU->CTRL = dwMPUEnable;
  401cd4:	4a03      	ldr	r2, [pc, #12]	; (401ce4 <MPU_Enable+0x18>)
  401cd6:	687b      	ldr	r3, [r7, #4]
  401cd8:	6053      	str	r3, [r2, #4]
}
  401cda:	bf00      	nop
  401cdc:	370c      	adds	r7, #12
  401cde:	46bd      	mov	sp, r7
  401ce0:	bc80      	pop	{r7}
  401ce2:	4770      	bx	lr
  401ce4:	e000ed90 	.word	0xe000ed90

00401ce8 <MPU_SetRegionNum>:
 * \brief Set active memory region.
 *
 * \param dwRegionNum  The memory region to be active.
 */
void MPU_SetRegionNum(uint32_t dwRegionNum)
{
  401ce8:	b480      	push	{r7}
  401cea:	b083      	sub	sp, #12
  401cec:	af00      	add	r7, sp, #0
  401cee:	6078      	str	r0, [r7, #4]
	MPU->RNR = dwRegionNum;
  401cf0:	4a03      	ldr	r2, [pc, #12]	; (401d00 <MPU_SetRegionNum+0x18>)
  401cf2:	687b      	ldr	r3, [r7, #4]
  401cf4:	6093      	str	r3, [r2, #8]
}
  401cf6:	bf00      	nop
  401cf8:	370c      	adds	r7, #12
  401cfa:	46bd      	mov	sp, r7
  401cfc:	bc80      	pop	{r7}
  401cfe:	4770      	bx	lr
  401d00:	e000ed90 	.word	0xe000ed90

00401d04 <MPU_DisableRegion>:

/**
 * \brief Disable the current active region.
 */
extern void MPU_DisableRegion(void)
{
  401d04:	b480      	push	{r7}
  401d06:	af00      	add	r7, sp, #0
	MPU->RASR &= 0xfffffffe;
  401d08:	4a04      	ldr	r2, [pc, #16]	; (401d1c <MPU_DisableRegion+0x18>)
  401d0a:	4b04      	ldr	r3, [pc, #16]	; (401d1c <MPU_DisableRegion+0x18>)
  401d0c:	691b      	ldr	r3, [r3, #16]
  401d0e:	f023 0301 	bic.w	r3, r3, #1
  401d12:	6113      	str	r3, [r2, #16]
}
  401d14:	bf00      	nop
  401d16:	46bd      	mov	sp, r7
  401d18:	bc80      	pop	{r7}
  401d1a:	4770      	bx	lr
  401d1c:	e000ed90 	.word	0xe000ed90

00401d20 <MPU_SetRegion>:
 *
 * \param dwRegionBaseAddr  Memory region base address.
 * \param dwRegionAttr  Memory region attributes.
 */
void MPU_SetRegion(uint32_t dwRegionBaseAddr, uint32_t dwRegionAttr)
{
  401d20:	b480      	push	{r7}
  401d22:	b083      	sub	sp, #12
  401d24:	af00      	add	r7, sp, #0
  401d26:	6078      	str	r0, [r7, #4]
  401d28:	6039      	str	r1, [r7, #0]
	MPU->RBAR = dwRegionBaseAddr;
  401d2a:	4a05      	ldr	r2, [pc, #20]	; (401d40 <MPU_SetRegion+0x20>)
  401d2c:	687b      	ldr	r3, [r7, #4]
  401d2e:	60d3      	str	r3, [r2, #12]
	MPU->RASR = dwRegionAttr;
  401d30:	4a03      	ldr	r2, [pc, #12]	; (401d40 <MPU_SetRegion+0x20>)
  401d32:	683b      	ldr	r3, [r7, #0]
  401d34:	6113      	str	r3, [r2, #16]
}
  401d36:	bf00      	nop
  401d38:	370c      	adds	r7, #12
  401d3a:	46bd      	mov	sp, r7
  401d3c:	bc80      	pop	{r7}
  401d3e:	4770      	bx	lr
  401d40:	e000ed90 	.word	0xe000ed90

00401d44 <MPU_UpdateRegions>:
 *
 *  \return Unused (ANSI-C compatibility).
 */
void MPU_UpdateRegions(uint32_t dwRegionNum, uint32_t dwRegionBaseAddr,
						uint32_t dwRegionAttr)
{
  401d44:	b580      	push	{r7, lr}
  401d46:	b084      	sub	sp, #16
  401d48:	af00      	add	r7, sp, #0
  401d4a:	60f8      	str	r0, [r7, #12]
  401d4c:	60b9      	str	r1, [r7, #8]
  401d4e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401d50:	b672      	cpsid	i
  __ASM volatile ("dsb");
  401d52:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401d56:	f3bf 8f6f 	isb	sy
	/* Clean up data and instruction buffer */
	__DSB();
	__ISB();

	/* Set active region */
	MPU_SetRegionNum(dwRegionNum);
  401d5a:	68f8      	ldr	r0, [r7, #12]
  401d5c:	4b08      	ldr	r3, [pc, #32]	; (401d80 <MPU_UpdateRegions+0x3c>)
  401d5e:	4798      	blx	r3

	/* Disable region */
	MPU_DisableRegion();
  401d60:	4b08      	ldr	r3, [pc, #32]	; (401d84 <MPU_UpdateRegions+0x40>)
  401d62:	4798      	blx	r3

	/* Update region attribute */
	MPU_SetRegion(dwRegionBaseAddr, dwRegionAttr);
  401d64:	6879      	ldr	r1, [r7, #4]
  401d66:	68b8      	ldr	r0, [r7, #8]
  401d68:	4b07      	ldr	r3, [pc, #28]	; (401d88 <MPU_UpdateRegions+0x44>)
  401d6a:	4798      	blx	r3
  __ASM volatile ("dsb");
  401d6c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401d70:	f3bf 8f6f 	isb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401d74:	b662      	cpsie	i
	__DSB();
	__ISB();

	/* Enable the interrupt */
	__enable_irq();
}
  401d76:	bf00      	nop
  401d78:	3710      	adds	r7, #16
  401d7a:	46bd      	mov	sp, r7
  401d7c:	bd80      	pop	{r7, pc}
  401d7e:	bf00      	nop
  401d80:	00401ce9 	.word	0x00401ce9
  401d84:	00401d05 	.word	0x00401d05
  401d88:	00401d21 	.word	0x00401d21

00401d8c <MPU_Configure>:
#define MPU_REGION0					MPU_EXT_EBI_REGION
#define MPU_REGION0_BASE_ADDRESS	EXT_EBI_START_ADDRESS
#define MPU_REGION0_ATTRIBUTE       MPU_ENABLE | MPU_REGION_SIZE | MPU_ATTRIBUTE                             //MPU_RSAR register

void MPU_Configure (void)
{
  401d8c:	b580      	push	{r7, lr}
  401d8e:	af00      	add	r7, sp, #0
	MPU_UpdateRegions(MPU_REGION0,MPU_REGION0_BASE_ADDRESS,MPU_REGION0_ATTRIBUTE);
  401d90:	4a05      	ldr	r2, [pc, #20]	; (401da8 <MPU_Configure+0x1c>)
  401d92:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
  401d96:	2007      	movs	r0, #7
  401d98:	4b04      	ldr	r3, [pc, #16]	; (401dac <MPU_Configure+0x20>)
  401d9a:	4798      	blx	r3
	MPU_Enable(MPU_REGION0);
  401d9c:	2007      	movs	r0, #7
  401d9e:	4b04      	ldr	r3, [pc, #16]	; (401db0 <MPU_Configure+0x24>)
  401da0:	4798      	blx	r3
  401da2:	bf00      	nop
  401da4:	bd80      	pop	{r7, pc}
  401da6:	bf00      	nop
  401da8:	13000037 	.word	0x13000037
  401dac:	00401d45 	.word	0x00401d45
  401db0:	00401ccd 	.word	0x00401ccd

00401db4 <__libc_init_array>:
  401db4:	b570      	push	{r4, r5, r6, lr}
  401db6:	4e0f      	ldr	r6, [pc, #60]	; (401df4 <__libc_init_array+0x40>)
  401db8:	4d0f      	ldr	r5, [pc, #60]	; (401df8 <__libc_init_array+0x44>)
  401dba:	1b76      	subs	r6, r6, r5
  401dbc:	10b6      	asrs	r6, r6, #2
  401dbe:	bf18      	it	ne
  401dc0:	2400      	movne	r4, #0
  401dc2:	d005      	beq.n	401dd0 <__libc_init_array+0x1c>
  401dc4:	3401      	adds	r4, #1
  401dc6:	f855 3b04 	ldr.w	r3, [r5], #4
  401dca:	4798      	blx	r3
  401dcc:	42a6      	cmp	r6, r4
  401dce:	d1f9      	bne.n	401dc4 <__libc_init_array+0x10>
  401dd0:	4e0a      	ldr	r6, [pc, #40]	; (401dfc <__libc_init_array+0x48>)
  401dd2:	4d0b      	ldr	r5, [pc, #44]	; (401e00 <__libc_init_array+0x4c>)
  401dd4:	1b76      	subs	r6, r6, r5
  401dd6:	f007 f90f 	bl	408ff8 <_init>
  401dda:	10b6      	asrs	r6, r6, #2
  401ddc:	bf18      	it	ne
  401dde:	2400      	movne	r4, #0
  401de0:	d006      	beq.n	401df0 <__libc_init_array+0x3c>
  401de2:	3401      	adds	r4, #1
  401de4:	f855 3b04 	ldr.w	r3, [r5], #4
  401de8:	4798      	blx	r3
  401dea:	42a6      	cmp	r6, r4
  401dec:	d1f9      	bne.n	401de2 <__libc_init_array+0x2e>
  401dee:	bd70      	pop	{r4, r5, r6, pc}
  401df0:	bd70      	pop	{r4, r5, r6, pc}
  401df2:	bf00      	nop
  401df4:	00409004 	.word	0x00409004
  401df8:	00409004 	.word	0x00409004
  401dfc:	0040900c 	.word	0x0040900c
  401e00:	00409004 	.word	0x00409004

00401e04 <memcpy>:
  401e04:	4684      	mov	ip, r0
  401e06:	ea41 0300 	orr.w	r3, r1, r0
  401e0a:	f013 0303 	ands.w	r3, r3, #3
  401e0e:	d16d      	bne.n	401eec <memcpy+0xe8>
  401e10:	3a40      	subs	r2, #64	; 0x40
  401e12:	d341      	bcc.n	401e98 <memcpy+0x94>
  401e14:	f851 3b04 	ldr.w	r3, [r1], #4
  401e18:	f840 3b04 	str.w	r3, [r0], #4
  401e1c:	f851 3b04 	ldr.w	r3, [r1], #4
  401e20:	f840 3b04 	str.w	r3, [r0], #4
  401e24:	f851 3b04 	ldr.w	r3, [r1], #4
  401e28:	f840 3b04 	str.w	r3, [r0], #4
  401e2c:	f851 3b04 	ldr.w	r3, [r1], #4
  401e30:	f840 3b04 	str.w	r3, [r0], #4
  401e34:	f851 3b04 	ldr.w	r3, [r1], #4
  401e38:	f840 3b04 	str.w	r3, [r0], #4
  401e3c:	f851 3b04 	ldr.w	r3, [r1], #4
  401e40:	f840 3b04 	str.w	r3, [r0], #4
  401e44:	f851 3b04 	ldr.w	r3, [r1], #4
  401e48:	f840 3b04 	str.w	r3, [r0], #4
  401e4c:	f851 3b04 	ldr.w	r3, [r1], #4
  401e50:	f840 3b04 	str.w	r3, [r0], #4
  401e54:	f851 3b04 	ldr.w	r3, [r1], #4
  401e58:	f840 3b04 	str.w	r3, [r0], #4
  401e5c:	f851 3b04 	ldr.w	r3, [r1], #4
  401e60:	f840 3b04 	str.w	r3, [r0], #4
  401e64:	f851 3b04 	ldr.w	r3, [r1], #4
  401e68:	f840 3b04 	str.w	r3, [r0], #4
  401e6c:	f851 3b04 	ldr.w	r3, [r1], #4
  401e70:	f840 3b04 	str.w	r3, [r0], #4
  401e74:	f851 3b04 	ldr.w	r3, [r1], #4
  401e78:	f840 3b04 	str.w	r3, [r0], #4
  401e7c:	f851 3b04 	ldr.w	r3, [r1], #4
  401e80:	f840 3b04 	str.w	r3, [r0], #4
  401e84:	f851 3b04 	ldr.w	r3, [r1], #4
  401e88:	f840 3b04 	str.w	r3, [r0], #4
  401e8c:	f851 3b04 	ldr.w	r3, [r1], #4
  401e90:	f840 3b04 	str.w	r3, [r0], #4
  401e94:	3a40      	subs	r2, #64	; 0x40
  401e96:	d2bd      	bcs.n	401e14 <memcpy+0x10>
  401e98:	3230      	adds	r2, #48	; 0x30
  401e9a:	d311      	bcc.n	401ec0 <memcpy+0xbc>
  401e9c:	f851 3b04 	ldr.w	r3, [r1], #4
  401ea0:	f840 3b04 	str.w	r3, [r0], #4
  401ea4:	f851 3b04 	ldr.w	r3, [r1], #4
  401ea8:	f840 3b04 	str.w	r3, [r0], #4
  401eac:	f851 3b04 	ldr.w	r3, [r1], #4
  401eb0:	f840 3b04 	str.w	r3, [r0], #4
  401eb4:	f851 3b04 	ldr.w	r3, [r1], #4
  401eb8:	f840 3b04 	str.w	r3, [r0], #4
  401ebc:	3a10      	subs	r2, #16
  401ebe:	d2ed      	bcs.n	401e9c <memcpy+0x98>
  401ec0:	320c      	adds	r2, #12
  401ec2:	d305      	bcc.n	401ed0 <memcpy+0xcc>
  401ec4:	f851 3b04 	ldr.w	r3, [r1], #4
  401ec8:	f840 3b04 	str.w	r3, [r0], #4
  401ecc:	3a04      	subs	r2, #4
  401ece:	d2f9      	bcs.n	401ec4 <memcpy+0xc0>
  401ed0:	3204      	adds	r2, #4
  401ed2:	d008      	beq.n	401ee6 <memcpy+0xe2>
  401ed4:	07d2      	lsls	r2, r2, #31
  401ed6:	bf1c      	itt	ne
  401ed8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401edc:	f800 3b01 	strbne.w	r3, [r0], #1
  401ee0:	d301      	bcc.n	401ee6 <memcpy+0xe2>
  401ee2:	880b      	ldrh	r3, [r1, #0]
  401ee4:	8003      	strh	r3, [r0, #0]
  401ee6:	4660      	mov	r0, ip
  401ee8:	4770      	bx	lr
  401eea:	bf00      	nop
  401eec:	2a08      	cmp	r2, #8
  401eee:	d313      	bcc.n	401f18 <memcpy+0x114>
  401ef0:	078b      	lsls	r3, r1, #30
  401ef2:	d08d      	beq.n	401e10 <memcpy+0xc>
  401ef4:	f010 0303 	ands.w	r3, r0, #3
  401ef8:	d08a      	beq.n	401e10 <memcpy+0xc>
  401efa:	f1c3 0304 	rsb	r3, r3, #4
  401efe:	1ad2      	subs	r2, r2, r3
  401f00:	07db      	lsls	r3, r3, #31
  401f02:	bf1c      	itt	ne
  401f04:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401f08:	f800 3b01 	strbne.w	r3, [r0], #1
  401f0c:	d380      	bcc.n	401e10 <memcpy+0xc>
  401f0e:	f831 3b02 	ldrh.w	r3, [r1], #2
  401f12:	f820 3b02 	strh.w	r3, [r0], #2
  401f16:	e77b      	b.n	401e10 <memcpy+0xc>
  401f18:	3a04      	subs	r2, #4
  401f1a:	d3d9      	bcc.n	401ed0 <memcpy+0xcc>
  401f1c:	3a01      	subs	r2, #1
  401f1e:	f811 3b01 	ldrb.w	r3, [r1], #1
  401f22:	f800 3b01 	strb.w	r3, [r0], #1
  401f26:	d2f9      	bcs.n	401f1c <memcpy+0x118>
  401f28:	780b      	ldrb	r3, [r1, #0]
  401f2a:	7003      	strb	r3, [r0, #0]
  401f2c:	784b      	ldrb	r3, [r1, #1]
  401f2e:	7043      	strb	r3, [r0, #1]
  401f30:	788b      	ldrb	r3, [r1, #2]
  401f32:	7083      	strb	r3, [r0, #2]
  401f34:	4660      	mov	r0, ip
  401f36:	4770      	bx	lr

00401f38 <memset>:
  401f38:	b470      	push	{r4, r5, r6}
  401f3a:	0786      	lsls	r6, r0, #30
  401f3c:	d046      	beq.n	401fcc <memset+0x94>
  401f3e:	1e54      	subs	r4, r2, #1
  401f40:	2a00      	cmp	r2, #0
  401f42:	d041      	beq.n	401fc8 <memset+0x90>
  401f44:	b2ca      	uxtb	r2, r1
  401f46:	4603      	mov	r3, r0
  401f48:	e002      	b.n	401f50 <memset+0x18>
  401f4a:	f114 34ff 	adds.w	r4, r4, #4294967295
  401f4e:	d33b      	bcc.n	401fc8 <memset+0x90>
  401f50:	f803 2b01 	strb.w	r2, [r3], #1
  401f54:	079d      	lsls	r5, r3, #30
  401f56:	d1f8      	bne.n	401f4a <memset+0x12>
  401f58:	2c03      	cmp	r4, #3
  401f5a:	d92e      	bls.n	401fba <memset+0x82>
  401f5c:	b2cd      	uxtb	r5, r1
  401f5e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401f62:	2c0f      	cmp	r4, #15
  401f64:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401f68:	d919      	bls.n	401f9e <memset+0x66>
  401f6a:	f103 0210 	add.w	r2, r3, #16
  401f6e:	4626      	mov	r6, r4
  401f70:	3e10      	subs	r6, #16
  401f72:	2e0f      	cmp	r6, #15
  401f74:	f842 5c10 	str.w	r5, [r2, #-16]
  401f78:	f842 5c0c 	str.w	r5, [r2, #-12]
  401f7c:	f842 5c08 	str.w	r5, [r2, #-8]
  401f80:	f842 5c04 	str.w	r5, [r2, #-4]
  401f84:	f102 0210 	add.w	r2, r2, #16
  401f88:	d8f2      	bhi.n	401f70 <memset+0x38>
  401f8a:	f1a4 0210 	sub.w	r2, r4, #16
  401f8e:	f022 020f 	bic.w	r2, r2, #15
  401f92:	f004 040f 	and.w	r4, r4, #15
  401f96:	3210      	adds	r2, #16
  401f98:	2c03      	cmp	r4, #3
  401f9a:	4413      	add	r3, r2
  401f9c:	d90d      	bls.n	401fba <memset+0x82>
  401f9e:	461e      	mov	r6, r3
  401fa0:	4622      	mov	r2, r4
  401fa2:	3a04      	subs	r2, #4
  401fa4:	2a03      	cmp	r2, #3
  401fa6:	f846 5b04 	str.w	r5, [r6], #4
  401faa:	d8fa      	bhi.n	401fa2 <memset+0x6a>
  401fac:	1f22      	subs	r2, r4, #4
  401fae:	f022 0203 	bic.w	r2, r2, #3
  401fb2:	3204      	adds	r2, #4
  401fb4:	4413      	add	r3, r2
  401fb6:	f004 0403 	and.w	r4, r4, #3
  401fba:	b12c      	cbz	r4, 401fc8 <memset+0x90>
  401fbc:	b2c9      	uxtb	r1, r1
  401fbe:	441c      	add	r4, r3
  401fc0:	f803 1b01 	strb.w	r1, [r3], #1
  401fc4:	429c      	cmp	r4, r3
  401fc6:	d1fb      	bne.n	401fc0 <memset+0x88>
  401fc8:	bc70      	pop	{r4, r5, r6}
  401fca:	4770      	bx	lr
  401fcc:	4614      	mov	r4, r2
  401fce:	4603      	mov	r3, r0
  401fd0:	e7c2      	b.n	401f58 <memset+0x20>
  401fd2:	bf00      	nop

00401fd4 <printf>:
  401fd4:	b40f      	push	{r0, r1, r2, r3}
  401fd6:	b500      	push	{lr}
  401fd8:	4907      	ldr	r1, [pc, #28]	; (401ff8 <printf+0x24>)
  401fda:	b083      	sub	sp, #12
  401fdc:	ab04      	add	r3, sp, #16
  401fde:	6808      	ldr	r0, [r1, #0]
  401fe0:	f853 2b04 	ldr.w	r2, [r3], #4
  401fe4:	6881      	ldr	r1, [r0, #8]
  401fe6:	9301      	str	r3, [sp, #4]
  401fe8:	f001 fb30 	bl	40364c <_vfprintf_r>
  401fec:	b003      	add	sp, #12
  401fee:	f85d eb04 	ldr.w	lr, [sp], #4
  401ff2:	b004      	add	sp, #16
  401ff4:	4770      	bx	lr
  401ff6:	bf00      	nop
  401ff8:	20400008 	.word	0x20400008

00401ffc <sprintf>:
  401ffc:	b40e      	push	{r1, r2, r3}
  401ffe:	b5f0      	push	{r4, r5, r6, r7, lr}
  402000:	b09c      	sub	sp, #112	; 0x70
  402002:	ab21      	add	r3, sp, #132	; 0x84
  402004:	490f      	ldr	r1, [pc, #60]	; (402044 <sprintf+0x48>)
  402006:	f853 2b04 	ldr.w	r2, [r3], #4
  40200a:	9301      	str	r3, [sp, #4]
  40200c:	4605      	mov	r5, r0
  40200e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402012:	6808      	ldr	r0, [r1, #0]
  402014:	9502      	str	r5, [sp, #8]
  402016:	f44f 7702 	mov.w	r7, #520	; 0x208
  40201a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40201e:	a902      	add	r1, sp, #8
  402020:	9506      	str	r5, [sp, #24]
  402022:	f8ad 7014 	strh.w	r7, [sp, #20]
  402026:	9404      	str	r4, [sp, #16]
  402028:	9407      	str	r4, [sp, #28]
  40202a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40202e:	f000 f895 	bl	40215c <_svfprintf_r>
  402032:	9b02      	ldr	r3, [sp, #8]
  402034:	2200      	movs	r2, #0
  402036:	701a      	strb	r2, [r3, #0]
  402038:	b01c      	add	sp, #112	; 0x70
  40203a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40203e:	b003      	add	sp, #12
  402040:	4770      	bx	lr
  402042:	bf00      	nop
  402044:	20400008 	.word	0x20400008
	...

00402080 <strlen>:
  402080:	f890 f000 	pld	[r0]
  402084:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402088:	f020 0107 	bic.w	r1, r0, #7
  40208c:	f06f 0c00 	mvn.w	ip, #0
  402090:	f010 0407 	ands.w	r4, r0, #7
  402094:	f891 f020 	pld	[r1, #32]
  402098:	f040 8049 	bne.w	40212e <strlen+0xae>
  40209c:	f04f 0400 	mov.w	r4, #0
  4020a0:	f06f 0007 	mvn.w	r0, #7
  4020a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4020a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4020ac:	f100 0008 	add.w	r0, r0, #8
  4020b0:	fa82 f24c 	uadd8	r2, r2, ip
  4020b4:	faa4 f28c 	sel	r2, r4, ip
  4020b8:	fa83 f34c 	uadd8	r3, r3, ip
  4020bc:	faa2 f38c 	sel	r3, r2, ip
  4020c0:	bb4b      	cbnz	r3, 402116 <strlen+0x96>
  4020c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4020c6:	fa82 f24c 	uadd8	r2, r2, ip
  4020ca:	f100 0008 	add.w	r0, r0, #8
  4020ce:	faa4 f28c 	sel	r2, r4, ip
  4020d2:	fa83 f34c 	uadd8	r3, r3, ip
  4020d6:	faa2 f38c 	sel	r3, r2, ip
  4020da:	b9e3      	cbnz	r3, 402116 <strlen+0x96>
  4020dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4020e0:	fa82 f24c 	uadd8	r2, r2, ip
  4020e4:	f100 0008 	add.w	r0, r0, #8
  4020e8:	faa4 f28c 	sel	r2, r4, ip
  4020ec:	fa83 f34c 	uadd8	r3, r3, ip
  4020f0:	faa2 f38c 	sel	r3, r2, ip
  4020f4:	b97b      	cbnz	r3, 402116 <strlen+0x96>
  4020f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4020fa:	f101 0120 	add.w	r1, r1, #32
  4020fe:	fa82 f24c 	uadd8	r2, r2, ip
  402102:	f100 0008 	add.w	r0, r0, #8
  402106:	faa4 f28c 	sel	r2, r4, ip
  40210a:	fa83 f34c 	uadd8	r3, r3, ip
  40210e:	faa2 f38c 	sel	r3, r2, ip
  402112:	2b00      	cmp	r3, #0
  402114:	d0c6      	beq.n	4020a4 <strlen+0x24>
  402116:	2a00      	cmp	r2, #0
  402118:	bf04      	itt	eq
  40211a:	3004      	addeq	r0, #4
  40211c:	461a      	moveq	r2, r3
  40211e:	ba12      	rev	r2, r2
  402120:	fab2 f282 	clz	r2, r2
  402124:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402128:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40212c:	4770      	bx	lr
  40212e:	e9d1 2300 	ldrd	r2, r3, [r1]
  402132:	f004 0503 	and.w	r5, r4, #3
  402136:	f1c4 0000 	rsb	r0, r4, #0
  40213a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40213e:	f014 0f04 	tst.w	r4, #4
  402142:	f891 f040 	pld	[r1, #64]	; 0x40
  402146:	fa0c f505 	lsl.w	r5, ip, r5
  40214a:	ea62 0205 	orn	r2, r2, r5
  40214e:	bf1c      	itt	ne
  402150:	ea63 0305 	ornne	r3, r3, r5
  402154:	4662      	movne	r2, ip
  402156:	f04f 0400 	mov.w	r4, #0
  40215a:	e7a9      	b.n	4020b0 <strlen+0x30>

0040215c <_svfprintf_r>:
  40215c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402160:	b0c3      	sub	sp, #268	; 0x10c
  402162:	460c      	mov	r4, r1
  402164:	910b      	str	r1, [sp, #44]	; 0x2c
  402166:	4692      	mov	sl, r2
  402168:	930f      	str	r3, [sp, #60]	; 0x3c
  40216a:	900c      	str	r0, [sp, #48]	; 0x30
  40216c:	f004 fa42 	bl	4065f4 <_localeconv_r>
  402170:	6803      	ldr	r3, [r0, #0]
  402172:	931a      	str	r3, [sp, #104]	; 0x68
  402174:	4618      	mov	r0, r3
  402176:	f7ff ff83 	bl	402080 <strlen>
  40217a:	89a3      	ldrh	r3, [r4, #12]
  40217c:	9019      	str	r0, [sp, #100]	; 0x64
  40217e:	0619      	lsls	r1, r3, #24
  402180:	d503      	bpl.n	40218a <_svfprintf_r+0x2e>
  402182:	6923      	ldr	r3, [r4, #16]
  402184:	2b00      	cmp	r3, #0
  402186:	f001 8003 	beq.w	403190 <_svfprintf_r+0x1034>
  40218a:	2300      	movs	r3, #0
  40218c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402190:	9313      	str	r3, [sp, #76]	; 0x4c
  402192:	9315      	str	r3, [sp, #84]	; 0x54
  402194:	9314      	str	r3, [sp, #80]	; 0x50
  402196:	9327      	str	r3, [sp, #156]	; 0x9c
  402198:	9326      	str	r3, [sp, #152]	; 0x98
  40219a:	9318      	str	r3, [sp, #96]	; 0x60
  40219c:	931b      	str	r3, [sp, #108]	; 0x6c
  40219e:	9309      	str	r3, [sp, #36]	; 0x24
  4021a0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4021a4:	46c8      	mov	r8, r9
  4021a6:	9316      	str	r3, [sp, #88]	; 0x58
  4021a8:	9317      	str	r3, [sp, #92]	; 0x5c
  4021aa:	f89a 3000 	ldrb.w	r3, [sl]
  4021ae:	4654      	mov	r4, sl
  4021b0:	b1e3      	cbz	r3, 4021ec <_svfprintf_r+0x90>
  4021b2:	2b25      	cmp	r3, #37	; 0x25
  4021b4:	d102      	bne.n	4021bc <_svfprintf_r+0x60>
  4021b6:	e019      	b.n	4021ec <_svfprintf_r+0x90>
  4021b8:	2b25      	cmp	r3, #37	; 0x25
  4021ba:	d003      	beq.n	4021c4 <_svfprintf_r+0x68>
  4021bc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4021c0:	2b00      	cmp	r3, #0
  4021c2:	d1f9      	bne.n	4021b8 <_svfprintf_r+0x5c>
  4021c4:	eba4 050a 	sub.w	r5, r4, sl
  4021c8:	b185      	cbz	r5, 4021ec <_svfprintf_r+0x90>
  4021ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021cc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4021ce:	f8c8 a000 	str.w	sl, [r8]
  4021d2:	3301      	adds	r3, #1
  4021d4:	442a      	add	r2, r5
  4021d6:	2b07      	cmp	r3, #7
  4021d8:	f8c8 5004 	str.w	r5, [r8, #4]
  4021dc:	9227      	str	r2, [sp, #156]	; 0x9c
  4021de:	9326      	str	r3, [sp, #152]	; 0x98
  4021e0:	dc7f      	bgt.n	4022e2 <_svfprintf_r+0x186>
  4021e2:	f108 0808 	add.w	r8, r8, #8
  4021e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4021e8:	442b      	add	r3, r5
  4021ea:	9309      	str	r3, [sp, #36]	; 0x24
  4021ec:	7823      	ldrb	r3, [r4, #0]
  4021ee:	2b00      	cmp	r3, #0
  4021f0:	d07f      	beq.n	4022f2 <_svfprintf_r+0x196>
  4021f2:	2300      	movs	r3, #0
  4021f4:	461a      	mov	r2, r3
  4021f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4021fa:	4619      	mov	r1, r3
  4021fc:	930d      	str	r3, [sp, #52]	; 0x34
  4021fe:	469b      	mov	fp, r3
  402200:	f04f 30ff 	mov.w	r0, #4294967295
  402204:	7863      	ldrb	r3, [r4, #1]
  402206:	900a      	str	r0, [sp, #40]	; 0x28
  402208:	f104 0a01 	add.w	sl, r4, #1
  40220c:	f10a 0a01 	add.w	sl, sl, #1
  402210:	f1a3 0020 	sub.w	r0, r3, #32
  402214:	2858      	cmp	r0, #88	; 0x58
  402216:	f200 83c1 	bhi.w	40299c <_svfprintf_r+0x840>
  40221a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40221e:	0238      	.short	0x0238
  402220:	03bf03bf 	.word	0x03bf03bf
  402224:	03bf0240 	.word	0x03bf0240
  402228:	03bf03bf 	.word	0x03bf03bf
  40222c:	03bf03bf 	.word	0x03bf03bf
  402230:	024503bf 	.word	0x024503bf
  402234:	03bf0203 	.word	0x03bf0203
  402238:	026b005d 	.word	0x026b005d
  40223c:	028603bf 	.word	0x028603bf
  402240:	039d039d 	.word	0x039d039d
  402244:	039d039d 	.word	0x039d039d
  402248:	039d039d 	.word	0x039d039d
  40224c:	039d039d 	.word	0x039d039d
  402250:	03bf039d 	.word	0x03bf039d
  402254:	03bf03bf 	.word	0x03bf03bf
  402258:	03bf03bf 	.word	0x03bf03bf
  40225c:	03bf03bf 	.word	0x03bf03bf
  402260:	03bf03bf 	.word	0x03bf03bf
  402264:	033703bf 	.word	0x033703bf
  402268:	03bf0357 	.word	0x03bf0357
  40226c:	03bf0357 	.word	0x03bf0357
  402270:	03bf03bf 	.word	0x03bf03bf
  402274:	039803bf 	.word	0x039803bf
  402278:	03bf03bf 	.word	0x03bf03bf
  40227c:	03bf03ad 	.word	0x03bf03ad
  402280:	03bf03bf 	.word	0x03bf03bf
  402284:	03bf03bf 	.word	0x03bf03bf
  402288:	03bf0259 	.word	0x03bf0259
  40228c:	031e03bf 	.word	0x031e03bf
  402290:	03bf03bf 	.word	0x03bf03bf
  402294:	03bf03bf 	.word	0x03bf03bf
  402298:	03bf03bf 	.word	0x03bf03bf
  40229c:	03bf03bf 	.word	0x03bf03bf
  4022a0:	03bf03bf 	.word	0x03bf03bf
  4022a4:	02db02c6 	.word	0x02db02c6
  4022a8:	03570357 	.word	0x03570357
  4022ac:	028b0357 	.word	0x028b0357
  4022b0:	03bf02db 	.word	0x03bf02db
  4022b4:	029003bf 	.word	0x029003bf
  4022b8:	029d03bf 	.word	0x029d03bf
  4022bc:	02b401cc 	.word	0x02b401cc
  4022c0:	03bf0208 	.word	0x03bf0208
  4022c4:	03bf01e1 	.word	0x03bf01e1
  4022c8:	03bf007e 	.word	0x03bf007e
  4022cc:	020d03bf 	.word	0x020d03bf
  4022d0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4022d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4022d4:	4240      	negs	r0, r0
  4022d6:	900d      	str	r0, [sp, #52]	; 0x34
  4022d8:	f04b 0b04 	orr.w	fp, fp, #4
  4022dc:	f89a 3000 	ldrb.w	r3, [sl]
  4022e0:	e794      	b.n	40220c <_svfprintf_r+0xb0>
  4022e2:	aa25      	add	r2, sp, #148	; 0x94
  4022e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4022e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4022e8:	f005 fa7e 	bl	4077e8 <__ssprint_r>
  4022ec:	b940      	cbnz	r0, 402300 <_svfprintf_r+0x1a4>
  4022ee:	46c8      	mov	r8, r9
  4022f0:	e779      	b.n	4021e6 <_svfprintf_r+0x8a>
  4022f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4022f4:	b123      	cbz	r3, 402300 <_svfprintf_r+0x1a4>
  4022f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4022f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4022fa:	aa25      	add	r2, sp, #148	; 0x94
  4022fc:	f005 fa74 	bl	4077e8 <__ssprint_r>
  402300:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402302:	899b      	ldrh	r3, [r3, #12]
  402304:	f013 0f40 	tst.w	r3, #64	; 0x40
  402308:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40230a:	bf18      	it	ne
  40230c:	f04f 33ff 	movne.w	r3, #4294967295
  402310:	9309      	str	r3, [sp, #36]	; 0x24
  402312:	9809      	ldr	r0, [sp, #36]	; 0x24
  402314:	b043      	add	sp, #268	; 0x10c
  402316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40231a:	f01b 0f20 	tst.w	fp, #32
  40231e:	9311      	str	r3, [sp, #68]	; 0x44
  402320:	f040 81dd 	bne.w	4026de <_svfprintf_r+0x582>
  402324:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402326:	f01b 0f10 	tst.w	fp, #16
  40232a:	4613      	mov	r3, r2
  40232c:	f040 856e 	bne.w	402e0c <_svfprintf_r+0xcb0>
  402330:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402334:	f000 856a 	beq.w	402e0c <_svfprintf_r+0xcb0>
  402338:	8814      	ldrh	r4, [r2, #0]
  40233a:	3204      	adds	r2, #4
  40233c:	2500      	movs	r5, #0
  40233e:	2301      	movs	r3, #1
  402340:	920f      	str	r2, [sp, #60]	; 0x3c
  402342:	2700      	movs	r7, #0
  402344:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402348:	990a      	ldr	r1, [sp, #40]	; 0x28
  40234a:	1c4a      	adds	r2, r1, #1
  40234c:	f000 8265 	beq.w	40281a <_svfprintf_r+0x6be>
  402350:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402354:	9207      	str	r2, [sp, #28]
  402356:	ea54 0205 	orrs.w	r2, r4, r5
  40235a:	f040 8264 	bne.w	402826 <_svfprintf_r+0x6ca>
  40235e:	2900      	cmp	r1, #0
  402360:	f040 843c 	bne.w	402bdc <_svfprintf_r+0xa80>
  402364:	2b00      	cmp	r3, #0
  402366:	f040 84d7 	bne.w	402d18 <_svfprintf_r+0xbbc>
  40236a:	f01b 0301 	ands.w	r3, fp, #1
  40236e:	930e      	str	r3, [sp, #56]	; 0x38
  402370:	f000 8604 	beq.w	402f7c <_svfprintf_r+0xe20>
  402374:	ae42      	add	r6, sp, #264	; 0x108
  402376:	2330      	movs	r3, #48	; 0x30
  402378:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40237c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40237e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402380:	4293      	cmp	r3, r2
  402382:	bfb8      	it	lt
  402384:	4613      	movlt	r3, r2
  402386:	9308      	str	r3, [sp, #32]
  402388:	2300      	movs	r3, #0
  40238a:	9312      	str	r3, [sp, #72]	; 0x48
  40238c:	b117      	cbz	r7, 402394 <_svfprintf_r+0x238>
  40238e:	9b08      	ldr	r3, [sp, #32]
  402390:	3301      	adds	r3, #1
  402392:	9308      	str	r3, [sp, #32]
  402394:	9b07      	ldr	r3, [sp, #28]
  402396:	f013 0302 	ands.w	r3, r3, #2
  40239a:	9310      	str	r3, [sp, #64]	; 0x40
  40239c:	d002      	beq.n	4023a4 <_svfprintf_r+0x248>
  40239e:	9b08      	ldr	r3, [sp, #32]
  4023a0:	3302      	adds	r3, #2
  4023a2:	9308      	str	r3, [sp, #32]
  4023a4:	9b07      	ldr	r3, [sp, #28]
  4023a6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4023aa:	f040 830e 	bne.w	4029ca <_svfprintf_r+0x86e>
  4023ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4023b0:	9a08      	ldr	r2, [sp, #32]
  4023b2:	eba3 0b02 	sub.w	fp, r3, r2
  4023b6:	f1bb 0f00 	cmp.w	fp, #0
  4023ba:	f340 8306 	ble.w	4029ca <_svfprintf_r+0x86e>
  4023be:	f1bb 0f10 	cmp.w	fp, #16
  4023c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4023c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4023c6:	dd29      	ble.n	40241c <_svfprintf_r+0x2c0>
  4023c8:	4643      	mov	r3, r8
  4023ca:	4621      	mov	r1, r4
  4023cc:	46a8      	mov	r8, r5
  4023ce:	2710      	movs	r7, #16
  4023d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4023d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4023d4:	e006      	b.n	4023e4 <_svfprintf_r+0x288>
  4023d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4023da:	f1bb 0f10 	cmp.w	fp, #16
  4023de:	f103 0308 	add.w	r3, r3, #8
  4023e2:	dd18      	ble.n	402416 <_svfprintf_r+0x2ba>
  4023e4:	3201      	adds	r2, #1
  4023e6:	48b7      	ldr	r0, [pc, #732]	; (4026c4 <_svfprintf_r+0x568>)
  4023e8:	9226      	str	r2, [sp, #152]	; 0x98
  4023ea:	3110      	adds	r1, #16
  4023ec:	2a07      	cmp	r2, #7
  4023ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4023f0:	e883 0081 	stmia.w	r3, {r0, r7}
  4023f4:	ddef      	ble.n	4023d6 <_svfprintf_r+0x27a>
  4023f6:	aa25      	add	r2, sp, #148	; 0x94
  4023f8:	4629      	mov	r1, r5
  4023fa:	4620      	mov	r0, r4
  4023fc:	f005 f9f4 	bl	4077e8 <__ssprint_r>
  402400:	2800      	cmp	r0, #0
  402402:	f47f af7d 	bne.w	402300 <_svfprintf_r+0x1a4>
  402406:	f1ab 0b10 	sub.w	fp, fp, #16
  40240a:	f1bb 0f10 	cmp.w	fp, #16
  40240e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402410:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402412:	464b      	mov	r3, r9
  402414:	dce6      	bgt.n	4023e4 <_svfprintf_r+0x288>
  402416:	4645      	mov	r5, r8
  402418:	460c      	mov	r4, r1
  40241a:	4698      	mov	r8, r3
  40241c:	3201      	adds	r2, #1
  40241e:	4ba9      	ldr	r3, [pc, #676]	; (4026c4 <_svfprintf_r+0x568>)
  402420:	9226      	str	r2, [sp, #152]	; 0x98
  402422:	445c      	add	r4, fp
  402424:	2a07      	cmp	r2, #7
  402426:	9427      	str	r4, [sp, #156]	; 0x9c
  402428:	e888 0808 	stmia.w	r8, {r3, fp}
  40242c:	f300 8498 	bgt.w	402d60 <_svfprintf_r+0xc04>
  402430:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402434:	f108 0808 	add.w	r8, r8, #8
  402438:	b177      	cbz	r7, 402458 <_svfprintf_r+0x2fc>
  40243a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40243c:	3301      	adds	r3, #1
  40243e:	3401      	adds	r4, #1
  402440:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402444:	2201      	movs	r2, #1
  402446:	2b07      	cmp	r3, #7
  402448:	9427      	str	r4, [sp, #156]	; 0x9c
  40244a:	9326      	str	r3, [sp, #152]	; 0x98
  40244c:	e888 0006 	stmia.w	r8, {r1, r2}
  402450:	f300 83db 	bgt.w	402c0a <_svfprintf_r+0xaae>
  402454:	f108 0808 	add.w	r8, r8, #8
  402458:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40245a:	b16b      	cbz	r3, 402478 <_svfprintf_r+0x31c>
  40245c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40245e:	3301      	adds	r3, #1
  402460:	3402      	adds	r4, #2
  402462:	a91e      	add	r1, sp, #120	; 0x78
  402464:	2202      	movs	r2, #2
  402466:	2b07      	cmp	r3, #7
  402468:	9427      	str	r4, [sp, #156]	; 0x9c
  40246a:	9326      	str	r3, [sp, #152]	; 0x98
  40246c:	e888 0006 	stmia.w	r8, {r1, r2}
  402470:	f300 83d6 	bgt.w	402c20 <_svfprintf_r+0xac4>
  402474:	f108 0808 	add.w	r8, r8, #8
  402478:	2d80      	cmp	r5, #128	; 0x80
  40247a:	f000 8315 	beq.w	402aa8 <_svfprintf_r+0x94c>
  40247e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402480:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402482:	1a9f      	subs	r7, r3, r2
  402484:	2f00      	cmp	r7, #0
  402486:	dd36      	ble.n	4024f6 <_svfprintf_r+0x39a>
  402488:	2f10      	cmp	r7, #16
  40248a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40248c:	4d8e      	ldr	r5, [pc, #568]	; (4026c8 <_svfprintf_r+0x56c>)
  40248e:	dd27      	ble.n	4024e0 <_svfprintf_r+0x384>
  402490:	4642      	mov	r2, r8
  402492:	4621      	mov	r1, r4
  402494:	46b0      	mov	r8, r6
  402496:	f04f 0b10 	mov.w	fp, #16
  40249a:	462e      	mov	r6, r5
  40249c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40249e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4024a0:	e004      	b.n	4024ac <_svfprintf_r+0x350>
  4024a2:	3f10      	subs	r7, #16
  4024a4:	2f10      	cmp	r7, #16
  4024a6:	f102 0208 	add.w	r2, r2, #8
  4024aa:	dd15      	ble.n	4024d8 <_svfprintf_r+0x37c>
  4024ac:	3301      	adds	r3, #1
  4024ae:	3110      	adds	r1, #16
  4024b0:	2b07      	cmp	r3, #7
  4024b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4024b4:	9326      	str	r3, [sp, #152]	; 0x98
  4024b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4024ba:	ddf2      	ble.n	4024a2 <_svfprintf_r+0x346>
  4024bc:	aa25      	add	r2, sp, #148	; 0x94
  4024be:	4629      	mov	r1, r5
  4024c0:	4620      	mov	r0, r4
  4024c2:	f005 f991 	bl	4077e8 <__ssprint_r>
  4024c6:	2800      	cmp	r0, #0
  4024c8:	f47f af1a 	bne.w	402300 <_svfprintf_r+0x1a4>
  4024cc:	3f10      	subs	r7, #16
  4024ce:	2f10      	cmp	r7, #16
  4024d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4024d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024d4:	464a      	mov	r2, r9
  4024d6:	dce9      	bgt.n	4024ac <_svfprintf_r+0x350>
  4024d8:	4635      	mov	r5, r6
  4024da:	460c      	mov	r4, r1
  4024dc:	4646      	mov	r6, r8
  4024de:	4690      	mov	r8, r2
  4024e0:	3301      	adds	r3, #1
  4024e2:	443c      	add	r4, r7
  4024e4:	2b07      	cmp	r3, #7
  4024e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4024e8:	9326      	str	r3, [sp, #152]	; 0x98
  4024ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4024ee:	f300 8381 	bgt.w	402bf4 <_svfprintf_r+0xa98>
  4024f2:	f108 0808 	add.w	r8, r8, #8
  4024f6:	9b07      	ldr	r3, [sp, #28]
  4024f8:	05df      	lsls	r7, r3, #23
  4024fa:	f100 8268 	bmi.w	4029ce <_svfprintf_r+0x872>
  4024fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402500:	990e      	ldr	r1, [sp, #56]	; 0x38
  402502:	f8c8 6000 	str.w	r6, [r8]
  402506:	3301      	adds	r3, #1
  402508:	440c      	add	r4, r1
  40250a:	2b07      	cmp	r3, #7
  40250c:	9427      	str	r4, [sp, #156]	; 0x9c
  40250e:	f8c8 1004 	str.w	r1, [r8, #4]
  402512:	9326      	str	r3, [sp, #152]	; 0x98
  402514:	f300 834d 	bgt.w	402bb2 <_svfprintf_r+0xa56>
  402518:	f108 0808 	add.w	r8, r8, #8
  40251c:	9b07      	ldr	r3, [sp, #28]
  40251e:	075b      	lsls	r3, r3, #29
  402520:	d53a      	bpl.n	402598 <_svfprintf_r+0x43c>
  402522:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402524:	9a08      	ldr	r2, [sp, #32]
  402526:	1a9d      	subs	r5, r3, r2
  402528:	2d00      	cmp	r5, #0
  40252a:	dd35      	ble.n	402598 <_svfprintf_r+0x43c>
  40252c:	2d10      	cmp	r5, #16
  40252e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402530:	dd20      	ble.n	402574 <_svfprintf_r+0x418>
  402532:	2610      	movs	r6, #16
  402534:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402536:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40253a:	e004      	b.n	402546 <_svfprintf_r+0x3ea>
  40253c:	3d10      	subs	r5, #16
  40253e:	2d10      	cmp	r5, #16
  402540:	f108 0808 	add.w	r8, r8, #8
  402544:	dd16      	ble.n	402574 <_svfprintf_r+0x418>
  402546:	3301      	adds	r3, #1
  402548:	4a5e      	ldr	r2, [pc, #376]	; (4026c4 <_svfprintf_r+0x568>)
  40254a:	9326      	str	r3, [sp, #152]	; 0x98
  40254c:	3410      	adds	r4, #16
  40254e:	2b07      	cmp	r3, #7
  402550:	9427      	str	r4, [sp, #156]	; 0x9c
  402552:	e888 0044 	stmia.w	r8, {r2, r6}
  402556:	ddf1      	ble.n	40253c <_svfprintf_r+0x3e0>
  402558:	aa25      	add	r2, sp, #148	; 0x94
  40255a:	4659      	mov	r1, fp
  40255c:	4638      	mov	r0, r7
  40255e:	f005 f943 	bl	4077e8 <__ssprint_r>
  402562:	2800      	cmp	r0, #0
  402564:	f47f aecc 	bne.w	402300 <_svfprintf_r+0x1a4>
  402568:	3d10      	subs	r5, #16
  40256a:	2d10      	cmp	r5, #16
  40256c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40256e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402570:	46c8      	mov	r8, r9
  402572:	dce8      	bgt.n	402546 <_svfprintf_r+0x3ea>
  402574:	3301      	adds	r3, #1
  402576:	4a53      	ldr	r2, [pc, #332]	; (4026c4 <_svfprintf_r+0x568>)
  402578:	9326      	str	r3, [sp, #152]	; 0x98
  40257a:	442c      	add	r4, r5
  40257c:	2b07      	cmp	r3, #7
  40257e:	9427      	str	r4, [sp, #156]	; 0x9c
  402580:	e888 0024 	stmia.w	r8, {r2, r5}
  402584:	dd08      	ble.n	402598 <_svfprintf_r+0x43c>
  402586:	aa25      	add	r2, sp, #148	; 0x94
  402588:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40258a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40258c:	f005 f92c 	bl	4077e8 <__ssprint_r>
  402590:	2800      	cmp	r0, #0
  402592:	f47f aeb5 	bne.w	402300 <_svfprintf_r+0x1a4>
  402596:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402598:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40259a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40259c:	9908      	ldr	r1, [sp, #32]
  40259e:	428a      	cmp	r2, r1
  4025a0:	bfac      	ite	ge
  4025a2:	189b      	addge	r3, r3, r2
  4025a4:	185b      	addlt	r3, r3, r1
  4025a6:	9309      	str	r3, [sp, #36]	; 0x24
  4025a8:	2c00      	cmp	r4, #0
  4025aa:	f040 830d 	bne.w	402bc8 <_svfprintf_r+0xa6c>
  4025ae:	2300      	movs	r3, #0
  4025b0:	9326      	str	r3, [sp, #152]	; 0x98
  4025b2:	46c8      	mov	r8, r9
  4025b4:	e5f9      	b.n	4021aa <_svfprintf_r+0x4e>
  4025b6:	9311      	str	r3, [sp, #68]	; 0x44
  4025b8:	f01b 0320 	ands.w	r3, fp, #32
  4025bc:	f040 81e3 	bne.w	402986 <_svfprintf_r+0x82a>
  4025c0:	f01b 0210 	ands.w	r2, fp, #16
  4025c4:	f040 842e 	bne.w	402e24 <_svfprintf_r+0xcc8>
  4025c8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4025cc:	f000 842a 	beq.w	402e24 <_svfprintf_r+0xcc8>
  4025d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4025d2:	4613      	mov	r3, r2
  4025d4:	460a      	mov	r2, r1
  4025d6:	3204      	adds	r2, #4
  4025d8:	880c      	ldrh	r4, [r1, #0]
  4025da:	920f      	str	r2, [sp, #60]	; 0x3c
  4025dc:	2500      	movs	r5, #0
  4025de:	e6b0      	b.n	402342 <_svfprintf_r+0x1e6>
  4025e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025e2:	9311      	str	r3, [sp, #68]	; 0x44
  4025e4:	6816      	ldr	r6, [r2, #0]
  4025e6:	2400      	movs	r4, #0
  4025e8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4025ec:	1d15      	adds	r5, r2, #4
  4025ee:	2e00      	cmp	r6, #0
  4025f0:	f000 86a7 	beq.w	403342 <_svfprintf_r+0x11e6>
  4025f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4025f6:	1c53      	adds	r3, r2, #1
  4025f8:	f000 8609 	beq.w	40320e <_svfprintf_r+0x10b2>
  4025fc:	4621      	mov	r1, r4
  4025fe:	4630      	mov	r0, r6
  402600:	f004 fb4e 	bl	406ca0 <memchr>
  402604:	2800      	cmp	r0, #0
  402606:	f000 86e1 	beq.w	4033cc <_svfprintf_r+0x1270>
  40260a:	1b83      	subs	r3, r0, r6
  40260c:	930e      	str	r3, [sp, #56]	; 0x38
  40260e:	940a      	str	r4, [sp, #40]	; 0x28
  402610:	950f      	str	r5, [sp, #60]	; 0x3c
  402612:	f8cd b01c 	str.w	fp, [sp, #28]
  402616:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40261a:	9308      	str	r3, [sp, #32]
  40261c:	9412      	str	r4, [sp, #72]	; 0x48
  40261e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402622:	e6b3      	b.n	40238c <_svfprintf_r+0x230>
  402624:	f89a 3000 	ldrb.w	r3, [sl]
  402628:	2201      	movs	r2, #1
  40262a:	212b      	movs	r1, #43	; 0x2b
  40262c:	e5ee      	b.n	40220c <_svfprintf_r+0xb0>
  40262e:	f04b 0b20 	orr.w	fp, fp, #32
  402632:	f89a 3000 	ldrb.w	r3, [sl]
  402636:	e5e9      	b.n	40220c <_svfprintf_r+0xb0>
  402638:	9311      	str	r3, [sp, #68]	; 0x44
  40263a:	2a00      	cmp	r2, #0
  40263c:	f040 8795 	bne.w	40356a <_svfprintf_r+0x140e>
  402640:	4b22      	ldr	r3, [pc, #136]	; (4026cc <_svfprintf_r+0x570>)
  402642:	9318      	str	r3, [sp, #96]	; 0x60
  402644:	f01b 0f20 	tst.w	fp, #32
  402648:	f040 8111 	bne.w	40286e <_svfprintf_r+0x712>
  40264c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40264e:	f01b 0f10 	tst.w	fp, #16
  402652:	4613      	mov	r3, r2
  402654:	f040 83e1 	bne.w	402e1a <_svfprintf_r+0xcbe>
  402658:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40265c:	f000 83dd 	beq.w	402e1a <_svfprintf_r+0xcbe>
  402660:	3304      	adds	r3, #4
  402662:	8814      	ldrh	r4, [r2, #0]
  402664:	930f      	str	r3, [sp, #60]	; 0x3c
  402666:	2500      	movs	r5, #0
  402668:	f01b 0f01 	tst.w	fp, #1
  40266c:	f000 810c 	beq.w	402888 <_svfprintf_r+0x72c>
  402670:	ea54 0305 	orrs.w	r3, r4, r5
  402674:	f000 8108 	beq.w	402888 <_svfprintf_r+0x72c>
  402678:	2330      	movs	r3, #48	; 0x30
  40267a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40267e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402682:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402686:	f04b 0b02 	orr.w	fp, fp, #2
  40268a:	2302      	movs	r3, #2
  40268c:	e659      	b.n	402342 <_svfprintf_r+0x1e6>
  40268e:	f89a 3000 	ldrb.w	r3, [sl]
  402692:	2900      	cmp	r1, #0
  402694:	f47f adba 	bne.w	40220c <_svfprintf_r+0xb0>
  402698:	2201      	movs	r2, #1
  40269a:	2120      	movs	r1, #32
  40269c:	e5b6      	b.n	40220c <_svfprintf_r+0xb0>
  40269e:	f04b 0b01 	orr.w	fp, fp, #1
  4026a2:	f89a 3000 	ldrb.w	r3, [sl]
  4026a6:	e5b1      	b.n	40220c <_svfprintf_r+0xb0>
  4026a8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4026aa:	6823      	ldr	r3, [r4, #0]
  4026ac:	930d      	str	r3, [sp, #52]	; 0x34
  4026ae:	4618      	mov	r0, r3
  4026b0:	2800      	cmp	r0, #0
  4026b2:	4623      	mov	r3, r4
  4026b4:	f103 0304 	add.w	r3, r3, #4
  4026b8:	f6ff ae0a 	blt.w	4022d0 <_svfprintf_r+0x174>
  4026bc:	930f      	str	r3, [sp, #60]	; 0x3c
  4026be:	f89a 3000 	ldrb.w	r3, [sl]
  4026c2:	e5a3      	b.n	40220c <_svfprintf_r+0xb0>
  4026c4:	00408d98 	.word	0x00408d98
  4026c8:	00408da8 	.word	0x00408da8
  4026cc:	00408d78 	.word	0x00408d78
  4026d0:	f04b 0b10 	orr.w	fp, fp, #16
  4026d4:	f01b 0f20 	tst.w	fp, #32
  4026d8:	9311      	str	r3, [sp, #68]	; 0x44
  4026da:	f43f ae23 	beq.w	402324 <_svfprintf_r+0x1c8>
  4026de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4026e0:	3507      	adds	r5, #7
  4026e2:	f025 0307 	bic.w	r3, r5, #7
  4026e6:	f103 0208 	add.w	r2, r3, #8
  4026ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4026ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4026f0:	2301      	movs	r3, #1
  4026f2:	e626      	b.n	402342 <_svfprintf_r+0x1e6>
  4026f4:	f89a 3000 	ldrb.w	r3, [sl]
  4026f8:	2b2a      	cmp	r3, #42	; 0x2a
  4026fa:	f10a 0401 	add.w	r4, sl, #1
  4026fe:	f000 8727 	beq.w	403550 <_svfprintf_r+0x13f4>
  402702:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402706:	2809      	cmp	r0, #9
  402708:	46a2      	mov	sl, r4
  40270a:	f200 86ad 	bhi.w	403468 <_svfprintf_r+0x130c>
  40270e:	2300      	movs	r3, #0
  402710:	461c      	mov	r4, r3
  402712:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402716:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40271a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40271e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402722:	2809      	cmp	r0, #9
  402724:	d9f5      	bls.n	402712 <_svfprintf_r+0x5b6>
  402726:	940a      	str	r4, [sp, #40]	; 0x28
  402728:	e572      	b.n	402210 <_svfprintf_r+0xb4>
  40272a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40272e:	f89a 3000 	ldrb.w	r3, [sl]
  402732:	e56b      	b.n	40220c <_svfprintf_r+0xb0>
  402734:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402738:	f89a 3000 	ldrb.w	r3, [sl]
  40273c:	e566      	b.n	40220c <_svfprintf_r+0xb0>
  40273e:	f89a 3000 	ldrb.w	r3, [sl]
  402742:	2b6c      	cmp	r3, #108	; 0x6c
  402744:	bf03      	ittte	eq
  402746:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40274a:	f04b 0b20 	orreq.w	fp, fp, #32
  40274e:	f10a 0a01 	addeq.w	sl, sl, #1
  402752:	f04b 0b10 	orrne.w	fp, fp, #16
  402756:	e559      	b.n	40220c <_svfprintf_r+0xb0>
  402758:	2a00      	cmp	r2, #0
  40275a:	f040 8711 	bne.w	403580 <_svfprintf_r+0x1424>
  40275e:	f01b 0f20 	tst.w	fp, #32
  402762:	f040 84f9 	bne.w	403158 <_svfprintf_r+0xffc>
  402766:	f01b 0f10 	tst.w	fp, #16
  40276a:	f040 84ac 	bne.w	4030c6 <_svfprintf_r+0xf6a>
  40276e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402772:	f000 84a8 	beq.w	4030c6 <_svfprintf_r+0xf6a>
  402776:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402778:	6813      	ldr	r3, [r2, #0]
  40277a:	3204      	adds	r2, #4
  40277c:	920f      	str	r2, [sp, #60]	; 0x3c
  40277e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402782:	801a      	strh	r2, [r3, #0]
  402784:	e511      	b.n	4021aa <_svfprintf_r+0x4e>
  402786:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402788:	4bb3      	ldr	r3, [pc, #716]	; (402a58 <_svfprintf_r+0x8fc>)
  40278a:	680c      	ldr	r4, [r1, #0]
  40278c:	9318      	str	r3, [sp, #96]	; 0x60
  40278e:	2230      	movs	r2, #48	; 0x30
  402790:	2378      	movs	r3, #120	; 0x78
  402792:	3104      	adds	r1, #4
  402794:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402798:	9311      	str	r3, [sp, #68]	; 0x44
  40279a:	f04b 0b02 	orr.w	fp, fp, #2
  40279e:	910f      	str	r1, [sp, #60]	; 0x3c
  4027a0:	2500      	movs	r5, #0
  4027a2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4027a6:	2302      	movs	r3, #2
  4027a8:	e5cb      	b.n	402342 <_svfprintf_r+0x1e6>
  4027aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4027ac:	9311      	str	r3, [sp, #68]	; 0x44
  4027ae:	680a      	ldr	r2, [r1, #0]
  4027b0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4027b4:	2300      	movs	r3, #0
  4027b6:	460a      	mov	r2, r1
  4027b8:	461f      	mov	r7, r3
  4027ba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4027be:	3204      	adds	r2, #4
  4027c0:	2301      	movs	r3, #1
  4027c2:	9308      	str	r3, [sp, #32]
  4027c4:	f8cd b01c 	str.w	fp, [sp, #28]
  4027c8:	970a      	str	r7, [sp, #40]	; 0x28
  4027ca:	9712      	str	r7, [sp, #72]	; 0x48
  4027cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4027ce:	930e      	str	r3, [sp, #56]	; 0x38
  4027d0:	ae28      	add	r6, sp, #160	; 0xa0
  4027d2:	e5df      	b.n	402394 <_svfprintf_r+0x238>
  4027d4:	9311      	str	r3, [sp, #68]	; 0x44
  4027d6:	2a00      	cmp	r2, #0
  4027d8:	f040 86ea 	bne.w	4035b0 <_svfprintf_r+0x1454>
  4027dc:	f01b 0f20 	tst.w	fp, #32
  4027e0:	d15d      	bne.n	40289e <_svfprintf_r+0x742>
  4027e2:	f01b 0f10 	tst.w	fp, #16
  4027e6:	f040 8308 	bne.w	402dfa <_svfprintf_r+0xc9e>
  4027ea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4027ee:	f000 8304 	beq.w	402dfa <_svfprintf_r+0xc9e>
  4027f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4027f4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4027f8:	3104      	adds	r1, #4
  4027fa:	17e5      	asrs	r5, r4, #31
  4027fc:	4622      	mov	r2, r4
  4027fe:	462b      	mov	r3, r5
  402800:	910f      	str	r1, [sp, #60]	; 0x3c
  402802:	2a00      	cmp	r2, #0
  402804:	f173 0300 	sbcs.w	r3, r3, #0
  402808:	db58      	blt.n	4028bc <_svfprintf_r+0x760>
  40280a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40280c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402810:	1c4a      	adds	r2, r1, #1
  402812:	f04f 0301 	mov.w	r3, #1
  402816:	f47f ad9b 	bne.w	402350 <_svfprintf_r+0x1f4>
  40281a:	ea54 0205 	orrs.w	r2, r4, r5
  40281e:	f000 81df 	beq.w	402be0 <_svfprintf_r+0xa84>
  402822:	f8cd b01c 	str.w	fp, [sp, #28]
  402826:	2b01      	cmp	r3, #1
  402828:	f000 827b 	beq.w	402d22 <_svfprintf_r+0xbc6>
  40282c:	2b02      	cmp	r3, #2
  40282e:	f040 8206 	bne.w	402c3e <_svfprintf_r+0xae2>
  402832:	9818      	ldr	r0, [sp, #96]	; 0x60
  402834:	464e      	mov	r6, r9
  402836:	0923      	lsrs	r3, r4, #4
  402838:	f004 010f 	and.w	r1, r4, #15
  40283c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402840:	092a      	lsrs	r2, r5, #4
  402842:	461c      	mov	r4, r3
  402844:	4615      	mov	r5, r2
  402846:	5c43      	ldrb	r3, [r0, r1]
  402848:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40284c:	ea54 0305 	orrs.w	r3, r4, r5
  402850:	d1f1      	bne.n	402836 <_svfprintf_r+0x6da>
  402852:	eba9 0306 	sub.w	r3, r9, r6
  402856:	930e      	str	r3, [sp, #56]	; 0x38
  402858:	e590      	b.n	40237c <_svfprintf_r+0x220>
  40285a:	9311      	str	r3, [sp, #68]	; 0x44
  40285c:	2a00      	cmp	r2, #0
  40285e:	f040 86a3 	bne.w	4035a8 <_svfprintf_r+0x144c>
  402862:	4b7e      	ldr	r3, [pc, #504]	; (402a5c <_svfprintf_r+0x900>)
  402864:	9318      	str	r3, [sp, #96]	; 0x60
  402866:	f01b 0f20 	tst.w	fp, #32
  40286a:	f43f aeef 	beq.w	40264c <_svfprintf_r+0x4f0>
  40286e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402870:	3507      	adds	r5, #7
  402872:	f025 0307 	bic.w	r3, r5, #7
  402876:	f103 0208 	add.w	r2, r3, #8
  40287a:	f01b 0f01 	tst.w	fp, #1
  40287e:	920f      	str	r2, [sp, #60]	; 0x3c
  402880:	e9d3 4500 	ldrd	r4, r5, [r3]
  402884:	f47f aef4 	bne.w	402670 <_svfprintf_r+0x514>
  402888:	2302      	movs	r3, #2
  40288a:	e55a      	b.n	402342 <_svfprintf_r+0x1e6>
  40288c:	9311      	str	r3, [sp, #68]	; 0x44
  40288e:	2a00      	cmp	r2, #0
  402890:	f040 8686 	bne.w	4035a0 <_svfprintf_r+0x1444>
  402894:	f04b 0b10 	orr.w	fp, fp, #16
  402898:	f01b 0f20 	tst.w	fp, #32
  40289c:	d0a1      	beq.n	4027e2 <_svfprintf_r+0x686>
  40289e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4028a0:	3507      	adds	r5, #7
  4028a2:	f025 0507 	bic.w	r5, r5, #7
  4028a6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4028aa:	2a00      	cmp	r2, #0
  4028ac:	f105 0108 	add.w	r1, r5, #8
  4028b0:	461d      	mov	r5, r3
  4028b2:	f173 0300 	sbcs.w	r3, r3, #0
  4028b6:	910f      	str	r1, [sp, #60]	; 0x3c
  4028b8:	4614      	mov	r4, r2
  4028ba:	daa6      	bge.n	40280a <_svfprintf_r+0x6ae>
  4028bc:	272d      	movs	r7, #45	; 0x2d
  4028be:	4264      	negs	r4, r4
  4028c0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4028c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4028c8:	2301      	movs	r3, #1
  4028ca:	e53d      	b.n	402348 <_svfprintf_r+0x1ec>
  4028cc:	9311      	str	r3, [sp, #68]	; 0x44
  4028ce:	2a00      	cmp	r2, #0
  4028d0:	f040 8662 	bne.w	403598 <_svfprintf_r+0x143c>
  4028d4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4028d6:	3507      	adds	r5, #7
  4028d8:	f025 0307 	bic.w	r3, r5, #7
  4028dc:	f103 0208 	add.w	r2, r3, #8
  4028e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4028e2:	681a      	ldr	r2, [r3, #0]
  4028e4:	9215      	str	r2, [sp, #84]	; 0x54
  4028e6:	685b      	ldr	r3, [r3, #4]
  4028e8:	9314      	str	r3, [sp, #80]	; 0x50
  4028ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4028ec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4028ee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4028f2:	4628      	mov	r0, r5
  4028f4:	4621      	mov	r1, r4
  4028f6:	f04f 32ff 	mov.w	r2, #4294967295
  4028fa:	4b59      	ldr	r3, [pc, #356]	; (402a60 <_svfprintf_r+0x904>)
  4028fc:	f005 fdda 	bl	4084b4 <__aeabi_dcmpun>
  402900:	2800      	cmp	r0, #0
  402902:	f040 834a 	bne.w	402f9a <_svfprintf_r+0xe3e>
  402906:	4628      	mov	r0, r5
  402908:	4621      	mov	r1, r4
  40290a:	f04f 32ff 	mov.w	r2, #4294967295
  40290e:	4b54      	ldr	r3, [pc, #336]	; (402a60 <_svfprintf_r+0x904>)
  402910:	f005 fdb2 	bl	408478 <__aeabi_dcmple>
  402914:	2800      	cmp	r0, #0
  402916:	f040 8340 	bne.w	402f9a <_svfprintf_r+0xe3e>
  40291a:	a815      	add	r0, sp, #84	; 0x54
  40291c:	c80d      	ldmia	r0, {r0, r2, r3}
  40291e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402920:	f005 fda0 	bl	408464 <__aeabi_dcmplt>
  402924:	2800      	cmp	r0, #0
  402926:	f040 8530 	bne.w	40338a <_svfprintf_r+0x122e>
  40292a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40292e:	4e4d      	ldr	r6, [pc, #308]	; (402a64 <_svfprintf_r+0x908>)
  402930:	4b4d      	ldr	r3, [pc, #308]	; (402a68 <_svfprintf_r+0x90c>)
  402932:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402936:	9007      	str	r0, [sp, #28]
  402938:	9811      	ldr	r0, [sp, #68]	; 0x44
  40293a:	2203      	movs	r2, #3
  40293c:	2100      	movs	r1, #0
  40293e:	9208      	str	r2, [sp, #32]
  402940:	910a      	str	r1, [sp, #40]	; 0x28
  402942:	2847      	cmp	r0, #71	; 0x47
  402944:	bfd8      	it	le
  402946:	461e      	movle	r6, r3
  402948:	920e      	str	r2, [sp, #56]	; 0x38
  40294a:	9112      	str	r1, [sp, #72]	; 0x48
  40294c:	e51e      	b.n	40238c <_svfprintf_r+0x230>
  40294e:	f04b 0b08 	orr.w	fp, fp, #8
  402952:	f89a 3000 	ldrb.w	r3, [sl]
  402956:	e459      	b.n	40220c <_svfprintf_r+0xb0>
  402958:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40295c:	2300      	movs	r3, #0
  40295e:	461c      	mov	r4, r3
  402960:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402964:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402968:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40296c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402970:	2809      	cmp	r0, #9
  402972:	d9f5      	bls.n	402960 <_svfprintf_r+0x804>
  402974:	940d      	str	r4, [sp, #52]	; 0x34
  402976:	e44b      	b.n	402210 <_svfprintf_r+0xb4>
  402978:	f04b 0b10 	orr.w	fp, fp, #16
  40297c:	9311      	str	r3, [sp, #68]	; 0x44
  40297e:	f01b 0320 	ands.w	r3, fp, #32
  402982:	f43f ae1d 	beq.w	4025c0 <_svfprintf_r+0x464>
  402986:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402988:	3507      	adds	r5, #7
  40298a:	f025 0307 	bic.w	r3, r5, #7
  40298e:	f103 0208 	add.w	r2, r3, #8
  402992:	e9d3 4500 	ldrd	r4, r5, [r3]
  402996:	920f      	str	r2, [sp, #60]	; 0x3c
  402998:	2300      	movs	r3, #0
  40299a:	e4d2      	b.n	402342 <_svfprintf_r+0x1e6>
  40299c:	9311      	str	r3, [sp, #68]	; 0x44
  40299e:	2a00      	cmp	r2, #0
  4029a0:	f040 85e7 	bne.w	403572 <_svfprintf_r+0x1416>
  4029a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4029a6:	2a00      	cmp	r2, #0
  4029a8:	f43f aca3 	beq.w	4022f2 <_svfprintf_r+0x196>
  4029ac:	2300      	movs	r3, #0
  4029ae:	2101      	movs	r1, #1
  4029b0:	461f      	mov	r7, r3
  4029b2:	9108      	str	r1, [sp, #32]
  4029b4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4029b8:	f8cd b01c 	str.w	fp, [sp, #28]
  4029bc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4029c0:	930a      	str	r3, [sp, #40]	; 0x28
  4029c2:	9312      	str	r3, [sp, #72]	; 0x48
  4029c4:	910e      	str	r1, [sp, #56]	; 0x38
  4029c6:	ae28      	add	r6, sp, #160	; 0xa0
  4029c8:	e4e4      	b.n	402394 <_svfprintf_r+0x238>
  4029ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029cc:	e534      	b.n	402438 <_svfprintf_r+0x2dc>
  4029ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4029d0:	2b65      	cmp	r3, #101	; 0x65
  4029d2:	f340 80a7 	ble.w	402b24 <_svfprintf_r+0x9c8>
  4029d6:	a815      	add	r0, sp, #84	; 0x54
  4029d8:	c80d      	ldmia	r0, {r0, r2, r3}
  4029da:	9914      	ldr	r1, [sp, #80]	; 0x50
  4029dc:	f005 fd38 	bl	408450 <__aeabi_dcmpeq>
  4029e0:	2800      	cmp	r0, #0
  4029e2:	f000 8150 	beq.w	402c86 <_svfprintf_r+0xb2a>
  4029e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029e8:	4a20      	ldr	r2, [pc, #128]	; (402a6c <_svfprintf_r+0x910>)
  4029ea:	f8c8 2000 	str.w	r2, [r8]
  4029ee:	3301      	adds	r3, #1
  4029f0:	3401      	adds	r4, #1
  4029f2:	2201      	movs	r2, #1
  4029f4:	2b07      	cmp	r3, #7
  4029f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4029f8:	9326      	str	r3, [sp, #152]	; 0x98
  4029fa:	f8c8 2004 	str.w	r2, [r8, #4]
  4029fe:	f300 836a 	bgt.w	4030d6 <_svfprintf_r+0xf7a>
  402a02:	f108 0808 	add.w	r8, r8, #8
  402a06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402a08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402a0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a0c:	4293      	cmp	r3, r2
  402a0e:	db03      	blt.n	402a18 <_svfprintf_r+0x8bc>
  402a10:	9b07      	ldr	r3, [sp, #28]
  402a12:	07dd      	lsls	r5, r3, #31
  402a14:	f57f ad82 	bpl.w	40251c <_svfprintf_r+0x3c0>
  402a18:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a1a:	9919      	ldr	r1, [sp, #100]	; 0x64
  402a1c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402a1e:	f8c8 2000 	str.w	r2, [r8]
  402a22:	3301      	adds	r3, #1
  402a24:	440c      	add	r4, r1
  402a26:	2b07      	cmp	r3, #7
  402a28:	f8c8 1004 	str.w	r1, [r8, #4]
  402a2c:	9427      	str	r4, [sp, #156]	; 0x9c
  402a2e:	9326      	str	r3, [sp, #152]	; 0x98
  402a30:	f300 839e 	bgt.w	403170 <_svfprintf_r+0x1014>
  402a34:	f108 0808 	add.w	r8, r8, #8
  402a38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a3a:	1e5e      	subs	r6, r3, #1
  402a3c:	2e00      	cmp	r6, #0
  402a3e:	f77f ad6d 	ble.w	40251c <_svfprintf_r+0x3c0>
  402a42:	2e10      	cmp	r6, #16
  402a44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a46:	4d0a      	ldr	r5, [pc, #40]	; (402a70 <_svfprintf_r+0x914>)
  402a48:	f340 81f5 	ble.w	402e36 <_svfprintf_r+0xcda>
  402a4c:	4622      	mov	r2, r4
  402a4e:	2710      	movs	r7, #16
  402a50:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402a54:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402a56:	e013      	b.n	402a80 <_svfprintf_r+0x924>
  402a58:	00408d78 	.word	0x00408d78
  402a5c:	00408d64 	.word	0x00408d64
  402a60:	7fefffff 	.word	0x7fefffff
  402a64:	00408d58 	.word	0x00408d58
  402a68:	00408d54 	.word	0x00408d54
  402a6c:	00408d94 	.word	0x00408d94
  402a70:	00408da8 	.word	0x00408da8
  402a74:	f108 0808 	add.w	r8, r8, #8
  402a78:	3e10      	subs	r6, #16
  402a7a:	2e10      	cmp	r6, #16
  402a7c:	f340 81da 	ble.w	402e34 <_svfprintf_r+0xcd8>
  402a80:	3301      	adds	r3, #1
  402a82:	3210      	adds	r2, #16
  402a84:	2b07      	cmp	r3, #7
  402a86:	9227      	str	r2, [sp, #156]	; 0x9c
  402a88:	9326      	str	r3, [sp, #152]	; 0x98
  402a8a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402a8e:	ddf1      	ble.n	402a74 <_svfprintf_r+0x918>
  402a90:	aa25      	add	r2, sp, #148	; 0x94
  402a92:	4621      	mov	r1, r4
  402a94:	4658      	mov	r0, fp
  402a96:	f004 fea7 	bl	4077e8 <__ssprint_r>
  402a9a:	2800      	cmp	r0, #0
  402a9c:	f47f ac30 	bne.w	402300 <_svfprintf_r+0x1a4>
  402aa0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402aa2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402aa4:	46c8      	mov	r8, r9
  402aa6:	e7e7      	b.n	402a78 <_svfprintf_r+0x91c>
  402aa8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402aaa:	9a08      	ldr	r2, [sp, #32]
  402aac:	1a9f      	subs	r7, r3, r2
  402aae:	2f00      	cmp	r7, #0
  402ab0:	f77f ace5 	ble.w	40247e <_svfprintf_r+0x322>
  402ab4:	2f10      	cmp	r7, #16
  402ab6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ab8:	4db6      	ldr	r5, [pc, #728]	; (402d94 <_svfprintf_r+0xc38>)
  402aba:	dd27      	ble.n	402b0c <_svfprintf_r+0x9b0>
  402abc:	4642      	mov	r2, r8
  402abe:	4621      	mov	r1, r4
  402ac0:	46b0      	mov	r8, r6
  402ac2:	f04f 0b10 	mov.w	fp, #16
  402ac6:	462e      	mov	r6, r5
  402ac8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402aca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402acc:	e004      	b.n	402ad8 <_svfprintf_r+0x97c>
  402ace:	3f10      	subs	r7, #16
  402ad0:	2f10      	cmp	r7, #16
  402ad2:	f102 0208 	add.w	r2, r2, #8
  402ad6:	dd15      	ble.n	402b04 <_svfprintf_r+0x9a8>
  402ad8:	3301      	adds	r3, #1
  402ada:	3110      	adds	r1, #16
  402adc:	2b07      	cmp	r3, #7
  402ade:	9127      	str	r1, [sp, #156]	; 0x9c
  402ae0:	9326      	str	r3, [sp, #152]	; 0x98
  402ae2:	e882 0840 	stmia.w	r2, {r6, fp}
  402ae6:	ddf2      	ble.n	402ace <_svfprintf_r+0x972>
  402ae8:	aa25      	add	r2, sp, #148	; 0x94
  402aea:	4629      	mov	r1, r5
  402aec:	4620      	mov	r0, r4
  402aee:	f004 fe7b 	bl	4077e8 <__ssprint_r>
  402af2:	2800      	cmp	r0, #0
  402af4:	f47f ac04 	bne.w	402300 <_svfprintf_r+0x1a4>
  402af8:	3f10      	subs	r7, #16
  402afa:	2f10      	cmp	r7, #16
  402afc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402afe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b00:	464a      	mov	r2, r9
  402b02:	dce9      	bgt.n	402ad8 <_svfprintf_r+0x97c>
  402b04:	4635      	mov	r5, r6
  402b06:	460c      	mov	r4, r1
  402b08:	4646      	mov	r6, r8
  402b0a:	4690      	mov	r8, r2
  402b0c:	3301      	adds	r3, #1
  402b0e:	443c      	add	r4, r7
  402b10:	2b07      	cmp	r3, #7
  402b12:	9427      	str	r4, [sp, #156]	; 0x9c
  402b14:	9326      	str	r3, [sp, #152]	; 0x98
  402b16:	e888 00a0 	stmia.w	r8, {r5, r7}
  402b1a:	f300 8232 	bgt.w	402f82 <_svfprintf_r+0xe26>
  402b1e:	f108 0808 	add.w	r8, r8, #8
  402b22:	e4ac      	b.n	40247e <_svfprintf_r+0x322>
  402b24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b26:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402b28:	2b01      	cmp	r3, #1
  402b2a:	f340 81fe 	ble.w	402f2a <_svfprintf_r+0xdce>
  402b2e:	3701      	adds	r7, #1
  402b30:	3401      	adds	r4, #1
  402b32:	2301      	movs	r3, #1
  402b34:	2f07      	cmp	r7, #7
  402b36:	9427      	str	r4, [sp, #156]	; 0x9c
  402b38:	9726      	str	r7, [sp, #152]	; 0x98
  402b3a:	f8c8 6000 	str.w	r6, [r8]
  402b3e:	f8c8 3004 	str.w	r3, [r8, #4]
  402b42:	f300 8203 	bgt.w	402f4c <_svfprintf_r+0xdf0>
  402b46:	f108 0808 	add.w	r8, r8, #8
  402b4a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402b4c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402b4e:	f8c8 3000 	str.w	r3, [r8]
  402b52:	3701      	adds	r7, #1
  402b54:	4414      	add	r4, r2
  402b56:	2f07      	cmp	r7, #7
  402b58:	9427      	str	r4, [sp, #156]	; 0x9c
  402b5a:	9726      	str	r7, [sp, #152]	; 0x98
  402b5c:	f8c8 2004 	str.w	r2, [r8, #4]
  402b60:	f300 8200 	bgt.w	402f64 <_svfprintf_r+0xe08>
  402b64:	f108 0808 	add.w	r8, r8, #8
  402b68:	a815      	add	r0, sp, #84	; 0x54
  402b6a:	c80d      	ldmia	r0, {r0, r2, r3}
  402b6c:	9914      	ldr	r1, [sp, #80]	; 0x50
  402b6e:	f005 fc6f 	bl	408450 <__aeabi_dcmpeq>
  402b72:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b74:	2800      	cmp	r0, #0
  402b76:	f040 8101 	bne.w	402d7c <_svfprintf_r+0xc20>
  402b7a:	3b01      	subs	r3, #1
  402b7c:	3701      	adds	r7, #1
  402b7e:	3601      	adds	r6, #1
  402b80:	441c      	add	r4, r3
  402b82:	2f07      	cmp	r7, #7
  402b84:	9726      	str	r7, [sp, #152]	; 0x98
  402b86:	9427      	str	r4, [sp, #156]	; 0x9c
  402b88:	f8c8 6000 	str.w	r6, [r8]
  402b8c:	f8c8 3004 	str.w	r3, [r8, #4]
  402b90:	f300 8127 	bgt.w	402de2 <_svfprintf_r+0xc86>
  402b94:	f108 0808 	add.w	r8, r8, #8
  402b98:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402b9a:	f8c8 2004 	str.w	r2, [r8, #4]
  402b9e:	3701      	adds	r7, #1
  402ba0:	4414      	add	r4, r2
  402ba2:	ab21      	add	r3, sp, #132	; 0x84
  402ba4:	2f07      	cmp	r7, #7
  402ba6:	9427      	str	r4, [sp, #156]	; 0x9c
  402ba8:	9726      	str	r7, [sp, #152]	; 0x98
  402baa:	f8c8 3000 	str.w	r3, [r8]
  402bae:	f77f acb3 	ble.w	402518 <_svfprintf_r+0x3bc>
  402bb2:	aa25      	add	r2, sp, #148	; 0x94
  402bb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bb8:	f004 fe16 	bl	4077e8 <__ssprint_r>
  402bbc:	2800      	cmp	r0, #0
  402bbe:	f47f ab9f 	bne.w	402300 <_svfprintf_r+0x1a4>
  402bc2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bc4:	46c8      	mov	r8, r9
  402bc6:	e4a9      	b.n	40251c <_svfprintf_r+0x3c0>
  402bc8:	aa25      	add	r2, sp, #148	; 0x94
  402bca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bcc:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bce:	f004 fe0b 	bl	4077e8 <__ssprint_r>
  402bd2:	2800      	cmp	r0, #0
  402bd4:	f43f aceb 	beq.w	4025ae <_svfprintf_r+0x452>
  402bd8:	f7ff bb92 	b.w	402300 <_svfprintf_r+0x1a4>
  402bdc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402be0:	2b01      	cmp	r3, #1
  402be2:	f000 8134 	beq.w	402e4e <_svfprintf_r+0xcf2>
  402be6:	2b02      	cmp	r3, #2
  402be8:	d125      	bne.n	402c36 <_svfprintf_r+0xada>
  402bea:	f8cd b01c 	str.w	fp, [sp, #28]
  402bee:	2400      	movs	r4, #0
  402bf0:	2500      	movs	r5, #0
  402bf2:	e61e      	b.n	402832 <_svfprintf_r+0x6d6>
  402bf4:	aa25      	add	r2, sp, #148	; 0x94
  402bf6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bf8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bfa:	f004 fdf5 	bl	4077e8 <__ssprint_r>
  402bfe:	2800      	cmp	r0, #0
  402c00:	f47f ab7e 	bne.w	402300 <_svfprintf_r+0x1a4>
  402c04:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c06:	46c8      	mov	r8, r9
  402c08:	e475      	b.n	4024f6 <_svfprintf_r+0x39a>
  402c0a:	aa25      	add	r2, sp, #148	; 0x94
  402c0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c10:	f004 fdea 	bl	4077e8 <__ssprint_r>
  402c14:	2800      	cmp	r0, #0
  402c16:	f47f ab73 	bne.w	402300 <_svfprintf_r+0x1a4>
  402c1a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c1c:	46c8      	mov	r8, r9
  402c1e:	e41b      	b.n	402458 <_svfprintf_r+0x2fc>
  402c20:	aa25      	add	r2, sp, #148	; 0x94
  402c22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c24:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c26:	f004 fddf 	bl	4077e8 <__ssprint_r>
  402c2a:	2800      	cmp	r0, #0
  402c2c:	f47f ab68 	bne.w	402300 <_svfprintf_r+0x1a4>
  402c30:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c32:	46c8      	mov	r8, r9
  402c34:	e420      	b.n	402478 <_svfprintf_r+0x31c>
  402c36:	f8cd b01c 	str.w	fp, [sp, #28]
  402c3a:	2400      	movs	r4, #0
  402c3c:	2500      	movs	r5, #0
  402c3e:	4649      	mov	r1, r9
  402c40:	e000      	b.n	402c44 <_svfprintf_r+0xae8>
  402c42:	4631      	mov	r1, r6
  402c44:	08e2      	lsrs	r2, r4, #3
  402c46:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402c4a:	08e8      	lsrs	r0, r5, #3
  402c4c:	f004 0307 	and.w	r3, r4, #7
  402c50:	4605      	mov	r5, r0
  402c52:	4614      	mov	r4, r2
  402c54:	3330      	adds	r3, #48	; 0x30
  402c56:	ea54 0205 	orrs.w	r2, r4, r5
  402c5a:	f801 3c01 	strb.w	r3, [r1, #-1]
  402c5e:	f101 36ff 	add.w	r6, r1, #4294967295
  402c62:	d1ee      	bne.n	402c42 <_svfprintf_r+0xae6>
  402c64:	9a07      	ldr	r2, [sp, #28]
  402c66:	07d2      	lsls	r2, r2, #31
  402c68:	f57f adf3 	bpl.w	402852 <_svfprintf_r+0x6f6>
  402c6c:	2b30      	cmp	r3, #48	; 0x30
  402c6e:	f43f adf0 	beq.w	402852 <_svfprintf_r+0x6f6>
  402c72:	3902      	subs	r1, #2
  402c74:	2330      	movs	r3, #48	; 0x30
  402c76:	f806 3c01 	strb.w	r3, [r6, #-1]
  402c7a:	eba9 0301 	sub.w	r3, r9, r1
  402c7e:	930e      	str	r3, [sp, #56]	; 0x38
  402c80:	460e      	mov	r6, r1
  402c82:	f7ff bb7b 	b.w	40237c <_svfprintf_r+0x220>
  402c86:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402c88:	2900      	cmp	r1, #0
  402c8a:	f340 822e 	ble.w	4030ea <_svfprintf_r+0xf8e>
  402c8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402c92:	4293      	cmp	r3, r2
  402c94:	bfa8      	it	ge
  402c96:	4613      	movge	r3, r2
  402c98:	2b00      	cmp	r3, #0
  402c9a:	461f      	mov	r7, r3
  402c9c:	dd0d      	ble.n	402cba <_svfprintf_r+0xb5e>
  402c9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ca0:	f8c8 6000 	str.w	r6, [r8]
  402ca4:	3301      	adds	r3, #1
  402ca6:	443c      	add	r4, r7
  402ca8:	2b07      	cmp	r3, #7
  402caa:	9427      	str	r4, [sp, #156]	; 0x9c
  402cac:	f8c8 7004 	str.w	r7, [r8, #4]
  402cb0:	9326      	str	r3, [sp, #152]	; 0x98
  402cb2:	f300 831f 	bgt.w	4032f4 <_svfprintf_r+0x1198>
  402cb6:	f108 0808 	add.w	r8, r8, #8
  402cba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402cbc:	2f00      	cmp	r7, #0
  402cbe:	bfa8      	it	ge
  402cc0:	1bdb      	subge	r3, r3, r7
  402cc2:	2b00      	cmp	r3, #0
  402cc4:	461f      	mov	r7, r3
  402cc6:	f340 80d6 	ble.w	402e76 <_svfprintf_r+0xd1a>
  402cca:	2f10      	cmp	r7, #16
  402ccc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cce:	4d31      	ldr	r5, [pc, #196]	; (402d94 <_svfprintf_r+0xc38>)
  402cd0:	f340 81ed 	ble.w	4030ae <_svfprintf_r+0xf52>
  402cd4:	4642      	mov	r2, r8
  402cd6:	4621      	mov	r1, r4
  402cd8:	46b0      	mov	r8, r6
  402cda:	f04f 0b10 	mov.w	fp, #16
  402cde:	462e      	mov	r6, r5
  402ce0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402ce2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402ce4:	e004      	b.n	402cf0 <_svfprintf_r+0xb94>
  402ce6:	3208      	adds	r2, #8
  402ce8:	3f10      	subs	r7, #16
  402cea:	2f10      	cmp	r7, #16
  402cec:	f340 81db 	ble.w	4030a6 <_svfprintf_r+0xf4a>
  402cf0:	3301      	adds	r3, #1
  402cf2:	3110      	adds	r1, #16
  402cf4:	2b07      	cmp	r3, #7
  402cf6:	9127      	str	r1, [sp, #156]	; 0x9c
  402cf8:	9326      	str	r3, [sp, #152]	; 0x98
  402cfa:	e882 0840 	stmia.w	r2, {r6, fp}
  402cfe:	ddf2      	ble.n	402ce6 <_svfprintf_r+0xb8a>
  402d00:	aa25      	add	r2, sp, #148	; 0x94
  402d02:	4629      	mov	r1, r5
  402d04:	4620      	mov	r0, r4
  402d06:	f004 fd6f 	bl	4077e8 <__ssprint_r>
  402d0a:	2800      	cmp	r0, #0
  402d0c:	f47f aaf8 	bne.w	402300 <_svfprintf_r+0x1a4>
  402d10:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402d12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d14:	464a      	mov	r2, r9
  402d16:	e7e7      	b.n	402ce8 <_svfprintf_r+0xb8c>
  402d18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402d1a:	930e      	str	r3, [sp, #56]	; 0x38
  402d1c:	464e      	mov	r6, r9
  402d1e:	f7ff bb2d 	b.w	40237c <_svfprintf_r+0x220>
  402d22:	2d00      	cmp	r5, #0
  402d24:	bf08      	it	eq
  402d26:	2c0a      	cmpeq	r4, #10
  402d28:	f0c0 808f 	bcc.w	402e4a <_svfprintf_r+0xcee>
  402d2c:	464e      	mov	r6, r9
  402d2e:	4620      	mov	r0, r4
  402d30:	4629      	mov	r1, r5
  402d32:	220a      	movs	r2, #10
  402d34:	2300      	movs	r3, #0
  402d36:	f005 fbfb 	bl	408530 <__aeabi_uldivmod>
  402d3a:	3230      	adds	r2, #48	; 0x30
  402d3c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402d40:	4620      	mov	r0, r4
  402d42:	4629      	mov	r1, r5
  402d44:	2300      	movs	r3, #0
  402d46:	220a      	movs	r2, #10
  402d48:	f005 fbf2 	bl	408530 <__aeabi_uldivmod>
  402d4c:	4604      	mov	r4, r0
  402d4e:	460d      	mov	r5, r1
  402d50:	ea54 0305 	orrs.w	r3, r4, r5
  402d54:	d1eb      	bne.n	402d2e <_svfprintf_r+0xbd2>
  402d56:	eba9 0306 	sub.w	r3, r9, r6
  402d5a:	930e      	str	r3, [sp, #56]	; 0x38
  402d5c:	f7ff bb0e 	b.w	40237c <_svfprintf_r+0x220>
  402d60:	aa25      	add	r2, sp, #148	; 0x94
  402d62:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d64:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d66:	f004 fd3f 	bl	4077e8 <__ssprint_r>
  402d6a:	2800      	cmp	r0, #0
  402d6c:	f47f aac8 	bne.w	402300 <_svfprintf_r+0x1a4>
  402d70:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402d74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d76:	46c8      	mov	r8, r9
  402d78:	f7ff bb5e 	b.w	402438 <_svfprintf_r+0x2dc>
  402d7c:	1e5e      	subs	r6, r3, #1
  402d7e:	2e00      	cmp	r6, #0
  402d80:	f77f af0a 	ble.w	402b98 <_svfprintf_r+0xa3c>
  402d84:	2e10      	cmp	r6, #16
  402d86:	4d03      	ldr	r5, [pc, #12]	; (402d94 <_svfprintf_r+0xc38>)
  402d88:	dd22      	ble.n	402dd0 <_svfprintf_r+0xc74>
  402d8a:	4622      	mov	r2, r4
  402d8c:	f04f 0b10 	mov.w	fp, #16
  402d90:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402d92:	e006      	b.n	402da2 <_svfprintf_r+0xc46>
  402d94:	00408da8 	.word	0x00408da8
  402d98:	3e10      	subs	r6, #16
  402d9a:	2e10      	cmp	r6, #16
  402d9c:	f108 0808 	add.w	r8, r8, #8
  402da0:	dd15      	ble.n	402dce <_svfprintf_r+0xc72>
  402da2:	3701      	adds	r7, #1
  402da4:	3210      	adds	r2, #16
  402da6:	2f07      	cmp	r7, #7
  402da8:	9227      	str	r2, [sp, #156]	; 0x9c
  402daa:	9726      	str	r7, [sp, #152]	; 0x98
  402dac:	e888 0820 	stmia.w	r8, {r5, fp}
  402db0:	ddf2      	ble.n	402d98 <_svfprintf_r+0xc3c>
  402db2:	aa25      	add	r2, sp, #148	; 0x94
  402db4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402db6:	4620      	mov	r0, r4
  402db8:	f004 fd16 	bl	4077e8 <__ssprint_r>
  402dbc:	2800      	cmp	r0, #0
  402dbe:	f47f aa9f 	bne.w	402300 <_svfprintf_r+0x1a4>
  402dc2:	3e10      	subs	r6, #16
  402dc4:	2e10      	cmp	r6, #16
  402dc6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402dc8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402dca:	46c8      	mov	r8, r9
  402dcc:	dce9      	bgt.n	402da2 <_svfprintf_r+0xc46>
  402dce:	4614      	mov	r4, r2
  402dd0:	3701      	adds	r7, #1
  402dd2:	4434      	add	r4, r6
  402dd4:	2f07      	cmp	r7, #7
  402dd6:	9427      	str	r4, [sp, #156]	; 0x9c
  402dd8:	9726      	str	r7, [sp, #152]	; 0x98
  402dda:	e888 0060 	stmia.w	r8, {r5, r6}
  402dde:	f77f aed9 	ble.w	402b94 <_svfprintf_r+0xa38>
  402de2:	aa25      	add	r2, sp, #148	; 0x94
  402de4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402de6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402de8:	f004 fcfe 	bl	4077e8 <__ssprint_r>
  402dec:	2800      	cmp	r0, #0
  402dee:	f47f aa87 	bne.w	402300 <_svfprintf_r+0x1a4>
  402df2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402df4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402df6:	46c8      	mov	r8, r9
  402df8:	e6ce      	b.n	402b98 <_svfprintf_r+0xa3c>
  402dfa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402dfc:	6814      	ldr	r4, [r2, #0]
  402dfe:	4613      	mov	r3, r2
  402e00:	3304      	adds	r3, #4
  402e02:	17e5      	asrs	r5, r4, #31
  402e04:	930f      	str	r3, [sp, #60]	; 0x3c
  402e06:	4622      	mov	r2, r4
  402e08:	462b      	mov	r3, r5
  402e0a:	e4fa      	b.n	402802 <_svfprintf_r+0x6a6>
  402e0c:	3204      	adds	r2, #4
  402e0e:	681c      	ldr	r4, [r3, #0]
  402e10:	920f      	str	r2, [sp, #60]	; 0x3c
  402e12:	2301      	movs	r3, #1
  402e14:	2500      	movs	r5, #0
  402e16:	f7ff ba94 	b.w	402342 <_svfprintf_r+0x1e6>
  402e1a:	681c      	ldr	r4, [r3, #0]
  402e1c:	3304      	adds	r3, #4
  402e1e:	930f      	str	r3, [sp, #60]	; 0x3c
  402e20:	2500      	movs	r5, #0
  402e22:	e421      	b.n	402668 <_svfprintf_r+0x50c>
  402e24:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402e26:	460a      	mov	r2, r1
  402e28:	3204      	adds	r2, #4
  402e2a:	680c      	ldr	r4, [r1, #0]
  402e2c:	920f      	str	r2, [sp, #60]	; 0x3c
  402e2e:	2500      	movs	r5, #0
  402e30:	f7ff ba87 	b.w	402342 <_svfprintf_r+0x1e6>
  402e34:	4614      	mov	r4, r2
  402e36:	3301      	adds	r3, #1
  402e38:	4434      	add	r4, r6
  402e3a:	2b07      	cmp	r3, #7
  402e3c:	9427      	str	r4, [sp, #156]	; 0x9c
  402e3e:	9326      	str	r3, [sp, #152]	; 0x98
  402e40:	e888 0060 	stmia.w	r8, {r5, r6}
  402e44:	f77f ab68 	ble.w	402518 <_svfprintf_r+0x3bc>
  402e48:	e6b3      	b.n	402bb2 <_svfprintf_r+0xa56>
  402e4a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402e4e:	f8cd b01c 	str.w	fp, [sp, #28]
  402e52:	ae42      	add	r6, sp, #264	; 0x108
  402e54:	3430      	adds	r4, #48	; 0x30
  402e56:	2301      	movs	r3, #1
  402e58:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402e5c:	930e      	str	r3, [sp, #56]	; 0x38
  402e5e:	f7ff ba8d 	b.w	40237c <_svfprintf_r+0x220>
  402e62:	aa25      	add	r2, sp, #148	; 0x94
  402e64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e66:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e68:	f004 fcbe 	bl	4077e8 <__ssprint_r>
  402e6c:	2800      	cmp	r0, #0
  402e6e:	f47f aa47 	bne.w	402300 <_svfprintf_r+0x1a4>
  402e72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e74:	46c8      	mov	r8, r9
  402e76:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402e78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e7a:	429a      	cmp	r2, r3
  402e7c:	db44      	blt.n	402f08 <_svfprintf_r+0xdac>
  402e7e:	9b07      	ldr	r3, [sp, #28]
  402e80:	07d9      	lsls	r1, r3, #31
  402e82:	d441      	bmi.n	402f08 <_svfprintf_r+0xdac>
  402e84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e86:	9812      	ldr	r0, [sp, #72]	; 0x48
  402e88:	1a9a      	subs	r2, r3, r2
  402e8a:	1a1d      	subs	r5, r3, r0
  402e8c:	4295      	cmp	r5, r2
  402e8e:	bfa8      	it	ge
  402e90:	4615      	movge	r5, r2
  402e92:	2d00      	cmp	r5, #0
  402e94:	dd0e      	ble.n	402eb4 <_svfprintf_r+0xd58>
  402e96:	9926      	ldr	r1, [sp, #152]	; 0x98
  402e98:	f8c8 5004 	str.w	r5, [r8, #4]
  402e9c:	3101      	adds	r1, #1
  402e9e:	4406      	add	r6, r0
  402ea0:	442c      	add	r4, r5
  402ea2:	2907      	cmp	r1, #7
  402ea4:	f8c8 6000 	str.w	r6, [r8]
  402ea8:	9427      	str	r4, [sp, #156]	; 0x9c
  402eaa:	9126      	str	r1, [sp, #152]	; 0x98
  402eac:	f300 823b 	bgt.w	403326 <_svfprintf_r+0x11ca>
  402eb0:	f108 0808 	add.w	r8, r8, #8
  402eb4:	2d00      	cmp	r5, #0
  402eb6:	bfac      	ite	ge
  402eb8:	1b56      	subge	r6, r2, r5
  402eba:	4616      	movlt	r6, r2
  402ebc:	2e00      	cmp	r6, #0
  402ebe:	f77f ab2d 	ble.w	40251c <_svfprintf_r+0x3c0>
  402ec2:	2e10      	cmp	r6, #16
  402ec4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ec6:	4db0      	ldr	r5, [pc, #704]	; (403188 <_svfprintf_r+0x102c>)
  402ec8:	ddb5      	ble.n	402e36 <_svfprintf_r+0xcda>
  402eca:	4622      	mov	r2, r4
  402ecc:	2710      	movs	r7, #16
  402ece:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402ed2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402ed4:	e004      	b.n	402ee0 <_svfprintf_r+0xd84>
  402ed6:	f108 0808 	add.w	r8, r8, #8
  402eda:	3e10      	subs	r6, #16
  402edc:	2e10      	cmp	r6, #16
  402ede:	dda9      	ble.n	402e34 <_svfprintf_r+0xcd8>
  402ee0:	3301      	adds	r3, #1
  402ee2:	3210      	adds	r2, #16
  402ee4:	2b07      	cmp	r3, #7
  402ee6:	9227      	str	r2, [sp, #156]	; 0x9c
  402ee8:	9326      	str	r3, [sp, #152]	; 0x98
  402eea:	e888 00a0 	stmia.w	r8, {r5, r7}
  402eee:	ddf2      	ble.n	402ed6 <_svfprintf_r+0xd7a>
  402ef0:	aa25      	add	r2, sp, #148	; 0x94
  402ef2:	4621      	mov	r1, r4
  402ef4:	4658      	mov	r0, fp
  402ef6:	f004 fc77 	bl	4077e8 <__ssprint_r>
  402efa:	2800      	cmp	r0, #0
  402efc:	f47f aa00 	bne.w	402300 <_svfprintf_r+0x1a4>
  402f00:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402f02:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f04:	46c8      	mov	r8, r9
  402f06:	e7e8      	b.n	402eda <_svfprintf_r+0xd7e>
  402f08:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f0a:	9819      	ldr	r0, [sp, #100]	; 0x64
  402f0c:	991a      	ldr	r1, [sp, #104]	; 0x68
  402f0e:	f8c8 1000 	str.w	r1, [r8]
  402f12:	3301      	adds	r3, #1
  402f14:	4404      	add	r4, r0
  402f16:	2b07      	cmp	r3, #7
  402f18:	9427      	str	r4, [sp, #156]	; 0x9c
  402f1a:	f8c8 0004 	str.w	r0, [r8, #4]
  402f1e:	9326      	str	r3, [sp, #152]	; 0x98
  402f20:	f300 81f5 	bgt.w	40330e <_svfprintf_r+0x11b2>
  402f24:	f108 0808 	add.w	r8, r8, #8
  402f28:	e7ac      	b.n	402e84 <_svfprintf_r+0xd28>
  402f2a:	9b07      	ldr	r3, [sp, #28]
  402f2c:	07da      	lsls	r2, r3, #31
  402f2e:	f53f adfe 	bmi.w	402b2e <_svfprintf_r+0x9d2>
  402f32:	3701      	adds	r7, #1
  402f34:	3401      	adds	r4, #1
  402f36:	2301      	movs	r3, #1
  402f38:	2f07      	cmp	r7, #7
  402f3a:	9427      	str	r4, [sp, #156]	; 0x9c
  402f3c:	9726      	str	r7, [sp, #152]	; 0x98
  402f3e:	f8c8 6000 	str.w	r6, [r8]
  402f42:	f8c8 3004 	str.w	r3, [r8, #4]
  402f46:	f77f ae25 	ble.w	402b94 <_svfprintf_r+0xa38>
  402f4a:	e74a      	b.n	402de2 <_svfprintf_r+0xc86>
  402f4c:	aa25      	add	r2, sp, #148	; 0x94
  402f4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f50:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f52:	f004 fc49 	bl	4077e8 <__ssprint_r>
  402f56:	2800      	cmp	r0, #0
  402f58:	f47f a9d2 	bne.w	402300 <_svfprintf_r+0x1a4>
  402f5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f5e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f60:	46c8      	mov	r8, r9
  402f62:	e5f2      	b.n	402b4a <_svfprintf_r+0x9ee>
  402f64:	aa25      	add	r2, sp, #148	; 0x94
  402f66:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f68:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f6a:	f004 fc3d 	bl	4077e8 <__ssprint_r>
  402f6e:	2800      	cmp	r0, #0
  402f70:	f47f a9c6 	bne.w	402300 <_svfprintf_r+0x1a4>
  402f74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f76:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f78:	46c8      	mov	r8, r9
  402f7a:	e5f5      	b.n	402b68 <_svfprintf_r+0xa0c>
  402f7c:	464e      	mov	r6, r9
  402f7e:	f7ff b9fd 	b.w	40237c <_svfprintf_r+0x220>
  402f82:	aa25      	add	r2, sp, #148	; 0x94
  402f84:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f86:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f88:	f004 fc2e 	bl	4077e8 <__ssprint_r>
  402f8c:	2800      	cmp	r0, #0
  402f8e:	f47f a9b7 	bne.w	402300 <_svfprintf_r+0x1a4>
  402f92:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f94:	46c8      	mov	r8, r9
  402f96:	f7ff ba72 	b.w	40247e <_svfprintf_r+0x322>
  402f9a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402f9c:	4622      	mov	r2, r4
  402f9e:	4620      	mov	r0, r4
  402fa0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402fa2:	4623      	mov	r3, r4
  402fa4:	4621      	mov	r1, r4
  402fa6:	f005 fa85 	bl	4084b4 <__aeabi_dcmpun>
  402faa:	2800      	cmp	r0, #0
  402fac:	f040 8286 	bne.w	4034bc <_svfprintf_r+0x1360>
  402fb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fb2:	3301      	adds	r3, #1
  402fb4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fb6:	f023 0320 	bic.w	r3, r3, #32
  402fba:	930e      	str	r3, [sp, #56]	; 0x38
  402fbc:	f000 81e2 	beq.w	403384 <_svfprintf_r+0x1228>
  402fc0:	2b47      	cmp	r3, #71	; 0x47
  402fc2:	f000 811e 	beq.w	403202 <_svfprintf_r+0x10a6>
  402fc6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402fca:	9307      	str	r3, [sp, #28]
  402fcc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402fce:	1e1f      	subs	r7, r3, #0
  402fd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402fd2:	9308      	str	r3, [sp, #32]
  402fd4:	bfbb      	ittet	lt
  402fd6:	463b      	movlt	r3, r7
  402fd8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402fdc:	2300      	movge	r3, #0
  402fde:	232d      	movlt	r3, #45	; 0x2d
  402fe0:	9310      	str	r3, [sp, #64]	; 0x40
  402fe2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fe4:	2b66      	cmp	r3, #102	; 0x66
  402fe6:	f000 81bb 	beq.w	403360 <_svfprintf_r+0x1204>
  402fea:	2b46      	cmp	r3, #70	; 0x46
  402fec:	f000 80df 	beq.w	4031ae <_svfprintf_r+0x1052>
  402ff0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402ff2:	9a08      	ldr	r2, [sp, #32]
  402ff4:	2b45      	cmp	r3, #69	; 0x45
  402ff6:	bf0c      	ite	eq
  402ff8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402ffa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402ffc:	a823      	add	r0, sp, #140	; 0x8c
  402ffe:	a920      	add	r1, sp, #128	; 0x80
  403000:	bf08      	it	eq
  403002:	1c5d      	addeq	r5, r3, #1
  403004:	9004      	str	r0, [sp, #16]
  403006:	9103      	str	r1, [sp, #12]
  403008:	a81f      	add	r0, sp, #124	; 0x7c
  40300a:	2102      	movs	r1, #2
  40300c:	463b      	mov	r3, r7
  40300e:	9002      	str	r0, [sp, #8]
  403010:	9501      	str	r5, [sp, #4]
  403012:	9100      	str	r1, [sp, #0]
  403014:	980c      	ldr	r0, [sp, #48]	; 0x30
  403016:	f001 ff0f 	bl	404e38 <_dtoa_r>
  40301a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40301c:	2b67      	cmp	r3, #103	; 0x67
  40301e:	4606      	mov	r6, r0
  403020:	f040 81e0 	bne.w	4033e4 <_svfprintf_r+0x1288>
  403024:	f01b 0f01 	tst.w	fp, #1
  403028:	f000 8246 	beq.w	4034b8 <_svfprintf_r+0x135c>
  40302c:	1974      	adds	r4, r6, r5
  40302e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403030:	9808      	ldr	r0, [sp, #32]
  403032:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403034:	4639      	mov	r1, r7
  403036:	f005 fa0b 	bl	408450 <__aeabi_dcmpeq>
  40303a:	2800      	cmp	r0, #0
  40303c:	f040 8165 	bne.w	40330a <_svfprintf_r+0x11ae>
  403040:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403042:	42a3      	cmp	r3, r4
  403044:	d206      	bcs.n	403054 <_svfprintf_r+0xef8>
  403046:	2130      	movs	r1, #48	; 0x30
  403048:	1c5a      	adds	r2, r3, #1
  40304a:	9223      	str	r2, [sp, #140]	; 0x8c
  40304c:	7019      	strb	r1, [r3, #0]
  40304e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403050:	429c      	cmp	r4, r3
  403052:	d8f9      	bhi.n	403048 <_svfprintf_r+0xeec>
  403054:	1b9b      	subs	r3, r3, r6
  403056:	9313      	str	r3, [sp, #76]	; 0x4c
  403058:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40305a:	2b47      	cmp	r3, #71	; 0x47
  40305c:	f000 80e9 	beq.w	403232 <_svfprintf_r+0x10d6>
  403060:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403062:	2b65      	cmp	r3, #101	; 0x65
  403064:	f340 81cd 	ble.w	403402 <_svfprintf_r+0x12a6>
  403068:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40306a:	2b66      	cmp	r3, #102	; 0x66
  40306c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40306e:	9312      	str	r3, [sp, #72]	; 0x48
  403070:	f000 819e 	beq.w	4033b0 <_svfprintf_r+0x1254>
  403074:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403076:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403078:	4619      	mov	r1, r3
  40307a:	4291      	cmp	r1, r2
  40307c:	f300 818a 	bgt.w	403394 <_svfprintf_r+0x1238>
  403080:	f01b 0f01 	tst.w	fp, #1
  403084:	f040 8213 	bne.w	4034ae <_svfprintf_r+0x1352>
  403088:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40308c:	9308      	str	r3, [sp, #32]
  40308e:	2367      	movs	r3, #103	; 0x67
  403090:	920e      	str	r2, [sp, #56]	; 0x38
  403092:	9311      	str	r3, [sp, #68]	; 0x44
  403094:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403096:	2b00      	cmp	r3, #0
  403098:	f040 80c4 	bne.w	403224 <_svfprintf_r+0x10c8>
  40309c:	930a      	str	r3, [sp, #40]	; 0x28
  40309e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4030a2:	f7ff b973 	b.w	40238c <_svfprintf_r+0x230>
  4030a6:	4635      	mov	r5, r6
  4030a8:	460c      	mov	r4, r1
  4030aa:	4646      	mov	r6, r8
  4030ac:	4690      	mov	r8, r2
  4030ae:	3301      	adds	r3, #1
  4030b0:	443c      	add	r4, r7
  4030b2:	2b07      	cmp	r3, #7
  4030b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4030b6:	9326      	str	r3, [sp, #152]	; 0x98
  4030b8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4030bc:	f73f aed1 	bgt.w	402e62 <_svfprintf_r+0xd06>
  4030c0:	f108 0808 	add.w	r8, r8, #8
  4030c4:	e6d7      	b.n	402e76 <_svfprintf_r+0xd1a>
  4030c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4030c8:	6813      	ldr	r3, [r2, #0]
  4030ca:	3204      	adds	r2, #4
  4030cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4030ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4030d0:	601a      	str	r2, [r3, #0]
  4030d2:	f7ff b86a 	b.w	4021aa <_svfprintf_r+0x4e>
  4030d6:	aa25      	add	r2, sp, #148	; 0x94
  4030d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030dc:	f004 fb84 	bl	4077e8 <__ssprint_r>
  4030e0:	2800      	cmp	r0, #0
  4030e2:	f47f a90d 	bne.w	402300 <_svfprintf_r+0x1a4>
  4030e6:	46c8      	mov	r8, r9
  4030e8:	e48d      	b.n	402a06 <_svfprintf_r+0x8aa>
  4030ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030ec:	4a27      	ldr	r2, [pc, #156]	; (40318c <_svfprintf_r+0x1030>)
  4030ee:	f8c8 2000 	str.w	r2, [r8]
  4030f2:	3301      	adds	r3, #1
  4030f4:	3401      	adds	r4, #1
  4030f6:	2201      	movs	r2, #1
  4030f8:	2b07      	cmp	r3, #7
  4030fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4030fc:	9326      	str	r3, [sp, #152]	; 0x98
  4030fe:	f8c8 2004 	str.w	r2, [r8, #4]
  403102:	dc72      	bgt.n	4031ea <_svfprintf_r+0x108e>
  403104:	f108 0808 	add.w	r8, r8, #8
  403108:	b929      	cbnz	r1, 403116 <_svfprintf_r+0xfba>
  40310a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40310c:	b91b      	cbnz	r3, 403116 <_svfprintf_r+0xfba>
  40310e:	9b07      	ldr	r3, [sp, #28]
  403110:	07d8      	lsls	r0, r3, #31
  403112:	f57f aa03 	bpl.w	40251c <_svfprintf_r+0x3c0>
  403116:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403118:	9819      	ldr	r0, [sp, #100]	; 0x64
  40311a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40311c:	f8c8 2000 	str.w	r2, [r8]
  403120:	3301      	adds	r3, #1
  403122:	4602      	mov	r2, r0
  403124:	4422      	add	r2, r4
  403126:	2b07      	cmp	r3, #7
  403128:	9227      	str	r2, [sp, #156]	; 0x9c
  40312a:	f8c8 0004 	str.w	r0, [r8, #4]
  40312e:	9326      	str	r3, [sp, #152]	; 0x98
  403130:	f300 818d 	bgt.w	40344e <_svfprintf_r+0x12f2>
  403134:	f108 0808 	add.w	r8, r8, #8
  403138:	2900      	cmp	r1, #0
  40313a:	f2c0 8165 	blt.w	403408 <_svfprintf_r+0x12ac>
  40313e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403140:	f8c8 6000 	str.w	r6, [r8]
  403144:	3301      	adds	r3, #1
  403146:	188c      	adds	r4, r1, r2
  403148:	2b07      	cmp	r3, #7
  40314a:	9427      	str	r4, [sp, #156]	; 0x9c
  40314c:	9326      	str	r3, [sp, #152]	; 0x98
  40314e:	f8c8 1004 	str.w	r1, [r8, #4]
  403152:	f77f a9e1 	ble.w	402518 <_svfprintf_r+0x3bc>
  403156:	e52c      	b.n	402bb2 <_svfprintf_r+0xa56>
  403158:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40315a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40315c:	6813      	ldr	r3, [r2, #0]
  40315e:	17cd      	asrs	r5, r1, #31
  403160:	4608      	mov	r0, r1
  403162:	3204      	adds	r2, #4
  403164:	4629      	mov	r1, r5
  403166:	920f      	str	r2, [sp, #60]	; 0x3c
  403168:	e9c3 0100 	strd	r0, r1, [r3]
  40316c:	f7ff b81d 	b.w	4021aa <_svfprintf_r+0x4e>
  403170:	aa25      	add	r2, sp, #148	; 0x94
  403172:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403174:	980c      	ldr	r0, [sp, #48]	; 0x30
  403176:	f004 fb37 	bl	4077e8 <__ssprint_r>
  40317a:	2800      	cmp	r0, #0
  40317c:	f47f a8c0 	bne.w	402300 <_svfprintf_r+0x1a4>
  403180:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403182:	46c8      	mov	r8, r9
  403184:	e458      	b.n	402a38 <_svfprintf_r+0x8dc>
  403186:	bf00      	nop
  403188:	00408da8 	.word	0x00408da8
  40318c:	00408d94 	.word	0x00408d94
  403190:	2140      	movs	r1, #64	; 0x40
  403192:	980c      	ldr	r0, [sp, #48]	; 0x30
  403194:	f003 fabc 	bl	406710 <_malloc_r>
  403198:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40319a:	6010      	str	r0, [r2, #0]
  40319c:	6110      	str	r0, [r2, #16]
  40319e:	2800      	cmp	r0, #0
  4031a0:	f000 81f2 	beq.w	403588 <_svfprintf_r+0x142c>
  4031a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4031a6:	2340      	movs	r3, #64	; 0x40
  4031a8:	6153      	str	r3, [r2, #20]
  4031aa:	f7fe bfee 	b.w	40218a <_svfprintf_r+0x2e>
  4031ae:	a823      	add	r0, sp, #140	; 0x8c
  4031b0:	a920      	add	r1, sp, #128	; 0x80
  4031b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4031b4:	9004      	str	r0, [sp, #16]
  4031b6:	9103      	str	r1, [sp, #12]
  4031b8:	a81f      	add	r0, sp, #124	; 0x7c
  4031ba:	2103      	movs	r1, #3
  4031bc:	9002      	str	r0, [sp, #8]
  4031be:	9a08      	ldr	r2, [sp, #32]
  4031c0:	9401      	str	r4, [sp, #4]
  4031c2:	463b      	mov	r3, r7
  4031c4:	9100      	str	r1, [sp, #0]
  4031c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031c8:	f001 fe36 	bl	404e38 <_dtoa_r>
  4031cc:	4625      	mov	r5, r4
  4031ce:	4606      	mov	r6, r0
  4031d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031d2:	2b46      	cmp	r3, #70	; 0x46
  4031d4:	eb06 0405 	add.w	r4, r6, r5
  4031d8:	f47f af29 	bne.w	40302e <_svfprintf_r+0xed2>
  4031dc:	7833      	ldrb	r3, [r6, #0]
  4031de:	2b30      	cmp	r3, #48	; 0x30
  4031e0:	f000 8178 	beq.w	4034d4 <_svfprintf_r+0x1378>
  4031e4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4031e6:	442c      	add	r4, r5
  4031e8:	e721      	b.n	40302e <_svfprintf_r+0xed2>
  4031ea:	aa25      	add	r2, sp, #148	; 0x94
  4031ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031f0:	f004 fafa 	bl	4077e8 <__ssprint_r>
  4031f4:	2800      	cmp	r0, #0
  4031f6:	f47f a883 	bne.w	402300 <_svfprintf_r+0x1a4>
  4031fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4031fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031fe:	46c8      	mov	r8, r9
  403200:	e782      	b.n	403108 <_svfprintf_r+0xfac>
  403202:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403204:	2b00      	cmp	r3, #0
  403206:	bf08      	it	eq
  403208:	2301      	moveq	r3, #1
  40320a:	930a      	str	r3, [sp, #40]	; 0x28
  40320c:	e6db      	b.n	402fc6 <_svfprintf_r+0xe6a>
  40320e:	4630      	mov	r0, r6
  403210:	940a      	str	r4, [sp, #40]	; 0x28
  403212:	f7fe ff35 	bl	402080 <strlen>
  403216:	950f      	str	r5, [sp, #60]	; 0x3c
  403218:	900e      	str	r0, [sp, #56]	; 0x38
  40321a:	f8cd b01c 	str.w	fp, [sp, #28]
  40321e:	4603      	mov	r3, r0
  403220:	f7ff b9f9 	b.w	402616 <_svfprintf_r+0x4ba>
  403224:	272d      	movs	r7, #45	; 0x2d
  403226:	2300      	movs	r3, #0
  403228:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40322c:	930a      	str	r3, [sp, #40]	; 0x28
  40322e:	f7ff b8ae 	b.w	40238e <_svfprintf_r+0x232>
  403232:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403234:	9312      	str	r3, [sp, #72]	; 0x48
  403236:	461a      	mov	r2, r3
  403238:	3303      	adds	r3, #3
  40323a:	db04      	blt.n	403246 <_svfprintf_r+0x10ea>
  40323c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40323e:	4619      	mov	r1, r3
  403240:	4291      	cmp	r1, r2
  403242:	f6bf af17 	bge.w	403074 <_svfprintf_r+0xf18>
  403246:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403248:	3b02      	subs	r3, #2
  40324a:	9311      	str	r3, [sp, #68]	; 0x44
  40324c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403250:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403254:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403256:	3b01      	subs	r3, #1
  403258:	2b00      	cmp	r3, #0
  40325a:	931f      	str	r3, [sp, #124]	; 0x7c
  40325c:	bfbd      	ittte	lt
  40325e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403260:	f1c3 0301 	rsblt	r3, r3, #1
  403264:	222d      	movlt	r2, #45	; 0x2d
  403266:	222b      	movge	r2, #43	; 0x2b
  403268:	2b09      	cmp	r3, #9
  40326a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40326e:	f340 8116 	ble.w	40349e <_svfprintf_r+0x1342>
  403272:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  403276:	4620      	mov	r0, r4
  403278:	4dab      	ldr	r5, [pc, #684]	; (403528 <_svfprintf_r+0x13cc>)
  40327a:	e000      	b.n	40327e <_svfprintf_r+0x1122>
  40327c:	4610      	mov	r0, r2
  40327e:	fb85 1203 	smull	r1, r2, r5, r3
  403282:	17d9      	asrs	r1, r3, #31
  403284:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403288:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40328c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403290:	3230      	adds	r2, #48	; 0x30
  403292:	2909      	cmp	r1, #9
  403294:	f800 2c01 	strb.w	r2, [r0, #-1]
  403298:	460b      	mov	r3, r1
  40329a:	f100 32ff 	add.w	r2, r0, #4294967295
  40329e:	dced      	bgt.n	40327c <_svfprintf_r+0x1120>
  4032a0:	3330      	adds	r3, #48	; 0x30
  4032a2:	3802      	subs	r0, #2
  4032a4:	b2d9      	uxtb	r1, r3
  4032a6:	4284      	cmp	r4, r0
  4032a8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4032ac:	f240 8165 	bls.w	40357a <_svfprintf_r+0x141e>
  4032b0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4032b4:	4613      	mov	r3, r2
  4032b6:	e001      	b.n	4032bc <_svfprintf_r+0x1160>
  4032b8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4032bc:	f800 1b01 	strb.w	r1, [r0], #1
  4032c0:	42a3      	cmp	r3, r4
  4032c2:	d1f9      	bne.n	4032b8 <_svfprintf_r+0x115c>
  4032c4:	3301      	adds	r3, #1
  4032c6:	1a9b      	subs	r3, r3, r2
  4032c8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4032cc:	4413      	add	r3, r2
  4032ce:	aa21      	add	r2, sp, #132	; 0x84
  4032d0:	1a9b      	subs	r3, r3, r2
  4032d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4032d4:	931b      	str	r3, [sp, #108]	; 0x6c
  4032d6:	2a01      	cmp	r2, #1
  4032d8:	4413      	add	r3, r2
  4032da:	930e      	str	r3, [sp, #56]	; 0x38
  4032dc:	f340 8119 	ble.w	403512 <_svfprintf_r+0x13b6>
  4032e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4032e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4032e4:	4413      	add	r3, r2
  4032e6:	930e      	str	r3, [sp, #56]	; 0x38
  4032e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032ec:	9308      	str	r3, [sp, #32]
  4032ee:	2300      	movs	r3, #0
  4032f0:	9312      	str	r3, [sp, #72]	; 0x48
  4032f2:	e6cf      	b.n	403094 <_svfprintf_r+0xf38>
  4032f4:	aa25      	add	r2, sp, #148	; 0x94
  4032f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4032f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032fa:	f004 fa75 	bl	4077e8 <__ssprint_r>
  4032fe:	2800      	cmp	r0, #0
  403300:	f47e affe 	bne.w	402300 <_svfprintf_r+0x1a4>
  403304:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403306:	46c8      	mov	r8, r9
  403308:	e4d7      	b.n	402cba <_svfprintf_r+0xb5e>
  40330a:	4623      	mov	r3, r4
  40330c:	e6a2      	b.n	403054 <_svfprintf_r+0xef8>
  40330e:	aa25      	add	r2, sp, #148	; 0x94
  403310:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403312:	980c      	ldr	r0, [sp, #48]	; 0x30
  403314:	f004 fa68 	bl	4077e8 <__ssprint_r>
  403318:	2800      	cmp	r0, #0
  40331a:	f47e aff1 	bne.w	402300 <_svfprintf_r+0x1a4>
  40331e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403320:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403322:	46c8      	mov	r8, r9
  403324:	e5ae      	b.n	402e84 <_svfprintf_r+0xd28>
  403326:	aa25      	add	r2, sp, #148	; 0x94
  403328:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40332a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40332c:	f004 fa5c 	bl	4077e8 <__ssprint_r>
  403330:	2800      	cmp	r0, #0
  403332:	f47e afe5 	bne.w	402300 <_svfprintf_r+0x1a4>
  403336:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403338:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40333a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40333c:	1a9a      	subs	r2, r3, r2
  40333e:	46c8      	mov	r8, r9
  403340:	e5b8      	b.n	402eb4 <_svfprintf_r+0xd58>
  403342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403344:	9612      	str	r6, [sp, #72]	; 0x48
  403346:	2b06      	cmp	r3, #6
  403348:	bf28      	it	cs
  40334a:	2306      	movcs	r3, #6
  40334c:	960a      	str	r6, [sp, #40]	; 0x28
  40334e:	4637      	mov	r7, r6
  403350:	9308      	str	r3, [sp, #32]
  403352:	950f      	str	r5, [sp, #60]	; 0x3c
  403354:	f8cd b01c 	str.w	fp, [sp, #28]
  403358:	930e      	str	r3, [sp, #56]	; 0x38
  40335a:	4e74      	ldr	r6, [pc, #464]	; (40352c <_svfprintf_r+0x13d0>)
  40335c:	f7ff b816 	b.w	40238c <_svfprintf_r+0x230>
  403360:	a823      	add	r0, sp, #140	; 0x8c
  403362:	a920      	add	r1, sp, #128	; 0x80
  403364:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403366:	9004      	str	r0, [sp, #16]
  403368:	9103      	str	r1, [sp, #12]
  40336a:	a81f      	add	r0, sp, #124	; 0x7c
  40336c:	2103      	movs	r1, #3
  40336e:	9002      	str	r0, [sp, #8]
  403370:	9a08      	ldr	r2, [sp, #32]
  403372:	9501      	str	r5, [sp, #4]
  403374:	463b      	mov	r3, r7
  403376:	9100      	str	r1, [sp, #0]
  403378:	980c      	ldr	r0, [sp, #48]	; 0x30
  40337a:	f001 fd5d 	bl	404e38 <_dtoa_r>
  40337e:	4606      	mov	r6, r0
  403380:	1944      	adds	r4, r0, r5
  403382:	e72b      	b.n	4031dc <_svfprintf_r+0x1080>
  403384:	2306      	movs	r3, #6
  403386:	930a      	str	r3, [sp, #40]	; 0x28
  403388:	e61d      	b.n	402fc6 <_svfprintf_r+0xe6a>
  40338a:	272d      	movs	r7, #45	; 0x2d
  40338c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403390:	f7ff bacd 	b.w	40292e <_svfprintf_r+0x7d2>
  403394:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403396:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403398:	4413      	add	r3, r2
  40339a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40339c:	930e      	str	r3, [sp, #56]	; 0x38
  40339e:	2a00      	cmp	r2, #0
  4033a0:	f340 80b0 	ble.w	403504 <_svfprintf_r+0x13a8>
  4033a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4033a8:	9308      	str	r3, [sp, #32]
  4033aa:	2367      	movs	r3, #103	; 0x67
  4033ac:	9311      	str	r3, [sp, #68]	; 0x44
  4033ae:	e671      	b.n	403094 <_svfprintf_r+0xf38>
  4033b0:	2b00      	cmp	r3, #0
  4033b2:	f340 80c3 	ble.w	40353c <_svfprintf_r+0x13e0>
  4033b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4033b8:	2a00      	cmp	r2, #0
  4033ba:	f040 8099 	bne.w	4034f0 <_svfprintf_r+0x1394>
  4033be:	f01b 0f01 	tst.w	fp, #1
  4033c2:	f040 8095 	bne.w	4034f0 <_svfprintf_r+0x1394>
  4033c6:	9308      	str	r3, [sp, #32]
  4033c8:	930e      	str	r3, [sp, #56]	; 0x38
  4033ca:	e663      	b.n	403094 <_svfprintf_r+0xf38>
  4033cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033ce:	9308      	str	r3, [sp, #32]
  4033d0:	930e      	str	r3, [sp, #56]	; 0x38
  4033d2:	900a      	str	r0, [sp, #40]	; 0x28
  4033d4:	950f      	str	r5, [sp, #60]	; 0x3c
  4033d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4033da:	9012      	str	r0, [sp, #72]	; 0x48
  4033dc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4033e0:	f7fe bfd4 	b.w	40238c <_svfprintf_r+0x230>
  4033e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4033e6:	2b47      	cmp	r3, #71	; 0x47
  4033e8:	f47f ae20 	bne.w	40302c <_svfprintf_r+0xed0>
  4033ec:	f01b 0f01 	tst.w	fp, #1
  4033f0:	f47f aeee 	bne.w	4031d0 <_svfprintf_r+0x1074>
  4033f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4033f6:	1b9b      	subs	r3, r3, r6
  4033f8:	9313      	str	r3, [sp, #76]	; 0x4c
  4033fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4033fc:	2b47      	cmp	r3, #71	; 0x47
  4033fe:	f43f af18 	beq.w	403232 <_svfprintf_r+0x10d6>
  403402:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403404:	9312      	str	r3, [sp, #72]	; 0x48
  403406:	e721      	b.n	40324c <_svfprintf_r+0x10f0>
  403408:	424f      	negs	r7, r1
  40340a:	3110      	adds	r1, #16
  40340c:	4d48      	ldr	r5, [pc, #288]	; (403530 <_svfprintf_r+0x13d4>)
  40340e:	da2f      	bge.n	403470 <_svfprintf_r+0x1314>
  403410:	2410      	movs	r4, #16
  403412:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403416:	e004      	b.n	403422 <_svfprintf_r+0x12c6>
  403418:	f108 0808 	add.w	r8, r8, #8
  40341c:	3f10      	subs	r7, #16
  40341e:	2f10      	cmp	r7, #16
  403420:	dd26      	ble.n	403470 <_svfprintf_r+0x1314>
  403422:	3301      	adds	r3, #1
  403424:	3210      	adds	r2, #16
  403426:	2b07      	cmp	r3, #7
  403428:	9227      	str	r2, [sp, #156]	; 0x9c
  40342a:	9326      	str	r3, [sp, #152]	; 0x98
  40342c:	f8c8 5000 	str.w	r5, [r8]
  403430:	f8c8 4004 	str.w	r4, [r8, #4]
  403434:	ddf0      	ble.n	403418 <_svfprintf_r+0x12bc>
  403436:	aa25      	add	r2, sp, #148	; 0x94
  403438:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40343a:	4658      	mov	r0, fp
  40343c:	f004 f9d4 	bl	4077e8 <__ssprint_r>
  403440:	2800      	cmp	r0, #0
  403442:	f47e af5d 	bne.w	402300 <_svfprintf_r+0x1a4>
  403446:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403448:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40344a:	46c8      	mov	r8, r9
  40344c:	e7e6      	b.n	40341c <_svfprintf_r+0x12c0>
  40344e:	aa25      	add	r2, sp, #148	; 0x94
  403450:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403452:	980c      	ldr	r0, [sp, #48]	; 0x30
  403454:	f004 f9c8 	bl	4077e8 <__ssprint_r>
  403458:	2800      	cmp	r0, #0
  40345a:	f47e af51 	bne.w	402300 <_svfprintf_r+0x1a4>
  40345e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403460:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403462:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403464:	46c8      	mov	r8, r9
  403466:	e667      	b.n	403138 <_svfprintf_r+0xfdc>
  403468:	2000      	movs	r0, #0
  40346a:	900a      	str	r0, [sp, #40]	; 0x28
  40346c:	f7fe bed0 	b.w	402210 <_svfprintf_r+0xb4>
  403470:	3301      	adds	r3, #1
  403472:	443a      	add	r2, r7
  403474:	2b07      	cmp	r3, #7
  403476:	e888 00a0 	stmia.w	r8, {r5, r7}
  40347a:	9227      	str	r2, [sp, #156]	; 0x9c
  40347c:	9326      	str	r3, [sp, #152]	; 0x98
  40347e:	f108 0808 	add.w	r8, r8, #8
  403482:	f77f ae5c 	ble.w	40313e <_svfprintf_r+0xfe2>
  403486:	aa25      	add	r2, sp, #148	; 0x94
  403488:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40348a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40348c:	f004 f9ac 	bl	4077e8 <__ssprint_r>
  403490:	2800      	cmp	r0, #0
  403492:	f47e af35 	bne.w	402300 <_svfprintf_r+0x1a4>
  403496:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403498:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40349a:	46c8      	mov	r8, r9
  40349c:	e64f      	b.n	40313e <_svfprintf_r+0xfe2>
  40349e:	3330      	adds	r3, #48	; 0x30
  4034a0:	2230      	movs	r2, #48	; 0x30
  4034a2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4034a6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4034aa:	ab22      	add	r3, sp, #136	; 0x88
  4034ac:	e70f      	b.n	4032ce <_svfprintf_r+0x1172>
  4034ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4034b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4034b2:	4413      	add	r3, r2
  4034b4:	930e      	str	r3, [sp, #56]	; 0x38
  4034b6:	e775      	b.n	4033a4 <_svfprintf_r+0x1248>
  4034b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4034ba:	e5cb      	b.n	403054 <_svfprintf_r+0xef8>
  4034bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4034be:	4e1d      	ldr	r6, [pc, #116]	; (403534 <_svfprintf_r+0x13d8>)
  4034c0:	2b00      	cmp	r3, #0
  4034c2:	bfb6      	itet	lt
  4034c4:	272d      	movlt	r7, #45	; 0x2d
  4034c6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4034ca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4034ce:	4b1a      	ldr	r3, [pc, #104]	; (403538 <_svfprintf_r+0x13dc>)
  4034d0:	f7ff ba2f 	b.w	402932 <_svfprintf_r+0x7d6>
  4034d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4034d6:	9808      	ldr	r0, [sp, #32]
  4034d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4034da:	4639      	mov	r1, r7
  4034dc:	f004 ffb8 	bl	408450 <__aeabi_dcmpeq>
  4034e0:	2800      	cmp	r0, #0
  4034e2:	f47f ae7f 	bne.w	4031e4 <_svfprintf_r+0x1088>
  4034e6:	f1c5 0501 	rsb	r5, r5, #1
  4034ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4034ec:	442c      	add	r4, r5
  4034ee:	e59e      	b.n	40302e <_svfprintf_r+0xed2>
  4034f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4034f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4034f4:	4413      	add	r3, r2
  4034f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4034f8:	441a      	add	r2, r3
  4034fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4034fe:	920e      	str	r2, [sp, #56]	; 0x38
  403500:	9308      	str	r3, [sp, #32]
  403502:	e5c7      	b.n	403094 <_svfprintf_r+0xf38>
  403504:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403506:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403508:	f1c3 0301 	rsb	r3, r3, #1
  40350c:	441a      	add	r2, r3
  40350e:	4613      	mov	r3, r2
  403510:	e7d0      	b.n	4034b4 <_svfprintf_r+0x1358>
  403512:	f01b 0301 	ands.w	r3, fp, #1
  403516:	9312      	str	r3, [sp, #72]	; 0x48
  403518:	f47f aee2 	bne.w	4032e0 <_svfprintf_r+0x1184>
  40351c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40351e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403522:	9308      	str	r3, [sp, #32]
  403524:	e5b6      	b.n	403094 <_svfprintf_r+0xf38>
  403526:	bf00      	nop
  403528:	66666667 	.word	0x66666667
  40352c:	00408d8c 	.word	0x00408d8c
  403530:	00408da8 	.word	0x00408da8
  403534:	00408d60 	.word	0x00408d60
  403538:	00408d5c 	.word	0x00408d5c
  40353c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40353e:	b913      	cbnz	r3, 403546 <_svfprintf_r+0x13ea>
  403540:	f01b 0f01 	tst.w	fp, #1
  403544:	d002      	beq.n	40354c <_svfprintf_r+0x13f0>
  403546:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403548:	3301      	adds	r3, #1
  40354a:	e7d4      	b.n	4034f6 <_svfprintf_r+0x139a>
  40354c:	2301      	movs	r3, #1
  40354e:	e73a      	b.n	4033c6 <_svfprintf_r+0x126a>
  403550:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403552:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403556:	6828      	ldr	r0, [r5, #0]
  403558:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40355c:	900a      	str	r0, [sp, #40]	; 0x28
  40355e:	4628      	mov	r0, r5
  403560:	3004      	adds	r0, #4
  403562:	46a2      	mov	sl, r4
  403564:	900f      	str	r0, [sp, #60]	; 0x3c
  403566:	f7fe be51 	b.w	40220c <_svfprintf_r+0xb0>
  40356a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40356e:	f7ff b867 	b.w	402640 <_svfprintf_r+0x4e4>
  403572:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403576:	f7ff ba15 	b.w	4029a4 <_svfprintf_r+0x848>
  40357a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40357e:	e6a6      	b.n	4032ce <_svfprintf_r+0x1172>
  403580:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403584:	f7ff b8eb 	b.w	40275e <_svfprintf_r+0x602>
  403588:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40358a:	230c      	movs	r3, #12
  40358c:	6013      	str	r3, [r2, #0]
  40358e:	f04f 33ff 	mov.w	r3, #4294967295
  403592:	9309      	str	r3, [sp, #36]	; 0x24
  403594:	f7fe bebd 	b.w	402312 <_svfprintf_r+0x1b6>
  403598:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40359c:	f7ff b99a 	b.w	4028d4 <_svfprintf_r+0x778>
  4035a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4035a4:	f7ff b976 	b.w	402894 <_svfprintf_r+0x738>
  4035a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4035ac:	f7ff b959 	b.w	402862 <_svfprintf_r+0x706>
  4035b0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4035b4:	f7ff b912 	b.w	4027dc <_svfprintf_r+0x680>

004035b8 <__sprint_r.part.0>:
  4035b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4035bc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4035be:	049c      	lsls	r4, r3, #18
  4035c0:	4693      	mov	fp, r2
  4035c2:	d52f      	bpl.n	403624 <__sprint_r.part.0+0x6c>
  4035c4:	6893      	ldr	r3, [r2, #8]
  4035c6:	6812      	ldr	r2, [r2, #0]
  4035c8:	b353      	cbz	r3, 403620 <__sprint_r.part.0+0x68>
  4035ca:	460e      	mov	r6, r1
  4035cc:	4607      	mov	r7, r0
  4035ce:	f102 0908 	add.w	r9, r2, #8
  4035d2:	e919 0420 	ldmdb	r9, {r5, sl}
  4035d6:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4035da:	d017      	beq.n	40360c <__sprint_r.part.0+0x54>
  4035dc:	3d04      	subs	r5, #4
  4035de:	2400      	movs	r4, #0
  4035e0:	e001      	b.n	4035e6 <__sprint_r.part.0+0x2e>
  4035e2:	45a0      	cmp	r8, r4
  4035e4:	d010      	beq.n	403608 <__sprint_r.part.0+0x50>
  4035e6:	4632      	mov	r2, r6
  4035e8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4035ec:	4638      	mov	r0, r7
  4035ee:	f002 fce7 	bl	405fc0 <_fputwc_r>
  4035f2:	1c43      	adds	r3, r0, #1
  4035f4:	f104 0401 	add.w	r4, r4, #1
  4035f8:	d1f3      	bne.n	4035e2 <__sprint_r.part.0+0x2a>
  4035fa:	2300      	movs	r3, #0
  4035fc:	f8cb 3008 	str.w	r3, [fp, #8]
  403600:	f8cb 3004 	str.w	r3, [fp, #4]
  403604:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403608:	f8db 3008 	ldr.w	r3, [fp, #8]
  40360c:	f02a 0a03 	bic.w	sl, sl, #3
  403610:	eba3 030a 	sub.w	r3, r3, sl
  403614:	f8cb 3008 	str.w	r3, [fp, #8]
  403618:	f109 0908 	add.w	r9, r9, #8
  40361c:	2b00      	cmp	r3, #0
  40361e:	d1d8      	bne.n	4035d2 <__sprint_r.part.0+0x1a>
  403620:	2000      	movs	r0, #0
  403622:	e7ea      	b.n	4035fa <__sprint_r.part.0+0x42>
  403624:	f002 fe36 	bl	406294 <__sfvwrite_r>
  403628:	2300      	movs	r3, #0
  40362a:	f8cb 3008 	str.w	r3, [fp, #8]
  40362e:	f8cb 3004 	str.w	r3, [fp, #4]
  403632:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403636:	bf00      	nop

00403638 <__sprint_r>:
  403638:	6893      	ldr	r3, [r2, #8]
  40363a:	b10b      	cbz	r3, 403640 <__sprint_r+0x8>
  40363c:	f7ff bfbc 	b.w	4035b8 <__sprint_r.part.0>
  403640:	b410      	push	{r4}
  403642:	4618      	mov	r0, r3
  403644:	6053      	str	r3, [r2, #4]
  403646:	bc10      	pop	{r4}
  403648:	4770      	bx	lr
  40364a:	bf00      	nop

0040364c <_vfprintf_r>:
  40364c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403650:	b0c1      	sub	sp, #260	; 0x104
  403652:	461d      	mov	r5, r3
  403654:	468a      	mov	sl, r1
  403656:	4691      	mov	r9, r2
  403658:	4604      	mov	r4, r0
  40365a:	9008      	str	r0, [sp, #32]
  40365c:	f002 ffca 	bl	4065f4 <_localeconv_r>
  403660:	6803      	ldr	r3, [r0, #0]
  403662:	9315      	str	r3, [sp, #84]	; 0x54
  403664:	4618      	mov	r0, r3
  403666:	f7fe fd0b 	bl	402080 <strlen>
  40366a:	950e      	str	r5, [sp, #56]	; 0x38
  40366c:	9014      	str	r0, [sp, #80]	; 0x50
  40366e:	b11c      	cbz	r4, 403678 <_vfprintf_r+0x2c>
  403670:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  403672:	2b00      	cmp	r3, #0
  403674:	f000 825f 	beq.w	403b36 <_vfprintf_r+0x4ea>
  403678:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  40367c:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  403680:	f013 0f01 	tst.w	r3, #1
  403684:	b293      	uxth	r3, r2
  403686:	d102      	bne.n	40368e <_vfprintf_r+0x42>
  403688:	0599      	lsls	r1, r3, #22
  40368a:	f140 8275 	bpl.w	403b78 <_vfprintf_r+0x52c>
  40368e:	049f      	lsls	r7, r3, #18
  403690:	d40a      	bmi.n	4036a8 <_vfprintf_r+0x5c>
  403692:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  403696:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  40369a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40369e:	f8aa 300c 	strh.w	r3, [sl, #12]
  4036a2:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  4036a6:	b29b      	uxth	r3, r3
  4036a8:	071e      	lsls	r6, r3, #28
  4036aa:	f140 8223 	bpl.w	403af4 <_vfprintf_r+0x4a8>
  4036ae:	f8da 2010 	ldr.w	r2, [sl, #16]
  4036b2:	2a00      	cmp	r2, #0
  4036b4:	f000 821e 	beq.w	403af4 <_vfprintf_r+0x4a8>
  4036b8:	f003 021a 	and.w	r2, r3, #26
  4036bc:	2a0a      	cmp	r2, #10
  4036be:	f000 823e 	beq.w	403b3e <_vfprintf_r+0x4f2>
  4036c2:	2300      	movs	r3, #0
  4036c4:	4618      	mov	r0, r3
  4036c6:	9311      	str	r3, [sp, #68]	; 0x44
  4036c8:	9313      	str	r3, [sp, #76]	; 0x4c
  4036ca:	9312      	str	r3, [sp, #72]	; 0x48
  4036cc:	9325      	str	r3, [sp, #148]	; 0x94
  4036ce:	9324      	str	r3, [sp, #144]	; 0x90
  4036d0:	9318      	str	r3, [sp, #96]	; 0x60
  4036d2:	9319      	str	r3, [sp, #100]	; 0x64
  4036d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4036d6:	ab30      	add	r3, sp, #192	; 0xc0
  4036d8:	9323      	str	r3, [sp, #140]	; 0x8c
  4036da:	4698      	mov	r8, r3
  4036dc:	9016      	str	r0, [sp, #88]	; 0x58
  4036de:	9017      	str	r0, [sp, #92]	; 0x5c
  4036e0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  4036e4:	f899 3000 	ldrb.w	r3, [r9]
  4036e8:	464c      	mov	r4, r9
  4036ea:	b1eb      	cbz	r3, 403728 <_vfprintf_r+0xdc>
  4036ec:	2b25      	cmp	r3, #37	; 0x25
  4036ee:	d102      	bne.n	4036f6 <_vfprintf_r+0xaa>
  4036f0:	e01a      	b.n	403728 <_vfprintf_r+0xdc>
  4036f2:	2b25      	cmp	r3, #37	; 0x25
  4036f4:	d003      	beq.n	4036fe <_vfprintf_r+0xb2>
  4036f6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4036fa:	2b00      	cmp	r3, #0
  4036fc:	d1f9      	bne.n	4036f2 <_vfprintf_r+0xa6>
  4036fe:	eba4 0509 	sub.w	r5, r4, r9
  403702:	b18d      	cbz	r5, 403728 <_vfprintf_r+0xdc>
  403704:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403706:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403708:	f8c8 9000 	str.w	r9, [r8]
  40370c:	3301      	adds	r3, #1
  40370e:	442a      	add	r2, r5
  403710:	2b07      	cmp	r3, #7
  403712:	f8c8 5004 	str.w	r5, [r8, #4]
  403716:	9225      	str	r2, [sp, #148]	; 0x94
  403718:	9324      	str	r3, [sp, #144]	; 0x90
  40371a:	f300 8201 	bgt.w	403b20 <_vfprintf_r+0x4d4>
  40371e:	f108 0808 	add.w	r8, r8, #8
  403722:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403724:	442b      	add	r3, r5
  403726:	930b      	str	r3, [sp, #44]	; 0x2c
  403728:	7823      	ldrb	r3, [r4, #0]
  40372a:	2b00      	cmp	r3, #0
  40372c:	f000 83f0 	beq.w	403f10 <_vfprintf_r+0x8c4>
  403730:	2300      	movs	r3, #0
  403732:	461a      	mov	r2, r3
  403734:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403738:	4619      	mov	r1, r3
  40373a:	930c      	str	r3, [sp, #48]	; 0x30
  40373c:	469b      	mov	fp, r3
  40373e:	7866      	ldrb	r6, [r4, #1]
  403740:	f04f 33ff 	mov.w	r3, #4294967295
  403744:	f104 0901 	add.w	r9, r4, #1
  403748:	9309      	str	r3, [sp, #36]	; 0x24
  40374a:	f109 0901 	add.w	r9, r9, #1
  40374e:	f1a6 0320 	sub.w	r3, r6, #32
  403752:	2b58      	cmp	r3, #88	; 0x58
  403754:	f200 83bf 	bhi.w	403ed6 <_vfprintf_r+0x88a>
  403758:	e8df f013 	tbh	[pc, r3, lsl #1]
  40375c:	03bd02e0 	.word	0x03bd02e0
  403760:	034f03bd 	.word	0x034f03bd
  403764:	03bd03bd 	.word	0x03bd03bd
  403768:	03bd03bd 	.word	0x03bd03bd
  40376c:	03bd03bd 	.word	0x03bd03bd
  403770:	03080354 	.word	0x03080354
  403774:	021a03bd 	.word	0x021a03bd
  403778:	03bd02e8 	.word	0x03bd02e8
  40377c:	033a0303 	.word	0x033a0303
  403780:	033a033a 	.word	0x033a033a
  403784:	033a033a 	.word	0x033a033a
  403788:	033a033a 	.word	0x033a033a
  40378c:	033a033a 	.word	0x033a033a
  403790:	03bd03bd 	.word	0x03bd03bd
  403794:	03bd03bd 	.word	0x03bd03bd
  403798:	03bd03bd 	.word	0x03bd03bd
  40379c:	03bd03bd 	.word	0x03bd03bd
  4037a0:	03bd03bd 	.word	0x03bd03bd
  4037a4:	03620349 	.word	0x03620349
  4037a8:	036203bd 	.word	0x036203bd
  4037ac:	03bd03bd 	.word	0x03bd03bd
  4037b0:	03bd03bd 	.word	0x03bd03bd
  4037b4:	03bd03a2 	.word	0x03bd03a2
  4037b8:	006f03bd 	.word	0x006f03bd
  4037bc:	03bd03bd 	.word	0x03bd03bd
  4037c0:	03bd03bd 	.word	0x03bd03bd
  4037c4:	005903bd 	.word	0x005903bd
  4037c8:	03bd03bd 	.word	0x03bd03bd
  4037cc:	03bd031e 	.word	0x03bd031e
  4037d0:	03bd03bd 	.word	0x03bd03bd
  4037d4:	03bd03bd 	.word	0x03bd03bd
  4037d8:	03bd03bd 	.word	0x03bd03bd
  4037dc:	03bd03bd 	.word	0x03bd03bd
  4037e0:	032403bd 	.word	0x032403bd
  4037e4:	03620273 	.word	0x03620273
  4037e8:	03620362 	.word	0x03620362
  4037ec:	027302b7 	.word	0x027302b7
  4037f0:	03bd03bd 	.word	0x03bd03bd
  4037f4:	03bd02bc 	.word	0x03bd02bc
  4037f8:	007102c9 	.word	0x007102c9
  4037fc:	0247030d 	.word	0x0247030d
  403800:	025203bd 	.word	0x025203bd
  403804:	005b03bd 	.word	0x005b03bd
  403808:	03bd03bd 	.word	0x03bd03bd
  40380c:	021f      	.short	0x021f
  40380e:	f04b 0b10 	orr.w	fp, fp, #16
  403812:	f01b 0f20 	tst.w	fp, #32
  403816:	f040 8353 	bne.w	403ec0 <_vfprintf_r+0x874>
  40381a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40381c:	f01b 0f10 	tst.w	fp, #16
  403820:	4613      	mov	r3, r2
  403822:	f040 85b4 	bne.w	40438e <_vfprintf_r+0xd42>
  403826:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40382a:	f000 85b0 	beq.w	40438e <_vfprintf_r+0xd42>
  40382e:	8814      	ldrh	r4, [r2, #0]
  403830:	3204      	adds	r2, #4
  403832:	2500      	movs	r5, #0
  403834:	2301      	movs	r3, #1
  403836:	920e      	str	r2, [sp, #56]	; 0x38
  403838:	e014      	b.n	403864 <_vfprintf_r+0x218>
  40383a:	f04b 0b10 	orr.w	fp, fp, #16
  40383e:	f01b 0320 	ands.w	r3, fp, #32
  403842:	f040 8332 	bne.w	403eaa <_vfprintf_r+0x85e>
  403846:	f01b 0210 	ands.w	r2, fp, #16
  40384a:	f040 8589 	bne.w	404360 <_vfprintf_r+0xd14>
  40384e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  403852:	f000 8585 	beq.w	404360 <_vfprintf_r+0xd14>
  403856:	990e      	ldr	r1, [sp, #56]	; 0x38
  403858:	4613      	mov	r3, r2
  40385a:	460a      	mov	r2, r1
  40385c:	3204      	adds	r2, #4
  40385e:	880c      	ldrh	r4, [r1, #0]
  403860:	920e      	str	r2, [sp, #56]	; 0x38
  403862:	2500      	movs	r5, #0
  403864:	f04f 0a00 	mov.w	sl, #0
  403868:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  40386c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40386e:	1c4a      	adds	r2, r1, #1
  403870:	f000 820b 	beq.w	403c8a <_vfprintf_r+0x63e>
  403874:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403878:	9206      	str	r2, [sp, #24]
  40387a:	ea54 0205 	orrs.w	r2, r4, r5
  40387e:	f040 820a 	bne.w	403c96 <_vfprintf_r+0x64a>
  403882:	2900      	cmp	r1, #0
  403884:	f040 846f 	bne.w	404166 <_vfprintf_r+0xb1a>
  403888:	2b00      	cmp	r3, #0
  40388a:	f040 852d 	bne.w	4042e8 <_vfprintf_r+0xc9c>
  40388e:	f01b 0301 	ands.w	r3, fp, #1
  403892:	930d      	str	r3, [sp, #52]	; 0x34
  403894:	f000 8668 	beq.w	404568 <_vfprintf_r+0xf1c>
  403898:	af40      	add	r7, sp, #256	; 0x100
  40389a:	2330      	movs	r3, #48	; 0x30
  40389c:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4038a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4038a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4038a4:	4293      	cmp	r3, r2
  4038a6:	bfb8      	it	lt
  4038a8:	4613      	movlt	r3, r2
  4038aa:	9307      	str	r3, [sp, #28]
  4038ac:	2300      	movs	r3, #0
  4038ae:	9310      	str	r3, [sp, #64]	; 0x40
  4038b0:	f1ba 0f00 	cmp.w	sl, #0
  4038b4:	d002      	beq.n	4038bc <_vfprintf_r+0x270>
  4038b6:	9b07      	ldr	r3, [sp, #28]
  4038b8:	3301      	adds	r3, #1
  4038ba:	9307      	str	r3, [sp, #28]
  4038bc:	9b06      	ldr	r3, [sp, #24]
  4038be:	f013 0302 	ands.w	r3, r3, #2
  4038c2:	930f      	str	r3, [sp, #60]	; 0x3c
  4038c4:	d002      	beq.n	4038cc <_vfprintf_r+0x280>
  4038c6:	9b07      	ldr	r3, [sp, #28]
  4038c8:	3302      	adds	r3, #2
  4038ca:	9307      	str	r3, [sp, #28]
  4038cc:	9b06      	ldr	r3, [sp, #24]
  4038ce:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4038d2:	f040 831b 	bne.w	403f0c <_vfprintf_r+0x8c0>
  4038d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4038d8:	9a07      	ldr	r2, [sp, #28]
  4038da:	eba3 0b02 	sub.w	fp, r3, r2
  4038de:	f1bb 0f00 	cmp.w	fp, #0
  4038e2:	f340 8313 	ble.w	403f0c <_vfprintf_r+0x8c0>
  4038e6:	f1bb 0f10 	cmp.w	fp, #16
  4038ea:	9925      	ldr	r1, [sp, #148]	; 0x94
  4038ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4038ee:	dd28      	ble.n	403942 <_vfprintf_r+0x2f6>
  4038f0:	4643      	mov	r3, r8
  4038f2:	2410      	movs	r4, #16
  4038f4:	46a8      	mov	r8, r5
  4038f6:	f8dd a020 	ldr.w	sl, [sp, #32]
  4038fa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4038fc:	e006      	b.n	40390c <_vfprintf_r+0x2c0>
  4038fe:	f1ab 0b10 	sub.w	fp, fp, #16
  403902:	f1bb 0f10 	cmp.w	fp, #16
  403906:	f103 0308 	add.w	r3, r3, #8
  40390a:	dd18      	ble.n	40393e <_vfprintf_r+0x2f2>
  40390c:	3201      	adds	r2, #1
  40390e:	48b9      	ldr	r0, [pc, #740]	; (403bf4 <_vfprintf_r+0x5a8>)
  403910:	9224      	str	r2, [sp, #144]	; 0x90
  403912:	3110      	adds	r1, #16
  403914:	2a07      	cmp	r2, #7
  403916:	9125      	str	r1, [sp, #148]	; 0x94
  403918:	e883 0011 	stmia.w	r3, {r0, r4}
  40391c:	ddef      	ble.n	4038fe <_vfprintf_r+0x2b2>
  40391e:	aa23      	add	r2, sp, #140	; 0x8c
  403920:	4629      	mov	r1, r5
  403922:	4650      	mov	r0, sl
  403924:	f7ff fe88 	bl	403638 <__sprint_r>
  403928:	2800      	cmp	r0, #0
  40392a:	f040 836a 	bne.w	404002 <_vfprintf_r+0x9b6>
  40392e:	f1ab 0b10 	sub.w	fp, fp, #16
  403932:	f1bb 0f10 	cmp.w	fp, #16
  403936:	9925      	ldr	r1, [sp, #148]	; 0x94
  403938:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40393a:	ab30      	add	r3, sp, #192	; 0xc0
  40393c:	dce6      	bgt.n	40390c <_vfprintf_r+0x2c0>
  40393e:	4645      	mov	r5, r8
  403940:	4698      	mov	r8, r3
  403942:	3201      	adds	r2, #1
  403944:	4bab      	ldr	r3, [pc, #684]	; (403bf4 <_vfprintf_r+0x5a8>)
  403946:	9224      	str	r2, [sp, #144]	; 0x90
  403948:	eb0b 0401 	add.w	r4, fp, r1
  40394c:	2a07      	cmp	r2, #7
  40394e:	9425      	str	r4, [sp, #148]	; 0x94
  403950:	e888 0808 	stmia.w	r8, {r3, fp}
  403954:	f300 84cd 	bgt.w	4042f2 <_vfprintf_r+0xca6>
  403958:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  40395c:	f108 0808 	add.w	r8, r8, #8
  403960:	f1ba 0f00 	cmp.w	sl, #0
  403964:	d00e      	beq.n	403984 <_vfprintf_r+0x338>
  403966:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403968:	3301      	adds	r3, #1
  40396a:	3401      	adds	r4, #1
  40396c:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  403970:	2201      	movs	r2, #1
  403972:	2b07      	cmp	r3, #7
  403974:	9425      	str	r4, [sp, #148]	; 0x94
  403976:	9324      	str	r3, [sp, #144]	; 0x90
  403978:	e888 0006 	stmia.w	r8, {r1, r2}
  40397c:	f300 840a 	bgt.w	404194 <_vfprintf_r+0xb48>
  403980:	f108 0808 	add.w	r8, r8, #8
  403984:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403986:	b16b      	cbz	r3, 4039a4 <_vfprintf_r+0x358>
  403988:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40398a:	3301      	adds	r3, #1
  40398c:	3402      	adds	r4, #2
  40398e:	a91c      	add	r1, sp, #112	; 0x70
  403990:	2202      	movs	r2, #2
  403992:	2b07      	cmp	r3, #7
  403994:	9425      	str	r4, [sp, #148]	; 0x94
  403996:	9324      	str	r3, [sp, #144]	; 0x90
  403998:	e888 0006 	stmia.w	r8, {r1, r2}
  40399c:	f300 8406 	bgt.w	4041ac <_vfprintf_r+0xb60>
  4039a0:	f108 0808 	add.w	r8, r8, #8
  4039a4:	2d80      	cmp	r5, #128	; 0x80
  4039a6:	f000 832e 	beq.w	404006 <_vfprintf_r+0x9ba>
  4039aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4039ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4039ae:	eba3 0a02 	sub.w	sl, r3, r2
  4039b2:	f1ba 0f00 	cmp.w	sl, #0
  4039b6:	dd3b      	ble.n	403a30 <_vfprintf_r+0x3e4>
  4039b8:	f1ba 0f10 	cmp.w	sl, #16
  4039bc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039be:	4d8e      	ldr	r5, [pc, #568]	; (403bf8 <_vfprintf_r+0x5ac>)
  4039c0:	dd2b      	ble.n	403a1a <_vfprintf_r+0x3ce>
  4039c2:	4642      	mov	r2, r8
  4039c4:	4621      	mov	r1, r4
  4039c6:	46b0      	mov	r8, r6
  4039c8:	f04f 0b10 	mov.w	fp, #16
  4039cc:	462e      	mov	r6, r5
  4039ce:	9c08      	ldr	r4, [sp, #32]
  4039d0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4039d2:	e006      	b.n	4039e2 <_vfprintf_r+0x396>
  4039d4:	f1aa 0a10 	sub.w	sl, sl, #16
  4039d8:	f1ba 0f10 	cmp.w	sl, #16
  4039dc:	f102 0208 	add.w	r2, r2, #8
  4039e0:	dd17      	ble.n	403a12 <_vfprintf_r+0x3c6>
  4039e2:	3301      	adds	r3, #1
  4039e4:	3110      	adds	r1, #16
  4039e6:	2b07      	cmp	r3, #7
  4039e8:	9125      	str	r1, [sp, #148]	; 0x94
  4039ea:	9324      	str	r3, [sp, #144]	; 0x90
  4039ec:	e882 0840 	stmia.w	r2, {r6, fp}
  4039f0:	ddf0      	ble.n	4039d4 <_vfprintf_r+0x388>
  4039f2:	aa23      	add	r2, sp, #140	; 0x8c
  4039f4:	4629      	mov	r1, r5
  4039f6:	4620      	mov	r0, r4
  4039f8:	f7ff fe1e 	bl	403638 <__sprint_r>
  4039fc:	2800      	cmp	r0, #0
  4039fe:	f040 8300 	bne.w	404002 <_vfprintf_r+0x9b6>
  403a02:	f1aa 0a10 	sub.w	sl, sl, #16
  403a06:	f1ba 0f10 	cmp.w	sl, #16
  403a0a:	9925      	ldr	r1, [sp, #148]	; 0x94
  403a0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a0e:	aa30      	add	r2, sp, #192	; 0xc0
  403a10:	dce7      	bgt.n	4039e2 <_vfprintf_r+0x396>
  403a12:	4635      	mov	r5, r6
  403a14:	460c      	mov	r4, r1
  403a16:	4646      	mov	r6, r8
  403a18:	4690      	mov	r8, r2
  403a1a:	3301      	adds	r3, #1
  403a1c:	4454      	add	r4, sl
  403a1e:	2b07      	cmp	r3, #7
  403a20:	9425      	str	r4, [sp, #148]	; 0x94
  403a22:	9324      	str	r3, [sp, #144]	; 0x90
  403a24:	e888 0420 	stmia.w	r8, {r5, sl}
  403a28:	f300 83a9 	bgt.w	40417e <_vfprintf_r+0xb32>
  403a2c:	f108 0808 	add.w	r8, r8, #8
  403a30:	9b06      	ldr	r3, [sp, #24]
  403a32:	05db      	lsls	r3, r3, #23
  403a34:	f100 8285 	bmi.w	403f42 <_vfprintf_r+0x8f6>
  403a38:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a3a:	990d      	ldr	r1, [sp, #52]	; 0x34
  403a3c:	f8c8 7000 	str.w	r7, [r8]
  403a40:	3301      	adds	r3, #1
  403a42:	440c      	add	r4, r1
  403a44:	2b07      	cmp	r3, #7
  403a46:	9425      	str	r4, [sp, #148]	; 0x94
  403a48:	f8c8 1004 	str.w	r1, [r8, #4]
  403a4c:	9324      	str	r3, [sp, #144]	; 0x90
  403a4e:	f300 8375 	bgt.w	40413c <_vfprintf_r+0xaf0>
  403a52:	f108 0808 	add.w	r8, r8, #8
  403a56:	9b06      	ldr	r3, [sp, #24]
  403a58:	0759      	lsls	r1, r3, #29
  403a5a:	d53b      	bpl.n	403ad4 <_vfprintf_r+0x488>
  403a5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403a5e:	9a07      	ldr	r2, [sp, #28]
  403a60:	1a9d      	subs	r5, r3, r2
  403a62:	2d00      	cmp	r5, #0
  403a64:	dd36      	ble.n	403ad4 <_vfprintf_r+0x488>
  403a66:	2d10      	cmp	r5, #16
  403a68:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a6a:	dd21      	ble.n	403ab0 <_vfprintf_r+0x464>
  403a6c:	2610      	movs	r6, #16
  403a6e:	9f08      	ldr	r7, [sp, #32]
  403a70:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  403a74:	e004      	b.n	403a80 <_vfprintf_r+0x434>
  403a76:	3d10      	subs	r5, #16
  403a78:	2d10      	cmp	r5, #16
  403a7a:	f108 0808 	add.w	r8, r8, #8
  403a7e:	dd17      	ble.n	403ab0 <_vfprintf_r+0x464>
  403a80:	3301      	adds	r3, #1
  403a82:	4a5c      	ldr	r2, [pc, #368]	; (403bf4 <_vfprintf_r+0x5a8>)
  403a84:	9324      	str	r3, [sp, #144]	; 0x90
  403a86:	3410      	adds	r4, #16
  403a88:	2b07      	cmp	r3, #7
  403a8a:	9425      	str	r4, [sp, #148]	; 0x94
  403a8c:	e888 0044 	stmia.w	r8, {r2, r6}
  403a90:	ddf1      	ble.n	403a76 <_vfprintf_r+0x42a>
  403a92:	aa23      	add	r2, sp, #140	; 0x8c
  403a94:	4651      	mov	r1, sl
  403a96:	4638      	mov	r0, r7
  403a98:	f7ff fdce 	bl	403638 <__sprint_r>
  403a9c:	2800      	cmp	r0, #0
  403a9e:	f040 823f 	bne.w	403f20 <_vfprintf_r+0x8d4>
  403aa2:	3d10      	subs	r5, #16
  403aa4:	2d10      	cmp	r5, #16
  403aa6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403aa8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403aaa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403aae:	dce7      	bgt.n	403a80 <_vfprintf_r+0x434>
  403ab0:	3301      	adds	r3, #1
  403ab2:	4a50      	ldr	r2, [pc, #320]	; (403bf4 <_vfprintf_r+0x5a8>)
  403ab4:	9324      	str	r3, [sp, #144]	; 0x90
  403ab6:	442c      	add	r4, r5
  403ab8:	2b07      	cmp	r3, #7
  403aba:	9425      	str	r4, [sp, #148]	; 0x94
  403abc:	e888 0024 	stmia.w	r8, {r2, r5}
  403ac0:	dd08      	ble.n	403ad4 <_vfprintf_r+0x488>
  403ac2:	aa23      	add	r2, sp, #140	; 0x8c
  403ac4:	990a      	ldr	r1, [sp, #40]	; 0x28
  403ac6:	9808      	ldr	r0, [sp, #32]
  403ac8:	f7ff fdb6 	bl	403638 <__sprint_r>
  403acc:	2800      	cmp	r0, #0
  403ace:	f040 8347 	bne.w	404160 <_vfprintf_r+0xb14>
  403ad2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403ad4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ad6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403ad8:	9907      	ldr	r1, [sp, #28]
  403ada:	428a      	cmp	r2, r1
  403adc:	bfac      	ite	ge
  403ade:	189b      	addge	r3, r3, r2
  403ae0:	185b      	addlt	r3, r3, r1
  403ae2:	930b      	str	r3, [sp, #44]	; 0x2c
  403ae4:	2c00      	cmp	r4, #0
  403ae6:	f040 8333 	bne.w	404150 <_vfprintf_r+0xb04>
  403aea:	2300      	movs	r3, #0
  403aec:	9324      	str	r3, [sp, #144]	; 0x90
  403aee:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403af2:	e5f7      	b.n	4036e4 <_vfprintf_r+0x98>
  403af4:	4651      	mov	r1, sl
  403af6:	9808      	ldr	r0, [sp, #32]
  403af8:	f001 f896 	bl	404c28 <__swsetup_r>
  403afc:	2800      	cmp	r0, #0
  403afe:	d038      	beq.n	403b72 <_vfprintf_r+0x526>
  403b00:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  403b04:	07dd      	lsls	r5, r3, #31
  403b06:	d404      	bmi.n	403b12 <_vfprintf_r+0x4c6>
  403b08:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  403b0c:	059c      	lsls	r4, r3, #22
  403b0e:	f140 85ca 	bpl.w	4046a6 <_vfprintf_r+0x105a>
  403b12:	f04f 33ff 	mov.w	r3, #4294967295
  403b16:	930b      	str	r3, [sp, #44]	; 0x2c
  403b18:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403b1a:	b041      	add	sp, #260	; 0x104
  403b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b20:	aa23      	add	r2, sp, #140	; 0x8c
  403b22:	990a      	ldr	r1, [sp, #40]	; 0x28
  403b24:	9808      	ldr	r0, [sp, #32]
  403b26:	f7ff fd87 	bl	403638 <__sprint_r>
  403b2a:	2800      	cmp	r0, #0
  403b2c:	f040 8318 	bne.w	404160 <_vfprintf_r+0xb14>
  403b30:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403b34:	e5f5      	b.n	403722 <_vfprintf_r+0xd6>
  403b36:	9808      	ldr	r0, [sp, #32]
  403b38:	f002 f9a0 	bl	405e7c <__sinit>
  403b3c:	e59c      	b.n	403678 <_vfprintf_r+0x2c>
  403b3e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  403b42:	2a00      	cmp	r2, #0
  403b44:	f6ff adbd 	blt.w	4036c2 <_vfprintf_r+0x76>
  403b48:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  403b4c:	07d0      	lsls	r0, r2, #31
  403b4e:	d405      	bmi.n	403b5c <_vfprintf_r+0x510>
  403b50:	0599      	lsls	r1, r3, #22
  403b52:	d403      	bmi.n	403b5c <_vfprintf_r+0x510>
  403b54:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  403b58:	f002 fd60 	bl	40661c <__retarget_lock_release_recursive>
  403b5c:	462b      	mov	r3, r5
  403b5e:	464a      	mov	r2, r9
  403b60:	4651      	mov	r1, sl
  403b62:	9808      	ldr	r0, [sp, #32]
  403b64:	f001 f81e 	bl	404ba4 <__sbprintf>
  403b68:	900b      	str	r0, [sp, #44]	; 0x2c
  403b6a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403b6c:	b041      	add	sp, #260	; 0x104
  403b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b72:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  403b76:	e59f      	b.n	4036b8 <_vfprintf_r+0x6c>
  403b78:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  403b7c:	f002 fd4c 	bl	406618 <__retarget_lock_acquire_recursive>
  403b80:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  403b84:	b293      	uxth	r3, r2
  403b86:	e582      	b.n	40368e <_vfprintf_r+0x42>
  403b88:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b8a:	930e      	str	r3, [sp, #56]	; 0x38
  403b8c:	4240      	negs	r0, r0
  403b8e:	900c      	str	r0, [sp, #48]	; 0x30
  403b90:	f04b 0b04 	orr.w	fp, fp, #4
  403b94:	f899 6000 	ldrb.w	r6, [r9]
  403b98:	e5d7      	b.n	40374a <_vfprintf_r+0xfe>
  403b9a:	2a00      	cmp	r2, #0
  403b9c:	f040 87df 	bne.w	404b5e <_vfprintf_r+0x1512>
  403ba0:	4b16      	ldr	r3, [pc, #88]	; (403bfc <_vfprintf_r+0x5b0>)
  403ba2:	9318      	str	r3, [sp, #96]	; 0x60
  403ba4:	f01b 0f20 	tst.w	fp, #32
  403ba8:	f040 84b9 	bne.w	40451e <_vfprintf_r+0xed2>
  403bac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403bae:	f01b 0f10 	tst.w	fp, #16
  403bb2:	4613      	mov	r3, r2
  403bb4:	f040 83dc 	bne.w	404370 <_vfprintf_r+0xd24>
  403bb8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403bbc:	f000 83d8 	beq.w	404370 <_vfprintf_r+0xd24>
  403bc0:	3304      	adds	r3, #4
  403bc2:	8814      	ldrh	r4, [r2, #0]
  403bc4:	930e      	str	r3, [sp, #56]	; 0x38
  403bc6:	2500      	movs	r5, #0
  403bc8:	f01b 0f01 	tst.w	fp, #1
  403bcc:	f000 8322 	beq.w	404214 <_vfprintf_r+0xbc8>
  403bd0:	ea54 0305 	orrs.w	r3, r4, r5
  403bd4:	f000 831e 	beq.w	404214 <_vfprintf_r+0xbc8>
  403bd8:	2330      	movs	r3, #48	; 0x30
  403bda:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  403bde:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  403be2:	f04b 0b02 	orr.w	fp, fp, #2
  403be6:	2302      	movs	r3, #2
  403be8:	e63c      	b.n	403864 <_vfprintf_r+0x218>
  403bea:	f04b 0b20 	orr.w	fp, fp, #32
  403bee:	f899 6000 	ldrb.w	r6, [r9]
  403bf2:	e5aa      	b.n	40374a <_vfprintf_r+0xfe>
  403bf4:	00408db8 	.word	0x00408db8
  403bf8:	00408dc8 	.word	0x00408dc8
  403bfc:	00408d78 	.word	0x00408d78
  403c00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403c02:	6817      	ldr	r7, [r2, #0]
  403c04:	2400      	movs	r4, #0
  403c06:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  403c0a:	1d15      	adds	r5, r2, #4
  403c0c:	2f00      	cmp	r7, #0
  403c0e:	f000 864e 	beq.w	4048ae <_vfprintf_r+0x1262>
  403c12:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403c14:	1c53      	adds	r3, r2, #1
  403c16:	f000 85cc 	beq.w	4047b2 <_vfprintf_r+0x1166>
  403c1a:	4621      	mov	r1, r4
  403c1c:	4638      	mov	r0, r7
  403c1e:	f003 f83f 	bl	406ca0 <memchr>
  403c22:	2800      	cmp	r0, #0
  403c24:	f000 8697 	beq.w	404956 <_vfprintf_r+0x130a>
  403c28:	1bc3      	subs	r3, r0, r7
  403c2a:	930d      	str	r3, [sp, #52]	; 0x34
  403c2c:	9409      	str	r4, [sp, #36]	; 0x24
  403c2e:	950e      	str	r5, [sp, #56]	; 0x38
  403c30:	f8cd b018 	str.w	fp, [sp, #24]
  403c34:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403c38:	9307      	str	r3, [sp, #28]
  403c3a:	9410      	str	r4, [sp, #64]	; 0x40
  403c3c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  403c40:	e636      	b.n	4038b0 <_vfprintf_r+0x264>
  403c42:	2a00      	cmp	r2, #0
  403c44:	f040 8796 	bne.w	404b74 <_vfprintf_r+0x1528>
  403c48:	f01b 0f20 	tst.w	fp, #32
  403c4c:	f040 845a 	bne.w	404504 <_vfprintf_r+0xeb8>
  403c50:	f01b 0f10 	tst.w	fp, #16
  403c54:	f040 83a2 	bne.w	40439c <_vfprintf_r+0xd50>
  403c58:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403c5c:	f000 839e 	beq.w	40439c <_vfprintf_r+0xd50>
  403c60:	990e      	ldr	r1, [sp, #56]	; 0x38
  403c62:	f9b1 4000 	ldrsh.w	r4, [r1]
  403c66:	3104      	adds	r1, #4
  403c68:	17e5      	asrs	r5, r4, #31
  403c6a:	4622      	mov	r2, r4
  403c6c:	462b      	mov	r3, r5
  403c6e:	910e      	str	r1, [sp, #56]	; 0x38
  403c70:	2a00      	cmp	r2, #0
  403c72:	f173 0300 	sbcs.w	r3, r3, #0
  403c76:	f2c0 8487 	blt.w	404588 <_vfprintf_r+0xf3c>
  403c7a:	9909      	ldr	r1, [sp, #36]	; 0x24
  403c7c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  403c80:	1c4a      	adds	r2, r1, #1
  403c82:	f04f 0301 	mov.w	r3, #1
  403c86:	f47f adf5 	bne.w	403874 <_vfprintf_r+0x228>
  403c8a:	ea54 0205 	orrs.w	r2, r4, r5
  403c8e:	f000 826c 	beq.w	40416a <_vfprintf_r+0xb1e>
  403c92:	f8cd b018 	str.w	fp, [sp, #24]
  403c96:	2b01      	cmp	r3, #1
  403c98:	f000 8308 	beq.w	4042ac <_vfprintf_r+0xc60>
  403c9c:	2b02      	cmp	r3, #2
  403c9e:	f040 8295 	bne.w	4041cc <_vfprintf_r+0xb80>
  403ca2:	9818      	ldr	r0, [sp, #96]	; 0x60
  403ca4:	af30      	add	r7, sp, #192	; 0xc0
  403ca6:	0923      	lsrs	r3, r4, #4
  403ca8:	f004 010f 	and.w	r1, r4, #15
  403cac:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403cb0:	092a      	lsrs	r2, r5, #4
  403cb2:	461c      	mov	r4, r3
  403cb4:	4615      	mov	r5, r2
  403cb6:	5c43      	ldrb	r3, [r0, r1]
  403cb8:	f807 3d01 	strb.w	r3, [r7, #-1]!
  403cbc:	ea54 0305 	orrs.w	r3, r4, r5
  403cc0:	d1f1      	bne.n	403ca6 <_vfprintf_r+0x65a>
  403cc2:	ab30      	add	r3, sp, #192	; 0xc0
  403cc4:	1bdb      	subs	r3, r3, r7
  403cc6:	930d      	str	r3, [sp, #52]	; 0x34
  403cc8:	e5ea      	b.n	4038a0 <_vfprintf_r+0x254>
  403cca:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  403cce:	f899 6000 	ldrb.w	r6, [r9]
  403cd2:	e53a      	b.n	40374a <_vfprintf_r+0xfe>
  403cd4:	f899 6000 	ldrb.w	r6, [r9]
  403cd8:	2e6c      	cmp	r6, #108	; 0x6c
  403cda:	bf03      	ittte	eq
  403cdc:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  403ce0:	f04b 0b20 	orreq.w	fp, fp, #32
  403ce4:	f109 0901 	addeq.w	r9, r9, #1
  403ce8:	f04b 0b10 	orrne.w	fp, fp, #16
  403cec:	e52d      	b.n	40374a <_vfprintf_r+0xfe>
  403cee:	2a00      	cmp	r2, #0
  403cf0:	f040 874c 	bne.w	404b8c <_vfprintf_r+0x1540>
  403cf4:	f01b 0f20 	tst.w	fp, #32
  403cf8:	f040 853f 	bne.w	40477a <_vfprintf_r+0x112e>
  403cfc:	f01b 0f10 	tst.w	fp, #16
  403d00:	f040 80fc 	bne.w	403efc <_vfprintf_r+0x8b0>
  403d04:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403d08:	f000 80f8 	beq.w	403efc <_vfprintf_r+0x8b0>
  403d0c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403d0e:	6813      	ldr	r3, [r2, #0]
  403d10:	3204      	adds	r2, #4
  403d12:	920e      	str	r2, [sp, #56]	; 0x38
  403d14:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  403d18:	801a      	strh	r2, [r3, #0]
  403d1a:	e4e3      	b.n	4036e4 <_vfprintf_r+0x98>
  403d1c:	f899 6000 	ldrb.w	r6, [r9]
  403d20:	2900      	cmp	r1, #0
  403d22:	f47f ad12 	bne.w	40374a <_vfprintf_r+0xfe>
  403d26:	2201      	movs	r2, #1
  403d28:	2120      	movs	r1, #32
  403d2a:	e50e      	b.n	40374a <_vfprintf_r+0xfe>
  403d2c:	f899 6000 	ldrb.w	r6, [r9]
  403d30:	2e2a      	cmp	r6, #42	; 0x2a
  403d32:	f109 0001 	add.w	r0, r9, #1
  403d36:	f000 86f1 	beq.w	404b1c <_vfprintf_r+0x14d0>
  403d3a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  403d3e:	2b09      	cmp	r3, #9
  403d40:	4681      	mov	r9, r0
  403d42:	bf98      	it	ls
  403d44:	2000      	movls	r0, #0
  403d46:	f200 863d 	bhi.w	4049c4 <_vfprintf_r+0x1378>
  403d4a:	f819 6b01 	ldrb.w	r6, [r9], #1
  403d4e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403d52:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  403d56:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  403d5a:	2b09      	cmp	r3, #9
  403d5c:	d9f5      	bls.n	403d4a <_vfprintf_r+0x6fe>
  403d5e:	9009      	str	r0, [sp, #36]	; 0x24
  403d60:	e4f5      	b.n	40374e <_vfprintf_r+0x102>
  403d62:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  403d66:	f899 6000 	ldrb.w	r6, [r9]
  403d6a:	e4ee      	b.n	40374a <_vfprintf_r+0xfe>
  403d6c:	f899 6000 	ldrb.w	r6, [r9]
  403d70:	2201      	movs	r2, #1
  403d72:	212b      	movs	r1, #43	; 0x2b
  403d74:	e4e9      	b.n	40374a <_vfprintf_r+0xfe>
  403d76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403d78:	4bae      	ldr	r3, [pc, #696]	; (404034 <_vfprintf_r+0x9e8>)
  403d7a:	6814      	ldr	r4, [r2, #0]
  403d7c:	9318      	str	r3, [sp, #96]	; 0x60
  403d7e:	2678      	movs	r6, #120	; 0x78
  403d80:	2330      	movs	r3, #48	; 0x30
  403d82:	3204      	adds	r2, #4
  403d84:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  403d88:	f04b 0b02 	orr.w	fp, fp, #2
  403d8c:	920e      	str	r2, [sp, #56]	; 0x38
  403d8e:	2500      	movs	r5, #0
  403d90:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  403d94:	2302      	movs	r3, #2
  403d96:	e565      	b.n	403864 <_vfprintf_r+0x218>
  403d98:	2a00      	cmp	r2, #0
  403d9a:	f040 86e4 	bne.w	404b66 <_vfprintf_r+0x151a>
  403d9e:	4ba6      	ldr	r3, [pc, #664]	; (404038 <_vfprintf_r+0x9ec>)
  403da0:	9318      	str	r3, [sp, #96]	; 0x60
  403da2:	e6ff      	b.n	403ba4 <_vfprintf_r+0x558>
  403da4:	990e      	ldr	r1, [sp, #56]	; 0x38
  403da6:	f8cd b018 	str.w	fp, [sp, #24]
  403daa:	680a      	ldr	r2, [r1, #0]
  403dac:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  403db0:	2300      	movs	r3, #0
  403db2:	460a      	mov	r2, r1
  403db4:	469a      	mov	sl, r3
  403db6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403dba:	3204      	adds	r2, #4
  403dbc:	2301      	movs	r3, #1
  403dbe:	9307      	str	r3, [sp, #28]
  403dc0:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  403dc4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  403dc8:	920e      	str	r2, [sp, #56]	; 0x38
  403dca:	930d      	str	r3, [sp, #52]	; 0x34
  403dcc:	af26      	add	r7, sp, #152	; 0x98
  403dce:	e575      	b.n	4038bc <_vfprintf_r+0x270>
  403dd0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  403dd4:	2000      	movs	r0, #0
  403dd6:	f819 6b01 	ldrb.w	r6, [r9], #1
  403dda:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403dde:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  403de2:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  403de6:	2b09      	cmp	r3, #9
  403de8:	d9f5      	bls.n	403dd6 <_vfprintf_r+0x78a>
  403dea:	900c      	str	r0, [sp, #48]	; 0x30
  403dec:	e4af      	b.n	40374e <_vfprintf_r+0x102>
  403dee:	2a00      	cmp	r2, #0
  403df0:	f040 86c8 	bne.w	404b84 <_vfprintf_r+0x1538>
  403df4:	f04b 0b10 	orr.w	fp, fp, #16
  403df8:	e726      	b.n	403c48 <_vfprintf_r+0x5fc>
  403dfa:	f04b 0b01 	orr.w	fp, fp, #1
  403dfe:	f899 6000 	ldrb.w	r6, [r9]
  403e02:	e4a2      	b.n	40374a <_vfprintf_r+0xfe>
  403e04:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403e06:	6823      	ldr	r3, [r4, #0]
  403e08:	930c      	str	r3, [sp, #48]	; 0x30
  403e0a:	4618      	mov	r0, r3
  403e0c:	2800      	cmp	r0, #0
  403e0e:	4623      	mov	r3, r4
  403e10:	f103 0304 	add.w	r3, r3, #4
  403e14:	f6ff aeb8 	blt.w	403b88 <_vfprintf_r+0x53c>
  403e18:	930e      	str	r3, [sp, #56]	; 0x38
  403e1a:	f899 6000 	ldrb.w	r6, [r9]
  403e1e:	e494      	b.n	40374a <_vfprintf_r+0xfe>
  403e20:	2a00      	cmp	r2, #0
  403e22:	f040 86b7 	bne.w	404b94 <_vfprintf_r+0x1548>
  403e26:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403e28:	3507      	adds	r5, #7
  403e2a:	f025 0307 	bic.w	r3, r5, #7
  403e2e:	f103 0208 	add.w	r2, r3, #8
  403e32:	920e      	str	r2, [sp, #56]	; 0x38
  403e34:	681a      	ldr	r2, [r3, #0]
  403e36:	9213      	str	r2, [sp, #76]	; 0x4c
  403e38:	685b      	ldr	r3, [r3, #4]
  403e3a:	9312      	str	r3, [sp, #72]	; 0x48
  403e3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403e3e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  403e40:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403e44:	4628      	mov	r0, r5
  403e46:	4621      	mov	r1, r4
  403e48:	f04f 32ff 	mov.w	r2, #4294967295
  403e4c:	4b7b      	ldr	r3, [pc, #492]	; (40403c <_vfprintf_r+0x9f0>)
  403e4e:	f004 fb31 	bl	4084b4 <__aeabi_dcmpun>
  403e52:	2800      	cmp	r0, #0
  403e54:	f040 83a2 	bne.w	40459c <_vfprintf_r+0xf50>
  403e58:	4628      	mov	r0, r5
  403e5a:	4621      	mov	r1, r4
  403e5c:	f04f 32ff 	mov.w	r2, #4294967295
  403e60:	4b76      	ldr	r3, [pc, #472]	; (40403c <_vfprintf_r+0x9f0>)
  403e62:	f004 fb09 	bl	408478 <__aeabi_dcmple>
  403e66:	2800      	cmp	r0, #0
  403e68:	f040 8398 	bne.w	40459c <_vfprintf_r+0xf50>
  403e6c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403e6e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  403e70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403e72:	9912      	ldr	r1, [sp, #72]	; 0x48
  403e74:	f004 faf6 	bl	408464 <__aeabi_dcmplt>
  403e78:	2800      	cmp	r0, #0
  403e7a:	f040 8435 	bne.w	4046e8 <_vfprintf_r+0x109c>
  403e7e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  403e82:	4f6f      	ldr	r7, [pc, #444]	; (404040 <_vfprintf_r+0x9f4>)
  403e84:	4b6f      	ldr	r3, [pc, #444]	; (404044 <_vfprintf_r+0x9f8>)
  403e86:	2203      	movs	r2, #3
  403e88:	2100      	movs	r1, #0
  403e8a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  403e8e:	9207      	str	r2, [sp, #28]
  403e90:	9109      	str	r1, [sp, #36]	; 0x24
  403e92:	9006      	str	r0, [sp, #24]
  403e94:	2e47      	cmp	r6, #71	; 0x47
  403e96:	bfd8      	it	le
  403e98:	461f      	movle	r7, r3
  403e9a:	920d      	str	r2, [sp, #52]	; 0x34
  403e9c:	9110      	str	r1, [sp, #64]	; 0x40
  403e9e:	e507      	b.n	4038b0 <_vfprintf_r+0x264>
  403ea0:	f04b 0b08 	orr.w	fp, fp, #8
  403ea4:	f899 6000 	ldrb.w	r6, [r9]
  403ea8:	e44f      	b.n	40374a <_vfprintf_r+0xfe>
  403eaa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403eac:	3507      	adds	r5, #7
  403eae:	f025 0307 	bic.w	r3, r5, #7
  403eb2:	f103 0208 	add.w	r2, r3, #8
  403eb6:	e9d3 4500 	ldrd	r4, r5, [r3]
  403eba:	920e      	str	r2, [sp, #56]	; 0x38
  403ebc:	2300      	movs	r3, #0
  403ebe:	e4d1      	b.n	403864 <_vfprintf_r+0x218>
  403ec0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403ec2:	3507      	adds	r5, #7
  403ec4:	f025 0307 	bic.w	r3, r5, #7
  403ec8:	f103 0208 	add.w	r2, r3, #8
  403ecc:	e9d3 4500 	ldrd	r4, r5, [r3]
  403ed0:	920e      	str	r2, [sp, #56]	; 0x38
  403ed2:	2301      	movs	r3, #1
  403ed4:	e4c6      	b.n	403864 <_vfprintf_r+0x218>
  403ed6:	2a00      	cmp	r2, #0
  403ed8:	f040 8650 	bne.w	404b7c <_vfprintf_r+0x1530>
  403edc:	b1c6      	cbz	r6, 403f10 <_vfprintf_r+0x8c4>
  403ede:	2300      	movs	r3, #0
  403ee0:	2201      	movs	r2, #1
  403ee2:	469a      	mov	sl, r3
  403ee4:	9207      	str	r2, [sp, #28]
  403ee6:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  403eea:	f8cd b018 	str.w	fp, [sp, #24]
  403eee:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403ef2:	9309      	str	r3, [sp, #36]	; 0x24
  403ef4:	9310      	str	r3, [sp, #64]	; 0x40
  403ef6:	920d      	str	r2, [sp, #52]	; 0x34
  403ef8:	af26      	add	r7, sp, #152	; 0x98
  403efa:	e4df      	b.n	4038bc <_vfprintf_r+0x270>
  403efc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403efe:	6813      	ldr	r3, [r2, #0]
  403f00:	3204      	adds	r2, #4
  403f02:	920e      	str	r2, [sp, #56]	; 0x38
  403f04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403f06:	601a      	str	r2, [r3, #0]
  403f08:	f7ff bbec 	b.w	4036e4 <_vfprintf_r+0x98>
  403f0c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403f0e:	e527      	b.n	403960 <_vfprintf_r+0x314>
  403f10:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403f12:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  403f16:	2b00      	cmp	r3, #0
  403f18:	f040 8594 	bne.w	404a44 <_vfprintf_r+0x13f8>
  403f1c:	2300      	movs	r3, #0
  403f1e:	9324      	str	r3, [sp, #144]	; 0x90
  403f20:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  403f24:	f013 0f01 	tst.w	r3, #1
  403f28:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  403f2c:	d102      	bne.n	403f34 <_vfprintf_r+0x8e8>
  403f2e:	059a      	lsls	r2, r3, #22
  403f30:	f140 8249 	bpl.w	4043c6 <_vfprintf_r+0xd7a>
  403f34:	065b      	lsls	r3, r3, #25
  403f36:	f53f adec 	bmi.w	403b12 <_vfprintf_r+0x4c6>
  403f3a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403f3c:	b041      	add	sp, #260	; 0x104
  403f3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f42:	2e65      	cmp	r6, #101	; 0x65
  403f44:	f340 80b2 	ble.w	4040ac <_vfprintf_r+0xa60>
  403f48:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403f4a:	9813      	ldr	r0, [sp, #76]	; 0x4c
  403f4c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403f4e:	9912      	ldr	r1, [sp, #72]	; 0x48
  403f50:	f004 fa7e 	bl	408450 <__aeabi_dcmpeq>
  403f54:	2800      	cmp	r0, #0
  403f56:	f000 8160 	beq.w	40421a <_vfprintf_r+0xbce>
  403f5a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f5c:	4a3a      	ldr	r2, [pc, #232]	; (404048 <_vfprintf_r+0x9fc>)
  403f5e:	f8c8 2000 	str.w	r2, [r8]
  403f62:	3301      	adds	r3, #1
  403f64:	3401      	adds	r4, #1
  403f66:	2201      	movs	r2, #1
  403f68:	2b07      	cmp	r3, #7
  403f6a:	9425      	str	r4, [sp, #148]	; 0x94
  403f6c:	9324      	str	r3, [sp, #144]	; 0x90
  403f6e:	f8c8 2004 	str.w	r2, [r8, #4]
  403f72:	f300 83bf 	bgt.w	4046f4 <_vfprintf_r+0x10a8>
  403f76:	f108 0808 	add.w	r8, r8, #8
  403f7a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403f7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403f7e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403f80:	4293      	cmp	r3, r2
  403f82:	db03      	blt.n	403f8c <_vfprintf_r+0x940>
  403f84:	9b06      	ldr	r3, [sp, #24]
  403f86:	07df      	lsls	r7, r3, #31
  403f88:	f57f ad65 	bpl.w	403a56 <_vfprintf_r+0x40a>
  403f8c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f8e:	9914      	ldr	r1, [sp, #80]	; 0x50
  403f90:	9a15      	ldr	r2, [sp, #84]	; 0x54
  403f92:	f8c8 2000 	str.w	r2, [r8]
  403f96:	3301      	adds	r3, #1
  403f98:	440c      	add	r4, r1
  403f9a:	2b07      	cmp	r3, #7
  403f9c:	f8c8 1004 	str.w	r1, [r8, #4]
  403fa0:	9425      	str	r4, [sp, #148]	; 0x94
  403fa2:	9324      	str	r3, [sp, #144]	; 0x90
  403fa4:	f300 83f8 	bgt.w	404798 <_vfprintf_r+0x114c>
  403fa8:	f108 0808 	add.w	r8, r8, #8
  403fac:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403fae:	1e5e      	subs	r6, r3, #1
  403fb0:	2e00      	cmp	r6, #0
  403fb2:	f77f ad50 	ble.w	403a56 <_vfprintf_r+0x40a>
  403fb6:	2e10      	cmp	r6, #16
  403fb8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403fba:	4d24      	ldr	r5, [pc, #144]	; (40404c <_vfprintf_r+0xa00>)
  403fbc:	f340 81dd 	ble.w	40437a <_vfprintf_r+0xd2e>
  403fc0:	2710      	movs	r7, #16
  403fc2:	f8dd a020 	ldr.w	sl, [sp, #32]
  403fc6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403fca:	e005      	b.n	403fd8 <_vfprintf_r+0x98c>
  403fcc:	f108 0808 	add.w	r8, r8, #8
  403fd0:	3e10      	subs	r6, #16
  403fd2:	2e10      	cmp	r6, #16
  403fd4:	f340 81d1 	ble.w	40437a <_vfprintf_r+0xd2e>
  403fd8:	3301      	adds	r3, #1
  403fda:	3410      	adds	r4, #16
  403fdc:	2b07      	cmp	r3, #7
  403fde:	9425      	str	r4, [sp, #148]	; 0x94
  403fe0:	9324      	str	r3, [sp, #144]	; 0x90
  403fe2:	e888 00a0 	stmia.w	r8, {r5, r7}
  403fe6:	ddf1      	ble.n	403fcc <_vfprintf_r+0x980>
  403fe8:	aa23      	add	r2, sp, #140	; 0x8c
  403fea:	4659      	mov	r1, fp
  403fec:	4650      	mov	r0, sl
  403fee:	f7ff fb23 	bl	403638 <__sprint_r>
  403ff2:	2800      	cmp	r0, #0
  403ff4:	f040 83cd 	bne.w	404792 <_vfprintf_r+0x1146>
  403ff8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403ffa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ffc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404000:	e7e6      	b.n	403fd0 <_vfprintf_r+0x984>
  404002:	46aa      	mov	sl, r5
  404004:	e78c      	b.n	403f20 <_vfprintf_r+0x8d4>
  404006:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404008:	9a07      	ldr	r2, [sp, #28]
  40400a:	eba3 0a02 	sub.w	sl, r3, r2
  40400e:	f1ba 0f00 	cmp.w	sl, #0
  404012:	f77f acca 	ble.w	4039aa <_vfprintf_r+0x35e>
  404016:	f1ba 0f10 	cmp.w	sl, #16
  40401a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40401c:	4d0b      	ldr	r5, [pc, #44]	; (40404c <_vfprintf_r+0xa00>)
  40401e:	dd39      	ble.n	404094 <_vfprintf_r+0xa48>
  404020:	4642      	mov	r2, r8
  404022:	4621      	mov	r1, r4
  404024:	46b0      	mov	r8, r6
  404026:	f04f 0b10 	mov.w	fp, #16
  40402a:	462e      	mov	r6, r5
  40402c:	9c08      	ldr	r4, [sp, #32]
  40402e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404030:	e015      	b.n	40405e <_vfprintf_r+0xa12>
  404032:	bf00      	nop
  404034:	00408d78 	.word	0x00408d78
  404038:	00408d64 	.word	0x00408d64
  40403c:	7fefffff 	.word	0x7fefffff
  404040:	00408d58 	.word	0x00408d58
  404044:	00408d54 	.word	0x00408d54
  404048:	00408d94 	.word	0x00408d94
  40404c:	00408dc8 	.word	0x00408dc8
  404050:	f1aa 0a10 	sub.w	sl, sl, #16
  404054:	f1ba 0f10 	cmp.w	sl, #16
  404058:	f102 0208 	add.w	r2, r2, #8
  40405c:	dd16      	ble.n	40408c <_vfprintf_r+0xa40>
  40405e:	3301      	adds	r3, #1
  404060:	3110      	adds	r1, #16
  404062:	2b07      	cmp	r3, #7
  404064:	9125      	str	r1, [sp, #148]	; 0x94
  404066:	9324      	str	r3, [sp, #144]	; 0x90
  404068:	e882 0840 	stmia.w	r2, {r6, fp}
  40406c:	ddf0      	ble.n	404050 <_vfprintf_r+0xa04>
  40406e:	aa23      	add	r2, sp, #140	; 0x8c
  404070:	4629      	mov	r1, r5
  404072:	4620      	mov	r0, r4
  404074:	f7ff fae0 	bl	403638 <__sprint_r>
  404078:	2800      	cmp	r0, #0
  40407a:	d1c2      	bne.n	404002 <_vfprintf_r+0x9b6>
  40407c:	f1aa 0a10 	sub.w	sl, sl, #16
  404080:	f1ba 0f10 	cmp.w	sl, #16
  404084:	9925      	ldr	r1, [sp, #148]	; 0x94
  404086:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404088:	aa30      	add	r2, sp, #192	; 0xc0
  40408a:	dce8      	bgt.n	40405e <_vfprintf_r+0xa12>
  40408c:	4635      	mov	r5, r6
  40408e:	460c      	mov	r4, r1
  404090:	4646      	mov	r6, r8
  404092:	4690      	mov	r8, r2
  404094:	3301      	adds	r3, #1
  404096:	4454      	add	r4, sl
  404098:	2b07      	cmp	r3, #7
  40409a:	9425      	str	r4, [sp, #148]	; 0x94
  40409c:	9324      	str	r3, [sp, #144]	; 0x90
  40409e:	e888 0420 	stmia.w	r8, {r5, sl}
  4040a2:	f300 8264 	bgt.w	40456e <_vfprintf_r+0xf22>
  4040a6:	f108 0808 	add.w	r8, r8, #8
  4040aa:	e47e      	b.n	4039aa <_vfprintf_r+0x35e>
  4040ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4040ae:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4040b0:	2b01      	cmp	r3, #1
  4040b2:	f340 81fd 	ble.w	4044b0 <_vfprintf_r+0xe64>
  4040b6:	3601      	adds	r6, #1
  4040b8:	3401      	adds	r4, #1
  4040ba:	2301      	movs	r3, #1
  4040bc:	2e07      	cmp	r6, #7
  4040be:	9425      	str	r4, [sp, #148]	; 0x94
  4040c0:	9624      	str	r6, [sp, #144]	; 0x90
  4040c2:	f8c8 7000 	str.w	r7, [r8]
  4040c6:	f8c8 3004 	str.w	r3, [r8, #4]
  4040ca:	f300 820e 	bgt.w	4044ea <_vfprintf_r+0xe9e>
  4040ce:	f108 0808 	add.w	r8, r8, #8
  4040d2:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4040d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4040d6:	f8c8 3000 	str.w	r3, [r8]
  4040da:	3601      	adds	r6, #1
  4040dc:	4414      	add	r4, r2
  4040de:	2e07      	cmp	r6, #7
  4040e0:	9425      	str	r4, [sp, #148]	; 0x94
  4040e2:	9624      	str	r6, [sp, #144]	; 0x90
  4040e4:	f8c8 2004 	str.w	r2, [r8, #4]
  4040e8:	f300 822e 	bgt.w	404548 <_vfprintf_r+0xefc>
  4040ec:	f108 0808 	add.w	r8, r8, #8
  4040f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4040f2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4040f4:	9813      	ldr	r0, [sp, #76]	; 0x4c
  4040f6:	9912      	ldr	r1, [sp, #72]	; 0x48
  4040f8:	f004 f9aa 	bl	408450 <__aeabi_dcmpeq>
  4040fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4040fe:	2800      	cmp	r0, #0
  404100:	f040 8106 	bne.w	404310 <_vfprintf_r+0xcc4>
  404104:	3b01      	subs	r3, #1
  404106:	3601      	adds	r6, #1
  404108:	3701      	adds	r7, #1
  40410a:	441c      	add	r4, r3
  40410c:	2e07      	cmp	r6, #7
  40410e:	9624      	str	r6, [sp, #144]	; 0x90
  404110:	9425      	str	r4, [sp, #148]	; 0x94
  404112:	f8c8 7000 	str.w	r7, [r8]
  404116:	f8c8 3004 	str.w	r3, [r8, #4]
  40411a:	f300 81d9 	bgt.w	4044d0 <_vfprintf_r+0xe84>
  40411e:	f108 0808 	add.w	r8, r8, #8
  404122:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404124:	f8c8 2004 	str.w	r2, [r8, #4]
  404128:	3601      	adds	r6, #1
  40412a:	4414      	add	r4, r2
  40412c:	ab1f      	add	r3, sp, #124	; 0x7c
  40412e:	2e07      	cmp	r6, #7
  404130:	9425      	str	r4, [sp, #148]	; 0x94
  404132:	9624      	str	r6, [sp, #144]	; 0x90
  404134:	f8c8 3000 	str.w	r3, [r8]
  404138:	f77f ac8b 	ble.w	403a52 <_vfprintf_r+0x406>
  40413c:	aa23      	add	r2, sp, #140	; 0x8c
  40413e:	990a      	ldr	r1, [sp, #40]	; 0x28
  404140:	9808      	ldr	r0, [sp, #32]
  404142:	f7ff fa79 	bl	403638 <__sprint_r>
  404146:	b958      	cbnz	r0, 404160 <_vfprintf_r+0xb14>
  404148:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40414a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40414e:	e482      	b.n	403a56 <_vfprintf_r+0x40a>
  404150:	aa23      	add	r2, sp, #140	; 0x8c
  404152:	990a      	ldr	r1, [sp, #40]	; 0x28
  404154:	9808      	ldr	r0, [sp, #32]
  404156:	f7ff fa6f 	bl	403638 <__sprint_r>
  40415a:	2800      	cmp	r0, #0
  40415c:	f43f acc5 	beq.w	403aea <_vfprintf_r+0x49e>
  404160:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  404164:	e6dc      	b.n	403f20 <_vfprintf_r+0x8d4>
  404166:	f8dd b018 	ldr.w	fp, [sp, #24]
  40416a:	2b01      	cmp	r3, #1
  40416c:	f000 8121 	beq.w	4043b2 <_vfprintf_r+0xd66>
  404170:	2b02      	cmp	r3, #2
  404172:	d127      	bne.n	4041c4 <_vfprintf_r+0xb78>
  404174:	f8cd b018 	str.w	fp, [sp, #24]
  404178:	2400      	movs	r4, #0
  40417a:	2500      	movs	r5, #0
  40417c:	e591      	b.n	403ca2 <_vfprintf_r+0x656>
  40417e:	aa23      	add	r2, sp, #140	; 0x8c
  404180:	990a      	ldr	r1, [sp, #40]	; 0x28
  404182:	9808      	ldr	r0, [sp, #32]
  404184:	f7ff fa58 	bl	403638 <__sprint_r>
  404188:	2800      	cmp	r0, #0
  40418a:	d1e9      	bne.n	404160 <_vfprintf_r+0xb14>
  40418c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40418e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404192:	e44d      	b.n	403a30 <_vfprintf_r+0x3e4>
  404194:	aa23      	add	r2, sp, #140	; 0x8c
  404196:	990a      	ldr	r1, [sp, #40]	; 0x28
  404198:	9808      	ldr	r0, [sp, #32]
  40419a:	f7ff fa4d 	bl	403638 <__sprint_r>
  40419e:	2800      	cmp	r0, #0
  4041a0:	d1de      	bne.n	404160 <_vfprintf_r+0xb14>
  4041a2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4041a4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4041a8:	f7ff bbec 	b.w	403984 <_vfprintf_r+0x338>
  4041ac:	aa23      	add	r2, sp, #140	; 0x8c
  4041ae:	990a      	ldr	r1, [sp, #40]	; 0x28
  4041b0:	9808      	ldr	r0, [sp, #32]
  4041b2:	f7ff fa41 	bl	403638 <__sprint_r>
  4041b6:	2800      	cmp	r0, #0
  4041b8:	d1d2      	bne.n	404160 <_vfprintf_r+0xb14>
  4041ba:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4041bc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4041c0:	f7ff bbf0 	b.w	4039a4 <_vfprintf_r+0x358>
  4041c4:	f8cd b018 	str.w	fp, [sp, #24]
  4041c8:	2400      	movs	r4, #0
  4041ca:	2500      	movs	r5, #0
  4041cc:	a930      	add	r1, sp, #192	; 0xc0
  4041ce:	e000      	b.n	4041d2 <_vfprintf_r+0xb86>
  4041d0:	4639      	mov	r1, r7
  4041d2:	08e2      	lsrs	r2, r4, #3
  4041d4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4041d8:	08e8      	lsrs	r0, r5, #3
  4041da:	f004 0307 	and.w	r3, r4, #7
  4041de:	4605      	mov	r5, r0
  4041e0:	4614      	mov	r4, r2
  4041e2:	3330      	adds	r3, #48	; 0x30
  4041e4:	ea54 0205 	orrs.w	r2, r4, r5
  4041e8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4041ec:	f101 37ff 	add.w	r7, r1, #4294967295
  4041f0:	d1ee      	bne.n	4041d0 <_vfprintf_r+0xb84>
  4041f2:	9a06      	ldr	r2, [sp, #24]
  4041f4:	07d2      	lsls	r2, r2, #31
  4041f6:	f57f ad64 	bpl.w	403cc2 <_vfprintf_r+0x676>
  4041fa:	2b30      	cmp	r3, #48	; 0x30
  4041fc:	f43f ad61 	beq.w	403cc2 <_vfprintf_r+0x676>
  404200:	2330      	movs	r3, #48	; 0x30
  404202:	3902      	subs	r1, #2
  404204:	f807 3c01 	strb.w	r3, [r7, #-1]
  404208:	ab30      	add	r3, sp, #192	; 0xc0
  40420a:	1a5b      	subs	r3, r3, r1
  40420c:	930d      	str	r3, [sp, #52]	; 0x34
  40420e:	460f      	mov	r7, r1
  404210:	f7ff bb46 	b.w	4038a0 <_vfprintf_r+0x254>
  404214:	2302      	movs	r3, #2
  404216:	f7ff bb25 	b.w	403864 <_vfprintf_r+0x218>
  40421a:	991d      	ldr	r1, [sp, #116]	; 0x74
  40421c:	2900      	cmp	r1, #0
  40421e:	f340 8274 	ble.w	40470a <_vfprintf_r+0x10be>
  404222:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404224:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404226:	4293      	cmp	r3, r2
  404228:	bfa8      	it	ge
  40422a:	4613      	movge	r3, r2
  40422c:	2b00      	cmp	r3, #0
  40422e:	461e      	mov	r6, r3
  404230:	dd0d      	ble.n	40424e <_vfprintf_r+0xc02>
  404232:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404234:	f8c8 7000 	str.w	r7, [r8]
  404238:	3301      	adds	r3, #1
  40423a:	4434      	add	r4, r6
  40423c:	2b07      	cmp	r3, #7
  40423e:	9425      	str	r4, [sp, #148]	; 0x94
  404240:	f8c8 6004 	str.w	r6, [r8, #4]
  404244:	9324      	str	r3, [sp, #144]	; 0x90
  404246:	f300 8324 	bgt.w	404892 <_vfprintf_r+0x1246>
  40424a:	f108 0808 	add.w	r8, r8, #8
  40424e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404250:	2e00      	cmp	r6, #0
  404252:	bfa8      	it	ge
  404254:	1b9b      	subge	r3, r3, r6
  404256:	2b00      	cmp	r3, #0
  404258:	461e      	mov	r6, r3
  40425a:	f340 80d0 	ble.w	4043fe <_vfprintf_r+0xdb2>
  40425e:	2e10      	cmp	r6, #16
  404260:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404262:	4dc0      	ldr	r5, [pc, #768]	; (404564 <_vfprintf_r+0xf18>)
  404264:	f340 80b7 	ble.w	4043d6 <_vfprintf_r+0xd8a>
  404268:	4622      	mov	r2, r4
  40426a:	f04f 0a10 	mov.w	sl, #16
  40426e:	f8dd b020 	ldr.w	fp, [sp, #32]
  404272:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404274:	e005      	b.n	404282 <_vfprintf_r+0xc36>
  404276:	f108 0808 	add.w	r8, r8, #8
  40427a:	3e10      	subs	r6, #16
  40427c:	2e10      	cmp	r6, #16
  40427e:	f340 80a9 	ble.w	4043d4 <_vfprintf_r+0xd88>
  404282:	3301      	adds	r3, #1
  404284:	3210      	adds	r2, #16
  404286:	2b07      	cmp	r3, #7
  404288:	9225      	str	r2, [sp, #148]	; 0x94
  40428a:	9324      	str	r3, [sp, #144]	; 0x90
  40428c:	e888 0420 	stmia.w	r8, {r5, sl}
  404290:	ddf1      	ble.n	404276 <_vfprintf_r+0xc2a>
  404292:	aa23      	add	r2, sp, #140	; 0x8c
  404294:	4621      	mov	r1, r4
  404296:	4658      	mov	r0, fp
  404298:	f7ff f9ce 	bl	403638 <__sprint_r>
  40429c:	2800      	cmp	r0, #0
  40429e:	f040 8324 	bne.w	4048ea <_vfprintf_r+0x129e>
  4042a2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4042a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4042a6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4042aa:	e7e6      	b.n	40427a <_vfprintf_r+0xc2e>
  4042ac:	2d00      	cmp	r5, #0
  4042ae:	bf08      	it	eq
  4042b0:	2c0a      	cmpeq	r4, #10
  4042b2:	d37c      	bcc.n	4043ae <_vfprintf_r+0xd62>
  4042b4:	af30      	add	r7, sp, #192	; 0xc0
  4042b6:	4620      	mov	r0, r4
  4042b8:	4629      	mov	r1, r5
  4042ba:	220a      	movs	r2, #10
  4042bc:	2300      	movs	r3, #0
  4042be:	f004 f937 	bl	408530 <__aeabi_uldivmod>
  4042c2:	3230      	adds	r2, #48	; 0x30
  4042c4:	f807 2d01 	strb.w	r2, [r7, #-1]!
  4042c8:	4620      	mov	r0, r4
  4042ca:	4629      	mov	r1, r5
  4042cc:	2300      	movs	r3, #0
  4042ce:	220a      	movs	r2, #10
  4042d0:	f004 f92e 	bl	408530 <__aeabi_uldivmod>
  4042d4:	4604      	mov	r4, r0
  4042d6:	460d      	mov	r5, r1
  4042d8:	ea54 0305 	orrs.w	r3, r4, r5
  4042dc:	d1eb      	bne.n	4042b6 <_vfprintf_r+0xc6a>
  4042de:	ab30      	add	r3, sp, #192	; 0xc0
  4042e0:	1bdb      	subs	r3, r3, r7
  4042e2:	930d      	str	r3, [sp, #52]	; 0x34
  4042e4:	f7ff badc 	b.w	4038a0 <_vfprintf_r+0x254>
  4042e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4042ea:	930d      	str	r3, [sp, #52]	; 0x34
  4042ec:	af30      	add	r7, sp, #192	; 0xc0
  4042ee:	f7ff bad7 	b.w	4038a0 <_vfprintf_r+0x254>
  4042f2:	aa23      	add	r2, sp, #140	; 0x8c
  4042f4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4042f6:	9808      	ldr	r0, [sp, #32]
  4042f8:	f7ff f99e 	bl	403638 <__sprint_r>
  4042fc:	2800      	cmp	r0, #0
  4042fe:	f47f af2f 	bne.w	404160 <_vfprintf_r+0xb14>
  404302:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404306:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404308:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40430c:	f7ff bb28 	b.w	403960 <_vfprintf_r+0x314>
  404310:	1e5f      	subs	r7, r3, #1
  404312:	2f00      	cmp	r7, #0
  404314:	f77f af05 	ble.w	404122 <_vfprintf_r+0xad6>
  404318:	2f10      	cmp	r7, #16
  40431a:	4d92      	ldr	r5, [pc, #584]	; (404564 <_vfprintf_r+0xf18>)
  40431c:	f340 810a 	ble.w	404534 <_vfprintf_r+0xee8>
  404320:	f04f 0a10 	mov.w	sl, #16
  404324:	f8dd b020 	ldr.w	fp, [sp, #32]
  404328:	e005      	b.n	404336 <_vfprintf_r+0xcea>
  40432a:	f108 0808 	add.w	r8, r8, #8
  40432e:	3f10      	subs	r7, #16
  404330:	2f10      	cmp	r7, #16
  404332:	f340 80ff 	ble.w	404534 <_vfprintf_r+0xee8>
  404336:	3601      	adds	r6, #1
  404338:	3410      	adds	r4, #16
  40433a:	2e07      	cmp	r6, #7
  40433c:	9425      	str	r4, [sp, #148]	; 0x94
  40433e:	9624      	str	r6, [sp, #144]	; 0x90
  404340:	e888 0420 	stmia.w	r8, {r5, sl}
  404344:	ddf1      	ble.n	40432a <_vfprintf_r+0xcde>
  404346:	aa23      	add	r2, sp, #140	; 0x8c
  404348:	990a      	ldr	r1, [sp, #40]	; 0x28
  40434a:	4658      	mov	r0, fp
  40434c:	f7ff f974 	bl	403638 <__sprint_r>
  404350:	2800      	cmp	r0, #0
  404352:	f47f af05 	bne.w	404160 <_vfprintf_r+0xb14>
  404356:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404358:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40435a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40435e:	e7e6      	b.n	40432e <_vfprintf_r+0xce2>
  404360:	990e      	ldr	r1, [sp, #56]	; 0x38
  404362:	460a      	mov	r2, r1
  404364:	3204      	adds	r2, #4
  404366:	680c      	ldr	r4, [r1, #0]
  404368:	920e      	str	r2, [sp, #56]	; 0x38
  40436a:	2500      	movs	r5, #0
  40436c:	f7ff ba7a 	b.w	403864 <_vfprintf_r+0x218>
  404370:	681c      	ldr	r4, [r3, #0]
  404372:	3304      	adds	r3, #4
  404374:	930e      	str	r3, [sp, #56]	; 0x38
  404376:	2500      	movs	r5, #0
  404378:	e426      	b.n	403bc8 <_vfprintf_r+0x57c>
  40437a:	3301      	adds	r3, #1
  40437c:	4434      	add	r4, r6
  40437e:	2b07      	cmp	r3, #7
  404380:	9425      	str	r4, [sp, #148]	; 0x94
  404382:	9324      	str	r3, [sp, #144]	; 0x90
  404384:	e888 0060 	stmia.w	r8, {r5, r6}
  404388:	f77f ab63 	ble.w	403a52 <_vfprintf_r+0x406>
  40438c:	e6d6      	b.n	40413c <_vfprintf_r+0xaf0>
  40438e:	3204      	adds	r2, #4
  404390:	681c      	ldr	r4, [r3, #0]
  404392:	920e      	str	r2, [sp, #56]	; 0x38
  404394:	2301      	movs	r3, #1
  404396:	2500      	movs	r5, #0
  404398:	f7ff ba64 	b.w	403864 <_vfprintf_r+0x218>
  40439c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40439e:	6814      	ldr	r4, [r2, #0]
  4043a0:	4613      	mov	r3, r2
  4043a2:	3304      	adds	r3, #4
  4043a4:	17e5      	asrs	r5, r4, #31
  4043a6:	930e      	str	r3, [sp, #56]	; 0x38
  4043a8:	4622      	mov	r2, r4
  4043aa:	462b      	mov	r3, r5
  4043ac:	e460      	b.n	403c70 <_vfprintf_r+0x624>
  4043ae:	f8dd b018 	ldr.w	fp, [sp, #24]
  4043b2:	f8cd b018 	str.w	fp, [sp, #24]
  4043b6:	af40      	add	r7, sp, #256	; 0x100
  4043b8:	3430      	adds	r4, #48	; 0x30
  4043ba:	2301      	movs	r3, #1
  4043bc:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4043c0:	930d      	str	r3, [sp, #52]	; 0x34
  4043c2:	f7ff ba6d 	b.w	4038a0 <_vfprintf_r+0x254>
  4043c6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4043ca:	f002 f927 	bl	40661c <__retarget_lock_release_recursive>
  4043ce:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4043d2:	e5af      	b.n	403f34 <_vfprintf_r+0x8e8>
  4043d4:	4614      	mov	r4, r2
  4043d6:	3301      	adds	r3, #1
  4043d8:	4434      	add	r4, r6
  4043da:	2b07      	cmp	r3, #7
  4043dc:	9425      	str	r4, [sp, #148]	; 0x94
  4043de:	9324      	str	r3, [sp, #144]	; 0x90
  4043e0:	e888 0060 	stmia.w	r8, {r5, r6}
  4043e4:	f340 816d 	ble.w	4046c2 <_vfprintf_r+0x1076>
  4043e8:	aa23      	add	r2, sp, #140	; 0x8c
  4043ea:	990a      	ldr	r1, [sp, #40]	; 0x28
  4043ec:	9808      	ldr	r0, [sp, #32]
  4043ee:	f7ff f923 	bl	403638 <__sprint_r>
  4043f2:	2800      	cmp	r0, #0
  4043f4:	f47f aeb4 	bne.w	404160 <_vfprintf_r+0xb14>
  4043f8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4043fa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4043fe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404400:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404402:	4293      	cmp	r3, r2
  404404:	f280 8158 	bge.w	4046b8 <_vfprintf_r+0x106c>
  404408:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40440a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40440c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40440e:	f8c8 1000 	str.w	r1, [r8]
  404412:	3201      	adds	r2, #1
  404414:	4404      	add	r4, r0
  404416:	2a07      	cmp	r2, #7
  404418:	9425      	str	r4, [sp, #148]	; 0x94
  40441a:	f8c8 0004 	str.w	r0, [r8, #4]
  40441e:	9224      	str	r2, [sp, #144]	; 0x90
  404420:	f300 8152 	bgt.w	4046c8 <_vfprintf_r+0x107c>
  404424:	f108 0808 	add.w	r8, r8, #8
  404428:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40442a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40442c:	1ad3      	subs	r3, r2, r3
  40442e:	1a56      	subs	r6, r2, r1
  404430:	429e      	cmp	r6, r3
  404432:	bfa8      	it	ge
  404434:	461e      	movge	r6, r3
  404436:	2e00      	cmp	r6, #0
  404438:	dd0e      	ble.n	404458 <_vfprintf_r+0xe0c>
  40443a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40443c:	f8c8 6004 	str.w	r6, [r8, #4]
  404440:	3201      	adds	r2, #1
  404442:	440f      	add	r7, r1
  404444:	4434      	add	r4, r6
  404446:	2a07      	cmp	r2, #7
  404448:	f8c8 7000 	str.w	r7, [r8]
  40444c:	9425      	str	r4, [sp, #148]	; 0x94
  40444e:	9224      	str	r2, [sp, #144]	; 0x90
  404450:	f300 823c 	bgt.w	4048cc <_vfprintf_r+0x1280>
  404454:	f108 0808 	add.w	r8, r8, #8
  404458:	2e00      	cmp	r6, #0
  40445a:	bfac      	ite	ge
  40445c:	1b9e      	subge	r6, r3, r6
  40445e:	461e      	movlt	r6, r3
  404460:	2e00      	cmp	r6, #0
  404462:	f77f aaf8 	ble.w	403a56 <_vfprintf_r+0x40a>
  404466:	2e10      	cmp	r6, #16
  404468:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40446a:	4d3e      	ldr	r5, [pc, #248]	; (404564 <_vfprintf_r+0xf18>)
  40446c:	dd85      	ble.n	40437a <_vfprintf_r+0xd2e>
  40446e:	2710      	movs	r7, #16
  404470:	f8dd a020 	ldr.w	sl, [sp, #32]
  404474:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404478:	e005      	b.n	404486 <_vfprintf_r+0xe3a>
  40447a:	f108 0808 	add.w	r8, r8, #8
  40447e:	3e10      	subs	r6, #16
  404480:	2e10      	cmp	r6, #16
  404482:	f77f af7a 	ble.w	40437a <_vfprintf_r+0xd2e>
  404486:	3301      	adds	r3, #1
  404488:	3410      	adds	r4, #16
  40448a:	2b07      	cmp	r3, #7
  40448c:	9425      	str	r4, [sp, #148]	; 0x94
  40448e:	9324      	str	r3, [sp, #144]	; 0x90
  404490:	e888 00a0 	stmia.w	r8, {r5, r7}
  404494:	ddf1      	ble.n	40447a <_vfprintf_r+0xe2e>
  404496:	aa23      	add	r2, sp, #140	; 0x8c
  404498:	4659      	mov	r1, fp
  40449a:	4650      	mov	r0, sl
  40449c:	f7ff f8cc 	bl	403638 <__sprint_r>
  4044a0:	2800      	cmp	r0, #0
  4044a2:	f040 8176 	bne.w	404792 <_vfprintf_r+0x1146>
  4044a6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4044a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4044aa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4044ae:	e7e6      	b.n	40447e <_vfprintf_r+0xe32>
  4044b0:	9b06      	ldr	r3, [sp, #24]
  4044b2:	07d8      	lsls	r0, r3, #31
  4044b4:	f53f adff 	bmi.w	4040b6 <_vfprintf_r+0xa6a>
  4044b8:	3601      	adds	r6, #1
  4044ba:	3401      	adds	r4, #1
  4044bc:	2301      	movs	r3, #1
  4044be:	2e07      	cmp	r6, #7
  4044c0:	9425      	str	r4, [sp, #148]	; 0x94
  4044c2:	9624      	str	r6, [sp, #144]	; 0x90
  4044c4:	f8c8 7000 	str.w	r7, [r8]
  4044c8:	f8c8 3004 	str.w	r3, [r8, #4]
  4044cc:	f77f ae27 	ble.w	40411e <_vfprintf_r+0xad2>
  4044d0:	aa23      	add	r2, sp, #140	; 0x8c
  4044d2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4044d4:	9808      	ldr	r0, [sp, #32]
  4044d6:	f7ff f8af 	bl	403638 <__sprint_r>
  4044da:	2800      	cmp	r0, #0
  4044dc:	f47f ae40 	bne.w	404160 <_vfprintf_r+0xb14>
  4044e0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4044e2:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4044e4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4044e8:	e61b      	b.n	404122 <_vfprintf_r+0xad6>
  4044ea:	aa23      	add	r2, sp, #140	; 0x8c
  4044ec:	990a      	ldr	r1, [sp, #40]	; 0x28
  4044ee:	9808      	ldr	r0, [sp, #32]
  4044f0:	f7ff f8a2 	bl	403638 <__sprint_r>
  4044f4:	2800      	cmp	r0, #0
  4044f6:	f47f ae33 	bne.w	404160 <_vfprintf_r+0xb14>
  4044fa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4044fc:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4044fe:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404502:	e5e6      	b.n	4040d2 <_vfprintf_r+0xa86>
  404504:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404506:	3507      	adds	r5, #7
  404508:	f025 0507 	bic.w	r5, r5, #7
  40450c:	e9d5 2300 	ldrd	r2, r3, [r5]
  404510:	f105 0108 	add.w	r1, r5, #8
  404514:	910e      	str	r1, [sp, #56]	; 0x38
  404516:	4614      	mov	r4, r2
  404518:	461d      	mov	r5, r3
  40451a:	f7ff bba9 	b.w	403c70 <_vfprintf_r+0x624>
  40451e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404520:	3507      	adds	r5, #7
  404522:	f025 0307 	bic.w	r3, r5, #7
  404526:	f103 0208 	add.w	r2, r3, #8
  40452a:	920e      	str	r2, [sp, #56]	; 0x38
  40452c:	e9d3 4500 	ldrd	r4, r5, [r3]
  404530:	f7ff bb4a 	b.w	403bc8 <_vfprintf_r+0x57c>
  404534:	3601      	adds	r6, #1
  404536:	443c      	add	r4, r7
  404538:	2e07      	cmp	r6, #7
  40453a:	9425      	str	r4, [sp, #148]	; 0x94
  40453c:	9624      	str	r6, [sp, #144]	; 0x90
  40453e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404542:	f77f adec 	ble.w	40411e <_vfprintf_r+0xad2>
  404546:	e7c3      	b.n	4044d0 <_vfprintf_r+0xe84>
  404548:	aa23      	add	r2, sp, #140	; 0x8c
  40454a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40454c:	9808      	ldr	r0, [sp, #32]
  40454e:	f7ff f873 	bl	403638 <__sprint_r>
  404552:	2800      	cmp	r0, #0
  404554:	f47f ae04 	bne.w	404160 <_vfprintf_r+0xb14>
  404558:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40455a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40455c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404560:	e5c6      	b.n	4040f0 <_vfprintf_r+0xaa4>
  404562:	bf00      	nop
  404564:	00408dc8 	.word	0x00408dc8
  404568:	af30      	add	r7, sp, #192	; 0xc0
  40456a:	f7ff b999 	b.w	4038a0 <_vfprintf_r+0x254>
  40456e:	aa23      	add	r2, sp, #140	; 0x8c
  404570:	990a      	ldr	r1, [sp, #40]	; 0x28
  404572:	9808      	ldr	r0, [sp, #32]
  404574:	f7ff f860 	bl	403638 <__sprint_r>
  404578:	2800      	cmp	r0, #0
  40457a:	f47f adf1 	bne.w	404160 <_vfprintf_r+0xb14>
  40457e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404580:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404584:	f7ff ba11 	b.w	4039aa <_vfprintf_r+0x35e>
  404588:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40458c:	4264      	negs	r4, r4
  40458e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404592:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  404596:	2301      	movs	r3, #1
  404598:	f7ff b968 	b.w	40386c <_vfprintf_r+0x220>
  40459c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  40459e:	4622      	mov	r2, r4
  4045a0:	4620      	mov	r0, r4
  4045a2:	9c12      	ldr	r4, [sp, #72]	; 0x48
  4045a4:	4623      	mov	r3, r4
  4045a6:	4621      	mov	r1, r4
  4045a8:	f003 ff84 	bl	4084b4 <__aeabi_dcmpun>
  4045ac:	2800      	cmp	r0, #0
  4045ae:	f040 828c 	bne.w	404aca <_vfprintf_r+0x147e>
  4045b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4045b4:	3301      	adds	r3, #1
  4045b6:	f026 0320 	bic.w	r3, r6, #32
  4045ba:	930d      	str	r3, [sp, #52]	; 0x34
  4045bc:	f000 8091 	beq.w	4046e2 <_vfprintf_r+0x1096>
  4045c0:	2b47      	cmp	r3, #71	; 0x47
  4045c2:	d104      	bne.n	4045ce <_vfprintf_r+0xf82>
  4045c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4045c6:	2b00      	cmp	r3, #0
  4045c8:	bf08      	it	eq
  4045ca:	2301      	moveq	r3, #1
  4045cc:	9309      	str	r3, [sp, #36]	; 0x24
  4045ce:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4045d2:	9306      	str	r3, [sp, #24]
  4045d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4045d6:	f1b3 0a00 	subs.w	sl, r3, #0
  4045da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4045dc:	9307      	str	r3, [sp, #28]
  4045de:	bfbb      	ittet	lt
  4045e0:	4653      	movlt	r3, sl
  4045e2:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  4045e6:	2300      	movge	r3, #0
  4045e8:	232d      	movlt	r3, #45	; 0x2d
  4045ea:	2e66      	cmp	r6, #102	; 0x66
  4045ec:	930f      	str	r3, [sp, #60]	; 0x3c
  4045ee:	f000 817f 	beq.w	4048f0 <_vfprintf_r+0x12a4>
  4045f2:	2e46      	cmp	r6, #70	; 0x46
  4045f4:	f000 81d4 	beq.w	4049a0 <_vfprintf_r+0x1354>
  4045f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4045fa:	9a07      	ldr	r2, [sp, #28]
  4045fc:	2b45      	cmp	r3, #69	; 0x45
  4045fe:	bf0c      	ite	eq
  404600:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  404602:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  404604:	a821      	add	r0, sp, #132	; 0x84
  404606:	a91e      	add	r1, sp, #120	; 0x78
  404608:	bf08      	it	eq
  40460a:	1c5d      	addeq	r5, r3, #1
  40460c:	9004      	str	r0, [sp, #16]
  40460e:	9103      	str	r1, [sp, #12]
  404610:	a81d      	add	r0, sp, #116	; 0x74
  404612:	2102      	movs	r1, #2
  404614:	9002      	str	r0, [sp, #8]
  404616:	4653      	mov	r3, sl
  404618:	9501      	str	r5, [sp, #4]
  40461a:	9100      	str	r1, [sp, #0]
  40461c:	9808      	ldr	r0, [sp, #32]
  40461e:	f000 fc0b 	bl	404e38 <_dtoa_r>
  404622:	2e67      	cmp	r6, #103	; 0x67
  404624:	4607      	mov	r7, r0
  404626:	f040 81af 	bne.w	404988 <_vfprintf_r+0x133c>
  40462a:	f01b 0f01 	tst.w	fp, #1
  40462e:	f000 8213 	beq.w	404a58 <_vfprintf_r+0x140c>
  404632:	197c      	adds	r4, r7, r5
  404634:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404636:	9807      	ldr	r0, [sp, #28]
  404638:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40463a:	4651      	mov	r1, sl
  40463c:	f003 ff08 	bl	408450 <__aeabi_dcmpeq>
  404640:	2800      	cmp	r0, #0
  404642:	f040 8132 	bne.w	4048aa <_vfprintf_r+0x125e>
  404646:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404648:	42a3      	cmp	r3, r4
  40464a:	d206      	bcs.n	40465a <_vfprintf_r+0x100e>
  40464c:	2130      	movs	r1, #48	; 0x30
  40464e:	1c5a      	adds	r2, r3, #1
  404650:	9221      	str	r2, [sp, #132]	; 0x84
  404652:	7019      	strb	r1, [r3, #0]
  404654:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404656:	429c      	cmp	r4, r3
  404658:	d8f9      	bhi.n	40464e <_vfprintf_r+0x1002>
  40465a:	1bdb      	subs	r3, r3, r7
  40465c:	9311      	str	r3, [sp, #68]	; 0x44
  40465e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404660:	2b47      	cmp	r3, #71	; 0x47
  404662:	f000 80b9 	beq.w	4047d8 <_vfprintf_r+0x118c>
  404666:	2e65      	cmp	r6, #101	; 0x65
  404668:	f340 8276 	ble.w	404b58 <_vfprintf_r+0x150c>
  40466c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40466e:	9310      	str	r3, [sp, #64]	; 0x40
  404670:	2e66      	cmp	r6, #102	; 0x66
  404672:	f000 8162 	beq.w	40493a <_vfprintf_r+0x12ee>
  404676:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404678:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40467a:	4619      	mov	r1, r3
  40467c:	4291      	cmp	r1, r2
  40467e:	f300 814f 	bgt.w	404920 <_vfprintf_r+0x12d4>
  404682:	f01b 0f01 	tst.w	fp, #1
  404686:	f040 8209 	bne.w	404a9c <_vfprintf_r+0x1450>
  40468a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40468e:	9307      	str	r3, [sp, #28]
  404690:	920d      	str	r2, [sp, #52]	; 0x34
  404692:	2667      	movs	r6, #103	; 0x67
  404694:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404696:	2b00      	cmp	r3, #0
  404698:	f040 8096 	bne.w	4047c8 <_vfprintf_r+0x117c>
  40469c:	9309      	str	r3, [sp, #36]	; 0x24
  40469e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4046a2:	f7ff b905 	b.w	4038b0 <_vfprintf_r+0x264>
  4046a6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4046aa:	f001 ffb7 	bl	40661c <__retarget_lock_release_recursive>
  4046ae:	f04f 33ff 	mov.w	r3, #4294967295
  4046b2:	930b      	str	r3, [sp, #44]	; 0x2c
  4046b4:	f7ff ba30 	b.w	403b18 <_vfprintf_r+0x4cc>
  4046b8:	9a06      	ldr	r2, [sp, #24]
  4046ba:	07d5      	lsls	r5, r2, #31
  4046bc:	f57f aeb4 	bpl.w	404428 <_vfprintf_r+0xddc>
  4046c0:	e6a2      	b.n	404408 <_vfprintf_r+0xdbc>
  4046c2:	f108 0808 	add.w	r8, r8, #8
  4046c6:	e69a      	b.n	4043fe <_vfprintf_r+0xdb2>
  4046c8:	aa23      	add	r2, sp, #140	; 0x8c
  4046ca:	990a      	ldr	r1, [sp, #40]	; 0x28
  4046cc:	9808      	ldr	r0, [sp, #32]
  4046ce:	f7fe ffb3 	bl	403638 <__sprint_r>
  4046d2:	2800      	cmp	r0, #0
  4046d4:	f47f ad44 	bne.w	404160 <_vfprintf_r+0xb14>
  4046d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4046da:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4046dc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4046e0:	e6a2      	b.n	404428 <_vfprintf_r+0xddc>
  4046e2:	2306      	movs	r3, #6
  4046e4:	9309      	str	r3, [sp, #36]	; 0x24
  4046e6:	e772      	b.n	4045ce <_vfprintf_r+0xf82>
  4046e8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4046ec:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4046f0:	f7ff bbc7 	b.w	403e82 <_vfprintf_r+0x836>
  4046f4:	aa23      	add	r2, sp, #140	; 0x8c
  4046f6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4046f8:	9808      	ldr	r0, [sp, #32]
  4046fa:	f7fe ff9d 	bl	403638 <__sprint_r>
  4046fe:	2800      	cmp	r0, #0
  404700:	f47f ad2e 	bne.w	404160 <_vfprintf_r+0xb14>
  404704:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404708:	e437      	b.n	403f7a <_vfprintf_r+0x92e>
  40470a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40470c:	4ab4      	ldr	r2, [pc, #720]	; (4049e0 <_vfprintf_r+0x1394>)
  40470e:	f8c8 2000 	str.w	r2, [r8]
  404712:	3301      	adds	r3, #1
  404714:	3401      	adds	r4, #1
  404716:	2201      	movs	r2, #1
  404718:	2b07      	cmp	r3, #7
  40471a:	9425      	str	r4, [sp, #148]	; 0x94
  40471c:	9324      	str	r3, [sp, #144]	; 0x90
  40471e:	f8c8 2004 	str.w	r2, [r8, #4]
  404722:	f300 8124 	bgt.w	40496e <_vfprintf_r+0x1322>
  404726:	f108 0808 	add.w	r8, r8, #8
  40472a:	b929      	cbnz	r1, 404738 <_vfprintf_r+0x10ec>
  40472c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40472e:	b91b      	cbnz	r3, 404738 <_vfprintf_r+0x10ec>
  404730:	9b06      	ldr	r3, [sp, #24]
  404732:	07de      	lsls	r6, r3, #31
  404734:	f57f a98f 	bpl.w	403a56 <_vfprintf_r+0x40a>
  404738:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40473a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40473c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40473e:	f8c8 2000 	str.w	r2, [r8]
  404742:	3301      	adds	r3, #1
  404744:	4602      	mov	r2, r0
  404746:	4422      	add	r2, r4
  404748:	2b07      	cmp	r3, #7
  40474a:	9225      	str	r2, [sp, #148]	; 0x94
  40474c:	f8c8 0004 	str.w	r0, [r8, #4]
  404750:	9324      	str	r3, [sp, #144]	; 0x90
  404752:	f300 8169 	bgt.w	404a28 <_vfprintf_r+0x13dc>
  404756:	f108 0808 	add.w	r8, r8, #8
  40475a:	2900      	cmp	r1, #0
  40475c:	f2c0 8136 	blt.w	4049cc <_vfprintf_r+0x1380>
  404760:	9911      	ldr	r1, [sp, #68]	; 0x44
  404762:	f8c8 7000 	str.w	r7, [r8]
  404766:	3301      	adds	r3, #1
  404768:	188c      	adds	r4, r1, r2
  40476a:	2b07      	cmp	r3, #7
  40476c:	9425      	str	r4, [sp, #148]	; 0x94
  40476e:	9324      	str	r3, [sp, #144]	; 0x90
  404770:	f8c8 1004 	str.w	r1, [r8, #4]
  404774:	f77f a96d 	ble.w	403a52 <_vfprintf_r+0x406>
  404778:	e4e0      	b.n	40413c <_vfprintf_r+0xaf0>
  40477a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40477c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40477e:	6813      	ldr	r3, [r2, #0]
  404780:	17cd      	asrs	r5, r1, #31
  404782:	4608      	mov	r0, r1
  404784:	3204      	adds	r2, #4
  404786:	4629      	mov	r1, r5
  404788:	920e      	str	r2, [sp, #56]	; 0x38
  40478a:	e9c3 0100 	strd	r0, r1, [r3]
  40478e:	f7fe bfa9 	b.w	4036e4 <_vfprintf_r+0x98>
  404792:	46da      	mov	sl, fp
  404794:	f7ff bbc4 	b.w	403f20 <_vfprintf_r+0x8d4>
  404798:	aa23      	add	r2, sp, #140	; 0x8c
  40479a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40479c:	9808      	ldr	r0, [sp, #32]
  40479e:	f7fe ff4b 	bl	403638 <__sprint_r>
  4047a2:	2800      	cmp	r0, #0
  4047a4:	f47f acdc 	bne.w	404160 <_vfprintf_r+0xb14>
  4047a8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4047aa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4047ae:	f7ff bbfd 	b.w	403fac <_vfprintf_r+0x960>
  4047b2:	4638      	mov	r0, r7
  4047b4:	9409      	str	r4, [sp, #36]	; 0x24
  4047b6:	f7fd fc63 	bl	402080 <strlen>
  4047ba:	950e      	str	r5, [sp, #56]	; 0x38
  4047bc:	900d      	str	r0, [sp, #52]	; 0x34
  4047be:	f8cd b018 	str.w	fp, [sp, #24]
  4047c2:	4603      	mov	r3, r0
  4047c4:	f7ff ba36 	b.w	403c34 <_vfprintf_r+0x5e8>
  4047c8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4047cc:	2300      	movs	r3, #0
  4047ce:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4047d2:	9309      	str	r3, [sp, #36]	; 0x24
  4047d4:	f7ff b86f 	b.w	4038b6 <_vfprintf_r+0x26a>
  4047d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4047da:	9310      	str	r3, [sp, #64]	; 0x40
  4047dc:	461a      	mov	r2, r3
  4047de:	3303      	adds	r3, #3
  4047e0:	db04      	blt.n	4047ec <_vfprintf_r+0x11a0>
  4047e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4047e4:	4619      	mov	r1, r3
  4047e6:	4291      	cmp	r1, r2
  4047e8:	f6bf af45 	bge.w	404676 <_vfprintf_r+0x102a>
  4047ec:	3e02      	subs	r6, #2
  4047ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4047f0:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  4047f4:	3b01      	subs	r3, #1
  4047f6:	2b00      	cmp	r3, #0
  4047f8:	931d      	str	r3, [sp, #116]	; 0x74
  4047fa:	bfbd      	ittte	lt
  4047fc:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  4047fe:	f1c3 0301 	rsblt	r3, r3, #1
  404802:	222d      	movlt	r2, #45	; 0x2d
  404804:	222b      	movge	r2, #43	; 0x2b
  404806:	2b09      	cmp	r3, #9
  404808:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40480c:	f340 813e 	ble.w	404a8c <_vfprintf_r+0x1440>
  404810:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  404814:	4620      	mov	r0, r4
  404816:	4d73      	ldr	r5, [pc, #460]	; (4049e4 <_vfprintf_r+0x1398>)
  404818:	e000      	b.n	40481c <_vfprintf_r+0x11d0>
  40481a:	4610      	mov	r0, r2
  40481c:	fb85 1203 	smull	r1, r2, r5, r3
  404820:	17d9      	asrs	r1, r3, #31
  404822:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404826:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40482a:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40482e:	3230      	adds	r2, #48	; 0x30
  404830:	2909      	cmp	r1, #9
  404832:	f800 2c01 	strb.w	r2, [r0, #-1]
  404836:	460b      	mov	r3, r1
  404838:	f100 32ff 	add.w	r2, r0, #4294967295
  40483c:	dced      	bgt.n	40481a <_vfprintf_r+0x11ce>
  40483e:	3330      	adds	r3, #48	; 0x30
  404840:	3802      	subs	r0, #2
  404842:	b2d9      	uxtb	r1, r3
  404844:	4284      	cmp	r4, r0
  404846:	f802 1c01 	strb.w	r1, [r2, #-1]
  40484a:	f240 8190 	bls.w	404b6e <_vfprintf_r+0x1522>
  40484e:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  404852:	4613      	mov	r3, r2
  404854:	e001      	b.n	40485a <_vfprintf_r+0x120e>
  404856:	f813 1b01 	ldrb.w	r1, [r3], #1
  40485a:	f800 1b01 	strb.w	r1, [r0], #1
  40485e:	42a3      	cmp	r3, r4
  404860:	d1f9      	bne.n	404856 <_vfprintf_r+0x120a>
  404862:	3301      	adds	r3, #1
  404864:	1a9b      	subs	r3, r3, r2
  404866:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40486a:	4413      	add	r3, r2
  40486c:	aa1f      	add	r2, sp, #124	; 0x7c
  40486e:	1a9b      	subs	r3, r3, r2
  404870:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404872:	9319      	str	r3, [sp, #100]	; 0x64
  404874:	2a01      	cmp	r2, #1
  404876:	4413      	add	r3, r2
  404878:	930d      	str	r3, [sp, #52]	; 0x34
  40487a:	f340 8145 	ble.w	404b08 <_vfprintf_r+0x14bc>
  40487e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404880:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404882:	4413      	add	r3, r2
  404884:	930d      	str	r3, [sp, #52]	; 0x34
  404886:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40488a:	9307      	str	r3, [sp, #28]
  40488c:	2300      	movs	r3, #0
  40488e:	9310      	str	r3, [sp, #64]	; 0x40
  404890:	e700      	b.n	404694 <_vfprintf_r+0x1048>
  404892:	aa23      	add	r2, sp, #140	; 0x8c
  404894:	990a      	ldr	r1, [sp, #40]	; 0x28
  404896:	9808      	ldr	r0, [sp, #32]
  404898:	f7fe fece 	bl	403638 <__sprint_r>
  40489c:	2800      	cmp	r0, #0
  40489e:	f47f ac5f 	bne.w	404160 <_vfprintf_r+0xb14>
  4048a2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4048a4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4048a8:	e4d1      	b.n	40424e <_vfprintf_r+0xc02>
  4048aa:	4623      	mov	r3, r4
  4048ac:	e6d5      	b.n	40465a <_vfprintf_r+0x100e>
  4048ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4048b0:	9710      	str	r7, [sp, #64]	; 0x40
  4048b2:	2b06      	cmp	r3, #6
  4048b4:	bf28      	it	cs
  4048b6:	2306      	movcs	r3, #6
  4048b8:	9709      	str	r7, [sp, #36]	; 0x24
  4048ba:	46ba      	mov	sl, r7
  4048bc:	9307      	str	r3, [sp, #28]
  4048be:	950e      	str	r5, [sp, #56]	; 0x38
  4048c0:	f8cd b018 	str.w	fp, [sp, #24]
  4048c4:	930d      	str	r3, [sp, #52]	; 0x34
  4048c6:	4f48      	ldr	r7, [pc, #288]	; (4049e8 <_vfprintf_r+0x139c>)
  4048c8:	f7fe bff2 	b.w	4038b0 <_vfprintf_r+0x264>
  4048cc:	aa23      	add	r2, sp, #140	; 0x8c
  4048ce:	990a      	ldr	r1, [sp, #40]	; 0x28
  4048d0:	9808      	ldr	r0, [sp, #32]
  4048d2:	f7fe feb1 	bl	403638 <__sprint_r>
  4048d6:	2800      	cmp	r0, #0
  4048d8:	f47f ac42 	bne.w	404160 <_vfprintf_r+0xb14>
  4048dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4048de:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4048e0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4048e2:	1ad3      	subs	r3, r2, r3
  4048e4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4048e8:	e5b6      	b.n	404458 <_vfprintf_r+0xe0c>
  4048ea:	46a2      	mov	sl, r4
  4048ec:	f7ff bb18 	b.w	403f20 <_vfprintf_r+0x8d4>
  4048f0:	a821      	add	r0, sp, #132	; 0x84
  4048f2:	a91e      	add	r1, sp, #120	; 0x78
  4048f4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4048f6:	9004      	str	r0, [sp, #16]
  4048f8:	9103      	str	r1, [sp, #12]
  4048fa:	a81d      	add	r0, sp, #116	; 0x74
  4048fc:	2103      	movs	r1, #3
  4048fe:	9002      	str	r0, [sp, #8]
  404900:	9a07      	ldr	r2, [sp, #28]
  404902:	9501      	str	r5, [sp, #4]
  404904:	4653      	mov	r3, sl
  404906:	9100      	str	r1, [sp, #0]
  404908:	9808      	ldr	r0, [sp, #32]
  40490a:	f000 fa95 	bl	404e38 <_dtoa_r>
  40490e:	4607      	mov	r7, r0
  404910:	1944      	adds	r4, r0, r5
  404912:	783b      	ldrb	r3, [r7, #0]
  404914:	2b30      	cmp	r3, #48	; 0x30
  404916:	f000 80ca 	beq.w	404aae <_vfprintf_r+0x1462>
  40491a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40491c:	442c      	add	r4, r5
  40491e:	e689      	b.n	404634 <_vfprintf_r+0xfe8>
  404920:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404922:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404924:	4413      	add	r3, r2
  404926:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404928:	930d      	str	r3, [sp, #52]	; 0x34
  40492a:	2a00      	cmp	r2, #0
  40492c:	f340 80e4 	ble.w	404af8 <_vfprintf_r+0x14ac>
  404930:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404934:	9307      	str	r3, [sp, #28]
  404936:	2667      	movs	r6, #103	; 0x67
  404938:	e6ac      	b.n	404694 <_vfprintf_r+0x1048>
  40493a:	2b00      	cmp	r3, #0
  40493c:	f340 80fb 	ble.w	404b36 <_vfprintf_r+0x14ea>
  404940:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404942:	2a00      	cmp	r2, #0
  404944:	f040 80ce 	bne.w	404ae4 <_vfprintf_r+0x1498>
  404948:	f01b 0f01 	tst.w	fp, #1
  40494c:	f040 80ca 	bne.w	404ae4 <_vfprintf_r+0x1498>
  404950:	9307      	str	r3, [sp, #28]
  404952:	930d      	str	r3, [sp, #52]	; 0x34
  404954:	e69e      	b.n	404694 <_vfprintf_r+0x1048>
  404956:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404958:	9307      	str	r3, [sp, #28]
  40495a:	930d      	str	r3, [sp, #52]	; 0x34
  40495c:	9009      	str	r0, [sp, #36]	; 0x24
  40495e:	950e      	str	r5, [sp, #56]	; 0x38
  404960:	f8cd b018 	str.w	fp, [sp, #24]
  404964:	9010      	str	r0, [sp, #64]	; 0x40
  404966:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  40496a:	f7fe bfa1 	b.w	4038b0 <_vfprintf_r+0x264>
  40496e:	aa23      	add	r2, sp, #140	; 0x8c
  404970:	990a      	ldr	r1, [sp, #40]	; 0x28
  404972:	9808      	ldr	r0, [sp, #32]
  404974:	f7fe fe60 	bl	403638 <__sprint_r>
  404978:	2800      	cmp	r0, #0
  40497a:	f47f abf1 	bne.w	404160 <_vfprintf_r+0xb14>
  40497e:	991d      	ldr	r1, [sp, #116]	; 0x74
  404980:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404982:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404986:	e6d0      	b.n	40472a <_vfprintf_r+0x10de>
  404988:	2e47      	cmp	r6, #71	; 0x47
  40498a:	f47f ae52 	bne.w	404632 <_vfprintf_r+0xfe6>
  40498e:	f01b 0f01 	tst.w	fp, #1
  404992:	f000 80da 	beq.w	404b4a <_vfprintf_r+0x14fe>
  404996:	2e46      	cmp	r6, #70	; 0x46
  404998:	eb07 0405 	add.w	r4, r7, r5
  40499c:	d0b9      	beq.n	404912 <_vfprintf_r+0x12c6>
  40499e:	e649      	b.n	404634 <_vfprintf_r+0xfe8>
  4049a0:	a821      	add	r0, sp, #132	; 0x84
  4049a2:	a91e      	add	r1, sp, #120	; 0x78
  4049a4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4049a6:	9004      	str	r0, [sp, #16]
  4049a8:	9103      	str	r1, [sp, #12]
  4049aa:	a81d      	add	r0, sp, #116	; 0x74
  4049ac:	2103      	movs	r1, #3
  4049ae:	9002      	str	r0, [sp, #8]
  4049b0:	9a07      	ldr	r2, [sp, #28]
  4049b2:	9401      	str	r4, [sp, #4]
  4049b4:	4653      	mov	r3, sl
  4049b6:	9100      	str	r1, [sp, #0]
  4049b8:	9808      	ldr	r0, [sp, #32]
  4049ba:	f000 fa3d 	bl	404e38 <_dtoa_r>
  4049be:	4625      	mov	r5, r4
  4049c0:	4607      	mov	r7, r0
  4049c2:	e7e8      	b.n	404996 <_vfprintf_r+0x134a>
  4049c4:	2300      	movs	r3, #0
  4049c6:	9309      	str	r3, [sp, #36]	; 0x24
  4049c8:	f7fe bec1 	b.w	40374e <_vfprintf_r+0x102>
  4049cc:	424e      	negs	r6, r1
  4049ce:	3110      	adds	r1, #16
  4049d0:	4d06      	ldr	r5, [pc, #24]	; (4049ec <_vfprintf_r+0x13a0>)
  4049d2:	da43      	bge.n	404a5c <_vfprintf_r+0x1410>
  4049d4:	2410      	movs	r4, #16
  4049d6:	f8dd a020 	ldr.w	sl, [sp, #32]
  4049da:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4049de:	e00c      	b.n	4049fa <_vfprintf_r+0x13ae>
  4049e0:	00408d94 	.word	0x00408d94
  4049e4:	66666667 	.word	0x66666667
  4049e8:	00408d8c 	.word	0x00408d8c
  4049ec:	00408dc8 	.word	0x00408dc8
  4049f0:	f108 0808 	add.w	r8, r8, #8
  4049f4:	3e10      	subs	r6, #16
  4049f6:	2e10      	cmp	r6, #16
  4049f8:	dd30      	ble.n	404a5c <_vfprintf_r+0x1410>
  4049fa:	3301      	adds	r3, #1
  4049fc:	3210      	adds	r2, #16
  4049fe:	2b07      	cmp	r3, #7
  404a00:	9225      	str	r2, [sp, #148]	; 0x94
  404a02:	9324      	str	r3, [sp, #144]	; 0x90
  404a04:	f8c8 5000 	str.w	r5, [r8]
  404a08:	f8c8 4004 	str.w	r4, [r8, #4]
  404a0c:	ddf0      	ble.n	4049f0 <_vfprintf_r+0x13a4>
  404a0e:	aa23      	add	r2, sp, #140	; 0x8c
  404a10:	4659      	mov	r1, fp
  404a12:	4650      	mov	r0, sl
  404a14:	f7fe fe10 	bl	403638 <__sprint_r>
  404a18:	2800      	cmp	r0, #0
  404a1a:	f47f aeba 	bne.w	404792 <_vfprintf_r+0x1146>
  404a1e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404a20:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a22:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404a26:	e7e5      	b.n	4049f4 <_vfprintf_r+0x13a8>
  404a28:	aa23      	add	r2, sp, #140	; 0x8c
  404a2a:	990a      	ldr	r1, [sp, #40]	; 0x28
  404a2c:	9808      	ldr	r0, [sp, #32]
  404a2e:	f7fe fe03 	bl	403638 <__sprint_r>
  404a32:	2800      	cmp	r0, #0
  404a34:	f47f ab94 	bne.w	404160 <_vfprintf_r+0xb14>
  404a38:	991d      	ldr	r1, [sp, #116]	; 0x74
  404a3a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404a3c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a3e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404a42:	e68a      	b.n	40475a <_vfprintf_r+0x110e>
  404a44:	9808      	ldr	r0, [sp, #32]
  404a46:	aa23      	add	r2, sp, #140	; 0x8c
  404a48:	4651      	mov	r1, sl
  404a4a:	f7fe fdf5 	bl	403638 <__sprint_r>
  404a4e:	2800      	cmp	r0, #0
  404a50:	f43f aa64 	beq.w	403f1c <_vfprintf_r+0x8d0>
  404a54:	f7ff ba64 	b.w	403f20 <_vfprintf_r+0x8d4>
  404a58:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404a5a:	e5fe      	b.n	40465a <_vfprintf_r+0x100e>
  404a5c:	3301      	adds	r3, #1
  404a5e:	4432      	add	r2, r6
  404a60:	2b07      	cmp	r3, #7
  404a62:	e888 0060 	stmia.w	r8, {r5, r6}
  404a66:	9225      	str	r2, [sp, #148]	; 0x94
  404a68:	9324      	str	r3, [sp, #144]	; 0x90
  404a6a:	f108 0808 	add.w	r8, r8, #8
  404a6e:	f77f ae77 	ble.w	404760 <_vfprintf_r+0x1114>
  404a72:	aa23      	add	r2, sp, #140	; 0x8c
  404a74:	990a      	ldr	r1, [sp, #40]	; 0x28
  404a76:	9808      	ldr	r0, [sp, #32]
  404a78:	f7fe fdde 	bl	403638 <__sprint_r>
  404a7c:	2800      	cmp	r0, #0
  404a7e:	f47f ab6f 	bne.w	404160 <_vfprintf_r+0xb14>
  404a82:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404a84:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a86:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404a8a:	e669      	b.n	404760 <_vfprintf_r+0x1114>
  404a8c:	3330      	adds	r3, #48	; 0x30
  404a8e:	2230      	movs	r2, #48	; 0x30
  404a90:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  404a94:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  404a98:	ab20      	add	r3, sp, #128	; 0x80
  404a9a:	e6e7      	b.n	40486c <_vfprintf_r+0x1220>
  404a9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404a9e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404aa0:	4413      	add	r3, r2
  404aa2:	930d      	str	r3, [sp, #52]	; 0x34
  404aa4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404aa8:	9307      	str	r3, [sp, #28]
  404aaa:	2667      	movs	r6, #103	; 0x67
  404aac:	e5f2      	b.n	404694 <_vfprintf_r+0x1048>
  404aae:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404ab0:	9807      	ldr	r0, [sp, #28]
  404ab2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404ab4:	4651      	mov	r1, sl
  404ab6:	f003 fccb 	bl	408450 <__aeabi_dcmpeq>
  404aba:	2800      	cmp	r0, #0
  404abc:	f47f af2d 	bne.w	40491a <_vfprintf_r+0x12ce>
  404ac0:	f1c5 0501 	rsb	r5, r5, #1
  404ac4:	951d      	str	r5, [sp, #116]	; 0x74
  404ac6:	442c      	add	r4, r5
  404ac8:	e5b4      	b.n	404634 <_vfprintf_r+0xfe8>
  404aca:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404acc:	4f33      	ldr	r7, [pc, #204]	; (404b9c <_vfprintf_r+0x1550>)
  404ace:	2b00      	cmp	r3, #0
  404ad0:	bfb6      	itet	lt
  404ad2:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  404ad6:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  404ada:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  404ade:	4b30      	ldr	r3, [pc, #192]	; (404ba0 <_vfprintf_r+0x1554>)
  404ae0:	f7ff b9d1 	b.w	403e86 <_vfprintf_r+0x83a>
  404ae4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404ae6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404ae8:	4413      	add	r3, r2
  404aea:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404aec:	441a      	add	r2, r3
  404aee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404af2:	920d      	str	r2, [sp, #52]	; 0x34
  404af4:	9307      	str	r3, [sp, #28]
  404af6:	e5cd      	b.n	404694 <_vfprintf_r+0x1048>
  404af8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404afa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404afc:	f1c3 0301 	rsb	r3, r3, #1
  404b00:	441a      	add	r2, r3
  404b02:	4613      	mov	r3, r2
  404b04:	920d      	str	r2, [sp, #52]	; 0x34
  404b06:	e713      	b.n	404930 <_vfprintf_r+0x12e4>
  404b08:	f01b 0301 	ands.w	r3, fp, #1
  404b0c:	9310      	str	r3, [sp, #64]	; 0x40
  404b0e:	f47f aeb6 	bne.w	40487e <_vfprintf_r+0x1232>
  404b12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404b14:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404b18:	9307      	str	r3, [sp, #28]
  404b1a:	e5bb      	b.n	404694 <_vfprintf_r+0x1048>
  404b1c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404b1e:	f899 6001 	ldrb.w	r6, [r9, #1]
  404b22:	6823      	ldr	r3, [r4, #0]
  404b24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  404b28:	9309      	str	r3, [sp, #36]	; 0x24
  404b2a:	4623      	mov	r3, r4
  404b2c:	3304      	adds	r3, #4
  404b2e:	4681      	mov	r9, r0
  404b30:	930e      	str	r3, [sp, #56]	; 0x38
  404b32:	f7fe be0a 	b.w	40374a <_vfprintf_r+0xfe>
  404b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404b38:	b913      	cbnz	r3, 404b40 <_vfprintf_r+0x14f4>
  404b3a:	f01b 0f01 	tst.w	fp, #1
  404b3e:	d002      	beq.n	404b46 <_vfprintf_r+0x14fa>
  404b40:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404b42:	3301      	adds	r3, #1
  404b44:	e7d1      	b.n	404aea <_vfprintf_r+0x149e>
  404b46:	2301      	movs	r3, #1
  404b48:	e702      	b.n	404950 <_vfprintf_r+0x1304>
  404b4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404b4c:	1bdb      	subs	r3, r3, r7
  404b4e:	9311      	str	r3, [sp, #68]	; 0x44
  404b50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404b52:	2b47      	cmp	r3, #71	; 0x47
  404b54:	f43f ae40 	beq.w	4047d8 <_vfprintf_r+0x118c>
  404b58:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404b5a:	9310      	str	r3, [sp, #64]	; 0x40
  404b5c:	e647      	b.n	4047ee <_vfprintf_r+0x11a2>
  404b5e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404b62:	f7ff b81d 	b.w	403ba0 <_vfprintf_r+0x554>
  404b66:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404b6a:	f7ff b918 	b.w	403d9e <_vfprintf_r+0x752>
  404b6e:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  404b72:	e67b      	b.n	40486c <_vfprintf_r+0x1220>
  404b74:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404b78:	f7ff b866 	b.w	403c48 <_vfprintf_r+0x5fc>
  404b7c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404b80:	f7ff b9ac 	b.w	403edc <_vfprintf_r+0x890>
  404b84:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404b88:	f7ff b934 	b.w	403df4 <_vfprintf_r+0x7a8>
  404b8c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404b90:	f7ff b8b0 	b.w	403cf4 <_vfprintf_r+0x6a8>
  404b94:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404b98:	f7ff b945 	b.w	403e26 <_vfprintf_r+0x7da>
  404b9c:	00408d60 	.word	0x00408d60
  404ba0:	00408d5c 	.word	0x00408d5c

00404ba4 <__sbprintf>:
  404ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ba8:	460c      	mov	r4, r1
  404baa:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404bae:	8989      	ldrh	r1, [r1, #12]
  404bb0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404bb2:	89e5      	ldrh	r5, [r4, #14]
  404bb4:	9619      	str	r6, [sp, #100]	; 0x64
  404bb6:	f021 0102 	bic.w	r1, r1, #2
  404bba:	4606      	mov	r6, r0
  404bbc:	69e0      	ldr	r0, [r4, #28]
  404bbe:	f8ad 100c 	strh.w	r1, [sp, #12]
  404bc2:	4617      	mov	r7, r2
  404bc4:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404bc8:	6a62      	ldr	r2, [r4, #36]	; 0x24
  404bca:	f8ad 500e 	strh.w	r5, [sp, #14]
  404bce:	4698      	mov	r8, r3
  404bd0:	ad1a      	add	r5, sp, #104	; 0x68
  404bd2:	2300      	movs	r3, #0
  404bd4:	9007      	str	r0, [sp, #28]
  404bd6:	a816      	add	r0, sp, #88	; 0x58
  404bd8:	9209      	str	r2, [sp, #36]	; 0x24
  404bda:	9306      	str	r3, [sp, #24]
  404bdc:	9500      	str	r5, [sp, #0]
  404bde:	9504      	str	r5, [sp, #16]
  404be0:	9102      	str	r1, [sp, #8]
  404be2:	9105      	str	r1, [sp, #20]
  404be4:	f001 fd14 	bl	406610 <__retarget_lock_init_recursive>
  404be8:	4643      	mov	r3, r8
  404bea:	463a      	mov	r2, r7
  404bec:	4669      	mov	r1, sp
  404bee:	4630      	mov	r0, r6
  404bf0:	f7fe fd2c 	bl	40364c <_vfprintf_r>
  404bf4:	1e05      	subs	r5, r0, #0
  404bf6:	db07      	blt.n	404c08 <__sbprintf+0x64>
  404bf8:	4630      	mov	r0, r6
  404bfa:	4669      	mov	r1, sp
  404bfc:	f001 f8e6 	bl	405dcc <_fflush_r>
  404c00:	2800      	cmp	r0, #0
  404c02:	bf18      	it	ne
  404c04:	f04f 35ff 	movne.w	r5, #4294967295
  404c08:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404c0c:	065b      	lsls	r3, r3, #25
  404c0e:	d503      	bpl.n	404c18 <__sbprintf+0x74>
  404c10:	89a3      	ldrh	r3, [r4, #12]
  404c12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404c16:	81a3      	strh	r3, [r4, #12]
  404c18:	9816      	ldr	r0, [sp, #88]	; 0x58
  404c1a:	f001 fcfb 	bl	406614 <__retarget_lock_close_recursive>
  404c1e:	4628      	mov	r0, r5
  404c20:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404c28 <__swsetup_r>:
  404c28:	b538      	push	{r3, r4, r5, lr}
  404c2a:	4b30      	ldr	r3, [pc, #192]	; (404cec <__swsetup_r+0xc4>)
  404c2c:	681b      	ldr	r3, [r3, #0]
  404c2e:	4605      	mov	r5, r0
  404c30:	460c      	mov	r4, r1
  404c32:	b113      	cbz	r3, 404c3a <__swsetup_r+0x12>
  404c34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404c36:	2a00      	cmp	r2, #0
  404c38:	d038      	beq.n	404cac <__swsetup_r+0x84>
  404c3a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404c3e:	b293      	uxth	r3, r2
  404c40:	0718      	lsls	r0, r3, #28
  404c42:	d50c      	bpl.n	404c5e <__swsetup_r+0x36>
  404c44:	6920      	ldr	r0, [r4, #16]
  404c46:	b1a8      	cbz	r0, 404c74 <__swsetup_r+0x4c>
  404c48:	f013 0201 	ands.w	r2, r3, #1
  404c4c:	d01e      	beq.n	404c8c <__swsetup_r+0x64>
  404c4e:	6963      	ldr	r3, [r4, #20]
  404c50:	2200      	movs	r2, #0
  404c52:	425b      	negs	r3, r3
  404c54:	61a3      	str	r3, [r4, #24]
  404c56:	60a2      	str	r2, [r4, #8]
  404c58:	b1f0      	cbz	r0, 404c98 <__swsetup_r+0x70>
  404c5a:	2000      	movs	r0, #0
  404c5c:	bd38      	pop	{r3, r4, r5, pc}
  404c5e:	06d9      	lsls	r1, r3, #27
  404c60:	d53c      	bpl.n	404cdc <__swsetup_r+0xb4>
  404c62:	0758      	lsls	r0, r3, #29
  404c64:	d426      	bmi.n	404cb4 <__swsetup_r+0x8c>
  404c66:	6920      	ldr	r0, [r4, #16]
  404c68:	f042 0308 	orr.w	r3, r2, #8
  404c6c:	81a3      	strh	r3, [r4, #12]
  404c6e:	b29b      	uxth	r3, r3
  404c70:	2800      	cmp	r0, #0
  404c72:	d1e9      	bne.n	404c48 <__swsetup_r+0x20>
  404c74:	f403 7220 	and.w	r2, r3, #640	; 0x280
  404c78:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404c7c:	d0e4      	beq.n	404c48 <__swsetup_r+0x20>
  404c7e:	4628      	mov	r0, r5
  404c80:	4621      	mov	r1, r4
  404c82:	f001 fcfb 	bl	40667c <__smakebuf_r>
  404c86:	89a3      	ldrh	r3, [r4, #12]
  404c88:	6920      	ldr	r0, [r4, #16]
  404c8a:	e7dd      	b.n	404c48 <__swsetup_r+0x20>
  404c8c:	0799      	lsls	r1, r3, #30
  404c8e:	bf58      	it	pl
  404c90:	6962      	ldrpl	r2, [r4, #20]
  404c92:	60a2      	str	r2, [r4, #8]
  404c94:	2800      	cmp	r0, #0
  404c96:	d1e0      	bne.n	404c5a <__swsetup_r+0x32>
  404c98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404c9c:	061a      	lsls	r2, r3, #24
  404c9e:	d5dd      	bpl.n	404c5c <__swsetup_r+0x34>
  404ca0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404ca4:	81a3      	strh	r3, [r4, #12]
  404ca6:	f04f 30ff 	mov.w	r0, #4294967295
  404caa:	bd38      	pop	{r3, r4, r5, pc}
  404cac:	4618      	mov	r0, r3
  404cae:	f001 f8e5 	bl	405e7c <__sinit>
  404cb2:	e7c2      	b.n	404c3a <__swsetup_r+0x12>
  404cb4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404cb6:	b151      	cbz	r1, 404cce <__swsetup_r+0xa6>
  404cb8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404cbc:	4299      	cmp	r1, r3
  404cbe:	d004      	beq.n	404cca <__swsetup_r+0xa2>
  404cc0:	4628      	mov	r0, r5
  404cc2:	f001 fa01 	bl	4060c8 <_free_r>
  404cc6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404cca:	2300      	movs	r3, #0
  404ccc:	6323      	str	r3, [r4, #48]	; 0x30
  404cce:	2300      	movs	r3, #0
  404cd0:	6920      	ldr	r0, [r4, #16]
  404cd2:	6063      	str	r3, [r4, #4]
  404cd4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404cd8:	6020      	str	r0, [r4, #0]
  404cda:	e7c5      	b.n	404c68 <__swsetup_r+0x40>
  404cdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404ce0:	2309      	movs	r3, #9
  404ce2:	602b      	str	r3, [r5, #0]
  404ce4:	f04f 30ff 	mov.w	r0, #4294967295
  404ce8:	81a2      	strh	r2, [r4, #12]
  404cea:	bd38      	pop	{r3, r4, r5, pc}
  404cec:	20400008 	.word	0x20400008

00404cf0 <register_fini>:
  404cf0:	4b02      	ldr	r3, [pc, #8]	; (404cfc <register_fini+0xc>)
  404cf2:	b113      	cbz	r3, 404cfa <register_fini+0xa>
  404cf4:	4802      	ldr	r0, [pc, #8]	; (404d00 <register_fini+0x10>)
  404cf6:	f000 b805 	b.w	404d04 <atexit>
  404cfa:	4770      	bx	lr
  404cfc:	00000000 	.word	0x00000000
  404d00:	00405eed 	.word	0x00405eed

00404d04 <atexit>:
  404d04:	2300      	movs	r3, #0
  404d06:	4601      	mov	r1, r0
  404d08:	461a      	mov	r2, r3
  404d0a:	4618      	mov	r0, r3
  404d0c:	f002 be7a 	b.w	407a04 <__register_exitproc>

00404d10 <quorem>:
  404d10:	6902      	ldr	r2, [r0, #16]
  404d12:	690b      	ldr	r3, [r1, #16]
  404d14:	4293      	cmp	r3, r2
  404d16:	f300 808d 	bgt.w	404e34 <quorem+0x124>
  404d1a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404d1e:	f103 38ff 	add.w	r8, r3, #4294967295
  404d22:	f101 0714 	add.w	r7, r1, #20
  404d26:	f100 0b14 	add.w	fp, r0, #20
  404d2a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  404d2e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  404d32:	ea4f 0488 	mov.w	r4, r8, lsl #2
  404d36:	b083      	sub	sp, #12
  404d38:	3201      	adds	r2, #1
  404d3a:	fbb3 f9f2 	udiv	r9, r3, r2
  404d3e:	eb0b 0304 	add.w	r3, fp, r4
  404d42:	9400      	str	r4, [sp, #0]
  404d44:	eb07 0a04 	add.w	sl, r7, r4
  404d48:	9301      	str	r3, [sp, #4]
  404d4a:	f1b9 0f00 	cmp.w	r9, #0
  404d4e:	d039      	beq.n	404dc4 <quorem+0xb4>
  404d50:	2500      	movs	r5, #0
  404d52:	462e      	mov	r6, r5
  404d54:	46bc      	mov	ip, r7
  404d56:	46de      	mov	lr, fp
  404d58:	f85c 4b04 	ldr.w	r4, [ip], #4
  404d5c:	f8de 3000 	ldr.w	r3, [lr]
  404d60:	b2a2      	uxth	r2, r4
  404d62:	fb09 5502 	mla	r5, r9, r2, r5
  404d66:	0c22      	lsrs	r2, r4, #16
  404d68:	0c2c      	lsrs	r4, r5, #16
  404d6a:	fb09 4202 	mla	r2, r9, r2, r4
  404d6e:	b2ad      	uxth	r5, r5
  404d70:	1b75      	subs	r5, r6, r5
  404d72:	b296      	uxth	r6, r2
  404d74:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  404d78:	fa15 f383 	uxtah	r3, r5, r3
  404d7c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  404d80:	b29b      	uxth	r3, r3
  404d82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  404d86:	45e2      	cmp	sl, ip
  404d88:	ea4f 4512 	mov.w	r5, r2, lsr #16
  404d8c:	f84e 3b04 	str.w	r3, [lr], #4
  404d90:	ea4f 4626 	mov.w	r6, r6, asr #16
  404d94:	d2e0      	bcs.n	404d58 <quorem+0x48>
  404d96:	9b00      	ldr	r3, [sp, #0]
  404d98:	f85b 3003 	ldr.w	r3, [fp, r3]
  404d9c:	b993      	cbnz	r3, 404dc4 <quorem+0xb4>
  404d9e:	9c01      	ldr	r4, [sp, #4]
  404da0:	1f23      	subs	r3, r4, #4
  404da2:	459b      	cmp	fp, r3
  404da4:	d20c      	bcs.n	404dc0 <quorem+0xb0>
  404da6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  404daa:	b94b      	cbnz	r3, 404dc0 <quorem+0xb0>
  404dac:	f1a4 0308 	sub.w	r3, r4, #8
  404db0:	e002      	b.n	404db8 <quorem+0xa8>
  404db2:	681a      	ldr	r2, [r3, #0]
  404db4:	3b04      	subs	r3, #4
  404db6:	b91a      	cbnz	r2, 404dc0 <quorem+0xb0>
  404db8:	459b      	cmp	fp, r3
  404dba:	f108 38ff 	add.w	r8, r8, #4294967295
  404dbe:	d3f8      	bcc.n	404db2 <quorem+0xa2>
  404dc0:	f8c0 8010 	str.w	r8, [r0, #16]
  404dc4:	4604      	mov	r4, r0
  404dc6:	f002 fa29 	bl	40721c <__mcmp>
  404dca:	2800      	cmp	r0, #0
  404dcc:	db2e      	blt.n	404e2c <quorem+0x11c>
  404dce:	f109 0901 	add.w	r9, r9, #1
  404dd2:	465d      	mov	r5, fp
  404dd4:	2300      	movs	r3, #0
  404dd6:	f857 1b04 	ldr.w	r1, [r7], #4
  404dda:	6828      	ldr	r0, [r5, #0]
  404ddc:	b28a      	uxth	r2, r1
  404dde:	1a9a      	subs	r2, r3, r2
  404de0:	0c0b      	lsrs	r3, r1, #16
  404de2:	fa12 f280 	uxtah	r2, r2, r0
  404de6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  404dea:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404dee:	b292      	uxth	r2, r2
  404df0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404df4:	45ba      	cmp	sl, r7
  404df6:	f845 2b04 	str.w	r2, [r5], #4
  404dfa:	ea4f 4323 	mov.w	r3, r3, asr #16
  404dfe:	d2ea      	bcs.n	404dd6 <quorem+0xc6>
  404e00:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  404e04:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  404e08:	b982      	cbnz	r2, 404e2c <quorem+0x11c>
  404e0a:	1f1a      	subs	r2, r3, #4
  404e0c:	4593      	cmp	fp, r2
  404e0e:	d20b      	bcs.n	404e28 <quorem+0x118>
  404e10:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404e14:	b942      	cbnz	r2, 404e28 <quorem+0x118>
  404e16:	3b08      	subs	r3, #8
  404e18:	e002      	b.n	404e20 <quorem+0x110>
  404e1a:	681a      	ldr	r2, [r3, #0]
  404e1c:	3b04      	subs	r3, #4
  404e1e:	b91a      	cbnz	r2, 404e28 <quorem+0x118>
  404e20:	459b      	cmp	fp, r3
  404e22:	f108 38ff 	add.w	r8, r8, #4294967295
  404e26:	d3f8      	bcc.n	404e1a <quorem+0x10a>
  404e28:	f8c4 8010 	str.w	r8, [r4, #16]
  404e2c:	4648      	mov	r0, r9
  404e2e:	b003      	add	sp, #12
  404e30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e34:	2000      	movs	r0, #0
  404e36:	4770      	bx	lr

00404e38 <_dtoa_r>:
  404e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404e3c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404e3e:	b09b      	sub	sp, #108	; 0x6c
  404e40:	4604      	mov	r4, r0
  404e42:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  404e44:	4692      	mov	sl, r2
  404e46:	469b      	mov	fp, r3
  404e48:	b141      	cbz	r1, 404e5c <_dtoa_r+0x24>
  404e4a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404e4c:	604a      	str	r2, [r1, #4]
  404e4e:	2301      	movs	r3, #1
  404e50:	4093      	lsls	r3, r2
  404e52:	608b      	str	r3, [r1, #8]
  404e54:	f002 f80a 	bl	406e6c <_Bfree>
  404e58:	2300      	movs	r3, #0
  404e5a:	6423      	str	r3, [r4, #64]	; 0x40
  404e5c:	f1bb 0f00 	cmp.w	fp, #0
  404e60:	465d      	mov	r5, fp
  404e62:	db35      	blt.n	404ed0 <_dtoa_r+0x98>
  404e64:	2300      	movs	r3, #0
  404e66:	6033      	str	r3, [r6, #0]
  404e68:	4b9d      	ldr	r3, [pc, #628]	; (4050e0 <_dtoa_r+0x2a8>)
  404e6a:	43ab      	bics	r3, r5
  404e6c:	d015      	beq.n	404e9a <_dtoa_r+0x62>
  404e6e:	4650      	mov	r0, sl
  404e70:	4659      	mov	r1, fp
  404e72:	2200      	movs	r2, #0
  404e74:	2300      	movs	r3, #0
  404e76:	f003 faeb 	bl	408450 <__aeabi_dcmpeq>
  404e7a:	4680      	mov	r8, r0
  404e7c:	2800      	cmp	r0, #0
  404e7e:	d02d      	beq.n	404edc <_dtoa_r+0xa4>
  404e80:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404e82:	2301      	movs	r3, #1
  404e84:	6013      	str	r3, [r2, #0]
  404e86:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404e88:	2b00      	cmp	r3, #0
  404e8a:	f000 80bd 	beq.w	405008 <_dtoa_r+0x1d0>
  404e8e:	4895      	ldr	r0, [pc, #596]	; (4050e4 <_dtoa_r+0x2ac>)
  404e90:	6018      	str	r0, [r3, #0]
  404e92:	3801      	subs	r0, #1
  404e94:	b01b      	add	sp, #108	; 0x6c
  404e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e9a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404e9c:	f242 730f 	movw	r3, #9999	; 0x270f
  404ea0:	6013      	str	r3, [r2, #0]
  404ea2:	f1ba 0f00 	cmp.w	sl, #0
  404ea6:	d10d      	bne.n	404ec4 <_dtoa_r+0x8c>
  404ea8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  404eac:	b955      	cbnz	r5, 404ec4 <_dtoa_r+0x8c>
  404eae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404eb0:	488d      	ldr	r0, [pc, #564]	; (4050e8 <_dtoa_r+0x2b0>)
  404eb2:	2b00      	cmp	r3, #0
  404eb4:	d0ee      	beq.n	404e94 <_dtoa_r+0x5c>
  404eb6:	f100 0308 	add.w	r3, r0, #8
  404eba:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  404ebc:	6013      	str	r3, [r2, #0]
  404ebe:	b01b      	add	sp, #108	; 0x6c
  404ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ec4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404ec6:	4889      	ldr	r0, [pc, #548]	; (4050ec <_dtoa_r+0x2b4>)
  404ec8:	2b00      	cmp	r3, #0
  404eca:	d0e3      	beq.n	404e94 <_dtoa_r+0x5c>
  404ecc:	1cc3      	adds	r3, r0, #3
  404ece:	e7f4      	b.n	404eba <_dtoa_r+0x82>
  404ed0:	2301      	movs	r3, #1
  404ed2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  404ed6:	6033      	str	r3, [r6, #0]
  404ed8:	46ab      	mov	fp, r5
  404eda:	e7c5      	b.n	404e68 <_dtoa_r+0x30>
  404edc:	aa18      	add	r2, sp, #96	; 0x60
  404ede:	ab19      	add	r3, sp, #100	; 0x64
  404ee0:	9201      	str	r2, [sp, #4]
  404ee2:	9300      	str	r3, [sp, #0]
  404ee4:	4652      	mov	r2, sl
  404ee6:	465b      	mov	r3, fp
  404ee8:	4620      	mov	r0, r4
  404eea:	f002 fa37 	bl	40735c <__d2b>
  404eee:	0d2b      	lsrs	r3, r5, #20
  404ef0:	4681      	mov	r9, r0
  404ef2:	d071      	beq.n	404fd8 <_dtoa_r+0x1a0>
  404ef4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404ef8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  404efc:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404efe:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  404f02:	4650      	mov	r0, sl
  404f04:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404f08:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404f0c:	2200      	movs	r2, #0
  404f0e:	4b78      	ldr	r3, [pc, #480]	; (4050f0 <_dtoa_r+0x2b8>)
  404f10:	f002 fe82 	bl	407c18 <__aeabi_dsub>
  404f14:	a36c      	add	r3, pc, #432	; (adr r3, 4050c8 <_dtoa_r+0x290>)
  404f16:	e9d3 2300 	ldrd	r2, r3, [r3]
  404f1a:	f003 f831 	bl	407f80 <__aeabi_dmul>
  404f1e:	a36c      	add	r3, pc, #432	; (adr r3, 4050d0 <_dtoa_r+0x298>)
  404f20:	e9d3 2300 	ldrd	r2, r3, [r3]
  404f24:	f002 fe7a 	bl	407c1c <__adddf3>
  404f28:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404f2c:	4630      	mov	r0, r6
  404f2e:	f002 ffc1 	bl	407eb4 <__aeabi_i2d>
  404f32:	a369      	add	r3, pc, #420	; (adr r3, 4050d8 <_dtoa_r+0x2a0>)
  404f34:	e9d3 2300 	ldrd	r2, r3, [r3]
  404f38:	f003 f822 	bl	407f80 <__aeabi_dmul>
  404f3c:	4602      	mov	r2, r0
  404f3e:	460b      	mov	r3, r1
  404f40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404f44:	f002 fe6a 	bl	407c1c <__adddf3>
  404f48:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404f4c:	f003 fac8 	bl	4084e0 <__aeabi_d2iz>
  404f50:	2200      	movs	r2, #0
  404f52:	9002      	str	r0, [sp, #8]
  404f54:	2300      	movs	r3, #0
  404f56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404f5a:	f003 fa83 	bl	408464 <__aeabi_dcmplt>
  404f5e:	2800      	cmp	r0, #0
  404f60:	f040 8173 	bne.w	40524a <_dtoa_r+0x412>
  404f64:	9d02      	ldr	r5, [sp, #8]
  404f66:	2d16      	cmp	r5, #22
  404f68:	f200 815d 	bhi.w	405226 <_dtoa_r+0x3ee>
  404f6c:	4b61      	ldr	r3, [pc, #388]	; (4050f4 <_dtoa_r+0x2bc>)
  404f6e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  404f72:	e9d3 0100 	ldrd	r0, r1, [r3]
  404f76:	4652      	mov	r2, sl
  404f78:	465b      	mov	r3, fp
  404f7a:	f003 fa91 	bl	4084a0 <__aeabi_dcmpgt>
  404f7e:	2800      	cmp	r0, #0
  404f80:	f000 81c5 	beq.w	40530e <_dtoa_r+0x4d6>
  404f84:	1e6b      	subs	r3, r5, #1
  404f86:	9302      	str	r3, [sp, #8]
  404f88:	2300      	movs	r3, #0
  404f8a:	930e      	str	r3, [sp, #56]	; 0x38
  404f8c:	1bbf      	subs	r7, r7, r6
  404f8e:	1e7b      	subs	r3, r7, #1
  404f90:	9306      	str	r3, [sp, #24]
  404f92:	f100 8154 	bmi.w	40523e <_dtoa_r+0x406>
  404f96:	2300      	movs	r3, #0
  404f98:	9308      	str	r3, [sp, #32]
  404f9a:	9b02      	ldr	r3, [sp, #8]
  404f9c:	2b00      	cmp	r3, #0
  404f9e:	f2c0 8145 	blt.w	40522c <_dtoa_r+0x3f4>
  404fa2:	9a06      	ldr	r2, [sp, #24]
  404fa4:	930d      	str	r3, [sp, #52]	; 0x34
  404fa6:	4611      	mov	r1, r2
  404fa8:	4419      	add	r1, r3
  404faa:	2300      	movs	r3, #0
  404fac:	9106      	str	r1, [sp, #24]
  404fae:	930c      	str	r3, [sp, #48]	; 0x30
  404fb0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404fb2:	2b09      	cmp	r3, #9
  404fb4:	d82a      	bhi.n	40500c <_dtoa_r+0x1d4>
  404fb6:	2b05      	cmp	r3, #5
  404fb8:	f340 865b 	ble.w	405c72 <_dtoa_r+0xe3a>
  404fbc:	3b04      	subs	r3, #4
  404fbe:	9324      	str	r3, [sp, #144]	; 0x90
  404fc0:	2500      	movs	r5, #0
  404fc2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404fc4:	3b02      	subs	r3, #2
  404fc6:	2b03      	cmp	r3, #3
  404fc8:	f200 8642 	bhi.w	405c50 <_dtoa_r+0xe18>
  404fcc:	e8df f013 	tbh	[pc, r3, lsl #1]
  404fd0:	02c903d4 	.word	0x02c903d4
  404fd4:	046103df 	.word	0x046103df
  404fd8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404fda:	9e19      	ldr	r6, [sp, #100]	; 0x64
  404fdc:	443e      	add	r6, r7
  404fde:	f206 4332 	addw	r3, r6, #1074	; 0x432
  404fe2:	2b20      	cmp	r3, #32
  404fe4:	f340 818e 	ble.w	405304 <_dtoa_r+0x4cc>
  404fe8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404fec:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404ff0:	409d      	lsls	r5, r3
  404ff2:	fa2a f000 	lsr.w	r0, sl, r0
  404ff6:	4328      	orrs	r0, r5
  404ff8:	f002 ff4c 	bl	407e94 <__aeabi_ui2d>
  404ffc:	2301      	movs	r3, #1
  404ffe:	3e01      	subs	r6, #1
  405000:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405004:	9314      	str	r3, [sp, #80]	; 0x50
  405006:	e781      	b.n	404f0c <_dtoa_r+0xd4>
  405008:	483b      	ldr	r0, [pc, #236]	; (4050f8 <_dtoa_r+0x2c0>)
  40500a:	e743      	b.n	404e94 <_dtoa_r+0x5c>
  40500c:	2100      	movs	r1, #0
  40500e:	6461      	str	r1, [r4, #68]	; 0x44
  405010:	4620      	mov	r0, r4
  405012:	9125      	str	r1, [sp, #148]	; 0x94
  405014:	f001 ff04 	bl	406e20 <_Balloc>
  405018:	f04f 33ff 	mov.w	r3, #4294967295
  40501c:	930a      	str	r3, [sp, #40]	; 0x28
  40501e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405020:	930f      	str	r3, [sp, #60]	; 0x3c
  405022:	2301      	movs	r3, #1
  405024:	9004      	str	r0, [sp, #16]
  405026:	6420      	str	r0, [r4, #64]	; 0x40
  405028:	9224      	str	r2, [sp, #144]	; 0x90
  40502a:	930b      	str	r3, [sp, #44]	; 0x2c
  40502c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40502e:	2b00      	cmp	r3, #0
  405030:	f2c0 80d9 	blt.w	4051e6 <_dtoa_r+0x3ae>
  405034:	9a02      	ldr	r2, [sp, #8]
  405036:	2a0e      	cmp	r2, #14
  405038:	f300 80d5 	bgt.w	4051e6 <_dtoa_r+0x3ae>
  40503c:	4b2d      	ldr	r3, [pc, #180]	; (4050f4 <_dtoa_r+0x2bc>)
  40503e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405042:	e9d3 2300 	ldrd	r2, r3, [r3]
  405046:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40504a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40504c:	2b00      	cmp	r3, #0
  40504e:	f2c0 83ba 	blt.w	4057c6 <_dtoa_r+0x98e>
  405052:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405056:	4650      	mov	r0, sl
  405058:	462a      	mov	r2, r5
  40505a:	4633      	mov	r3, r6
  40505c:	4659      	mov	r1, fp
  40505e:	f003 f8b9 	bl	4081d4 <__aeabi_ddiv>
  405062:	f003 fa3d 	bl	4084e0 <__aeabi_d2iz>
  405066:	4680      	mov	r8, r0
  405068:	f002 ff24 	bl	407eb4 <__aeabi_i2d>
  40506c:	462a      	mov	r2, r5
  40506e:	4633      	mov	r3, r6
  405070:	f002 ff86 	bl	407f80 <__aeabi_dmul>
  405074:	460b      	mov	r3, r1
  405076:	4602      	mov	r2, r0
  405078:	4659      	mov	r1, fp
  40507a:	4650      	mov	r0, sl
  40507c:	f002 fdcc 	bl	407c18 <__aeabi_dsub>
  405080:	9d04      	ldr	r5, [sp, #16]
  405082:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405086:	702b      	strb	r3, [r5, #0]
  405088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40508a:	2b01      	cmp	r3, #1
  40508c:	4606      	mov	r6, r0
  40508e:	460f      	mov	r7, r1
  405090:	f105 0501 	add.w	r5, r5, #1
  405094:	d068      	beq.n	405168 <_dtoa_r+0x330>
  405096:	2200      	movs	r2, #0
  405098:	4b18      	ldr	r3, [pc, #96]	; (4050fc <_dtoa_r+0x2c4>)
  40509a:	f002 ff71 	bl	407f80 <__aeabi_dmul>
  40509e:	2200      	movs	r2, #0
  4050a0:	2300      	movs	r3, #0
  4050a2:	4606      	mov	r6, r0
  4050a4:	460f      	mov	r7, r1
  4050a6:	f003 f9d3 	bl	408450 <__aeabi_dcmpeq>
  4050aa:	2800      	cmp	r0, #0
  4050ac:	f040 8088 	bne.w	4051c0 <_dtoa_r+0x388>
  4050b0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4050b4:	f04f 0a00 	mov.w	sl, #0
  4050b8:	f8df b040 	ldr.w	fp, [pc, #64]	; 4050fc <_dtoa_r+0x2c4>
  4050bc:	940c      	str	r4, [sp, #48]	; 0x30
  4050be:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4050c2:	e028      	b.n	405116 <_dtoa_r+0x2de>
  4050c4:	f3af 8000 	nop.w
  4050c8:	636f4361 	.word	0x636f4361
  4050cc:	3fd287a7 	.word	0x3fd287a7
  4050d0:	8b60c8b3 	.word	0x8b60c8b3
  4050d4:	3fc68a28 	.word	0x3fc68a28
  4050d8:	509f79fb 	.word	0x509f79fb
  4050dc:	3fd34413 	.word	0x3fd34413
  4050e0:	7ff00000 	.word	0x7ff00000
  4050e4:	00408d95 	.word	0x00408d95
  4050e8:	00408dd8 	.word	0x00408dd8
  4050ec:	00408de4 	.word	0x00408de4
  4050f0:	3ff80000 	.word	0x3ff80000
  4050f4:	00408e20 	.word	0x00408e20
  4050f8:	00408d94 	.word	0x00408d94
  4050fc:	40240000 	.word	0x40240000
  405100:	f002 ff3e 	bl	407f80 <__aeabi_dmul>
  405104:	2200      	movs	r2, #0
  405106:	2300      	movs	r3, #0
  405108:	4606      	mov	r6, r0
  40510a:	460f      	mov	r7, r1
  40510c:	f003 f9a0 	bl	408450 <__aeabi_dcmpeq>
  405110:	2800      	cmp	r0, #0
  405112:	f040 83c1 	bne.w	405898 <_dtoa_r+0xa60>
  405116:	4642      	mov	r2, r8
  405118:	464b      	mov	r3, r9
  40511a:	4630      	mov	r0, r6
  40511c:	4639      	mov	r1, r7
  40511e:	f003 f859 	bl	4081d4 <__aeabi_ddiv>
  405122:	f003 f9dd 	bl	4084e0 <__aeabi_d2iz>
  405126:	4604      	mov	r4, r0
  405128:	f002 fec4 	bl	407eb4 <__aeabi_i2d>
  40512c:	4642      	mov	r2, r8
  40512e:	464b      	mov	r3, r9
  405130:	f002 ff26 	bl	407f80 <__aeabi_dmul>
  405134:	4602      	mov	r2, r0
  405136:	460b      	mov	r3, r1
  405138:	4630      	mov	r0, r6
  40513a:	4639      	mov	r1, r7
  40513c:	f002 fd6c 	bl	407c18 <__aeabi_dsub>
  405140:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405144:	9e04      	ldr	r6, [sp, #16]
  405146:	f805 eb01 	strb.w	lr, [r5], #1
  40514a:	eba5 0e06 	sub.w	lr, r5, r6
  40514e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405150:	45b6      	cmp	lr, r6
  405152:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405156:	4652      	mov	r2, sl
  405158:	465b      	mov	r3, fp
  40515a:	d1d1      	bne.n	405100 <_dtoa_r+0x2c8>
  40515c:	46a0      	mov	r8, r4
  40515e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405162:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405164:	4606      	mov	r6, r0
  405166:	460f      	mov	r7, r1
  405168:	4632      	mov	r2, r6
  40516a:	463b      	mov	r3, r7
  40516c:	4630      	mov	r0, r6
  40516e:	4639      	mov	r1, r7
  405170:	f002 fd54 	bl	407c1c <__adddf3>
  405174:	4606      	mov	r6, r0
  405176:	460f      	mov	r7, r1
  405178:	4602      	mov	r2, r0
  40517a:	460b      	mov	r3, r1
  40517c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405180:	f003 f970 	bl	408464 <__aeabi_dcmplt>
  405184:	b948      	cbnz	r0, 40519a <_dtoa_r+0x362>
  405186:	4632      	mov	r2, r6
  405188:	463b      	mov	r3, r7
  40518a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40518e:	f003 f95f 	bl	408450 <__aeabi_dcmpeq>
  405192:	b1a8      	cbz	r0, 4051c0 <_dtoa_r+0x388>
  405194:	f018 0f01 	tst.w	r8, #1
  405198:	d012      	beq.n	4051c0 <_dtoa_r+0x388>
  40519a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40519e:	9a04      	ldr	r2, [sp, #16]
  4051a0:	1e6b      	subs	r3, r5, #1
  4051a2:	e004      	b.n	4051ae <_dtoa_r+0x376>
  4051a4:	429a      	cmp	r2, r3
  4051a6:	f000 8401 	beq.w	4059ac <_dtoa_r+0xb74>
  4051aa:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4051ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4051b2:	f103 0501 	add.w	r5, r3, #1
  4051b6:	d0f5      	beq.n	4051a4 <_dtoa_r+0x36c>
  4051b8:	f108 0801 	add.w	r8, r8, #1
  4051bc:	f883 8000 	strb.w	r8, [r3]
  4051c0:	4649      	mov	r1, r9
  4051c2:	4620      	mov	r0, r4
  4051c4:	f001 fe52 	bl	406e6c <_Bfree>
  4051c8:	2200      	movs	r2, #0
  4051ca:	9b02      	ldr	r3, [sp, #8]
  4051cc:	702a      	strb	r2, [r5, #0]
  4051ce:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4051d0:	3301      	adds	r3, #1
  4051d2:	6013      	str	r3, [r2, #0]
  4051d4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4051d6:	2b00      	cmp	r3, #0
  4051d8:	f000 839e 	beq.w	405918 <_dtoa_r+0xae0>
  4051dc:	9804      	ldr	r0, [sp, #16]
  4051de:	601d      	str	r5, [r3, #0]
  4051e0:	b01b      	add	sp, #108	; 0x6c
  4051e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4051e8:	2a00      	cmp	r2, #0
  4051ea:	d03e      	beq.n	40526a <_dtoa_r+0x432>
  4051ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4051ee:	2a01      	cmp	r2, #1
  4051f0:	f340 8311 	ble.w	405816 <_dtoa_r+0x9de>
  4051f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4051f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4051f8:	1e5f      	subs	r7, r3, #1
  4051fa:	42ba      	cmp	r2, r7
  4051fc:	f2c0 838f 	blt.w	40591e <_dtoa_r+0xae6>
  405200:	1bd7      	subs	r7, r2, r7
  405202:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405204:	2b00      	cmp	r3, #0
  405206:	f2c0 848b 	blt.w	405b20 <_dtoa_r+0xce8>
  40520a:	9d08      	ldr	r5, [sp, #32]
  40520c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40520e:	9a08      	ldr	r2, [sp, #32]
  405210:	441a      	add	r2, r3
  405212:	9208      	str	r2, [sp, #32]
  405214:	9a06      	ldr	r2, [sp, #24]
  405216:	2101      	movs	r1, #1
  405218:	441a      	add	r2, r3
  40521a:	4620      	mov	r0, r4
  40521c:	9206      	str	r2, [sp, #24]
  40521e:	f001 febf 	bl	406fa0 <__i2b>
  405222:	4606      	mov	r6, r0
  405224:	e024      	b.n	405270 <_dtoa_r+0x438>
  405226:	2301      	movs	r3, #1
  405228:	930e      	str	r3, [sp, #56]	; 0x38
  40522a:	e6af      	b.n	404f8c <_dtoa_r+0x154>
  40522c:	9a08      	ldr	r2, [sp, #32]
  40522e:	9b02      	ldr	r3, [sp, #8]
  405230:	1ad2      	subs	r2, r2, r3
  405232:	425b      	negs	r3, r3
  405234:	930c      	str	r3, [sp, #48]	; 0x30
  405236:	2300      	movs	r3, #0
  405238:	9208      	str	r2, [sp, #32]
  40523a:	930d      	str	r3, [sp, #52]	; 0x34
  40523c:	e6b8      	b.n	404fb0 <_dtoa_r+0x178>
  40523e:	f1c7 0301 	rsb	r3, r7, #1
  405242:	9308      	str	r3, [sp, #32]
  405244:	2300      	movs	r3, #0
  405246:	9306      	str	r3, [sp, #24]
  405248:	e6a7      	b.n	404f9a <_dtoa_r+0x162>
  40524a:	9d02      	ldr	r5, [sp, #8]
  40524c:	4628      	mov	r0, r5
  40524e:	f002 fe31 	bl	407eb4 <__aeabi_i2d>
  405252:	4602      	mov	r2, r0
  405254:	460b      	mov	r3, r1
  405256:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40525a:	f003 f8f9 	bl	408450 <__aeabi_dcmpeq>
  40525e:	2800      	cmp	r0, #0
  405260:	f47f ae80 	bne.w	404f64 <_dtoa_r+0x12c>
  405264:	1e6b      	subs	r3, r5, #1
  405266:	9302      	str	r3, [sp, #8]
  405268:	e67c      	b.n	404f64 <_dtoa_r+0x12c>
  40526a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40526c:	9d08      	ldr	r5, [sp, #32]
  40526e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405270:	2d00      	cmp	r5, #0
  405272:	dd0c      	ble.n	40528e <_dtoa_r+0x456>
  405274:	9906      	ldr	r1, [sp, #24]
  405276:	2900      	cmp	r1, #0
  405278:	460b      	mov	r3, r1
  40527a:	dd08      	ble.n	40528e <_dtoa_r+0x456>
  40527c:	42a9      	cmp	r1, r5
  40527e:	9a08      	ldr	r2, [sp, #32]
  405280:	bfa8      	it	ge
  405282:	462b      	movge	r3, r5
  405284:	1ad2      	subs	r2, r2, r3
  405286:	1aed      	subs	r5, r5, r3
  405288:	1acb      	subs	r3, r1, r3
  40528a:	9208      	str	r2, [sp, #32]
  40528c:	9306      	str	r3, [sp, #24]
  40528e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405290:	b1d3      	cbz	r3, 4052c8 <_dtoa_r+0x490>
  405292:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405294:	2b00      	cmp	r3, #0
  405296:	f000 82b7 	beq.w	405808 <_dtoa_r+0x9d0>
  40529a:	2f00      	cmp	r7, #0
  40529c:	dd10      	ble.n	4052c0 <_dtoa_r+0x488>
  40529e:	4631      	mov	r1, r6
  4052a0:	463a      	mov	r2, r7
  4052a2:	4620      	mov	r0, r4
  4052a4:	f001 ff18 	bl	4070d8 <__pow5mult>
  4052a8:	464a      	mov	r2, r9
  4052aa:	4601      	mov	r1, r0
  4052ac:	4606      	mov	r6, r0
  4052ae:	4620      	mov	r0, r4
  4052b0:	f001 fe80 	bl	406fb4 <__multiply>
  4052b4:	4649      	mov	r1, r9
  4052b6:	4680      	mov	r8, r0
  4052b8:	4620      	mov	r0, r4
  4052ba:	f001 fdd7 	bl	406e6c <_Bfree>
  4052be:	46c1      	mov	r9, r8
  4052c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4052c2:	1bda      	subs	r2, r3, r7
  4052c4:	f040 82a1 	bne.w	40580a <_dtoa_r+0x9d2>
  4052c8:	2101      	movs	r1, #1
  4052ca:	4620      	mov	r0, r4
  4052cc:	f001 fe68 	bl	406fa0 <__i2b>
  4052d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4052d2:	2b00      	cmp	r3, #0
  4052d4:	4680      	mov	r8, r0
  4052d6:	dd1c      	ble.n	405312 <_dtoa_r+0x4da>
  4052d8:	4601      	mov	r1, r0
  4052da:	461a      	mov	r2, r3
  4052dc:	4620      	mov	r0, r4
  4052de:	f001 fefb 	bl	4070d8 <__pow5mult>
  4052e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4052e4:	2b01      	cmp	r3, #1
  4052e6:	4680      	mov	r8, r0
  4052e8:	f340 8254 	ble.w	405794 <_dtoa_r+0x95c>
  4052ec:	2300      	movs	r3, #0
  4052ee:	930c      	str	r3, [sp, #48]	; 0x30
  4052f0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4052f4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4052f8:	6918      	ldr	r0, [r3, #16]
  4052fa:	f001 fe01 	bl	406f00 <__hi0bits>
  4052fe:	f1c0 0020 	rsb	r0, r0, #32
  405302:	e010      	b.n	405326 <_dtoa_r+0x4ee>
  405304:	f1c3 0520 	rsb	r5, r3, #32
  405308:	fa0a f005 	lsl.w	r0, sl, r5
  40530c:	e674      	b.n	404ff8 <_dtoa_r+0x1c0>
  40530e:	900e      	str	r0, [sp, #56]	; 0x38
  405310:	e63c      	b.n	404f8c <_dtoa_r+0x154>
  405312:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405314:	2b01      	cmp	r3, #1
  405316:	f340 8287 	ble.w	405828 <_dtoa_r+0x9f0>
  40531a:	2300      	movs	r3, #0
  40531c:	930c      	str	r3, [sp, #48]	; 0x30
  40531e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405320:	2001      	movs	r0, #1
  405322:	2b00      	cmp	r3, #0
  405324:	d1e4      	bne.n	4052f0 <_dtoa_r+0x4b8>
  405326:	9a06      	ldr	r2, [sp, #24]
  405328:	4410      	add	r0, r2
  40532a:	f010 001f 	ands.w	r0, r0, #31
  40532e:	f000 80a1 	beq.w	405474 <_dtoa_r+0x63c>
  405332:	f1c0 0320 	rsb	r3, r0, #32
  405336:	2b04      	cmp	r3, #4
  405338:	f340 849e 	ble.w	405c78 <_dtoa_r+0xe40>
  40533c:	9b08      	ldr	r3, [sp, #32]
  40533e:	f1c0 001c 	rsb	r0, r0, #28
  405342:	4403      	add	r3, r0
  405344:	9308      	str	r3, [sp, #32]
  405346:	4613      	mov	r3, r2
  405348:	4403      	add	r3, r0
  40534a:	4405      	add	r5, r0
  40534c:	9306      	str	r3, [sp, #24]
  40534e:	9b08      	ldr	r3, [sp, #32]
  405350:	2b00      	cmp	r3, #0
  405352:	dd05      	ble.n	405360 <_dtoa_r+0x528>
  405354:	4649      	mov	r1, r9
  405356:	461a      	mov	r2, r3
  405358:	4620      	mov	r0, r4
  40535a:	f001 ff0d 	bl	407178 <__lshift>
  40535e:	4681      	mov	r9, r0
  405360:	9b06      	ldr	r3, [sp, #24]
  405362:	2b00      	cmp	r3, #0
  405364:	dd05      	ble.n	405372 <_dtoa_r+0x53a>
  405366:	4641      	mov	r1, r8
  405368:	461a      	mov	r2, r3
  40536a:	4620      	mov	r0, r4
  40536c:	f001 ff04 	bl	407178 <__lshift>
  405370:	4680      	mov	r8, r0
  405372:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405374:	2b00      	cmp	r3, #0
  405376:	f040 8086 	bne.w	405486 <_dtoa_r+0x64e>
  40537a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40537c:	2b00      	cmp	r3, #0
  40537e:	f340 8266 	ble.w	40584e <_dtoa_r+0xa16>
  405382:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405384:	2b00      	cmp	r3, #0
  405386:	f000 8098 	beq.w	4054ba <_dtoa_r+0x682>
  40538a:	2d00      	cmp	r5, #0
  40538c:	dd05      	ble.n	40539a <_dtoa_r+0x562>
  40538e:	4631      	mov	r1, r6
  405390:	462a      	mov	r2, r5
  405392:	4620      	mov	r0, r4
  405394:	f001 fef0 	bl	407178 <__lshift>
  405398:	4606      	mov	r6, r0
  40539a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40539c:	2b00      	cmp	r3, #0
  40539e:	f040 8337 	bne.w	405a10 <_dtoa_r+0xbd8>
  4053a2:	9606      	str	r6, [sp, #24]
  4053a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4053a6:	9a04      	ldr	r2, [sp, #16]
  4053a8:	f8dd b018 	ldr.w	fp, [sp, #24]
  4053ac:	3b01      	subs	r3, #1
  4053ae:	18d3      	adds	r3, r2, r3
  4053b0:	930b      	str	r3, [sp, #44]	; 0x2c
  4053b2:	f00a 0301 	and.w	r3, sl, #1
  4053b6:	930c      	str	r3, [sp, #48]	; 0x30
  4053b8:	4617      	mov	r7, r2
  4053ba:	46c2      	mov	sl, r8
  4053bc:	4651      	mov	r1, sl
  4053be:	4648      	mov	r0, r9
  4053c0:	f7ff fca6 	bl	404d10 <quorem>
  4053c4:	4631      	mov	r1, r6
  4053c6:	4605      	mov	r5, r0
  4053c8:	4648      	mov	r0, r9
  4053ca:	f001 ff27 	bl	40721c <__mcmp>
  4053ce:	465a      	mov	r2, fp
  4053d0:	900a      	str	r0, [sp, #40]	; 0x28
  4053d2:	4651      	mov	r1, sl
  4053d4:	4620      	mov	r0, r4
  4053d6:	f001 ff3d 	bl	407254 <__mdiff>
  4053da:	68c2      	ldr	r2, [r0, #12]
  4053dc:	4680      	mov	r8, r0
  4053de:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4053e2:	2a00      	cmp	r2, #0
  4053e4:	f040 822b 	bne.w	40583e <_dtoa_r+0xa06>
  4053e8:	4601      	mov	r1, r0
  4053ea:	4648      	mov	r0, r9
  4053ec:	9308      	str	r3, [sp, #32]
  4053ee:	f001 ff15 	bl	40721c <__mcmp>
  4053f2:	4641      	mov	r1, r8
  4053f4:	9006      	str	r0, [sp, #24]
  4053f6:	4620      	mov	r0, r4
  4053f8:	f001 fd38 	bl	406e6c <_Bfree>
  4053fc:	9a06      	ldr	r2, [sp, #24]
  4053fe:	9b08      	ldr	r3, [sp, #32]
  405400:	b932      	cbnz	r2, 405410 <_dtoa_r+0x5d8>
  405402:	9924      	ldr	r1, [sp, #144]	; 0x90
  405404:	b921      	cbnz	r1, 405410 <_dtoa_r+0x5d8>
  405406:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405408:	2a00      	cmp	r2, #0
  40540a:	f000 83ef 	beq.w	405bec <_dtoa_r+0xdb4>
  40540e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405410:	990a      	ldr	r1, [sp, #40]	; 0x28
  405412:	2900      	cmp	r1, #0
  405414:	f2c0 829f 	blt.w	405956 <_dtoa_r+0xb1e>
  405418:	d105      	bne.n	405426 <_dtoa_r+0x5ee>
  40541a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40541c:	b919      	cbnz	r1, 405426 <_dtoa_r+0x5ee>
  40541e:	990c      	ldr	r1, [sp, #48]	; 0x30
  405420:	2900      	cmp	r1, #0
  405422:	f000 8298 	beq.w	405956 <_dtoa_r+0xb1e>
  405426:	2a00      	cmp	r2, #0
  405428:	f300 8306 	bgt.w	405a38 <_dtoa_r+0xc00>
  40542c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40542e:	703b      	strb	r3, [r7, #0]
  405430:	f107 0801 	add.w	r8, r7, #1
  405434:	4297      	cmp	r7, r2
  405436:	4645      	mov	r5, r8
  405438:	f000 830c 	beq.w	405a54 <_dtoa_r+0xc1c>
  40543c:	4649      	mov	r1, r9
  40543e:	2300      	movs	r3, #0
  405440:	220a      	movs	r2, #10
  405442:	4620      	mov	r0, r4
  405444:	f001 fd1c 	bl	406e80 <__multadd>
  405448:	455e      	cmp	r6, fp
  40544a:	4681      	mov	r9, r0
  40544c:	4631      	mov	r1, r6
  40544e:	f04f 0300 	mov.w	r3, #0
  405452:	f04f 020a 	mov.w	r2, #10
  405456:	4620      	mov	r0, r4
  405458:	f000 81eb 	beq.w	405832 <_dtoa_r+0x9fa>
  40545c:	f001 fd10 	bl	406e80 <__multadd>
  405460:	4659      	mov	r1, fp
  405462:	4606      	mov	r6, r0
  405464:	2300      	movs	r3, #0
  405466:	220a      	movs	r2, #10
  405468:	4620      	mov	r0, r4
  40546a:	f001 fd09 	bl	406e80 <__multadd>
  40546e:	4647      	mov	r7, r8
  405470:	4683      	mov	fp, r0
  405472:	e7a3      	b.n	4053bc <_dtoa_r+0x584>
  405474:	201c      	movs	r0, #28
  405476:	9b08      	ldr	r3, [sp, #32]
  405478:	4403      	add	r3, r0
  40547a:	9308      	str	r3, [sp, #32]
  40547c:	9b06      	ldr	r3, [sp, #24]
  40547e:	4403      	add	r3, r0
  405480:	4405      	add	r5, r0
  405482:	9306      	str	r3, [sp, #24]
  405484:	e763      	b.n	40534e <_dtoa_r+0x516>
  405486:	4641      	mov	r1, r8
  405488:	4648      	mov	r0, r9
  40548a:	f001 fec7 	bl	40721c <__mcmp>
  40548e:	2800      	cmp	r0, #0
  405490:	f6bf af73 	bge.w	40537a <_dtoa_r+0x542>
  405494:	9f02      	ldr	r7, [sp, #8]
  405496:	4649      	mov	r1, r9
  405498:	2300      	movs	r3, #0
  40549a:	220a      	movs	r2, #10
  40549c:	4620      	mov	r0, r4
  40549e:	3f01      	subs	r7, #1
  4054a0:	9702      	str	r7, [sp, #8]
  4054a2:	f001 fced 	bl	406e80 <__multadd>
  4054a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4054a8:	4681      	mov	r9, r0
  4054aa:	2b00      	cmp	r3, #0
  4054ac:	f040 83b6 	bne.w	405c1c <_dtoa_r+0xde4>
  4054b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4054b2:	2b00      	cmp	r3, #0
  4054b4:	f340 83bf 	ble.w	405c36 <_dtoa_r+0xdfe>
  4054b8:	930a      	str	r3, [sp, #40]	; 0x28
  4054ba:	f8dd b010 	ldr.w	fp, [sp, #16]
  4054be:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4054c0:	465d      	mov	r5, fp
  4054c2:	e002      	b.n	4054ca <_dtoa_r+0x692>
  4054c4:	f001 fcdc 	bl	406e80 <__multadd>
  4054c8:	4681      	mov	r9, r0
  4054ca:	4641      	mov	r1, r8
  4054cc:	4648      	mov	r0, r9
  4054ce:	f7ff fc1f 	bl	404d10 <quorem>
  4054d2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4054d6:	f805 ab01 	strb.w	sl, [r5], #1
  4054da:	eba5 030b 	sub.w	r3, r5, fp
  4054de:	42bb      	cmp	r3, r7
  4054e0:	f04f 020a 	mov.w	r2, #10
  4054e4:	f04f 0300 	mov.w	r3, #0
  4054e8:	4649      	mov	r1, r9
  4054ea:	4620      	mov	r0, r4
  4054ec:	dbea      	blt.n	4054c4 <_dtoa_r+0x68c>
  4054ee:	9b04      	ldr	r3, [sp, #16]
  4054f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4054f2:	2a01      	cmp	r2, #1
  4054f4:	bfac      	ite	ge
  4054f6:	189b      	addge	r3, r3, r2
  4054f8:	3301      	addlt	r3, #1
  4054fa:	461d      	mov	r5, r3
  4054fc:	f04f 0b00 	mov.w	fp, #0
  405500:	4649      	mov	r1, r9
  405502:	2201      	movs	r2, #1
  405504:	4620      	mov	r0, r4
  405506:	f001 fe37 	bl	407178 <__lshift>
  40550a:	4641      	mov	r1, r8
  40550c:	4681      	mov	r9, r0
  40550e:	f001 fe85 	bl	40721c <__mcmp>
  405512:	2800      	cmp	r0, #0
  405514:	f340 823d 	ble.w	405992 <_dtoa_r+0xb5a>
  405518:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40551c:	9904      	ldr	r1, [sp, #16]
  40551e:	1e6b      	subs	r3, r5, #1
  405520:	e004      	b.n	40552c <_dtoa_r+0x6f4>
  405522:	428b      	cmp	r3, r1
  405524:	f000 81ae 	beq.w	405884 <_dtoa_r+0xa4c>
  405528:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40552c:	2a39      	cmp	r2, #57	; 0x39
  40552e:	f103 0501 	add.w	r5, r3, #1
  405532:	d0f6      	beq.n	405522 <_dtoa_r+0x6ea>
  405534:	3201      	adds	r2, #1
  405536:	701a      	strb	r2, [r3, #0]
  405538:	4641      	mov	r1, r8
  40553a:	4620      	mov	r0, r4
  40553c:	f001 fc96 	bl	406e6c <_Bfree>
  405540:	2e00      	cmp	r6, #0
  405542:	f43f ae3d 	beq.w	4051c0 <_dtoa_r+0x388>
  405546:	f1bb 0f00 	cmp.w	fp, #0
  40554a:	d005      	beq.n	405558 <_dtoa_r+0x720>
  40554c:	45b3      	cmp	fp, r6
  40554e:	d003      	beq.n	405558 <_dtoa_r+0x720>
  405550:	4659      	mov	r1, fp
  405552:	4620      	mov	r0, r4
  405554:	f001 fc8a 	bl	406e6c <_Bfree>
  405558:	4631      	mov	r1, r6
  40555a:	4620      	mov	r0, r4
  40555c:	f001 fc86 	bl	406e6c <_Bfree>
  405560:	e62e      	b.n	4051c0 <_dtoa_r+0x388>
  405562:	2300      	movs	r3, #0
  405564:	930b      	str	r3, [sp, #44]	; 0x2c
  405566:	9b02      	ldr	r3, [sp, #8]
  405568:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40556a:	4413      	add	r3, r2
  40556c:	930f      	str	r3, [sp, #60]	; 0x3c
  40556e:	3301      	adds	r3, #1
  405570:	2b01      	cmp	r3, #1
  405572:	461f      	mov	r7, r3
  405574:	461e      	mov	r6, r3
  405576:	930a      	str	r3, [sp, #40]	; 0x28
  405578:	bfb8      	it	lt
  40557a:	2701      	movlt	r7, #1
  40557c:	2100      	movs	r1, #0
  40557e:	2f17      	cmp	r7, #23
  405580:	6461      	str	r1, [r4, #68]	; 0x44
  405582:	d90a      	bls.n	40559a <_dtoa_r+0x762>
  405584:	2201      	movs	r2, #1
  405586:	2304      	movs	r3, #4
  405588:	005b      	lsls	r3, r3, #1
  40558a:	f103 0014 	add.w	r0, r3, #20
  40558e:	4287      	cmp	r7, r0
  405590:	4611      	mov	r1, r2
  405592:	f102 0201 	add.w	r2, r2, #1
  405596:	d2f7      	bcs.n	405588 <_dtoa_r+0x750>
  405598:	6461      	str	r1, [r4, #68]	; 0x44
  40559a:	4620      	mov	r0, r4
  40559c:	f001 fc40 	bl	406e20 <_Balloc>
  4055a0:	2e0e      	cmp	r6, #14
  4055a2:	9004      	str	r0, [sp, #16]
  4055a4:	6420      	str	r0, [r4, #64]	; 0x40
  4055a6:	f63f ad41 	bhi.w	40502c <_dtoa_r+0x1f4>
  4055aa:	2d00      	cmp	r5, #0
  4055ac:	f43f ad3e 	beq.w	40502c <_dtoa_r+0x1f4>
  4055b0:	9902      	ldr	r1, [sp, #8]
  4055b2:	2900      	cmp	r1, #0
  4055b4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4055b8:	f340 8202 	ble.w	4059c0 <_dtoa_r+0xb88>
  4055bc:	4bb8      	ldr	r3, [pc, #736]	; (4058a0 <_dtoa_r+0xa68>)
  4055be:	f001 020f 	and.w	r2, r1, #15
  4055c2:	110d      	asrs	r5, r1, #4
  4055c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4055c8:	06e9      	lsls	r1, r5, #27
  4055ca:	e9d3 6700 	ldrd	r6, r7, [r3]
  4055ce:	f140 81ae 	bpl.w	40592e <_dtoa_r+0xaf6>
  4055d2:	4bb4      	ldr	r3, [pc, #720]	; (4058a4 <_dtoa_r+0xa6c>)
  4055d4:	4650      	mov	r0, sl
  4055d6:	4659      	mov	r1, fp
  4055d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4055dc:	f002 fdfa 	bl	4081d4 <__aeabi_ddiv>
  4055e0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4055e4:	f005 050f 	and.w	r5, r5, #15
  4055e8:	f04f 0a03 	mov.w	sl, #3
  4055ec:	b18d      	cbz	r5, 405612 <_dtoa_r+0x7da>
  4055ee:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4058a4 <_dtoa_r+0xa6c>
  4055f2:	07ea      	lsls	r2, r5, #31
  4055f4:	d509      	bpl.n	40560a <_dtoa_r+0x7d2>
  4055f6:	4630      	mov	r0, r6
  4055f8:	4639      	mov	r1, r7
  4055fa:	e9d8 2300 	ldrd	r2, r3, [r8]
  4055fe:	f002 fcbf 	bl	407f80 <__aeabi_dmul>
  405602:	f10a 0a01 	add.w	sl, sl, #1
  405606:	4606      	mov	r6, r0
  405608:	460f      	mov	r7, r1
  40560a:	106d      	asrs	r5, r5, #1
  40560c:	f108 0808 	add.w	r8, r8, #8
  405610:	d1ef      	bne.n	4055f2 <_dtoa_r+0x7ba>
  405612:	463b      	mov	r3, r7
  405614:	4632      	mov	r2, r6
  405616:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40561a:	f002 fddb 	bl	4081d4 <__aeabi_ddiv>
  40561e:	4607      	mov	r7, r0
  405620:	4688      	mov	r8, r1
  405622:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405624:	b143      	cbz	r3, 405638 <_dtoa_r+0x800>
  405626:	2200      	movs	r2, #0
  405628:	4b9f      	ldr	r3, [pc, #636]	; (4058a8 <_dtoa_r+0xa70>)
  40562a:	4638      	mov	r0, r7
  40562c:	4641      	mov	r1, r8
  40562e:	f002 ff19 	bl	408464 <__aeabi_dcmplt>
  405632:	2800      	cmp	r0, #0
  405634:	f040 8286 	bne.w	405b44 <_dtoa_r+0xd0c>
  405638:	4650      	mov	r0, sl
  40563a:	f002 fc3b 	bl	407eb4 <__aeabi_i2d>
  40563e:	463a      	mov	r2, r7
  405640:	4643      	mov	r3, r8
  405642:	f002 fc9d 	bl	407f80 <__aeabi_dmul>
  405646:	4b99      	ldr	r3, [pc, #612]	; (4058ac <_dtoa_r+0xa74>)
  405648:	2200      	movs	r2, #0
  40564a:	f002 fae7 	bl	407c1c <__adddf3>
  40564e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405650:	4605      	mov	r5, r0
  405652:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405656:	2b00      	cmp	r3, #0
  405658:	f000 813e 	beq.w	4058d8 <_dtoa_r+0xaa0>
  40565c:	9b02      	ldr	r3, [sp, #8]
  40565e:	9315      	str	r3, [sp, #84]	; 0x54
  405660:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405662:	9312      	str	r3, [sp, #72]	; 0x48
  405664:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405666:	2b00      	cmp	r3, #0
  405668:	f000 81fa 	beq.w	405a60 <_dtoa_r+0xc28>
  40566c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40566e:	4b8c      	ldr	r3, [pc, #560]	; (4058a0 <_dtoa_r+0xa68>)
  405670:	498f      	ldr	r1, [pc, #572]	; (4058b0 <_dtoa_r+0xa78>)
  405672:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405676:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40567a:	2000      	movs	r0, #0
  40567c:	f002 fdaa 	bl	4081d4 <__aeabi_ddiv>
  405680:	462a      	mov	r2, r5
  405682:	4633      	mov	r3, r6
  405684:	f002 fac8 	bl	407c18 <__aeabi_dsub>
  405688:	4682      	mov	sl, r0
  40568a:	468b      	mov	fp, r1
  40568c:	4638      	mov	r0, r7
  40568e:	4641      	mov	r1, r8
  405690:	f002 ff26 	bl	4084e0 <__aeabi_d2iz>
  405694:	4605      	mov	r5, r0
  405696:	f002 fc0d 	bl	407eb4 <__aeabi_i2d>
  40569a:	4602      	mov	r2, r0
  40569c:	460b      	mov	r3, r1
  40569e:	4638      	mov	r0, r7
  4056a0:	4641      	mov	r1, r8
  4056a2:	f002 fab9 	bl	407c18 <__aeabi_dsub>
  4056a6:	3530      	adds	r5, #48	; 0x30
  4056a8:	fa5f f885 	uxtb.w	r8, r5
  4056ac:	9d04      	ldr	r5, [sp, #16]
  4056ae:	4606      	mov	r6, r0
  4056b0:	460f      	mov	r7, r1
  4056b2:	f885 8000 	strb.w	r8, [r5]
  4056b6:	4602      	mov	r2, r0
  4056b8:	460b      	mov	r3, r1
  4056ba:	4650      	mov	r0, sl
  4056bc:	4659      	mov	r1, fp
  4056be:	3501      	adds	r5, #1
  4056c0:	f002 feee 	bl	4084a0 <__aeabi_dcmpgt>
  4056c4:	2800      	cmp	r0, #0
  4056c6:	d154      	bne.n	405772 <_dtoa_r+0x93a>
  4056c8:	4632      	mov	r2, r6
  4056ca:	463b      	mov	r3, r7
  4056cc:	2000      	movs	r0, #0
  4056ce:	4976      	ldr	r1, [pc, #472]	; (4058a8 <_dtoa_r+0xa70>)
  4056d0:	f002 faa2 	bl	407c18 <__aeabi_dsub>
  4056d4:	4602      	mov	r2, r0
  4056d6:	460b      	mov	r3, r1
  4056d8:	4650      	mov	r0, sl
  4056da:	4659      	mov	r1, fp
  4056dc:	f002 fee0 	bl	4084a0 <__aeabi_dcmpgt>
  4056e0:	2800      	cmp	r0, #0
  4056e2:	f040 8270 	bne.w	405bc6 <_dtoa_r+0xd8e>
  4056e6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4056e8:	2a01      	cmp	r2, #1
  4056ea:	f000 8111 	beq.w	405910 <_dtoa_r+0xad8>
  4056ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4056f0:	9a04      	ldr	r2, [sp, #16]
  4056f2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4056f6:	4413      	add	r3, r2
  4056f8:	4699      	mov	r9, r3
  4056fa:	e00d      	b.n	405718 <_dtoa_r+0x8e0>
  4056fc:	2000      	movs	r0, #0
  4056fe:	496a      	ldr	r1, [pc, #424]	; (4058a8 <_dtoa_r+0xa70>)
  405700:	f002 fa8a 	bl	407c18 <__aeabi_dsub>
  405704:	4652      	mov	r2, sl
  405706:	465b      	mov	r3, fp
  405708:	f002 feac 	bl	408464 <__aeabi_dcmplt>
  40570c:	2800      	cmp	r0, #0
  40570e:	f040 8258 	bne.w	405bc2 <_dtoa_r+0xd8a>
  405712:	454d      	cmp	r5, r9
  405714:	f000 80fa 	beq.w	40590c <_dtoa_r+0xad4>
  405718:	4650      	mov	r0, sl
  40571a:	4659      	mov	r1, fp
  40571c:	2200      	movs	r2, #0
  40571e:	4b65      	ldr	r3, [pc, #404]	; (4058b4 <_dtoa_r+0xa7c>)
  405720:	f002 fc2e 	bl	407f80 <__aeabi_dmul>
  405724:	2200      	movs	r2, #0
  405726:	4b63      	ldr	r3, [pc, #396]	; (4058b4 <_dtoa_r+0xa7c>)
  405728:	4682      	mov	sl, r0
  40572a:	468b      	mov	fp, r1
  40572c:	4630      	mov	r0, r6
  40572e:	4639      	mov	r1, r7
  405730:	f002 fc26 	bl	407f80 <__aeabi_dmul>
  405734:	460f      	mov	r7, r1
  405736:	4606      	mov	r6, r0
  405738:	f002 fed2 	bl	4084e0 <__aeabi_d2iz>
  40573c:	4680      	mov	r8, r0
  40573e:	f002 fbb9 	bl	407eb4 <__aeabi_i2d>
  405742:	4602      	mov	r2, r0
  405744:	460b      	mov	r3, r1
  405746:	4630      	mov	r0, r6
  405748:	4639      	mov	r1, r7
  40574a:	f002 fa65 	bl	407c18 <__aeabi_dsub>
  40574e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405752:	fa5f f888 	uxtb.w	r8, r8
  405756:	4652      	mov	r2, sl
  405758:	465b      	mov	r3, fp
  40575a:	f805 8b01 	strb.w	r8, [r5], #1
  40575e:	4606      	mov	r6, r0
  405760:	460f      	mov	r7, r1
  405762:	f002 fe7f 	bl	408464 <__aeabi_dcmplt>
  405766:	4632      	mov	r2, r6
  405768:	463b      	mov	r3, r7
  40576a:	2800      	cmp	r0, #0
  40576c:	d0c6      	beq.n	4056fc <_dtoa_r+0x8c4>
  40576e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405772:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405774:	9302      	str	r3, [sp, #8]
  405776:	e523      	b.n	4051c0 <_dtoa_r+0x388>
  405778:	2300      	movs	r3, #0
  40577a:	930b      	str	r3, [sp, #44]	; 0x2c
  40577c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40577e:	2b00      	cmp	r3, #0
  405780:	f340 80dc 	ble.w	40593c <_dtoa_r+0xb04>
  405784:	461f      	mov	r7, r3
  405786:	461e      	mov	r6, r3
  405788:	930f      	str	r3, [sp, #60]	; 0x3c
  40578a:	930a      	str	r3, [sp, #40]	; 0x28
  40578c:	e6f6      	b.n	40557c <_dtoa_r+0x744>
  40578e:	2301      	movs	r3, #1
  405790:	930b      	str	r3, [sp, #44]	; 0x2c
  405792:	e7f3      	b.n	40577c <_dtoa_r+0x944>
  405794:	f1ba 0f00 	cmp.w	sl, #0
  405798:	f47f ada8 	bne.w	4052ec <_dtoa_r+0x4b4>
  40579c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4057a0:	2b00      	cmp	r3, #0
  4057a2:	f47f adba 	bne.w	40531a <_dtoa_r+0x4e2>
  4057a6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4057aa:	0d3f      	lsrs	r7, r7, #20
  4057ac:	053f      	lsls	r7, r7, #20
  4057ae:	2f00      	cmp	r7, #0
  4057b0:	f000 820d 	beq.w	405bce <_dtoa_r+0xd96>
  4057b4:	9b08      	ldr	r3, [sp, #32]
  4057b6:	3301      	adds	r3, #1
  4057b8:	9308      	str	r3, [sp, #32]
  4057ba:	9b06      	ldr	r3, [sp, #24]
  4057bc:	3301      	adds	r3, #1
  4057be:	9306      	str	r3, [sp, #24]
  4057c0:	2301      	movs	r3, #1
  4057c2:	930c      	str	r3, [sp, #48]	; 0x30
  4057c4:	e5ab      	b.n	40531e <_dtoa_r+0x4e6>
  4057c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057c8:	2b00      	cmp	r3, #0
  4057ca:	f73f ac42 	bgt.w	405052 <_dtoa_r+0x21a>
  4057ce:	f040 8221 	bne.w	405c14 <_dtoa_r+0xddc>
  4057d2:	2200      	movs	r2, #0
  4057d4:	4b38      	ldr	r3, [pc, #224]	; (4058b8 <_dtoa_r+0xa80>)
  4057d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4057da:	f002 fbd1 	bl	407f80 <__aeabi_dmul>
  4057de:	4652      	mov	r2, sl
  4057e0:	465b      	mov	r3, fp
  4057e2:	f002 fe53 	bl	40848c <__aeabi_dcmpge>
  4057e6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4057ea:	4646      	mov	r6, r8
  4057ec:	2800      	cmp	r0, #0
  4057ee:	d041      	beq.n	405874 <_dtoa_r+0xa3c>
  4057f0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4057f2:	9d04      	ldr	r5, [sp, #16]
  4057f4:	43db      	mvns	r3, r3
  4057f6:	9302      	str	r3, [sp, #8]
  4057f8:	4641      	mov	r1, r8
  4057fa:	4620      	mov	r0, r4
  4057fc:	f001 fb36 	bl	406e6c <_Bfree>
  405800:	2e00      	cmp	r6, #0
  405802:	f43f acdd 	beq.w	4051c0 <_dtoa_r+0x388>
  405806:	e6a7      	b.n	405558 <_dtoa_r+0x720>
  405808:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40580a:	4649      	mov	r1, r9
  40580c:	4620      	mov	r0, r4
  40580e:	f001 fc63 	bl	4070d8 <__pow5mult>
  405812:	4681      	mov	r9, r0
  405814:	e558      	b.n	4052c8 <_dtoa_r+0x490>
  405816:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405818:	2a00      	cmp	r2, #0
  40581a:	f000 8187 	beq.w	405b2c <_dtoa_r+0xcf4>
  40581e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405822:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405824:	9d08      	ldr	r5, [sp, #32]
  405826:	e4f2      	b.n	40520e <_dtoa_r+0x3d6>
  405828:	f1ba 0f00 	cmp.w	sl, #0
  40582c:	f47f ad75 	bne.w	40531a <_dtoa_r+0x4e2>
  405830:	e7b4      	b.n	40579c <_dtoa_r+0x964>
  405832:	f001 fb25 	bl	406e80 <__multadd>
  405836:	4647      	mov	r7, r8
  405838:	4606      	mov	r6, r0
  40583a:	4683      	mov	fp, r0
  40583c:	e5be      	b.n	4053bc <_dtoa_r+0x584>
  40583e:	4601      	mov	r1, r0
  405840:	4620      	mov	r0, r4
  405842:	9306      	str	r3, [sp, #24]
  405844:	f001 fb12 	bl	406e6c <_Bfree>
  405848:	2201      	movs	r2, #1
  40584a:	9b06      	ldr	r3, [sp, #24]
  40584c:	e5e0      	b.n	405410 <_dtoa_r+0x5d8>
  40584e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405850:	2b02      	cmp	r3, #2
  405852:	f77f ad96 	ble.w	405382 <_dtoa_r+0x54a>
  405856:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405858:	2b00      	cmp	r3, #0
  40585a:	d1c9      	bne.n	4057f0 <_dtoa_r+0x9b8>
  40585c:	4641      	mov	r1, r8
  40585e:	2205      	movs	r2, #5
  405860:	4620      	mov	r0, r4
  405862:	f001 fb0d 	bl	406e80 <__multadd>
  405866:	4601      	mov	r1, r0
  405868:	4680      	mov	r8, r0
  40586a:	4648      	mov	r0, r9
  40586c:	f001 fcd6 	bl	40721c <__mcmp>
  405870:	2800      	cmp	r0, #0
  405872:	ddbd      	ble.n	4057f0 <_dtoa_r+0x9b8>
  405874:	9a02      	ldr	r2, [sp, #8]
  405876:	9904      	ldr	r1, [sp, #16]
  405878:	2331      	movs	r3, #49	; 0x31
  40587a:	3201      	adds	r2, #1
  40587c:	9202      	str	r2, [sp, #8]
  40587e:	700b      	strb	r3, [r1, #0]
  405880:	1c4d      	adds	r5, r1, #1
  405882:	e7b9      	b.n	4057f8 <_dtoa_r+0x9c0>
  405884:	9a02      	ldr	r2, [sp, #8]
  405886:	3201      	adds	r2, #1
  405888:	9202      	str	r2, [sp, #8]
  40588a:	9a04      	ldr	r2, [sp, #16]
  40588c:	2331      	movs	r3, #49	; 0x31
  40588e:	7013      	strb	r3, [r2, #0]
  405890:	e652      	b.n	405538 <_dtoa_r+0x700>
  405892:	2301      	movs	r3, #1
  405894:	930b      	str	r3, [sp, #44]	; 0x2c
  405896:	e666      	b.n	405566 <_dtoa_r+0x72e>
  405898:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40589c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40589e:	e48f      	b.n	4051c0 <_dtoa_r+0x388>
  4058a0:	00408e20 	.word	0x00408e20
  4058a4:	00408df8 	.word	0x00408df8
  4058a8:	3ff00000 	.word	0x3ff00000
  4058ac:	401c0000 	.word	0x401c0000
  4058b0:	3fe00000 	.word	0x3fe00000
  4058b4:	40240000 	.word	0x40240000
  4058b8:	40140000 	.word	0x40140000
  4058bc:	4650      	mov	r0, sl
  4058be:	f002 faf9 	bl	407eb4 <__aeabi_i2d>
  4058c2:	463a      	mov	r2, r7
  4058c4:	4643      	mov	r3, r8
  4058c6:	f002 fb5b 	bl	407f80 <__aeabi_dmul>
  4058ca:	2200      	movs	r2, #0
  4058cc:	4bc1      	ldr	r3, [pc, #772]	; (405bd4 <_dtoa_r+0xd9c>)
  4058ce:	f002 f9a5 	bl	407c1c <__adddf3>
  4058d2:	4605      	mov	r5, r0
  4058d4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4058d8:	4641      	mov	r1, r8
  4058da:	2200      	movs	r2, #0
  4058dc:	4bbe      	ldr	r3, [pc, #760]	; (405bd8 <_dtoa_r+0xda0>)
  4058de:	4638      	mov	r0, r7
  4058e0:	f002 f99a 	bl	407c18 <__aeabi_dsub>
  4058e4:	462a      	mov	r2, r5
  4058e6:	4633      	mov	r3, r6
  4058e8:	4682      	mov	sl, r0
  4058ea:	468b      	mov	fp, r1
  4058ec:	f002 fdd8 	bl	4084a0 <__aeabi_dcmpgt>
  4058f0:	4680      	mov	r8, r0
  4058f2:	2800      	cmp	r0, #0
  4058f4:	f040 8110 	bne.w	405b18 <_dtoa_r+0xce0>
  4058f8:	462a      	mov	r2, r5
  4058fa:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4058fe:	4650      	mov	r0, sl
  405900:	4659      	mov	r1, fp
  405902:	f002 fdaf 	bl	408464 <__aeabi_dcmplt>
  405906:	b118      	cbz	r0, 405910 <_dtoa_r+0xad8>
  405908:	4646      	mov	r6, r8
  40590a:	e771      	b.n	4057f0 <_dtoa_r+0x9b8>
  40590c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405910:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405914:	f7ff bb8a 	b.w	40502c <_dtoa_r+0x1f4>
  405918:	9804      	ldr	r0, [sp, #16]
  40591a:	f7ff babb 	b.w	404e94 <_dtoa_r+0x5c>
  40591e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405920:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405922:	970c      	str	r7, [sp, #48]	; 0x30
  405924:	1afb      	subs	r3, r7, r3
  405926:	441a      	add	r2, r3
  405928:	920d      	str	r2, [sp, #52]	; 0x34
  40592a:	2700      	movs	r7, #0
  40592c:	e469      	b.n	405202 <_dtoa_r+0x3ca>
  40592e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405932:	f04f 0a02 	mov.w	sl, #2
  405936:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40593a:	e657      	b.n	4055ec <_dtoa_r+0x7b4>
  40593c:	2100      	movs	r1, #0
  40593e:	2301      	movs	r3, #1
  405940:	6461      	str	r1, [r4, #68]	; 0x44
  405942:	4620      	mov	r0, r4
  405944:	9325      	str	r3, [sp, #148]	; 0x94
  405946:	f001 fa6b 	bl	406e20 <_Balloc>
  40594a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40594c:	9004      	str	r0, [sp, #16]
  40594e:	6420      	str	r0, [r4, #64]	; 0x40
  405950:	930a      	str	r3, [sp, #40]	; 0x28
  405952:	930f      	str	r3, [sp, #60]	; 0x3c
  405954:	e629      	b.n	4055aa <_dtoa_r+0x772>
  405956:	2a00      	cmp	r2, #0
  405958:	46d0      	mov	r8, sl
  40595a:	f8cd b018 	str.w	fp, [sp, #24]
  40595e:	469a      	mov	sl, r3
  405960:	dd11      	ble.n	405986 <_dtoa_r+0xb4e>
  405962:	4649      	mov	r1, r9
  405964:	2201      	movs	r2, #1
  405966:	4620      	mov	r0, r4
  405968:	f001 fc06 	bl	407178 <__lshift>
  40596c:	4641      	mov	r1, r8
  40596e:	4681      	mov	r9, r0
  405970:	f001 fc54 	bl	40721c <__mcmp>
  405974:	2800      	cmp	r0, #0
  405976:	f340 8146 	ble.w	405c06 <_dtoa_r+0xdce>
  40597a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40597e:	f000 8106 	beq.w	405b8e <_dtoa_r+0xd56>
  405982:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405986:	46b3      	mov	fp, r6
  405988:	f887 a000 	strb.w	sl, [r7]
  40598c:	1c7d      	adds	r5, r7, #1
  40598e:	9e06      	ldr	r6, [sp, #24]
  405990:	e5d2      	b.n	405538 <_dtoa_r+0x700>
  405992:	d104      	bne.n	40599e <_dtoa_r+0xb66>
  405994:	f01a 0f01 	tst.w	sl, #1
  405998:	d001      	beq.n	40599e <_dtoa_r+0xb66>
  40599a:	e5bd      	b.n	405518 <_dtoa_r+0x6e0>
  40599c:	4615      	mov	r5, r2
  40599e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4059a2:	2b30      	cmp	r3, #48	; 0x30
  4059a4:	f105 32ff 	add.w	r2, r5, #4294967295
  4059a8:	d0f8      	beq.n	40599c <_dtoa_r+0xb64>
  4059aa:	e5c5      	b.n	405538 <_dtoa_r+0x700>
  4059ac:	9904      	ldr	r1, [sp, #16]
  4059ae:	2230      	movs	r2, #48	; 0x30
  4059b0:	700a      	strb	r2, [r1, #0]
  4059b2:	9a02      	ldr	r2, [sp, #8]
  4059b4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4059b8:	3201      	adds	r2, #1
  4059ba:	9202      	str	r2, [sp, #8]
  4059bc:	f7ff bbfc 	b.w	4051b8 <_dtoa_r+0x380>
  4059c0:	f000 80bb 	beq.w	405b3a <_dtoa_r+0xd02>
  4059c4:	9b02      	ldr	r3, [sp, #8]
  4059c6:	425d      	negs	r5, r3
  4059c8:	4b84      	ldr	r3, [pc, #528]	; (405bdc <_dtoa_r+0xda4>)
  4059ca:	f005 020f 	and.w	r2, r5, #15
  4059ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4059d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4059d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4059da:	f002 fad1 	bl	407f80 <__aeabi_dmul>
  4059de:	112d      	asrs	r5, r5, #4
  4059e0:	4607      	mov	r7, r0
  4059e2:	4688      	mov	r8, r1
  4059e4:	f000 812c 	beq.w	405c40 <_dtoa_r+0xe08>
  4059e8:	4e7d      	ldr	r6, [pc, #500]	; (405be0 <_dtoa_r+0xda8>)
  4059ea:	f04f 0a02 	mov.w	sl, #2
  4059ee:	07eb      	lsls	r3, r5, #31
  4059f0:	d509      	bpl.n	405a06 <_dtoa_r+0xbce>
  4059f2:	4638      	mov	r0, r7
  4059f4:	4641      	mov	r1, r8
  4059f6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4059fa:	f002 fac1 	bl	407f80 <__aeabi_dmul>
  4059fe:	f10a 0a01 	add.w	sl, sl, #1
  405a02:	4607      	mov	r7, r0
  405a04:	4688      	mov	r8, r1
  405a06:	106d      	asrs	r5, r5, #1
  405a08:	f106 0608 	add.w	r6, r6, #8
  405a0c:	d1ef      	bne.n	4059ee <_dtoa_r+0xbb6>
  405a0e:	e608      	b.n	405622 <_dtoa_r+0x7ea>
  405a10:	6871      	ldr	r1, [r6, #4]
  405a12:	4620      	mov	r0, r4
  405a14:	f001 fa04 	bl	406e20 <_Balloc>
  405a18:	6933      	ldr	r3, [r6, #16]
  405a1a:	3302      	adds	r3, #2
  405a1c:	009a      	lsls	r2, r3, #2
  405a1e:	4605      	mov	r5, r0
  405a20:	f106 010c 	add.w	r1, r6, #12
  405a24:	300c      	adds	r0, #12
  405a26:	f7fc f9ed 	bl	401e04 <memcpy>
  405a2a:	4629      	mov	r1, r5
  405a2c:	2201      	movs	r2, #1
  405a2e:	4620      	mov	r0, r4
  405a30:	f001 fba2 	bl	407178 <__lshift>
  405a34:	9006      	str	r0, [sp, #24]
  405a36:	e4b5      	b.n	4053a4 <_dtoa_r+0x56c>
  405a38:	2b39      	cmp	r3, #57	; 0x39
  405a3a:	f8cd b018 	str.w	fp, [sp, #24]
  405a3e:	46d0      	mov	r8, sl
  405a40:	f000 80a5 	beq.w	405b8e <_dtoa_r+0xd56>
  405a44:	f103 0a01 	add.w	sl, r3, #1
  405a48:	46b3      	mov	fp, r6
  405a4a:	f887 a000 	strb.w	sl, [r7]
  405a4e:	1c7d      	adds	r5, r7, #1
  405a50:	9e06      	ldr	r6, [sp, #24]
  405a52:	e571      	b.n	405538 <_dtoa_r+0x700>
  405a54:	465a      	mov	r2, fp
  405a56:	46d0      	mov	r8, sl
  405a58:	46b3      	mov	fp, r6
  405a5a:	469a      	mov	sl, r3
  405a5c:	4616      	mov	r6, r2
  405a5e:	e54f      	b.n	405500 <_dtoa_r+0x6c8>
  405a60:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405a62:	495e      	ldr	r1, [pc, #376]	; (405bdc <_dtoa_r+0xda4>)
  405a64:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405a68:	462a      	mov	r2, r5
  405a6a:	4633      	mov	r3, r6
  405a6c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405a70:	f002 fa86 	bl	407f80 <__aeabi_dmul>
  405a74:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405a78:	4638      	mov	r0, r7
  405a7a:	4641      	mov	r1, r8
  405a7c:	f002 fd30 	bl	4084e0 <__aeabi_d2iz>
  405a80:	4605      	mov	r5, r0
  405a82:	f002 fa17 	bl	407eb4 <__aeabi_i2d>
  405a86:	460b      	mov	r3, r1
  405a88:	4602      	mov	r2, r0
  405a8a:	4641      	mov	r1, r8
  405a8c:	4638      	mov	r0, r7
  405a8e:	f002 f8c3 	bl	407c18 <__aeabi_dsub>
  405a92:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405a94:	460f      	mov	r7, r1
  405a96:	9904      	ldr	r1, [sp, #16]
  405a98:	3530      	adds	r5, #48	; 0x30
  405a9a:	2b01      	cmp	r3, #1
  405a9c:	700d      	strb	r5, [r1, #0]
  405a9e:	4606      	mov	r6, r0
  405aa0:	f101 0501 	add.w	r5, r1, #1
  405aa4:	d026      	beq.n	405af4 <_dtoa_r+0xcbc>
  405aa6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405aa8:	9a04      	ldr	r2, [sp, #16]
  405aaa:	f8df b13c 	ldr.w	fp, [pc, #316]	; 405be8 <_dtoa_r+0xdb0>
  405aae:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405ab2:	4413      	add	r3, r2
  405ab4:	f04f 0a00 	mov.w	sl, #0
  405ab8:	4699      	mov	r9, r3
  405aba:	4652      	mov	r2, sl
  405abc:	465b      	mov	r3, fp
  405abe:	4630      	mov	r0, r6
  405ac0:	4639      	mov	r1, r7
  405ac2:	f002 fa5d 	bl	407f80 <__aeabi_dmul>
  405ac6:	460f      	mov	r7, r1
  405ac8:	4606      	mov	r6, r0
  405aca:	f002 fd09 	bl	4084e0 <__aeabi_d2iz>
  405ace:	4680      	mov	r8, r0
  405ad0:	f002 f9f0 	bl	407eb4 <__aeabi_i2d>
  405ad4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405ad8:	4602      	mov	r2, r0
  405ada:	460b      	mov	r3, r1
  405adc:	4630      	mov	r0, r6
  405ade:	4639      	mov	r1, r7
  405ae0:	f002 f89a 	bl	407c18 <__aeabi_dsub>
  405ae4:	f805 8b01 	strb.w	r8, [r5], #1
  405ae8:	454d      	cmp	r5, r9
  405aea:	4606      	mov	r6, r0
  405aec:	460f      	mov	r7, r1
  405aee:	d1e4      	bne.n	405aba <_dtoa_r+0xc82>
  405af0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405af4:	4b3b      	ldr	r3, [pc, #236]	; (405be4 <_dtoa_r+0xdac>)
  405af6:	2200      	movs	r2, #0
  405af8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405afc:	f002 f88e 	bl	407c1c <__adddf3>
  405b00:	4632      	mov	r2, r6
  405b02:	463b      	mov	r3, r7
  405b04:	f002 fcae 	bl	408464 <__aeabi_dcmplt>
  405b08:	2800      	cmp	r0, #0
  405b0a:	d046      	beq.n	405b9a <_dtoa_r+0xd62>
  405b0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405b0e:	9302      	str	r3, [sp, #8]
  405b10:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405b14:	f7ff bb43 	b.w	40519e <_dtoa_r+0x366>
  405b18:	f04f 0800 	mov.w	r8, #0
  405b1c:	4646      	mov	r6, r8
  405b1e:	e6a9      	b.n	405874 <_dtoa_r+0xa3c>
  405b20:	9b08      	ldr	r3, [sp, #32]
  405b22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405b24:	1a9d      	subs	r5, r3, r2
  405b26:	2300      	movs	r3, #0
  405b28:	f7ff bb71 	b.w	40520e <_dtoa_r+0x3d6>
  405b2c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405b2e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405b30:	9d08      	ldr	r5, [sp, #32]
  405b32:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405b36:	f7ff bb6a 	b.w	40520e <_dtoa_r+0x3d6>
  405b3a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405b3e:	f04f 0a02 	mov.w	sl, #2
  405b42:	e56e      	b.n	405622 <_dtoa_r+0x7ea>
  405b44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405b46:	2b00      	cmp	r3, #0
  405b48:	f43f aeb8 	beq.w	4058bc <_dtoa_r+0xa84>
  405b4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405b4e:	2b00      	cmp	r3, #0
  405b50:	f77f aede 	ble.w	405910 <_dtoa_r+0xad8>
  405b54:	2200      	movs	r2, #0
  405b56:	4b24      	ldr	r3, [pc, #144]	; (405be8 <_dtoa_r+0xdb0>)
  405b58:	4638      	mov	r0, r7
  405b5a:	4641      	mov	r1, r8
  405b5c:	f002 fa10 	bl	407f80 <__aeabi_dmul>
  405b60:	4607      	mov	r7, r0
  405b62:	4688      	mov	r8, r1
  405b64:	f10a 0001 	add.w	r0, sl, #1
  405b68:	f002 f9a4 	bl	407eb4 <__aeabi_i2d>
  405b6c:	463a      	mov	r2, r7
  405b6e:	4643      	mov	r3, r8
  405b70:	f002 fa06 	bl	407f80 <__aeabi_dmul>
  405b74:	2200      	movs	r2, #0
  405b76:	4b17      	ldr	r3, [pc, #92]	; (405bd4 <_dtoa_r+0xd9c>)
  405b78:	f002 f850 	bl	407c1c <__adddf3>
  405b7c:	9a02      	ldr	r2, [sp, #8]
  405b7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405b80:	9312      	str	r3, [sp, #72]	; 0x48
  405b82:	3a01      	subs	r2, #1
  405b84:	4605      	mov	r5, r0
  405b86:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405b8a:	9215      	str	r2, [sp, #84]	; 0x54
  405b8c:	e56a      	b.n	405664 <_dtoa_r+0x82c>
  405b8e:	2239      	movs	r2, #57	; 0x39
  405b90:	46b3      	mov	fp, r6
  405b92:	703a      	strb	r2, [r7, #0]
  405b94:	9e06      	ldr	r6, [sp, #24]
  405b96:	1c7d      	adds	r5, r7, #1
  405b98:	e4c0      	b.n	40551c <_dtoa_r+0x6e4>
  405b9a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405b9e:	2000      	movs	r0, #0
  405ba0:	4910      	ldr	r1, [pc, #64]	; (405be4 <_dtoa_r+0xdac>)
  405ba2:	f002 f839 	bl	407c18 <__aeabi_dsub>
  405ba6:	4632      	mov	r2, r6
  405ba8:	463b      	mov	r3, r7
  405baa:	f002 fc79 	bl	4084a0 <__aeabi_dcmpgt>
  405bae:	b908      	cbnz	r0, 405bb4 <_dtoa_r+0xd7c>
  405bb0:	e6ae      	b.n	405910 <_dtoa_r+0xad8>
  405bb2:	4615      	mov	r5, r2
  405bb4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405bb8:	2b30      	cmp	r3, #48	; 0x30
  405bba:	f105 32ff 	add.w	r2, r5, #4294967295
  405bbe:	d0f8      	beq.n	405bb2 <_dtoa_r+0xd7a>
  405bc0:	e5d7      	b.n	405772 <_dtoa_r+0x93a>
  405bc2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405bc6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405bc8:	9302      	str	r3, [sp, #8]
  405bca:	f7ff bae8 	b.w	40519e <_dtoa_r+0x366>
  405bce:	970c      	str	r7, [sp, #48]	; 0x30
  405bd0:	f7ff bba5 	b.w	40531e <_dtoa_r+0x4e6>
  405bd4:	401c0000 	.word	0x401c0000
  405bd8:	40140000 	.word	0x40140000
  405bdc:	00408e20 	.word	0x00408e20
  405be0:	00408df8 	.word	0x00408df8
  405be4:	3fe00000 	.word	0x3fe00000
  405be8:	40240000 	.word	0x40240000
  405bec:	2b39      	cmp	r3, #57	; 0x39
  405bee:	f8cd b018 	str.w	fp, [sp, #24]
  405bf2:	46d0      	mov	r8, sl
  405bf4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405bf8:	469a      	mov	sl, r3
  405bfa:	d0c8      	beq.n	405b8e <_dtoa_r+0xd56>
  405bfc:	f1bb 0f00 	cmp.w	fp, #0
  405c00:	f73f aebf 	bgt.w	405982 <_dtoa_r+0xb4a>
  405c04:	e6bf      	b.n	405986 <_dtoa_r+0xb4e>
  405c06:	f47f aebe 	bne.w	405986 <_dtoa_r+0xb4e>
  405c0a:	f01a 0f01 	tst.w	sl, #1
  405c0e:	f43f aeba 	beq.w	405986 <_dtoa_r+0xb4e>
  405c12:	e6b2      	b.n	40597a <_dtoa_r+0xb42>
  405c14:	f04f 0800 	mov.w	r8, #0
  405c18:	4646      	mov	r6, r8
  405c1a:	e5e9      	b.n	4057f0 <_dtoa_r+0x9b8>
  405c1c:	4631      	mov	r1, r6
  405c1e:	2300      	movs	r3, #0
  405c20:	220a      	movs	r2, #10
  405c22:	4620      	mov	r0, r4
  405c24:	f001 f92c 	bl	406e80 <__multadd>
  405c28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405c2a:	2b00      	cmp	r3, #0
  405c2c:	4606      	mov	r6, r0
  405c2e:	dd0a      	ble.n	405c46 <_dtoa_r+0xe0e>
  405c30:	930a      	str	r3, [sp, #40]	; 0x28
  405c32:	f7ff bbaa 	b.w	40538a <_dtoa_r+0x552>
  405c36:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c38:	2b02      	cmp	r3, #2
  405c3a:	dc23      	bgt.n	405c84 <_dtoa_r+0xe4c>
  405c3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405c3e:	e43b      	b.n	4054b8 <_dtoa_r+0x680>
  405c40:	f04f 0a02 	mov.w	sl, #2
  405c44:	e4ed      	b.n	405622 <_dtoa_r+0x7ea>
  405c46:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c48:	2b02      	cmp	r3, #2
  405c4a:	dc1b      	bgt.n	405c84 <_dtoa_r+0xe4c>
  405c4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405c4e:	e7ef      	b.n	405c30 <_dtoa_r+0xdf8>
  405c50:	2500      	movs	r5, #0
  405c52:	6465      	str	r5, [r4, #68]	; 0x44
  405c54:	4629      	mov	r1, r5
  405c56:	4620      	mov	r0, r4
  405c58:	f001 f8e2 	bl	406e20 <_Balloc>
  405c5c:	f04f 33ff 	mov.w	r3, #4294967295
  405c60:	930a      	str	r3, [sp, #40]	; 0x28
  405c62:	930f      	str	r3, [sp, #60]	; 0x3c
  405c64:	2301      	movs	r3, #1
  405c66:	9004      	str	r0, [sp, #16]
  405c68:	9525      	str	r5, [sp, #148]	; 0x94
  405c6a:	6420      	str	r0, [r4, #64]	; 0x40
  405c6c:	930b      	str	r3, [sp, #44]	; 0x2c
  405c6e:	f7ff b9dd 	b.w	40502c <_dtoa_r+0x1f4>
  405c72:	2501      	movs	r5, #1
  405c74:	f7ff b9a5 	b.w	404fc2 <_dtoa_r+0x18a>
  405c78:	f43f ab69 	beq.w	40534e <_dtoa_r+0x516>
  405c7c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405c80:	f7ff bbf9 	b.w	405476 <_dtoa_r+0x63e>
  405c84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405c86:	930a      	str	r3, [sp, #40]	; 0x28
  405c88:	e5e5      	b.n	405856 <_dtoa_r+0xa1e>
  405c8a:	bf00      	nop

00405c8c <__sflush_r>:
  405c8c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  405c90:	b29a      	uxth	r2, r3
  405c92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405c96:	460d      	mov	r5, r1
  405c98:	0711      	lsls	r1, r2, #28
  405c9a:	4680      	mov	r8, r0
  405c9c:	d43a      	bmi.n	405d14 <__sflush_r+0x88>
  405c9e:	686a      	ldr	r2, [r5, #4]
  405ca0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405ca4:	2a00      	cmp	r2, #0
  405ca6:	81ab      	strh	r3, [r5, #12]
  405ca8:	dd6f      	ble.n	405d8a <__sflush_r+0xfe>
  405caa:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405cac:	2c00      	cmp	r4, #0
  405cae:	d049      	beq.n	405d44 <__sflush_r+0xb8>
  405cb0:	2200      	movs	r2, #0
  405cb2:	b29b      	uxth	r3, r3
  405cb4:	f8d8 6000 	ldr.w	r6, [r8]
  405cb8:	f8c8 2000 	str.w	r2, [r8]
  405cbc:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  405cc0:	d067      	beq.n	405d92 <__sflush_r+0x106>
  405cc2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405cc4:	075f      	lsls	r7, r3, #29
  405cc6:	d505      	bpl.n	405cd4 <__sflush_r+0x48>
  405cc8:	6869      	ldr	r1, [r5, #4]
  405cca:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405ccc:	1a52      	subs	r2, r2, r1
  405cce:	b10b      	cbz	r3, 405cd4 <__sflush_r+0x48>
  405cd0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405cd2:	1ad2      	subs	r2, r2, r3
  405cd4:	2300      	movs	r3, #0
  405cd6:	69e9      	ldr	r1, [r5, #28]
  405cd8:	4640      	mov	r0, r8
  405cda:	47a0      	blx	r4
  405cdc:	1c44      	adds	r4, r0, #1
  405cde:	d03c      	beq.n	405d5a <__sflush_r+0xce>
  405ce0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405ce4:	692a      	ldr	r2, [r5, #16]
  405ce6:	602a      	str	r2, [r5, #0]
  405ce8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405cec:	2200      	movs	r2, #0
  405cee:	81ab      	strh	r3, [r5, #12]
  405cf0:	04db      	lsls	r3, r3, #19
  405cf2:	606a      	str	r2, [r5, #4]
  405cf4:	d447      	bmi.n	405d86 <__sflush_r+0xfa>
  405cf6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405cf8:	f8c8 6000 	str.w	r6, [r8]
  405cfc:	b311      	cbz	r1, 405d44 <__sflush_r+0xb8>
  405cfe:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405d02:	4299      	cmp	r1, r3
  405d04:	d002      	beq.n	405d0c <__sflush_r+0x80>
  405d06:	4640      	mov	r0, r8
  405d08:	f000 f9de 	bl	4060c8 <_free_r>
  405d0c:	2000      	movs	r0, #0
  405d0e:	6328      	str	r0, [r5, #48]	; 0x30
  405d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d14:	692e      	ldr	r6, [r5, #16]
  405d16:	b1ae      	cbz	r6, 405d44 <__sflush_r+0xb8>
  405d18:	682c      	ldr	r4, [r5, #0]
  405d1a:	602e      	str	r6, [r5, #0]
  405d1c:	0791      	lsls	r1, r2, #30
  405d1e:	bf0c      	ite	eq
  405d20:	696b      	ldreq	r3, [r5, #20]
  405d22:	2300      	movne	r3, #0
  405d24:	1ba4      	subs	r4, r4, r6
  405d26:	60ab      	str	r3, [r5, #8]
  405d28:	e00a      	b.n	405d40 <__sflush_r+0xb4>
  405d2a:	4623      	mov	r3, r4
  405d2c:	4632      	mov	r2, r6
  405d2e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405d30:	69e9      	ldr	r1, [r5, #28]
  405d32:	4640      	mov	r0, r8
  405d34:	47b8      	blx	r7
  405d36:	2800      	cmp	r0, #0
  405d38:	eba4 0400 	sub.w	r4, r4, r0
  405d3c:	4406      	add	r6, r0
  405d3e:	dd04      	ble.n	405d4a <__sflush_r+0xbe>
  405d40:	2c00      	cmp	r4, #0
  405d42:	dcf2      	bgt.n	405d2a <__sflush_r+0x9e>
  405d44:	2000      	movs	r0, #0
  405d46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d4a:	89ab      	ldrh	r3, [r5, #12]
  405d4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405d50:	81ab      	strh	r3, [r5, #12]
  405d52:	f04f 30ff 	mov.w	r0, #4294967295
  405d56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d5a:	f8d8 4000 	ldr.w	r4, [r8]
  405d5e:	2c1d      	cmp	r4, #29
  405d60:	d8f3      	bhi.n	405d4a <__sflush_r+0xbe>
  405d62:	4b19      	ldr	r3, [pc, #100]	; (405dc8 <__sflush_r+0x13c>)
  405d64:	40e3      	lsrs	r3, r4
  405d66:	43db      	mvns	r3, r3
  405d68:	f013 0301 	ands.w	r3, r3, #1
  405d6c:	d1ed      	bne.n	405d4a <__sflush_r+0xbe>
  405d6e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  405d72:	606b      	str	r3, [r5, #4]
  405d74:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  405d78:	6929      	ldr	r1, [r5, #16]
  405d7a:	81ab      	strh	r3, [r5, #12]
  405d7c:	04da      	lsls	r2, r3, #19
  405d7e:	6029      	str	r1, [r5, #0]
  405d80:	d5b9      	bpl.n	405cf6 <__sflush_r+0x6a>
  405d82:	2c00      	cmp	r4, #0
  405d84:	d1b7      	bne.n	405cf6 <__sflush_r+0x6a>
  405d86:	6528      	str	r0, [r5, #80]	; 0x50
  405d88:	e7b5      	b.n	405cf6 <__sflush_r+0x6a>
  405d8a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405d8c:	2a00      	cmp	r2, #0
  405d8e:	dc8c      	bgt.n	405caa <__sflush_r+0x1e>
  405d90:	e7d8      	b.n	405d44 <__sflush_r+0xb8>
  405d92:	2301      	movs	r3, #1
  405d94:	69e9      	ldr	r1, [r5, #28]
  405d96:	4640      	mov	r0, r8
  405d98:	47a0      	blx	r4
  405d9a:	1c43      	adds	r3, r0, #1
  405d9c:	4602      	mov	r2, r0
  405d9e:	d002      	beq.n	405da6 <__sflush_r+0x11a>
  405da0:	89ab      	ldrh	r3, [r5, #12]
  405da2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405da4:	e78e      	b.n	405cc4 <__sflush_r+0x38>
  405da6:	f8d8 3000 	ldr.w	r3, [r8]
  405daa:	2b00      	cmp	r3, #0
  405dac:	d0f8      	beq.n	405da0 <__sflush_r+0x114>
  405dae:	2b1d      	cmp	r3, #29
  405db0:	d001      	beq.n	405db6 <__sflush_r+0x12a>
  405db2:	2b16      	cmp	r3, #22
  405db4:	d102      	bne.n	405dbc <__sflush_r+0x130>
  405db6:	f8c8 6000 	str.w	r6, [r8]
  405dba:	e7c3      	b.n	405d44 <__sflush_r+0xb8>
  405dbc:	89ab      	ldrh	r3, [r5, #12]
  405dbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405dc2:	81ab      	strh	r3, [r5, #12]
  405dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405dc8:	20400001 	.word	0x20400001

00405dcc <_fflush_r>:
  405dcc:	b538      	push	{r3, r4, r5, lr}
  405dce:	460d      	mov	r5, r1
  405dd0:	4604      	mov	r4, r0
  405dd2:	b108      	cbz	r0, 405dd8 <_fflush_r+0xc>
  405dd4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405dd6:	b1bb      	cbz	r3, 405e08 <_fflush_r+0x3c>
  405dd8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405ddc:	b188      	cbz	r0, 405e02 <_fflush_r+0x36>
  405dde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405de0:	07db      	lsls	r3, r3, #31
  405de2:	d401      	bmi.n	405de8 <_fflush_r+0x1c>
  405de4:	0581      	lsls	r1, r0, #22
  405de6:	d517      	bpl.n	405e18 <_fflush_r+0x4c>
  405de8:	4620      	mov	r0, r4
  405dea:	4629      	mov	r1, r5
  405dec:	f7ff ff4e 	bl	405c8c <__sflush_r>
  405df0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405df2:	07da      	lsls	r2, r3, #31
  405df4:	4604      	mov	r4, r0
  405df6:	d402      	bmi.n	405dfe <_fflush_r+0x32>
  405df8:	89ab      	ldrh	r3, [r5, #12]
  405dfa:	059b      	lsls	r3, r3, #22
  405dfc:	d507      	bpl.n	405e0e <_fflush_r+0x42>
  405dfe:	4620      	mov	r0, r4
  405e00:	bd38      	pop	{r3, r4, r5, pc}
  405e02:	4604      	mov	r4, r0
  405e04:	4620      	mov	r0, r4
  405e06:	bd38      	pop	{r3, r4, r5, pc}
  405e08:	f000 f838 	bl	405e7c <__sinit>
  405e0c:	e7e4      	b.n	405dd8 <_fflush_r+0xc>
  405e0e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405e10:	f000 fc04 	bl	40661c <__retarget_lock_release_recursive>
  405e14:	4620      	mov	r0, r4
  405e16:	bd38      	pop	{r3, r4, r5, pc}
  405e18:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405e1a:	f000 fbfd 	bl	406618 <__retarget_lock_acquire_recursive>
  405e1e:	e7e3      	b.n	405de8 <_fflush_r+0x1c>

00405e20 <_cleanup_r>:
  405e20:	4901      	ldr	r1, [pc, #4]	; (405e28 <_cleanup_r+0x8>)
  405e22:	f000 bbaf 	b.w	406584 <_fwalk_reent>
  405e26:	bf00      	nop
  405e28:	00407b29 	.word	0x00407b29

00405e2c <std.isra.0>:
  405e2c:	b510      	push	{r4, lr}
  405e2e:	2300      	movs	r3, #0
  405e30:	4604      	mov	r4, r0
  405e32:	8181      	strh	r1, [r0, #12]
  405e34:	81c2      	strh	r2, [r0, #14]
  405e36:	6003      	str	r3, [r0, #0]
  405e38:	6043      	str	r3, [r0, #4]
  405e3a:	6083      	str	r3, [r0, #8]
  405e3c:	6643      	str	r3, [r0, #100]	; 0x64
  405e3e:	6103      	str	r3, [r0, #16]
  405e40:	6143      	str	r3, [r0, #20]
  405e42:	6183      	str	r3, [r0, #24]
  405e44:	4619      	mov	r1, r3
  405e46:	2208      	movs	r2, #8
  405e48:	305c      	adds	r0, #92	; 0x5c
  405e4a:	f7fc f875 	bl	401f38 <memset>
  405e4e:	4807      	ldr	r0, [pc, #28]	; (405e6c <std.isra.0+0x40>)
  405e50:	4907      	ldr	r1, [pc, #28]	; (405e70 <std.isra.0+0x44>)
  405e52:	4a08      	ldr	r2, [pc, #32]	; (405e74 <std.isra.0+0x48>)
  405e54:	4b08      	ldr	r3, [pc, #32]	; (405e78 <std.isra.0+0x4c>)
  405e56:	6220      	str	r0, [r4, #32]
  405e58:	61e4      	str	r4, [r4, #28]
  405e5a:	6261      	str	r1, [r4, #36]	; 0x24
  405e5c:	62a2      	str	r2, [r4, #40]	; 0x28
  405e5e:	62e3      	str	r3, [r4, #44]	; 0x2c
  405e60:	f104 0058 	add.w	r0, r4, #88	; 0x58
  405e64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405e68:	f000 bbd2 	b.w	406610 <__retarget_lock_init_recursive>
  405e6c:	00407761 	.word	0x00407761
  405e70:	00407785 	.word	0x00407785
  405e74:	004077c1 	.word	0x004077c1
  405e78:	004077e1 	.word	0x004077e1

00405e7c <__sinit>:
  405e7c:	b510      	push	{r4, lr}
  405e7e:	4604      	mov	r4, r0
  405e80:	4812      	ldr	r0, [pc, #72]	; (405ecc <__sinit+0x50>)
  405e82:	f000 fbc9 	bl	406618 <__retarget_lock_acquire_recursive>
  405e86:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  405e88:	b9d2      	cbnz	r2, 405ec0 <__sinit+0x44>
  405e8a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  405e8e:	4810      	ldr	r0, [pc, #64]	; (405ed0 <__sinit+0x54>)
  405e90:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  405e94:	2103      	movs	r1, #3
  405e96:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  405e9a:	63e0      	str	r0, [r4, #60]	; 0x3c
  405e9c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  405ea0:	6860      	ldr	r0, [r4, #4]
  405ea2:	2104      	movs	r1, #4
  405ea4:	f7ff ffc2 	bl	405e2c <std.isra.0>
  405ea8:	2201      	movs	r2, #1
  405eaa:	2109      	movs	r1, #9
  405eac:	68a0      	ldr	r0, [r4, #8]
  405eae:	f7ff ffbd 	bl	405e2c <std.isra.0>
  405eb2:	2202      	movs	r2, #2
  405eb4:	2112      	movs	r1, #18
  405eb6:	68e0      	ldr	r0, [r4, #12]
  405eb8:	f7ff ffb8 	bl	405e2c <std.isra.0>
  405ebc:	2301      	movs	r3, #1
  405ebe:	63a3      	str	r3, [r4, #56]	; 0x38
  405ec0:	4802      	ldr	r0, [pc, #8]	; (405ecc <__sinit+0x50>)
  405ec2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405ec6:	f000 bba9 	b.w	40661c <__retarget_lock_release_recursive>
  405eca:	bf00      	nop
  405ecc:	20400a78 	.word	0x20400a78
  405ed0:	00405e21 	.word	0x00405e21

00405ed4 <__sfp_lock_acquire>:
  405ed4:	4801      	ldr	r0, [pc, #4]	; (405edc <__sfp_lock_acquire+0x8>)
  405ed6:	f000 bb9f 	b.w	406618 <__retarget_lock_acquire_recursive>
  405eda:	bf00      	nop
  405edc:	20400a8c 	.word	0x20400a8c

00405ee0 <__sfp_lock_release>:
  405ee0:	4801      	ldr	r0, [pc, #4]	; (405ee8 <__sfp_lock_release+0x8>)
  405ee2:	f000 bb9b 	b.w	40661c <__retarget_lock_release_recursive>
  405ee6:	bf00      	nop
  405ee8:	20400a8c 	.word	0x20400a8c

00405eec <__libc_fini_array>:
  405eec:	b538      	push	{r3, r4, r5, lr}
  405eee:	4c0a      	ldr	r4, [pc, #40]	; (405f18 <__libc_fini_array+0x2c>)
  405ef0:	4d0a      	ldr	r5, [pc, #40]	; (405f1c <__libc_fini_array+0x30>)
  405ef2:	1b64      	subs	r4, r4, r5
  405ef4:	10a4      	asrs	r4, r4, #2
  405ef6:	d00a      	beq.n	405f0e <__libc_fini_array+0x22>
  405ef8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405efc:	3b01      	subs	r3, #1
  405efe:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  405f02:	3c01      	subs	r4, #1
  405f04:	f855 3904 	ldr.w	r3, [r5], #-4
  405f08:	4798      	blx	r3
  405f0a:	2c00      	cmp	r4, #0
  405f0c:	d1f9      	bne.n	405f02 <__libc_fini_array+0x16>
  405f0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405f12:	f003 b87b 	b.w	40900c <_fini>
  405f16:	bf00      	nop
  405f18:	0040901c 	.word	0x0040901c
  405f1c:	00409018 	.word	0x00409018

00405f20 <__fputwc>:
  405f20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405f24:	b082      	sub	sp, #8
  405f26:	4680      	mov	r8, r0
  405f28:	4689      	mov	r9, r1
  405f2a:	4614      	mov	r4, r2
  405f2c:	f000 fb54 	bl	4065d8 <__locale_mb_cur_max>
  405f30:	2801      	cmp	r0, #1
  405f32:	d036      	beq.n	405fa2 <__fputwc+0x82>
  405f34:	464a      	mov	r2, r9
  405f36:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405f3a:	a901      	add	r1, sp, #4
  405f3c:	4640      	mov	r0, r8
  405f3e:	f001 fd29 	bl	407994 <_wcrtomb_r>
  405f42:	1c42      	adds	r2, r0, #1
  405f44:	4606      	mov	r6, r0
  405f46:	d025      	beq.n	405f94 <__fputwc+0x74>
  405f48:	b3a8      	cbz	r0, 405fb6 <__fputwc+0x96>
  405f4a:	f89d e004 	ldrb.w	lr, [sp, #4]
  405f4e:	2500      	movs	r5, #0
  405f50:	f10d 0a04 	add.w	sl, sp, #4
  405f54:	e009      	b.n	405f6a <__fputwc+0x4a>
  405f56:	6823      	ldr	r3, [r4, #0]
  405f58:	1c5a      	adds	r2, r3, #1
  405f5a:	6022      	str	r2, [r4, #0]
  405f5c:	f883 e000 	strb.w	lr, [r3]
  405f60:	3501      	adds	r5, #1
  405f62:	42b5      	cmp	r5, r6
  405f64:	d227      	bcs.n	405fb6 <__fputwc+0x96>
  405f66:	f815 e00a 	ldrb.w	lr, [r5, sl]
  405f6a:	68a3      	ldr	r3, [r4, #8]
  405f6c:	3b01      	subs	r3, #1
  405f6e:	2b00      	cmp	r3, #0
  405f70:	60a3      	str	r3, [r4, #8]
  405f72:	daf0      	bge.n	405f56 <__fputwc+0x36>
  405f74:	69a7      	ldr	r7, [r4, #24]
  405f76:	42bb      	cmp	r3, r7
  405f78:	4671      	mov	r1, lr
  405f7a:	4622      	mov	r2, r4
  405f7c:	4640      	mov	r0, r8
  405f7e:	db02      	blt.n	405f86 <__fputwc+0x66>
  405f80:	f1be 0f0a 	cmp.w	lr, #10
  405f84:	d1e7      	bne.n	405f56 <__fputwc+0x36>
  405f86:	f001 fcad 	bl	4078e4 <__swbuf_r>
  405f8a:	1c43      	adds	r3, r0, #1
  405f8c:	d1e8      	bne.n	405f60 <__fputwc+0x40>
  405f8e:	b002      	add	sp, #8
  405f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f94:	89a3      	ldrh	r3, [r4, #12]
  405f96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f9a:	81a3      	strh	r3, [r4, #12]
  405f9c:	b002      	add	sp, #8
  405f9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405fa2:	f109 33ff 	add.w	r3, r9, #4294967295
  405fa6:	2bfe      	cmp	r3, #254	; 0xfe
  405fa8:	d8c4      	bhi.n	405f34 <__fputwc+0x14>
  405faa:	fa5f fe89 	uxtb.w	lr, r9
  405fae:	4606      	mov	r6, r0
  405fb0:	f88d e004 	strb.w	lr, [sp, #4]
  405fb4:	e7cb      	b.n	405f4e <__fputwc+0x2e>
  405fb6:	4648      	mov	r0, r9
  405fb8:	b002      	add	sp, #8
  405fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405fbe:	bf00      	nop

00405fc0 <_fputwc_r>:
  405fc0:	b530      	push	{r4, r5, lr}
  405fc2:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405fc4:	f013 0f01 	tst.w	r3, #1
  405fc8:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405fcc:	4614      	mov	r4, r2
  405fce:	b083      	sub	sp, #12
  405fd0:	4605      	mov	r5, r0
  405fd2:	b29a      	uxth	r2, r3
  405fd4:	d101      	bne.n	405fda <_fputwc_r+0x1a>
  405fd6:	0590      	lsls	r0, r2, #22
  405fd8:	d51c      	bpl.n	406014 <_fputwc_r+0x54>
  405fda:	0490      	lsls	r0, r2, #18
  405fdc:	d406      	bmi.n	405fec <_fputwc_r+0x2c>
  405fde:	6e62      	ldr	r2, [r4, #100]	; 0x64
  405fe0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405fe4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405fe8:	81a3      	strh	r3, [r4, #12]
  405fea:	6662      	str	r2, [r4, #100]	; 0x64
  405fec:	4628      	mov	r0, r5
  405fee:	4622      	mov	r2, r4
  405ff0:	f7ff ff96 	bl	405f20 <__fputwc>
  405ff4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405ff6:	07da      	lsls	r2, r3, #31
  405ff8:	4605      	mov	r5, r0
  405ffa:	d402      	bmi.n	406002 <_fputwc_r+0x42>
  405ffc:	89a3      	ldrh	r3, [r4, #12]
  405ffe:	059b      	lsls	r3, r3, #22
  406000:	d502      	bpl.n	406008 <_fputwc_r+0x48>
  406002:	4628      	mov	r0, r5
  406004:	b003      	add	sp, #12
  406006:	bd30      	pop	{r4, r5, pc}
  406008:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40600a:	f000 fb07 	bl	40661c <__retarget_lock_release_recursive>
  40600e:	4628      	mov	r0, r5
  406010:	b003      	add	sp, #12
  406012:	bd30      	pop	{r4, r5, pc}
  406014:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406016:	9101      	str	r1, [sp, #4]
  406018:	f000 fafe 	bl	406618 <__retarget_lock_acquire_recursive>
  40601c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406020:	9901      	ldr	r1, [sp, #4]
  406022:	b29a      	uxth	r2, r3
  406024:	e7d9      	b.n	405fda <_fputwc_r+0x1a>
  406026:	bf00      	nop

00406028 <_malloc_trim_r>:
  406028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40602a:	4f24      	ldr	r7, [pc, #144]	; (4060bc <_malloc_trim_r+0x94>)
  40602c:	460c      	mov	r4, r1
  40602e:	4606      	mov	r6, r0
  406030:	f000 feea 	bl	406e08 <__malloc_lock>
  406034:	68bb      	ldr	r3, [r7, #8]
  406036:	685d      	ldr	r5, [r3, #4]
  406038:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40603c:	310f      	adds	r1, #15
  40603e:	f025 0503 	bic.w	r5, r5, #3
  406042:	4429      	add	r1, r5
  406044:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406048:	f021 010f 	bic.w	r1, r1, #15
  40604c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406050:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406054:	db07      	blt.n	406066 <_malloc_trim_r+0x3e>
  406056:	2100      	movs	r1, #0
  406058:	4630      	mov	r0, r6
  40605a:	f7fa feff 	bl	400e5c <_sbrk_r>
  40605e:	68bb      	ldr	r3, [r7, #8]
  406060:	442b      	add	r3, r5
  406062:	4298      	cmp	r0, r3
  406064:	d004      	beq.n	406070 <_malloc_trim_r+0x48>
  406066:	4630      	mov	r0, r6
  406068:	f000 fed4 	bl	406e14 <__malloc_unlock>
  40606c:	2000      	movs	r0, #0
  40606e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406070:	4261      	negs	r1, r4
  406072:	4630      	mov	r0, r6
  406074:	f7fa fef2 	bl	400e5c <_sbrk_r>
  406078:	3001      	adds	r0, #1
  40607a:	d00d      	beq.n	406098 <_malloc_trim_r+0x70>
  40607c:	4b10      	ldr	r3, [pc, #64]	; (4060c0 <_malloc_trim_r+0x98>)
  40607e:	68ba      	ldr	r2, [r7, #8]
  406080:	6819      	ldr	r1, [r3, #0]
  406082:	1b2d      	subs	r5, r5, r4
  406084:	f045 0501 	orr.w	r5, r5, #1
  406088:	4630      	mov	r0, r6
  40608a:	1b09      	subs	r1, r1, r4
  40608c:	6055      	str	r5, [r2, #4]
  40608e:	6019      	str	r1, [r3, #0]
  406090:	f000 fec0 	bl	406e14 <__malloc_unlock>
  406094:	2001      	movs	r0, #1
  406096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406098:	2100      	movs	r1, #0
  40609a:	4630      	mov	r0, r6
  40609c:	f7fa fede 	bl	400e5c <_sbrk_r>
  4060a0:	68ba      	ldr	r2, [r7, #8]
  4060a2:	1a83      	subs	r3, r0, r2
  4060a4:	2b0f      	cmp	r3, #15
  4060a6:	ddde      	ble.n	406066 <_malloc_trim_r+0x3e>
  4060a8:	4c06      	ldr	r4, [pc, #24]	; (4060c4 <_malloc_trim_r+0x9c>)
  4060aa:	4905      	ldr	r1, [pc, #20]	; (4060c0 <_malloc_trim_r+0x98>)
  4060ac:	6824      	ldr	r4, [r4, #0]
  4060ae:	f043 0301 	orr.w	r3, r3, #1
  4060b2:	1b00      	subs	r0, r0, r4
  4060b4:	6053      	str	r3, [r2, #4]
  4060b6:	6008      	str	r0, [r1, #0]
  4060b8:	e7d5      	b.n	406066 <_malloc_trim_r+0x3e>
  4060ba:	bf00      	nop
  4060bc:	204005a8 	.word	0x204005a8
  4060c0:	20400a34 	.word	0x20400a34
  4060c4:	204009b0 	.word	0x204009b0

004060c8 <_free_r>:
  4060c8:	2900      	cmp	r1, #0
  4060ca:	d044      	beq.n	406156 <_free_r+0x8e>
  4060cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4060d0:	460d      	mov	r5, r1
  4060d2:	4680      	mov	r8, r0
  4060d4:	f000 fe98 	bl	406e08 <__malloc_lock>
  4060d8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4060dc:	4969      	ldr	r1, [pc, #420]	; (406284 <_free_r+0x1bc>)
  4060de:	f027 0301 	bic.w	r3, r7, #1
  4060e2:	f1a5 0408 	sub.w	r4, r5, #8
  4060e6:	18e2      	adds	r2, r4, r3
  4060e8:	688e      	ldr	r6, [r1, #8]
  4060ea:	6850      	ldr	r0, [r2, #4]
  4060ec:	42b2      	cmp	r2, r6
  4060ee:	f020 0003 	bic.w	r0, r0, #3
  4060f2:	d05e      	beq.n	4061b2 <_free_r+0xea>
  4060f4:	07fe      	lsls	r6, r7, #31
  4060f6:	6050      	str	r0, [r2, #4]
  4060f8:	d40b      	bmi.n	406112 <_free_r+0x4a>
  4060fa:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4060fe:	1be4      	subs	r4, r4, r7
  406100:	f101 0e08 	add.w	lr, r1, #8
  406104:	68a5      	ldr	r5, [r4, #8]
  406106:	4575      	cmp	r5, lr
  406108:	443b      	add	r3, r7
  40610a:	d06d      	beq.n	4061e8 <_free_r+0x120>
  40610c:	68e7      	ldr	r7, [r4, #12]
  40610e:	60ef      	str	r7, [r5, #12]
  406110:	60bd      	str	r5, [r7, #8]
  406112:	1815      	adds	r5, r2, r0
  406114:	686d      	ldr	r5, [r5, #4]
  406116:	07ed      	lsls	r5, r5, #31
  406118:	d53e      	bpl.n	406198 <_free_r+0xd0>
  40611a:	f043 0201 	orr.w	r2, r3, #1
  40611e:	6062      	str	r2, [r4, #4]
  406120:	50e3      	str	r3, [r4, r3]
  406122:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406126:	d217      	bcs.n	406158 <_free_r+0x90>
  406128:	08db      	lsrs	r3, r3, #3
  40612a:	1c58      	adds	r0, r3, #1
  40612c:	109a      	asrs	r2, r3, #2
  40612e:	684d      	ldr	r5, [r1, #4]
  406130:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406134:	60a7      	str	r7, [r4, #8]
  406136:	2301      	movs	r3, #1
  406138:	4093      	lsls	r3, r2
  40613a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40613e:	432b      	orrs	r3, r5
  406140:	3a08      	subs	r2, #8
  406142:	60e2      	str	r2, [r4, #12]
  406144:	604b      	str	r3, [r1, #4]
  406146:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40614a:	60fc      	str	r4, [r7, #12]
  40614c:	4640      	mov	r0, r8
  40614e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406152:	f000 be5f 	b.w	406e14 <__malloc_unlock>
  406156:	4770      	bx	lr
  406158:	0a5a      	lsrs	r2, r3, #9
  40615a:	2a04      	cmp	r2, #4
  40615c:	d852      	bhi.n	406204 <_free_r+0x13c>
  40615e:	099a      	lsrs	r2, r3, #6
  406160:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406164:	00ff      	lsls	r7, r7, #3
  406166:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40616a:	19c8      	adds	r0, r1, r7
  40616c:	59ca      	ldr	r2, [r1, r7]
  40616e:	3808      	subs	r0, #8
  406170:	4290      	cmp	r0, r2
  406172:	d04f      	beq.n	406214 <_free_r+0x14c>
  406174:	6851      	ldr	r1, [r2, #4]
  406176:	f021 0103 	bic.w	r1, r1, #3
  40617a:	428b      	cmp	r3, r1
  40617c:	d232      	bcs.n	4061e4 <_free_r+0x11c>
  40617e:	6892      	ldr	r2, [r2, #8]
  406180:	4290      	cmp	r0, r2
  406182:	d1f7      	bne.n	406174 <_free_r+0xac>
  406184:	68c3      	ldr	r3, [r0, #12]
  406186:	60a0      	str	r0, [r4, #8]
  406188:	60e3      	str	r3, [r4, #12]
  40618a:	609c      	str	r4, [r3, #8]
  40618c:	60c4      	str	r4, [r0, #12]
  40618e:	4640      	mov	r0, r8
  406190:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406194:	f000 be3e 	b.w	406e14 <__malloc_unlock>
  406198:	6895      	ldr	r5, [r2, #8]
  40619a:	4f3b      	ldr	r7, [pc, #236]	; (406288 <_free_r+0x1c0>)
  40619c:	42bd      	cmp	r5, r7
  40619e:	4403      	add	r3, r0
  4061a0:	d040      	beq.n	406224 <_free_r+0x15c>
  4061a2:	68d0      	ldr	r0, [r2, #12]
  4061a4:	60e8      	str	r0, [r5, #12]
  4061a6:	f043 0201 	orr.w	r2, r3, #1
  4061aa:	6085      	str	r5, [r0, #8]
  4061ac:	6062      	str	r2, [r4, #4]
  4061ae:	50e3      	str	r3, [r4, r3]
  4061b0:	e7b7      	b.n	406122 <_free_r+0x5a>
  4061b2:	07ff      	lsls	r7, r7, #31
  4061b4:	4403      	add	r3, r0
  4061b6:	d407      	bmi.n	4061c8 <_free_r+0x100>
  4061b8:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4061bc:	1aa4      	subs	r4, r4, r2
  4061be:	4413      	add	r3, r2
  4061c0:	68a0      	ldr	r0, [r4, #8]
  4061c2:	68e2      	ldr	r2, [r4, #12]
  4061c4:	60c2      	str	r2, [r0, #12]
  4061c6:	6090      	str	r0, [r2, #8]
  4061c8:	4a30      	ldr	r2, [pc, #192]	; (40628c <_free_r+0x1c4>)
  4061ca:	6812      	ldr	r2, [r2, #0]
  4061cc:	f043 0001 	orr.w	r0, r3, #1
  4061d0:	4293      	cmp	r3, r2
  4061d2:	6060      	str	r0, [r4, #4]
  4061d4:	608c      	str	r4, [r1, #8]
  4061d6:	d3b9      	bcc.n	40614c <_free_r+0x84>
  4061d8:	4b2d      	ldr	r3, [pc, #180]	; (406290 <_free_r+0x1c8>)
  4061da:	4640      	mov	r0, r8
  4061dc:	6819      	ldr	r1, [r3, #0]
  4061de:	f7ff ff23 	bl	406028 <_malloc_trim_r>
  4061e2:	e7b3      	b.n	40614c <_free_r+0x84>
  4061e4:	4610      	mov	r0, r2
  4061e6:	e7cd      	b.n	406184 <_free_r+0xbc>
  4061e8:	1811      	adds	r1, r2, r0
  4061ea:	6849      	ldr	r1, [r1, #4]
  4061ec:	07c9      	lsls	r1, r1, #31
  4061ee:	d444      	bmi.n	40627a <_free_r+0x1b2>
  4061f0:	6891      	ldr	r1, [r2, #8]
  4061f2:	68d2      	ldr	r2, [r2, #12]
  4061f4:	60ca      	str	r2, [r1, #12]
  4061f6:	4403      	add	r3, r0
  4061f8:	f043 0001 	orr.w	r0, r3, #1
  4061fc:	6091      	str	r1, [r2, #8]
  4061fe:	6060      	str	r0, [r4, #4]
  406200:	50e3      	str	r3, [r4, r3]
  406202:	e7a3      	b.n	40614c <_free_r+0x84>
  406204:	2a14      	cmp	r2, #20
  406206:	d816      	bhi.n	406236 <_free_r+0x16e>
  406208:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40620c:	00ff      	lsls	r7, r7, #3
  40620e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406212:	e7aa      	b.n	40616a <_free_r+0xa2>
  406214:	10aa      	asrs	r2, r5, #2
  406216:	2301      	movs	r3, #1
  406218:	684d      	ldr	r5, [r1, #4]
  40621a:	4093      	lsls	r3, r2
  40621c:	432b      	orrs	r3, r5
  40621e:	604b      	str	r3, [r1, #4]
  406220:	4603      	mov	r3, r0
  406222:	e7b0      	b.n	406186 <_free_r+0xbe>
  406224:	f043 0201 	orr.w	r2, r3, #1
  406228:	614c      	str	r4, [r1, #20]
  40622a:	610c      	str	r4, [r1, #16]
  40622c:	60e5      	str	r5, [r4, #12]
  40622e:	60a5      	str	r5, [r4, #8]
  406230:	6062      	str	r2, [r4, #4]
  406232:	50e3      	str	r3, [r4, r3]
  406234:	e78a      	b.n	40614c <_free_r+0x84>
  406236:	2a54      	cmp	r2, #84	; 0x54
  406238:	d806      	bhi.n	406248 <_free_r+0x180>
  40623a:	0b1a      	lsrs	r2, r3, #12
  40623c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406240:	00ff      	lsls	r7, r7, #3
  406242:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406246:	e790      	b.n	40616a <_free_r+0xa2>
  406248:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40624c:	d806      	bhi.n	40625c <_free_r+0x194>
  40624e:	0bda      	lsrs	r2, r3, #15
  406250:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406254:	00ff      	lsls	r7, r7, #3
  406256:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40625a:	e786      	b.n	40616a <_free_r+0xa2>
  40625c:	f240 5054 	movw	r0, #1364	; 0x554
  406260:	4282      	cmp	r2, r0
  406262:	d806      	bhi.n	406272 <_free_r+0x1aa>
  406264:	0c9a      	lsrs	r2, r3, #18
  406266:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40626a:	00ff      	lsls	r7, r7, #3
  40626c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406270:	e77b      	b.n	40616a <_free_r+0xa2>
  406272:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406276:	257e      	movs	r5, #126	; 0x7e
  406278:	e777      	b.n	40616a <_free_r+0xa2>
  40627a:	f043 0101 	orr.w	r1, r3, #1
  40627e:	6061      	str	r1, [r4, #4]
  406280:	6013      	str	r3, [r2, #0]
  406282:	e763      	b.n	40614c <_free_r+0x84>
  406284:	204005a8 	.word	0x204005a8
  406288:	204005b0 	.word	0x204005b0
  40628c:	204009b4 	.word	0x204009b4
  406290:	20400a64 	.word	0x20400a64

00406294 <__sfvwrite_r>:
  406294:	6893      	ldr	r3, [r2, #8]
  406296:	2b00      	cmp	r3, #0
  406298:	d073      	beq.n	406382 <__sfvwrite_r+0xee>
  40629a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40629e:	898b      	ldrh	r3, [r1, #12]
  4062a0:	b083      	sub	sp, #12
  4062a2:	460c      	mov	r4, r1
  4062a4:	0719      	lsls	r1, r3, #28
  4062a6:	9000      	str	r0, [sp, #0]
  4062a8:	4616      	mov	r6, r2
  4062aa:	d526      	bpl.n	4062fa <__sfvwrite_r+0x66>
  4062ac:	6922      	ldr	r2, [r4, #16]
  4062ae:	b322      	cbz	r2, 4062fa <__sfvwrite_r+0x66>
  4062b0:	f013 0002 	ands.w	r0, r3, #2
  4062b4:	6835      	ldr	r5, [r6, #0]
  4062b6:	d02c      	beq.n	406312 <__sfvwrite_r+0x7e>
  4062b8:	f04f 0900 	mov.w	r9, #0
  4062bc:	4fb0      	ldr	r7, [pc, #704]	; (406580 <__sfvwrite_r+0x2ec>)
  4062be:	46c8      	mov	r8, r9
  4062c0:	46b2      	mov	sl, r6
  4062c2:	45b8      	cmp	r8, r7
  4062c4:	4643      	mov	r3, r8
  4062c6:	464a      	mov	r2, r9
  4062c8:	bf28      	it	cs
  4062ca:	463b      	movcs	r3, r7
  4062cc:	9800      	ldr	r0, [sp, #0]
  4062ce:	f1b8 0f00 	cmp.w	r8, #0
  4062d2:	d050      	beq.n	406376 <__sfvwrite_r+0xe2>
  4062d4:	69e1      	ldr	r1, [r4, #28]
  4062d6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4062d8:	47b0      	blx	r6
  4062da:	2800      	cmp	r0, #0
  4062dc:	dd58      	ble.n	406390 <__sfvwrite_r+0xfc>
  4062de:	f8da 3008 	ldr.w	r3, [sl, #8]
  4062e2:	1a1b      	subs	r3, r3, r0
  4062e4:	4481      	add	r9, r0
  4062e6:	eba8 0800 	sub.w	r8, r8, r0
  4062ea:	f8ca 3008 	str.w	r3, [sl, #8]
  4062ee:	2b00      	cmp	r3, #0
  4062f0:	d1e7      	bne.n	4062c2 <__sfvwrite_r+0x2e>
  4062f2:	2000      	movs	r0, #0
  4062f4:	b003      	add	sp, #12
  4062f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062fa:	4621      	mov	r1, r4
  4062fc:	9800      	ldr	r0, [sp, #0]
  4062fe:	f7fe fc93 	bl	404c28 <__swsetup_r>
  406302:	2800      	cmp	r0, #0
  406304:	f040 8133 	bne.w	40656e <__sfvwrite_r+0x2da>
  406308:	89a3      	ldrh	r3, [r4, #12]
  40630a:	6835      	ldr	r5, [r6, #0]
  40630c:	f013 0002 	ands.w	r0, r3, #2
  406310:	d1d2      	bne.n	4062b8 <__sfvwrite_r+0x24>
  406312:	f013 0901 	ands.w	r9, r3, #1
  406316:	d145      	bne.n	4063a4 <__sfvwrite_r+0x110>
  406318:	464f      	mov	r7, r9
  40631a:	9601      	str	r6, [sp, #4]
  40631c:	b337      	cbz	r7, 40636c <__sfvwrite_r+0xd8>
  40631e:	059a      	lsls	r2, r3, #22
  406320:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406324:	f140 8083 	bpl.w	40642e <__sfvwrite_r+0x19a>
  406328:	4547      	cmp	r7, r8
  40632a:	46c3      	mov	fp, r8
  40632c:	f0c0 80ab 	bcc.w	406486 <__sfvwrite_r+0x1f2>
  406330:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406334:	f040 80ac 	bne.w	406490 <__sfvwrite_r+0x1fc>
  406338:	6820      	ldr	r0, [r4, #0]
  40633a:	46ba      	mov	sl, r7
  40633c:	465a      	mov	r2, fp
  40633e:	4649      	mov	r1, r9
  406340:	f000 fcfe 	bl	406d40 <memmove>
  406344:	68a2      	ldr	r2, [r4, #8]
  406346:	6823      	ldr	r3, [r4, #0]
  406348:	eba2 0208 	sub.w	r2, r2, r8
  40634c:	445b      	add	r3, fp
  40634e:	60a2      	str	r2, [r4, #8]
  406350:	6023      	str	r3, [r4, #0]
  406352:	9a01      	ldr	r2, [sp, #4]
  406354:	6893      	ldr	r3, [r2, #8]
  406356:	eba3 030a 	sub.w	r3, r3, sl
  40635a:	44d1      	add	r9, sl
  40635c:	eba7 070a 	sub.w	r7, r7, sl
  406360:	6093      	str	r3, [r2, #8]
  406362:	2b00      	cmp	r3, #0
  406364:	d0c5      	beq.n	4062f2 <__sfvwrite_r+0x5e>
  406366:	89a3      	ldrh	r3, [r4, #12]
  406368:	2f00      	cmp	r7, #0
  40636a:	d1d8      	bne.n	40631e <__sfvwrite_r+0x8a>
  40636c:	f8d5 9000 	ldr.w	r9, [r5]
  406370:	686f      	ldr	r7, [r5, #4]
  406372:	3508      	adds	r5, #8
  406374:	e7d2      	b.n	40631c <__sfvwrite_r+0x88>
  406376:	f8d5 9000 	ldr.w	r9, [r5]
  40637a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40637e:	3508      	adds	r5, #8
  406380:	e79f      	b.n	4062c2 <__sfvwrite_r+0x2e>
  406382:	2000      	movs	r0, #0
  406384:	4770      	bx	lr
  406386:	4621      	mov	r1, r4
  406388:	9800      	ldr	r0, [sp, #0]
  40638a:	f7ff fd1f 	bl	405dcc <_fflush_r>
  40638e:	b370      	cbz	r0, 4063ee <__sfvwrite_r+0x15a>
  406390:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406394:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406398:	f04f 30ff 	mov.w	r0, #4294967295
  40639c:	81a3      	strh	r3, [r4, #12]
  40639e:	b003      	add	sp, #12
  4063a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063a4:	4681      	mov	r9, r0
  4063a6:	4633      	mov	r3, r6
  4063a8:	464e      	mov	r6, r9
  4063aa:	46a8      	mov	r8, r5
  4063ac:	469a      	mov	sl, r3
  4063ae:	464d      	mov	r5, r9
  4063b0:	b34e      	cbz	r6, 406406 <__sfvwrite_r+0x172>
  4063b2:	b380      	cbz	r0, 406416 <__sfvwrite_r+0x182>
  4063b4:	6820      	ldr	r0, [r4, #0]
  4063b6:	6923      	ldr	r3, [r4, #16]
  4063b8:	6962      	ldr	r2, [r4, #20]
  4063ba:	45b1      	cmp	r9, r6
  4063bc:	46cb      	mov	fp, r9
  4063be:	bf28      	it	cs
  4063c0:	46b3      	movcs	fp, r6
  4063c2:	4298      	cmp	r0, r3
  4063c4:	465f      	mov	r7, fp
  4063c6:	d904      	bls.n	4063d2 <__sfvwrite_r+0x13e>
  4063c8:	68a3      	ldr	r3, [r4, #8]
  4063ca:	4413      	add	r3, r2
  4063cc:	459b      	cmp	fp, r3
  4063ce:	f300 80a6 	bgt.w	40651e <__sfvwrite_r+0x28a>
  4063d2:	4593      	cmp	fp, r2
  4063d4:	db4b      	blt.n	40646e <__sfvwrite_r+0x1da>
  4063d6:	4613      	mov	r3, r2
  4063d8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4063da:	69e1      	ldr	r1, [r4, #28]
  4063dc:	9800      	ldr	r0, [sp, #0]
  4063de:	462a      	mov	r2, r5
  4063e0:	47b8      	blx	r7
  4063e2:	1e07      	subs	r7, r0, #0
  4063e4:	ddd4      	ble.n	406390 <__sfvwrite_r+0xfc>
  4063e6:	ebb9 0907 	subs.w	r9, r9, r7
  4063ea:	d0cc      	beq.n	406386 <__sfvwrite_r+0xf2>
  4063ec:	2001      	movs	r0, #1
  4063ee:	f8da 3008 	ldr.w	r3, [sl, #8]
  4063f2:	1bdb      	subs	r3, r3, r7
  4063f4:	443d      	add	r5, r7
  4063f6:	1bf6      	subs	r6, r6, r7
  4063f8:	f8ca 3008 	str.w	r3, [sl, #8]
  4063fc:	2b00      	cmp	r3, #0
  4063fe:	f43f af78 	beq.w	4062f2 <__sfvwrite_r+0x5e>
  406402:	2e00      	cmp	r6, #0
  406404:	d1d5      	bne.n	4063b2 <__sfvwrite_r+0x11e>
  406406:	f108 0308 	add.w	r3, r8, #8
  40640a:	e913 0060 	ldmdb	r3, {r5, r6}
  40640e:	4698      	mov	r8, r3
  406410:	3308      	adds	r3, #8
  406412:	2e00      	cmp	r6, #0
  406414:	d0f9      	beq.n	40640a <__sfvwrite_r+0x176>
  406416:	4632      	mov	r2, r6
  406418:	210a      	movs	r1, #10
  40641a:	4628      	mov	r0, r5
  40641c:	f000 fc40 	bl	406ca0 <memchr>
  406420:	2800      	cmp	r0, #0
  406422:	f000 80a1 	beq.w	406568 <__sfvwrite_r+0x2d4>
  406426:	3001      	adds	r0, #1
  406428:	eba0 0905 	sub.w	r9, r0, r5
  40642c:	e7c2      	b.n	4063b4 <__sfvwrite_r+0x120>
  40642e:	6820      	ldr	r0, [r4, #0]
  406430:	6923      	ldr	r3, [r4, #16]
  406432:	4298      	cmp	r0, r3
  406434:	d802      	bhi.n	40643c <__sfvwrite_r+0x1a8>
  406436:	6963      	ldr	r3, [r4, #20]
  406438:	429f      	cmp	r7, r3
  40643a:	d25d      	bcs.n	4064f8 <__sfvwrite_r+0x264>
  40643c:	45b8      	cmp	r8, r7
  40643e:	bf28      	it	cs
  406440:	46b8      	movcs	r8, r7
  406442:	4642      	mov	r2, r8
  406444:	4649      	mov	r1, r9
  406446:	f000 fc7b 	bl	406d40 <memmove>
  40644a:	68a3      	ldr	r3, [r4, #8]
  40644c:	6822      	ldr	r2, [r4, #0]
  40644e:	eba3 0308 	sub.w	r3, r3, r8
  406452:	4442      	add	r2, r8
  406454:	60a3      	str	r3, [r4, #8]
  406456:	6022      	str	r2, [r4, #0]
  406458:	b10b      	cbz	r3, 40645e <__sfvwrite_r+0x1ca>
  40645a:	46c2      	mov	sl, r8
  40645c:	e779      	b.n	406352 <__sfvwrite_r+0xbe>
  40645e:	4621      	mov	r1, r4
  406460:	9800      	ldr	r0, [sp, #0]
  406462:	f7ff fcb3 	bl	405dcc <_fflush_r>
  406466:	2800      	cmp	r0, #0
  406468:	d192      	bne.n	406390 <__sfvwrite_r+0xfc>
  40646a:	46c2      	mov	sl, r8
  40646c:	e771      	b.n	406352 <__sfvwrite_r+0xbe>
  40646e:	465a      	mov	r2, fp
  406470:	4629      	mov	r1, r5
  406472:	f000 fc65 	bl	406d40 <memmove>
  406476:	68a2      	ldr	r2, [r4, #8]
  406478:	6823      	ldr	r3, [r4, #0]
  40647a:	eba2 020b 	sub.w	r2, r2, fp
  40647e:	445b      	add	r3, fp
  406480:	60a2      	str	r2, [r4, #8]
  406482:	6023      	str	r3, [r4, #0]
  406484:	e7af      	b.n	4063e6 <__sfvwrite_r+0x152>
  406486:	6820      	ldr	r0, [r4, #0]
  406488:	46b8      	mov	r8, r7
  40648a:	46ba      	mov	sl, r7
  40648c:	46bb      	mov	fp, r7
  40648e:	e755      	b.n	40633c <__sfvwrite_r+0xa8>
  406490:	6962      	ldr	r2, [r4, #20]
  406492:	6820      	ldr	r0, [r4, #0]
  406494:	6921      	ldr	r1, [r4, #16]
  406496:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40649a:	eba0 0a01 	sub.w	sl, r0, r1
  40649e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4064a2:	f10a 0001 	add.w	r0, sl, #1
  4064a6:	ea4f 0868 	mov.w	r8, r8, asr #1
  4064aa:	4438      	add	r0, r7
  4064ac:	4540      	cmp	r0, r8
  4064ae:	4642      	mov	r2, r8
  4064b0:	bf84      	itt	hi
  4064b2:	4680      	movhi	r8, r0
  4064b4:	4642      	movhi	r2, r8
  4064b6:	055b      	lsls	r3, r3, #21
  4064b8:	d544      	bpl.n	406544 <__sfvwrite_r+0x2b0>
  4064ba:	4611      	mov	r1, r2
  4064bc:	9800      	ldr	r0, [sp, #0]
  4064be:	f000 f927 	bl	406710 <_malloc_r>
  4064c2:	4683      	mov	fp, r0
  4064c4:	2800      	cmp	r0, #0
  4064c6:	d055      	beq.n	406574 <__sfvwrite_r+0x2e0>
  4064c8:	4652      	mov	r2, sl
  4064ca:	6921      	ldr	r1, [r4, #16]
  4064cc:	f7fb fc9a 	bl	401e04 <memcpy>
  4064d0:	89a3      	ldrh	r3, [r4, #12]
  4064d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4064d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4064da:	81a3      	strh	r3, [r4, #12]
  4064dc:	eb0b 000a 	add.w	r0, fp, sl
  4064e0:	eba8 030a 	sub.w	r3, r8, sl
  4064e4:	f8c4 b010 	str.w	fp, [r4, #16]
  4064e8:	f8c4 8014 	str.w	r8, [r4, #20]
  4064ec:	6020      	str	r0, [r4, #0]
  4064ee:	60a3      	str	r3, [r4, #8]
  4064f0:	46b8      	mov	r8, r7
  4064f2:	46ba      	mov	sl, r7
  4064f4:	46bb      	mov	fp, r7
  4064f6:	e721      	b.n	40633c <__sfvwrite_r+0xa8>
  4064f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4064fc:	42b9      	cmp	r1, r7
  4064fe:	bf28      	it	cs
  406500:	4639      	movcs	r1, r7
  406502:	464a      	mov	r2, r9
  406504:	fb91 f1f3 	sdiv	r1, r1, r3
  406508:	9800      	ldr	r0, [sp, #0]
  40650a:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40650c:	fb03 f301 	mul.w	r3, r3, r1
  406510:	69e1      	ldr	r1, [r4, #28]
  406512:	47b0      	blx	r6
  406514:	f1b0 0a00 	subs.w	sl, r0, #0
  406518:	f73f af1b 	bgt.w	406352 <__sfvwrite_r+0xbe>
  40651c:	e738      	b.n	406390 <__sfvwrite_r+0xfc>
  40651e:	461a      	mov	r2, r3
  406520:	4629      	mov	r1, r5
  406522:	9301      	str	r3, [sp, #4]
  406524:	f000 fc0c 	bl	406d40 <memmove>
  406528:	6822      	ldr	r2, [r4, #0]
  40652a:	9b01      	ldr	r3, [sp, #4]
  40652c:	9800      	ldr	r0, [sp, #0]
  40652e:	441a      	add	r2, r3
  406530:	6022      	str	r2, [r4, #0]
  406532:	4621      	mov	r1, r4
  406534:	f7ff fc4a 	bl	405dcc <_fflush_r>
  406538:	9b01      	ldr	r3, [sp, #4]
  40653a:	2800      	cmp	r0, #0
  40653c:	f47f af28 	bne.w	406390 <__sfvwrite_r+0xfc>
  406540:	461f      	mov	r7, r3
  406542:	e750      	b.n	4063e6 <__sfvwrite_r+0x152>
  406544:	9800      	ldr	r0, [sp, #0]
  406546:	f000 ff65 	bl	407414 <_realloc_r>
  40654a:	4683      	mov	fp, r0
  40654c:	2800      	cmp	r0, #0
  40654e:	d1c5      	bne.n	4064dc <__sfvwrite_r+0x248>
  406550:	9d00      	ldr	r5, [sp, #0]
  406552:	6921      	ldr	r1, [r4, #16]
  406554:	4628      	mov	r0, r5
  406556:	f7ff fdb7 	bl	4060c8 <_free_r>
  40655a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40655e:	220c      	movs	r2, #12
  406560:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406564:	602a      	str	r2, [r5, #0]
  406566:	e715      	b.n	406394 <__sfvwrite_r+0x100>
  406568:	f106 0901 	add.w	r9, r6, #1
  40656c:	e722      	b.n	4063b4 <__sfvwrite_r+0x120>
  40656e:	f04f 30ff 	mov.w	r0, #4294967295
  406572:	e6bf      	b.n	4062f4 <__sfvwrite_r+0x60>
  406574:	9a00      	ldr	r2, [sp, #0]
  406576:	230c      	movs	r3, #12
  406578:	6013      	str	r3, [r2, #0]
  40657a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40657e:	e709      	b.n	406394 <__sfvwrite_r+0x100>
  406580:	7ffffc00 	.word	0x7ffffc00

00406584 <_fwalk_reent>:
  406584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406588:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40658c:	d01f      	beq.n	4065ce <_fwalk_reent+0x4a>
  40658e:	4688      	mov	r8, r1
  406590:	4606      	mov	r6, r0
  406592:	f04f 0900 	mov.w	r9, #0
  406596:	687d      	ldr	r5, [r7, #4]
  406598:	68bc      	ldr	r4, [r7, #8]
  40659a:	3d01      	subs	r5, #1
  40659c:	d411      	bmi.n	4065c2 <_fwalk_reent+0x3e>
  40659e:	89a3      	ldrh	r3, [r4, #12]
  4065a0:	2b01      	cmp	r3, #1
  4065a2:	f105 35ff 	add.w	r5, r5, #4294967295
  4065a6:	d908      	bls.n	4065ba <_fwalk_reent+0x36>
  4065a8:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4065ac:	3301      	adds	r3, #1
  4065ae:	4621      	mov	r1, r4
  4065b0:	4630      	mov	r0, r6
  4065b2:	d002      	beq.n	4065ba <_fwalk_reent+0x36>
  4065b4:	47c0      	blx	r8
  4065b6:	ea49 0900 	orr.w	r9, r9, r0
  4065ba:	1c6b      	adds	r3, r5, #1
  4065bc:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4065c0:	d1ed      	bne.n	40659e <_fwalk_reent+0x1a>
  4065c2:	683f      	ldr	r7, [r7, #0]
  4065c4:	2f00      	cmp	r7, #0
  4065c6:	d1e6      	bne.n	406596 <_fwalk_reent+0x12>
  4065c8:	4648      	mov	r0, r9
  4065ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4065ce:	46b9      	mov	r9, r7
  4065d0:	4648      	mov	r0, r9
  4065d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4065d6:	bf00      	nop

004065d8 <__locale_mb_cur_max>:
  4065d8:	4b04      	ldr	r3, [pc, #16]	; (4065ec <__locale_mb_cur_max+0x14>)
  4065da:	4a05      	ldr	r2, [pc, #20]	; (4065f0 <__locale_mb_cur_max+0x18>)
  4065dc:	681b      	ldr	r3, [r3, #0]
  4065de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4065e0:	2b00      	cmp	r3, #0
  4065e2:	bf08      	it	eq
  4065e4:	4613      	moveq	r3, r2
  4065e6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4065ea:	4770      	bx	lr
  4065ec:	20400008 	.word	0x20400008
  4065f0:	2040043c 	.word	0x2040043c

004065f4 <_localeconv_r>:
  4065f4:	4a04      	ldr	r2, [pc, #16]	; (406608 <_localeconv_r+0x14>)
  4065f6:	4b05      	ldr	r3, [pc, #20]	; (40660c <_localeconv_r+0x18>)
  4065f8:	6812      	ldr	r2, [r2, #0]
  4065fa:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4065fc:	2800      	cmp	r0, #0
  4065fe:	bf08      	it	eq
  406600:	4618      	moveq	r0, r3
  406602:	30f0      	adds	r0, #240	; 0xf0
  406604:	4770      	bx	lr
  406606:	bf00      	nop
  406608:	20400008 	.word	0x20400008
  40660c:	2040043c 	.word	0x2040043c

00406610 <__retarget_lock_init_recursive>:
  406610:	4770      	bx	lr
  406612:	bf00      	nop

00406614 <__retarget_lock_close_recursive>:
  406614:	4770      	bx	lr
  406616:	bf00      	nop

00406618 <__retarget_lock_acquire_recursive>:
  406618:	4770      	bx	lr
  40661a:	bf00      	nop

0040661c <__retarget_lock_release_recursive>:
  40661c:	4770      	bx	lr
  40661e:	bf00      	nop

00406620 <__swhatbuf_r>:
  406620:	b570      	push	{r4, r5, r6, lr}
  406622:	460c      	mov	r4, r1
  406624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406628:	2900      	cmp	r1, #0
  40662a:	b090      	sub	sp, #64	; 0x40
  40662c:	4615      	mov	r5, r2
  40662e:	461e      	mov	r6, r3
  406630:	db14      	blt.n	40665c <__swhatbuf_r+0x3c>
  406632:	aa01      	add	r2, sp, #4
  406634:	f7fa fbd2 	bl	400ddc <_fstat_r>
  406638:	2800      	cmp	r0, #0
  40663a:	db0f      	blt.n	40665c <__swhatbuf_r+0x3c>
  40663c:	9a02      	ldr	r2, [sp, #8]
  40663e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406642:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406646:	fab2 f282 	clz	r2, r2
  40664a:	0952      	lsrs	r2, r2, #5
  40664c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406650:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406654:	6032      	str	r2, [r6, #0]
  406656:	602b      	str	r3, [r5, #0]
  406658:	b010      	add	sp, #64	; 0x40
  40665a:	bd70      	pop	{r4, r5, r6, pc}
  40665c:	89a2      	ldrh	r2, [r4, #12]
  40665e:	2300      	movs	r3, #0
  406660:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406664:	6033      	str	r3, [r6, #0]
  406666:	d004      	beq.n	406672 <__swhatbuf_r+0x52>
  406668:	2240      	movs	r2, #64	; 0x40
  40666a:	4618      	mov	r0, r3
  40666c:	602a      	str	r2, [r5, #0]
  40666e:	b010      	add	sp, #64	; 0x40
  406670:	bd70      	pop	{r4, r5, r6, pc}
  406672:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406676:	602b      	str	r3, [r5, #0]
  406678:	b010      	add	sp, #64	; 0x40
  40667a:	bd70      	pop	{r4, r5, r6, pc}

0040667c <__smakebuf_r>:
  40667c:	898a      	ldrh	r2, [r1, #12]
  40667e:	0792      	lsls	r2, r2, #30
  406680:	460b      	mov	r3, r1
  406682:	d506      	bpl.n	406692 <__smakebuf_r+0x16>
  406684:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406688:	2101      	movs	r1, #1
  40668a:	601a      	str	r2, [r3, #0]
  40668c:	611a      	str	r2, [r3, #16]
  40668e:	6159      	str	r1, [r3, #20]
  406690:	4770      	bx	lr
  406692:	b5f0      	push	{r4, r5, r6, r7, lr}
  406694:	b083      	sub	sp, #12
  406696:	ab01      	add	r3, sp, #4
  406698:	466a      	mov	r2, sp
  40669a:	460c      	mov	r4, r1
  40669c:	4606      	mov	r6, r0
  40669e:	f7ff ffbf 	bl	406620 <__swhatbuf_r>
  4066a2:	9900      	ldr	r1, [sp, #0]
  4066a4:	4605      	mov	r5, r0
  4066a6:	4630      	mov	r0, r6
  4066a8:	f000 f832 	bl	406710 <_malloc_r>
  4066ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4066b0:	b1d8      	cbz	r0, 4066ea <__smakebuf_r+0x6e>
  4066b2:	9a01      	ldr	r2, [sp, #4]
  4066b4:	4f15      	ldr	r7, [pc, #84]	; (40670c <__smakebuf_r+0x90>)
  4066b6:	9900      	ldr	r1, [sp, #0]
  4066b8:	63f7      	str	r7, [r6, #60]	; 0x3c
  4066ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4066be:	81a3      	strh	r3, [r4, #12]
  4066c0:	6020      	str	r0, [r4, #0]
  4066c2:	6120      	str	r0, [r4, #16]
  4066c4:	6161      	str	r1, [r4, #20]
  4066c6:	b91a      	cbnz	r2, 4066d0 <__smakebuf_r+0x54>
  4066c8:	432b      	orrs	r3, r5
  4066ca:	81a3      	strh	r3, [r4, #12]
  4066cc:	b003      	add	sp, #12
  4066ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4066d0:	4630      	mov	r0, r6
  4066d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4066d6:	f001 fa89 	bl	407bec <_isatty_r>
  4066da:	b1a0      	cbz	r0, 406706 <__smakebuf_r+0x8a>
  4066dc:	89a3      	ldrh	r3, [r4, #12]
  4066de:	f023 0303 	bic.w	r3, r3, #3
  4066e2:	f043 0301 	orr.w	r3, r3, #1
  4066e6:	b21b      	sxth	r3, r3
  4066e8:	e7ee      	b.n	4066c8 <__smakebuf_r+0x4c>
  4066ea:	059a      	lsls	r2, r3, #22
  4066ec:	d4ee      	bmi.n	4066cc <__smakebuf_r+0x50>
  4066ee:	f023 0303 	bic.w	r3, r3, #3
  4066f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4066f6:	f043 0302 	orr.w	r3, r3, #2
  4066fa:	2101      	movs	r1, #1
  4066fc:	81a3      	strh	r3, [r4, #12]
  4066fe:	6022      	str	r2, [r4, #0]
  406700:	6122      	str	r2, [r4, #16]
  406702:	6161      	str	r1, [r4, #20]
  406704:	e7e2      	b.n	4066cc <__smakebuf_r+0x50>
  406706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40670a:	e7dd      	b.n	4066c8 <__smakebuf_r+0x4c>
  40670c:	00405e21 	.word	0x00405e21

00406710 <_malloc_r>:
  406710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406714:	f101 060b 	add.w	r6, r1, #11
  406718:	2e16      	cmp	r6, #22
  40671a:	b083      	sub	sp, #12
  40671c:	4605      	mov	r5, r0
  40671e:	f240 809e 	bls.w	40685e <_malloc_r+0x14e>
  406722:	f036 0607 	bics.w	r6, r6, #7
  406726:	f100 80bd 	bmi.w	4068a4 <_malloc_r+0x194>
  40672a:	42b1      	cmp	r1, r6
  40672c:	f200 80ba 	bhi.w	4068a4 <_malloc_r+0x194>
  406730:	f000 fb6a 	bl	406e08 <__malloc_lock>
  406734:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406738:	f0c0 8293 	bcc.w	406c62 <_malloc_r+0x552>
  40673c:	0a73      	lsrs	r3, r6, #9
  40673e:	f000 80b8 	beq.w	4068b2 <_malloc_r+0x1a2>
  406742:	2b04      	cmp	r3, #4
  406744:	f200 8179 	bhi.w	406a3a <_malloc_r+0x32a>
  406748:	09b3      	lsrs	r3, r6, #6
  40674a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40674e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  406752:	00c3      	lsls	r3, r0, #3
  406754:	4fbf      	ldr	r7, [pc, #764]	; (406a54 <_malloc_r+0x344>)
  406756:	443b      	add	r3, r7
  406758:	f1a3 0108 	sub.w	r1, r3, #8
  40675c:	685c      	ldr	r4, [r3, #4]
  40675e:	42a1      	cmp	r1, r4
  406760:	d106      	bne.n	406770 <_malloc_r+0x60>
  406762:	e00c      	b.n	40677e <_malloc_r+0x6e>
  406764:	2a00      	cmp	r2, #0
  406766:	f280 80aa 	bge.w	4068be <_malloc_r+0x1ae>
  40676a:	68e4      	ldr	r4, [r4, #12]
  40676c:	42a1      	cmp	r1, r4
  40676e:	d006      	beq.n	40677e <_malloc_r+0x6e>
  406770:	6863      	ldr	r3, [r4, #4]
  406772:	f023 0303 	bic.w	r3, r3, #3
  406776:	1b9a      	subs	r2, r3, r6
  406778:	2a0f      	cmp	r2, #15
  40677a:	ddf3      	ble.n	406764 <_malloc_r+0x54>
  40677c:	4670      	mov	r0, lr
  40677e:	693c      	ldr	r4, [r7, #16]
  406780:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 406a68 <_malloc_r+0x358>
  406784:	4574      	cmp	r4, lr
  406786:	f000 81ab 	beq.w	406ae0 <_malloc_r+0x3d0>
  40678a:	6863      	ldr	r3, [r4, #4]
  40678c:	f023 0303 	bic.w	r3, r3, #3
  406790:	1b9a      	subs	r2, r3, r6
  406792:	2a0f      	cmp	r2, #15
  406794:	f300 8190 	bgt.w	406ab8 <_malloc_r+0x3a8>
  406798:	2a00      	cmp	r2, #0
  40679a:	f8c7 e014 	str.w	lr, [r7, #20]
  40679e:	f8c7 e010 	str.w	lr, [r7, #16]
  4067a2:	f280 809d 	bge.w	4068e0 <_malloc_r+0x1d0>
  4067a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4067aa:	f080 8161 	bcs.w	406a70 <_malloc_r+0x360>
  4067ae:	08db      	lsrs	r3, r3, #3
  4067b0:	f103 0c01 	add.w	ip, r3, #1
  4067b4:	1099      	asrs	r1, r3, #2
  4067b6:	687a      	ldr	r2, [r7, #4]
  4067b8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4067bc:	f8c4 8008 	str.w	r8, [r4, #8]
  4067c0:	2301      	movs	r3, #1
  4067c2:	408b      	lsls	r3, r1
  4067c4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4067c8:	4313      	orrs	r3, r2
  4067ca:	3908      	subs	r1, #8
  4067cc:	60e1      	str	r1, [r4, #12]
  4067ce:	607b      	str	r3, [r7, #4]
  4067d0:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4067d4:	f8c8 400c 	str.w	r4, [r8, #12]
  4067d8:	1082      	asrs	r2, r0, #2
  4067da:	2401      	movs	r4, #1
  4067dc:	4094      	lsls	r4, r2
  4067de:	429c      	cmp	r4, r3
  4067e0:	f200 808b 	bhi.w	4068fa <_malloc_r+0x1ea>
  4067e4:	421c      	tst	r4, r3
  4067e6:	d106      	bne.n	4067f6 <_malloc_r+0xe6>
  4067e8:	f020 0003 	bic.w	r0, r0, #3
  4067ec:	0064      	lsls	r4, r4, #1
  4067ee:	421c      	tst	r4, r3
  4067f0:	f100 0004 	add.w	r0, r0, #4
  4067f4:	d0fa      	beq.n	4067ec <_malloc_r+0xdc>
  4067f6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4067fa:	46cc      	mov	ip, r9
  4067fc:	4680      	mov	r8, r0
  4067fe:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406802:	459c      	cmp	ip, r3
  406804:	d107      	bne.n	406816 <_malloc_r+0x106>
  406806:	e16d      	b.n	406ae4 <_malloc_r+0x3d4>
  406808:	2a00      	cmp	r2, #0
  40680a:	f280 817b 	bge.w	406b04 <_malloc_r+0x3f4>
  40680e:	68db      	ldr	r3, [r3, #12]
  406810:	459c      	cmp	ip, r3
  406812:	f000 8167 	beq.w	406ae4 <_malloc_r+0x3d4>
  406816:	6859      	ldr	r1, [r3, #4]
  406818:	f021 0103 	bic.w	r1, r1, #3
  40681c:	1b8a      	subs	r2, r1, r6
  40681e:	2a0f      	cmp	r2, #15
  406820:	ddf2      	ble.n	406808 <_malloc_r+0xf8>
  406822:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406826:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40682a:	9300      	str	r3, [sp, #0]
  40682c:	199c      	adds	r4, r3, r6
  40682e:	4628      	mov	r0, r5
  406830:	f046 0601 	orr.w	r6, r6, #1
  406834:	f042 0501 	orr.w	r5, r2, #1
  406838:	605e      	str	r6, [r3, #4]
  40683a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40683e:	f8cc 8008 	str.w	r8, [ip, #8]
  406842:	617c      	str	r4, [r7, #20]
  406844:	613c      	str	r4, [r7, #16]
  406846:	f8c4 e00c 	str.w	lr, [r4, #12]
  40684a:	f8c4 e008 	str.w	lr, [r4, #8]
  40684e:	6065      	str	r5, [r4, #4]
  406850:	505a      	str	r2, [r3, r1]
  406852:	f000 fadf 	bl	406e14 <__malloc_unlock>
  406856:	9b00      	ldr	r3, [sp, #0]
  406858:	f103 0408 	add.w	r4, r3, #8
  40685c:	e01e      	b.n	40689c <_malloc_r+0x18c>
  40685e:	2910      	cmp	r1, #16
  406860:	d820      	bhi.n	4068a4 <_malloc_r+0x194>
  406862:	f000 fad1 	bl	406e08 <__malloc_lock>
  406866:	2610      	movs	r6, #16
  406868:	2318      	movs	r3, #24
  40686a:	2002      	movs	r0, #2
  40686c:	4f79      	ldr	r7, [pc, #484]	; (406a54 <_malloc_r+0x344>)
  40686e:	443b      	add	r3, r7
  406870:	f1a3 0208 	sub.w	r2, r3, #8
  406874:	685c      	ldr	r4, [r3, #4]
  406876:	4294      	cmp	r4, r2
  406878:	f000 813d 	beq.w	406af6 <_malloc_r+0x3e6>
  40687c:	6863      	ldr	r3, [r4, #4]
  40687e:	68e1      	ldr	r1, [r4, #12]
  406880:	68a6      	ldr	r6, [r4, #8]
  406882:	f023 0303 	bic.w	r3, r3, #3
  406886:	4423      	add	r3, r4
  406888:	4628      	mov	r0, r5
  40688a:	685a      	ldr	r2, [r3, #4]
  40688c:	60f1      	str	r1, [r6, #12]
  40688e:	f042 0201 	orr.w	r2, r2, #1
  406892:	608e      	str	r6, [r1, #8]
  406894:	605a      	str	r2, [r3, #4]
  406896:	f000 fabd 	bl	406e14 <__malloc_unlock>
  40689a:	3408      	adds	r4, #8
  40689c:	4620      	mov	r0, r4
  40689e:	b003      	add	sp, #12
  4068a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068a4:	2400      	movs	r4, #0
  4068a6:	230c      	movs	r3, #12
  4068a8:	4620      	mov	r0, r4
  4068aa:	602b      	str	r3, [r5, #0]
  4068ac:	b003      	add	sp, #12
  4068ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068b2:	2040      	movs	r0, #64	; 0x40
  4068b4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4068b8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4068bc:	e74a      	b.n	406754 <_malloc_r+0x44>
  4068be:	4423      	add	r3, r4
  4068c0:	68e1      	ldr	r1, [r4, #12]
  4068c2:	685a      	ldr	r2, [r3, #4]
  4068c4:	68a6      	ldr	r6, [r4, #8]
  4068c6:	f042 0201 	orr.w	r2, r2, #1
  4068ca:	60f1      	str	r1, [r6, #12]
  4068cc:	4628      	mov	r0, r5
  4068ce:	608e      	str	r6, [r1, #8]
  4068d0:	605a      	str	r2, [r3, #4]
  4068d2:	f000 fa9f 	bl	406e14 <__malloc_unlock>
  4068d6:	3408      	adds	r4, #8
  4068d8:	4620      	mov	r0, r4
  4068da:	b003      	add	sp, #12
  4068dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068e0:	4423      	add	r3, r4
  4068e2:	4628      	mov	r0, r5
  4068e4:	685a      	ldr	r2, [r3, #4]
  4068e6:	f042 0201 	orr.w	r2, r2, #1
  4068ea:	605a      	str	r2, [r3, #4]
  4068ec:	f000 fa92 	bl	406e14 <__malloc_unlock>
  4068f0:	3408      	adds	r4, #8
  4068f2:	4620      	mov	r0, r4
  4068f4:	b003      	add	sp, #12
  4068f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068fa:	68bc      	ldr	r4, [r7, #8]
  4068fc:	6863      	ldr	r3, [r4, #4]
  4068fe:	f023 0803 	bic.w	r8, r3, #3
  406902:	45b0      	cmp	r8, r6
  406904:	d304      	bcc.n	406910 <_malloc_r+0x200>
  406906:	eba8 0306 	sub.w	r3, r8, r6
  40690a:	2b0f      	cmp	r3, #15
  40690c:	f300 8085 	bgt.w	406a1a <_malloc_r+0x30a>
  406910:	f8df 9158 	ldr.w	r9, [pc, #344]	; 406a6c <_malloc_r+0x35c>
  406914:	4b50      	ldr	r3, [pc, #320]	; (406a58 <_malloc_r+0x348>)
  406916:	f8d9 2000 	ldr.w	r2, [r9]
  40691a:	681b      	ldr	r3, [r3, #0]
  40691c:	3201      	adds	r2, #1
  40691e:	4433      	add	r3, r6
  406920:	eb04 0a08 	add.w	sl, r4, r8
  406924:	f000 8155 	beq.w	406bd2 <_malloc_r+0x4c2>
  406928:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40692c:	330f      	adds	r3, #15
  40692e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  406932:	f02b 0b0f 	bic.w	fp, fp, #15
  406936:	4659      	mov	r1, fp
  406938:	4628      	mov	r0, r5
  40693a:	f7fa fa8f 	bl	400e5c <_sbrk_r>
  40693e:	1c41      	adds	r1, r0, #1
  406940:	4602      	mov	r2, r0
  406942:	f000 80fc 	beq.w	406b3e <_malloc_r+0x42e>
  406946:	4582      	cmp	sl, r0
  406948:	f200 80f7 	bhi.w	406b3a <_malloc_r+0x42a>
  40694c:	4b43      	ldr	r3, [pc, #268]	; (406a5c <_malloc_r+0x34c>)
  40694e:	6819      	ldr	r1, [r3, #0]
  406950:	4459      	add	r1, fp
  406952:	6019      	str	r1, [r3, #0]
  406954:	f000 814d 	beq.w	406bf2 <_malloc_r+0x4e2>
  406958:	f8d9 0000 	ldr.w	r0, [r9]
  40695c:	3001      	adds	r0, #1
  40695e:	bf1b      	ittet	ne
  406960:	eba2 0a0a 	subne.w	sl, r2, sl
  406964:	4451      	addne	r1, sl
  406966:	f8c9 2000 	streq.w	r2, [r9]
  40696a:	6019      	strne	r1, [r3, #0]
  40696c:	f012 0107 	ands.w	r1, r2, #7
  406970:	f000 8115 	beq.w	406b9e <_malloc_r+0x48e>
  406974:	f1c1 0008 	rsb	r0, r1, #8
  406978:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40697c:	4402      	add	r2, r0
  40697e:	3108      	adds	r1, #8
  406980:	eb02 090b 	add.w	r9, r2, fp
  406984:	f3c9 090b 	ubfx	r9, r9, #0, #12
  406988:	eba1 0909 	sub.w	r9, r1, r9
  40698c:	4649      	mov	r1, r9
  40698e:	4628      	mov	r0, r5
  406990:	9301      	str	r3, [sp, #4]
  406992:	9200      	str	r2, [sp, #0]
  406994:	f7fa fa62 	bl	400e5c <_sbrk_r>
  406998:	1c43      	adds	r3, r0, #1
  40699a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40699e:	f000 8143 	beq.w	406c28 <_malloc_r+0x518>
  4069a2:	1a80      	subs	r0, r0, r2
  4069a4:	4448      	add	r0, r9
  4069a6:	f040 0001 	orr.w	r0, r0, #1
  4069aa:	6819      	ldr	r1, [r3, #0]
  4069ac:	60ba      	str	r2, [r7, #8]
  4069ae:	4449      	add	r1, r9
  4069b0:	42bc      	cmp	r4, r7
  4069b2:	6050      	str	r0, [r2, #4]
  4069b4:	6019      	str	r1, [r3, #0]
  4069b6:	d017      	beq.n	4069e8 <_malloc_r+0x2d8>
  4069b8:	f1b8 0f0f 	cmp.w	r8, #15
  4069bc:	f240 80fb 	bls.w	406bb6 <_malloc_r+0x4a6>
  4069c0:	6860      	ldr	r0, [r4, #4]
  4069c2:	f1a8 020c 	sub.w	r2, r8, #12
  4069c6:	f022 0207 	bic.w	r2, r2, #7
  4069ca:	eb04 0e02 	add.w	lr, r4, r2
  4069ce:	f000 0001 	and.w	r0, r0, #1
  4069d2:	f04f 0c05 	mov.w	ip, #5
  4069d6:	4310      	orrs	r0, r2
  4069d8:	2a0f      	cmp	r2, #15
  4069da:	6060      	str	r0, [r4, #4]
  4069dc:	f8ce c004 	str.w	ip, [lr, #4]
  4069e0:	f8ce c008 	str.w	ip, [lr, #8]
  4069e4:	f200 8117 	bhi.w	406c16 <_malloc_r+0x506>
  4069e8:	4b1d      	ldr	r3, [pc, #116]	; (406a60 <_malloc_r+0x350>)
  4069ea:	68bc      	ldr	r4, [r7, #8]
  4069ec:	681a      	ldr	r2, [r3, #0]
  4069ee:	4291      	cmp	r1, r2
  4069f0:	bf88      	it	hi
  4069f2:	6019      	strhi	r1, [r3, #0]
  4069f4:	4b1b      	ldr	r3, [pc, #108]	; (406a64 <_malloc_r+0x354>)
  4069f6:	681a      	ldr	r2, [r3, #0]
  4069f8:	4291      	cmp	r1, r2
  4069fa:	6862      	ldr	r2, [r4, #4]
  4069fc:	bf88      	it	hi
  4069fe:	6019      	strhi	r1, [r3, #0]
  406a00:	f022 0203 	bic.w	r2, r2, #3
  406a04:	4296      	cmp	r6, r2
  406a06:	eba2 0306 	sub.w	r3, r2, r6
  406a0a:	d801      	bhi.n	406a10 <_malloc_r+0x300>
  406a0c:	2b0f      	cmp	r3, #15
  406a0e:	dc04      	bgt.n	406a1a <_malloc_r+0x30a>
  406a10:	4628      	mov	r0, r5
  406a12:	f000 f9ff 	bl	406e14 <__malloc_unlock>
  406a16:	2400      	movs	r4, #0
  406a18:	e740      	b.n	40689c <_malloc_r+0x18c>
  406a1a:	19a2      	adds	r2, r4, r6
  406a1c:	f043 0301 	orr.w	r3, r3, #1
  406a20:	f046 0601 	orr.w	r6, r6, #1
  406a24:	6066      	str	r6, [r4, #4]
  406a26:	4628      	mov	r0, r5
  406a28:	60ba      	str	r2, [r7, #8]
  406a2a:	6053      	str	r3, [r2, #4]
  406a2c:	f000 f9f2 	bl	406e14 <__malloc_unlock>
  406a30:	3408      	adds	r4, #8
  406a32:	4620      	mov	r0, r4
  406a34:	b003      	add	sp, #12
  406a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a3a:	2b14      	cmp	r3, #20
  406a3c:	d971      	bls.n	406b22 <_malloc_r+0x412>
  406a3e:	2b54      	cmp	r3, #84	; 0x54
  406a40:	f200 80a3 	bhi.w	406b8a <_malloc_r+0x47a>
  406a44:	0b33      	lsrs	r3, r6, #12
  406a46:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  406a4a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  406a4e:	00c3      	lsls	r3, r0, #3
  406a50:	e680      	b.n	406754 <_malloc_r+0x44>
  406a52:	bf00      	nop
  406a54:	204005a8 	.word	0x204005a8
  406a58:	20400a64 	.word	0x20400a64
  406a5c:	20400a34 	.word	0x20400a34
  406a60:	20400a5c 	.word	0x20400a5c
  406a64:	20400a60 	.word	0x20400a60
  406a68:	204005b0 	.word	0x204005b0
  406a6c:	204009b0 	.word	0x204009b0
  406a70:	0a5a      	lsrs	r2, r3, #9
  406a72:	2a04      	cmp	r2, #4
  406a74:	d95b      	bls.n	406b2e <_malloc_r+0x41e>
  406a76:	2a14      	cmp	r2, #20
  406a78:	f200 80ae 	bhi.w	406bd8 <_malloc_r+0x4c8>
  406a7c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406a80:	00c9      	lsls	r1, r1, #3
  406a82:	325b      	adds	r2, #91	; 0x5b
  406a84:	eb07 0c01 	add.w	ip, r7, r1
  406a88:	5879      	ldr	r1, [r7, r1]
  406a8a:	f1ac 0c08 	sub.w	ip, ip, #8
  406a8e:	458c      	cmp	ip, r1
  406a90:	f000 8088 	beq.w	406ba4 <_malloc_r+0x494>
  406a94:	684a      	ldr	r2, [r1, #4]
  406a96:	f022 0203 	bic.w	r2, r2, #3
  406a9a:	4293      	cmp	r3, r2
  406a9c:	d273      	bcs.n	406b86 <_malloc_r+0x476>
  406a9e:	6889      	ldr	r1, [r1, #8]
  406aa0:	458c      	cmp	ip, r1
  406aa2:	d1f7      	bne.n	406a94 <_malloc_r+0x384>
  406aa4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  406aa8:	687b      	ldr	r3, [r7, #4]
  406aaa:	60e2      	str	r2, [r4, #12]
  406aac:	f8c4 c008 	str.w	ip, [r4, #8]
  406ab0:	6094      	str	r4, [r2, #8]
  406ab2:	f8cc 400c 	str.w	r4, [ip, #12]
  406ab6:	e68f      	b.n	4067d8 <_malloc_r+0xc8>
  406ab8:	19a1      	adds	r1, r4, r6
  406aba:	f046 0c01 	orr.w	ip, r6, #1
  406abe:	f042 0601 	orr.w	r6, r2, #1
  406ac2:	f8c4 c004 	str.w	ip, [r4, #4]
  406ac6:	4628      	mov	r0, r5
  406ac8:	6179      	str	r1, [r7, #20]
  406aca:	6139      	str	r1, [r7, #16]
  406acc:	f8c1 e00c 	str.w	lr, [r1, #12]
  406ad0:	f8c1 e008 	str.w	lr, [r1, #8]
  406ad4:	604e      	str	r6, [r1, #4]
  406ad6:	50e2      	str	r2, [r4, r3]
  406ad8:	f000 f99c 	bl	406e14 <__malloc_unlock>
  406adc:	3408      	adds	r4, #8
  406ade:	e6dd      	b.n	40689c <_malloc_r+0x18c>
  406ae0:	687b      	ldr	r3, [r7, #4]
  406ae2:	e679      	b.n	4067d8 <_malloc_r+0xc8>
  406ae4:	f108 0801 	add.w	r8, r8, #1
  406ae8:	f018 0f03 	tst.w	r8, #3
  406aec:	f10c 0c08 	add.w	ip, ip, #8
  406af0:	f47f ae85 	bne.w	4067fe <_malloc_r+0xee>
  406af4:	e02d      	b.n	406b52 <_malloc_r+0x442>
  406af6:	68dc      	ldr	r4, [r3, #12]
  406af8:	42a3      	cmp	r3, r4
  406afa:	bf08      	it	eq
  406afc:	3002      	addeq	r0, #2
  406afe:	f43f ae3e 	beq.w	40677e <_malloc_r+0x6e>
  406b02:	e6bb      	b.n	40687c <_malloc_r+0x16c>
  406b04:	4419      	add	r1, r3
  406b06:	461c      	mov	r4, r3
  406b08:	684a      	ldr	r2, [r1, #4]
  406b0a:	68db      	ldr	r3, [r3, #12]
  406b0c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406b10:	f042 0201 	orr.w	r2, r2, #1
  406b14:	604a      	str	r2, [r1, #4]
  406b16:	4628      	mov	r0, r5
  406b18:	60f3      	str	r3, [r6, #12]
  406b1a:	609e      	str	r6, [r3, #8]
  406b1c:	f000 f97a 	bl	406e14 <__malloc_unlock>
  406b20:	e6bc      	b.n	40689c <_malloc_r+0x18c>
  406b22:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  406b26:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  406b2a:	00c3      	lsls	r3, r0, #3
  406b2c:	e612      	b.n	406754 <_malloc_r+0x44>
  406b2e:	099a      	lsrs	r2, r3, #6
  406b30:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406b34:	00c9      	lsls	r1, r1, #3
  406b36:	3238      	adds	r2, #56	; 0x38
  406b38:	e7a4      	b.n	406a84 <_malloc_r+0x374>
  406b3a:	42bc      	cmp	r4, r7
  406b3c:	d054      	beq.n	406be8 <_malloc_r+0x4d8>
  406b3e:	68bc      	ldr	r4, [r7, #8]
  406b40:	6862      	ldr	r2, [r4, #4]
  406b42:	f022 0203 	bic.w	r2, r2, #3
  406b46:	e75d      	b.n	406a04 <_malloc_r+0x2f4>
  406b48:	f859 3908 	ldr.w	r3, [r9], #-8
  406b4c:	4599      	cmp	r9, r3
  406b4e:	f040 8086 	bne.w	406c5e <_malloc_r+0x54e>
  406b52:	f010 0f03 	tst.w	r0, #3
  406b56:	f100 30ff 	add.w	r0, r0, #4294967295
  406b5a:	d1f5      	bne.n	406b48 <_malloc_r+0x438>
  406b5c:	687b      	ldr	r3, [r7, #4]
  406b5e:	ea23 0304 	bic.w	r3, r3, r4
  406b62:	607b      	str	r3, [r7, #4]
  406b64:	0064      	lsls	r4, r4, #1
  406b66:	429c      	cmp	r4, r3
  406b68:	f63f aec7 	bhi.w	4068fa <_malloc_r+0x1ea>
  406b6c:	2c00      	cmp	r4, #0
  406b6e:	f43f aec4 	beq.w	4068fa <_malloc_r+0x1ea>
  406b72:	421c      	tst	r4, r3
  406b74:	4640      	mov	r0, r8
  406b76:	f47f ae3e 	bne.w	4067f6 <_malloc_r+0xe6>
  406b7a:	0064      	lsls	r4, r4, #1
  406b7c:	421c      	tst	r4, r3
  406b7e:	f100 0004 	add.w	r0, r0, #4
  406b82:	d0fa      	beq.n	406b7a <_malloc_r+0x46a>
  406b84:	e637      	b.n	4067f6 <_malloc_r+0xe6>
  406b86:	468c      	mov	ip, r1
  406b88:	e78c      	b.n	406aa4 <_malloc_r+0x394>
  406b8a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406b8e:	d815      	bhi.n	406bbc <_malloc_r+0x4ac>
  406b90:	0bf3      	lsrs	r3, r6, #15
  406b92:	f103 0078 	add.w	r0, r3, #120	; 0x78
  406b96:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  406b9a:	00c3      	lsls	r3, r0, #3
  406b9c:	e5da      	b.n	406754 <_malloc_r+0x44>
  406b9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  406ba2:	e6ed      	b.n	406980 <_malloc_r+0x270>
  406ba4:	687b      	ldr	r3, [r7, #4]
  406ba6:	1092      	asrs	r2, r2, #2
  406ba8:	2101      	movs	r1, #1
  406baa:	fa01 f202 	lsl.w	r2, r1, r2
  406bae:	4313      	orrs	r3, r2
  406bb0:	607b      	str	r3, [r7, #4]
  406bb2:	4662      	mov	r2, ip
  406bb4:	e779      	b.n	406aaa <_malloc_r+0x39a>
  406bb6:	2301      	movs	r3, #1
  406bb8:	6053      	str	r3, [r2, #4]
  406bba:	e729      	b.n	406a10 <_malloc_r+0x300>
  406bbc:	f240 5254 	movw	r2, #1364	; 0x554
  406bc0:	4293      	cmp	r3, r2
  406bc2:	d822      	bhi.n	406c0a <_malloc_r+0x4fa>
  406bc4:	0cb3      	lsrs	r3, r6, #18
  406bc6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  406bca:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  406bce:	00c3      	lsls	r3, r0, #3
  406bd0:	e5c0      	b.n	406754 <_malloc_r+0x44>
  406bd2:	f103 0b10 	add.w	fp, r3, #16
  406bd6:	e6ae      	b.n	406936 <_malloc_r+0x226>
  406bd8:	2a54      	cmp	r2, #84	; 0x54
  406bda:	d829      	bhi.n	406c30 <_malloc_r+0x520>
  406bdc:	0b1a      	lsrs	r2, r3, #12
  406bde:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406be2:	00c9      	lsls	r1, r1, #3
  406be4:	326e      	adds	r2, #110	; 0x6e
  406be6:	e74d      	b.n	406a84 <_malloc_r+0x374>
  406be8:	4b20      	ldr	r3, [pc, #128]	; (406c6c <_malloc_r+0x55c>)
  406bea:	6819      	ldr	r1, [r3, #0]
  406bec:	4459      	add	r1, fp
  406bee:	6019      	str	r1, [r3, #0]
  406bf0:	e6b2      	b.n	406958 <_malloc_r+0x248>
  406bf2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406bf6:	2800      	cmp	r0, #0
  406bf8:	f47f aeae 	bne.w	406958 <_malloc_r+0x248>
  406bfc:	eb08 030b 	add.w	r3, r8, fp
  406c00:	68ba      	ldr	r2, [r7, #8]
  406c02:	f043 0301 	orr.w	r3, r3, #1
  406c06:	6053      	str	r3, [r2, #4]
  406c08:	e6ee      	b.n	4069e8 <_malloc_r+0x2d8>
  406c0a:	207f      	movs	r0, #127	; 0x7f
  406c0c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406c10:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406c14:	e59e      	b.n	406754 <_malloc_r+0x44>
  406c16:	f104 0108 	add.w	r1, r4, #8
  406c1a:	4628      	mov	r0, r5
  406c1c:	9300      	str	r3, [sp, #0]
  406c1e:	f7ff fa53 	bl	4060c8 <_free_r>
  406c22:	9b00      	ldr	r3, [sp, #0]
  406c24:	6819      	ldr	r1, [r3, #0]
  406c26:	e6df      	b.n	4069e8 <_malloc_r+0x2d8>
  406c28:	2001      	movs	r0, #1
  406c2a:	f04f 0900 	mov.w	r9, #0
  406c2e:	e6bc      	b.n	4069aa <_malloc_r+0x29a>
  406c30:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406c34:	d805      	bhi.n	406c42 <_malloc_r+0x532>
  406c36:	0bda      	lsrs	r2, r3, #15
  406c38:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406c3c:	00c9      	lsls	r1, r1, #3
  406c3e:	3277      	adds	r2, #119	; 0x77
  406c40:	e720      	b.n	406a84 <_malloc_r+0x374>
  406c42:	f240 5154 	movw	r1, #1364	; 0x554
  406c46:	428a      	cmp	r2, r1
  406c48:	d805      	bhi.n	406c56 <_malloc_r+0x546>
  406c4a:	0c9a      	lsrs	r2, r3, #18
  406c4c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406c50:	00c9      	lsls	r1, r1, #3
  406c52:	327c      	adds	r2, #124	; 0x7c
  406c54:	e716      	b.n	406a84 <_malloc_r+0x374>
  406c56:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  406c5a:	227e      	movs	r2, #126	; 0x7e
  406c5c:	e712      	b.n	406a84 <_malloc_r+0x374>
  406c5e:	687b      	ldr	r3, [r7, #4]
  406c60:	e780      	b.n	406b64 <_malloc_r+0x454>
  406c62:	08f0      	lsrs	r0, r6, #3
  406c64:	f106 0308 	add.w	r3, r6, #8
  406c68:	e600      	b.n	40686c <_malloc_r+0x15c>
  406c6a:	bf00      	nop
  406c6c:	20400a34 	.word	0x20400a34

00406c70 <__ascii_mbtowc>:
  406c70:	b082      	sub	sp, #8
  406c72:	b149      	cbz	r1, 406c88 <__ascii_mbtowc+0x18>
  406c74:	b15a      	cbz	r2, 406c8e <__ascii_mbtowc+0x1e>
  406c76:	b16b      	cbz	r3, 406c94 <__ascii_mbtowc+0x24>
  406c78:	7813      	ldrb	r3, [r2, #0]
  406c7a:	600b      	str	r3, [r1, #0]
  406c7c:	7812      	ldrb	r2, [r2, #0]
  406c7e:	1c10      	adds	r0, r2, #0
  406c80:	bf18      	it	ne
  406c82:	2001      	movne	r0, #1
  406c84:	b002      	add	sp, #8
  406c86:	4770      	bx	lr
  406c88:	a901      	add	r1, sp, #4
  406c8a:	2a00      	cmp	r2, #0
  406c8c:	d1f3      	bne.n	406c76 <__ascii_mbtowc+0x6>
  406c8e:	4610      	mov	r0, r2
  406c90:	b002      	add	sp, #8
  406c92:	4770      	bx	lr
  406c94:	f06f 0001 	mvn.w	r0, #1
  406c98:	e7f4      	b.n	406c84 <__ascii_mbtowc+0x14>
  406c9a:	bf00      	nop
  406c9c:	0000      	movs	r0, r0
	...

00406ca0 <memchr>:
  406ca0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406ca4:	2a10      	cmp	r2, #16
  406ca6:	db2b      	blt.n	406d00 <memchr+0x60>
  406ca8:	f010 0f07 	tst.w	r0, #7
  406cac:	d008      	beq.n	406cc0 <memchr+0x20>
  406cae:	f810 3b01 	ldrb.w	r3, [r0], #1
  406cb2:	3a01      	subs	r2, #1
  406cb4:	428b      	cmp	r3, r1
  406cb6:	d02d      	beq.n	406d14 <memchr+0x74>
  406cb8:	f010 0f07 	tst.w	r0, #7
  406cbc:	b342      	cbz	r2, 406d10 <memchr+0x70>
  406cbe:	d1f6      	bne.n	406cae <memchr+0xe>
  406cc0:	b4f0      	push	{r4, r5, r6, r7}
  406cc2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406cc6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406cca:	f022 0407 	bic.w	r4, r2, #7
  406cce:	f07f 0700 	mvns.w	r7, #0
  406cd2:	2300      	movs	r3, #0
  406cd4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406cd8:	3c08      	subs	r4, #8
  406cda:	ea85 0501 	eor.w	r5, r5, r1
  406cde:	ea86 0601 	eor.w	r6, r6, r1
  406ce2:	fa85 f547 	uadd8	r5, r5, r7
  406ce6:	faa3 f587 	sel	r5, r3, r7
  406cea:	fa86 f647 	uadd8	r6, r6, r7
  406cee:	faa5 f687 	sel	r6, r5, r7
  406cf2:	b98e      	cbnz	r6, 406d18 <memchr+0x78>
  406cf4:	d1ee      	bne.n	406cd4 <memchr+0x34>
  406cf6:	bcf0      	pop	{r4, r5, r6, r7}
  406cf8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406cfc:	f002 0207 	and.w	r2, r2, #7
  406d00:	b132      	cbz	r2, 406d10 <memchr+0x70>
  406d02:	f810 3b01 	ldrb.w	r3, [r0], #1
  406d06:	3a01      	subs	r2, #1
  406d08:	ea83 0301 	eor.w	r3, r3, r1
  406d0c:	b113      	cbz	r3, 406d14 <memchr+0x74>
  406d0e:	d1f8      	bne.n	406d02 <memchr+0x62>
  406d10:	2000      	movs	r0, #0
  406d12:	4770      	bx	lr
  406d14:	3801      	subs	r0, #1
  406d16:	4770      	bx	lr
  406d18:	2d00      	cmp	r5, #0
  406d1a:	bf06      	itte	eq
  406d1c:	4635      	moveq	r5, r6
  406d1e:	3803      	subeq	r0, #3
  406d20:	3807      	subne	r0, #7
  406d22:	f015 0f01 	tst.w	r5, #1
  406d26:	d107      	bne.n	406d38 <memchr+0x98>
  406d28:	3001      	adds	r0, #1
  406d2a:	f415 7f80 	tst.w	r5, #256	; 0x100
  406d2e:	bf02      	ittt	eq
  406d30:	3001      	addeq	r0, #1
  406d32:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406d36:	3001      	addeq	r0, #1
  406d38:	bcf0      	pop	{r4, r5, r6, r7}
  406d3a:	3801      	subs	r0, #1
  406d3c:	4770      	bx	lr
  406d3e:	bf00      	nop

00406d40 <memmove>:
  406d40:	4288      	cmp	r0, r1
  406d42:	b5f0      	push	{r4, r5, r6, r7, lr}
  406d44:	d90d      	bls.n	406d62 <memmove+0x22>
  406d46:	188b      	adds	r3, r1, r2
  406d48:	4298      	cmp	r0, r3
  406d4a:	d20a      	bcs.n	406d62 <memmove+0x22>
  406d4c:	1884      	adds	r4, r0, r2
  406d4e:	2a00      	cmp	r2, #0
  406d50:	d051      	beq.n	406df6 <memmove+0xb6>
  406d52:	4622      	mov	r2, r4
  406d54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406d58:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406d5c:	4299      	cmp	r1, r3
  406d5e:	d1f9      	bne.n	406d54 <memmove+0x14>
  406d60:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d62:	2a0f      	cmp	r2, #15
  406d64:	d948      	bls.n	406df8 <memmove+0xb8>
  406d66:	ea41 0300 	orr.w	r3, r1, r0
  406d6a:	079b      	lsls	r3, r3, #30
  406d6c:	d146      	bne.n	406dfc <memmove+0xbc>
  406d6e:	f100 0410 	add.w	r4, r0, #16
  406d72:	f101 0310 	add.w	r3, r1, #16
  406d76:	4615      	mov	r5, r2
  406d78:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406d7c:	f844 6c10 	str.w	r6, [r4, #-16]
  406d80:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406d84:	f844 6c0c 	str.w	r6, [r4, #-12]
  406d88:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406d8c:	f844 6c08 	str.w	r6, [r4, #-8]
  406d90:	3d10      	subs	r5, #16
  406d92:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406d96:	f844 6c04 	str.w	r6, [r4, #-4]
  406d9a:	2d0f      	cmp	r5, #15
  406d9c:	f103 0310 	add.w	r3, r3, #16
  406da0:	f104 0410 	add.w	r4, r4, #16
  406da4:	d8e8      	bhi.n	406d78 <memmove+0x38>
  406da6:	f1a2 0310 	sub.w	r3, r2, #16
  406daa:	f023 030f 	bic.w	r3, r3, #15
  406dae:	f002 0e0f 	and.w	lr, r2, #15
  406db2:	3310      	adds	r3, #16
  406db4:	f1be 0f03 	cmp.w	lr, #3
  406db8:	4419      	add	r1, r3
  406dba:	4403      	add	r3, r0
  406dbc:	d921      	bls.n	406e02 <memmove+0xc2>
  406dbe:	1f1e      	subs	r6, r3, #4
  406dc0:	460d      	mov	r5, r1
  406dc2:	4674      	mov	r4, lr
  406dc4:	3c04      	subs	r4, #4
  406dc6:	f855 7b04 	ldr.w	r7, [r5], #4
  406dca:	f846 7f04 	str.w	r7, [r6, #4]!
  406dce:	2c03      	cmp	r4, #3
  406dd0:	d8f8      	bhi.n	406dc4 <memmove+0x84>
  406dd2:	f1ae 0404 	sub.w	r4, lr, #4
  406dd6:	f024 0403 	bic.w	r4, r4, #3
  406dda:	3404      	adds	r4, #4
  406ddc:	4421      	add	r1, r4
  406dde:	4423      	add	r3, r4
  406de0:	f002 0203 	and.w	r2, r2, #3
  406de4:	b162      	cbz	r2, 406e00 <memmove+0xc0>
  406de6:	3b01      	subs	r3, #1
  406de8:	440a      	add	r2, r1
  406dea:	f811 4b01 	ldrb.w	r4, [r1], #1
  406dee:	f803 4f01 	strb.w	r4, [r3, #1]!
  406df2:	428a      	cmp	r2, r1
  406df4:	d1f9      	bne.n	406dea <memmove+0xaa>
  406df6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406df8:	4603      	mov	r3, r0
  406dfa:	e7f3      	b.n	406de4 <memmove+0xa4>
  406dfc:	4603      	mov	r3, r0
  406dfe:	e7f2      	b.n	406de6 <memmove+0xa6>
  406e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406e02:	4672      	mov	r2, lr
  406e04:	e7ee      	b.n	406de4 <memmove+0xa4>
  406e06:	bf00      	nop

00406e08 <__malloc_lock>:
  406e08:	4801      	ldr	r0, [pc, #4]	; (406e10 <__malloc_lock+0x8>)
  406e0a:	f7ff bc05 	b.w	406618 <__retarget_lock_acquire_recursive>
  406e0e:	bf00      	nop
  406e10:	20400a7c 	.word	0x20400a7c

00406e14 <__malloc_unlock>:
  406e14:	4801      	ldr	r0, [pc, #4]	; (406e1c <__malloc_unlock+0x8>)
  406e16:	f7ff bc01 	b.w	40661c <__retarget_lock_release_recursive>
  406e1a:	bf00      	nop
  406e1c:	20400a7c 	.word	0x20400a7c

00406e20 <_Balloc>:
  406e20:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406e22:	b570      	push	{r4, r5, r6, lr}
  406e24:	4605      	mov	r5, r0
  406e26:	460c      	mov	r4, r1
  406e28:	b14b      	cbz	r3, 406e3e <_Balloc+0x1e>
  406e2a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406e2e:	b180      	cbz	r0, 406e52 <_Balloc+0x32>
  406e30:	6802      	ldr	r2, [r0, #0]
  406e32:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406e36:	2300      	movs	r3, #0
  406e38:	6103      	str	r3, [r0, #16]
  406e3a:	60c3      	str	r3, [r0, #12]
  406e3c:	bd70      	pop	{r4, r5, r6, pc}
  406e3e:	2221      	movs	r2, #33	; 0x21
  406e40:	2104      	movs	r1, #4
  406e42:	f000 fe41 	bl	407ac8 <_calloc_r>
  406e46:	64e8      	str	r0, [r5, #76]	; 0x4c
  406e48:	4603      	mov	r3, r0
  406e4a:	2800      	cmp	r0, #0
  406e4c:	d1ed      	bne.n	406e2a <_Balloc+0xa>
  406e4e:	2000      	movs	r0, #0
  406e50:	bd70      	pop	{r4, r5, r6, pc}
  406e52:	2101      	movs	r1, #1
  406e54:	fa01 f604 	lsl.w	r6, r1, r4
  406e58:	1d72      	adds	r2, r6, #5
  406e5a:	4628      	mov	r0, r5
  406e5c:	0092      	lsls	r2, r2, #2
  406e5e:	f000 fe33 	bl	407ac8 <_calloc_r>
  406e62:	2800      	cmp	r0, #0
  406e64:	d0f3      	beq.n	406e4e <_Balloc+0x2e>
  406e66:	6044      	str	r4, [r0, #4]
  406e68:	6086      	str	r6, [r0, #8]
  406e6a:	e7e4      	b.n	406e36 <_Balloc+0x16>

00406e6c <_Bfree>:
  406e6c:	b131      	cbz	r1, 406e7c <_Bfree+0x10>
  406e6e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406e70:	684a      	ldr	r2, [r1, #4]
  406e72:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406e76:	6008      	str	r0, [r1, #0]
  406e78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406e7c:	4770      	bx	lr
  406e7e:	bf00      	nop

00406e80 <__multadd>:
  406e80:	b5f0      	push	{r4, r5, r6, r7, lr}
  406e82:	690c      	ldr	r4, [r1, #16]
  406e84:	b083      	sub	sp, #12
  406e86:	460d      	mov	r5, r1
  406e88:	4606      	mov	r6, r0
  406e8a:	f101 0e14 	add.w	lr, r1, #20
  406e8e:	2700      	movs	r7, #0
  406e90:	f8de 0000 	ldr.w	r0, [lr]
  406e94:	b281      	uxth	r1, r0
  406e96:	fb02 3301 	mla	r3, r2, r1, r3
  406e9a:	0c01      	lsrs	r1, r0, #16
  406e9c:	0c18      	lsrs	r0, r3, #16
  406e9e:	fb02 0101 	mla	r1, r2, r1, r0
  406ea2:	b29b      	uxth	r3, r3
  406ea4:	3701      	adds	r7, #1
  406ea6:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406eaa:	42bc      	cmp	r4, r7
  406eac:	f84e 3b04 	str.w	r3, [lr], #4
  406eb0:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406eb4:	dcec      	bgt.n	406e90 <__multadd+0x10>
  406eb6:	b13b      	cbz	r3, 406ec8 <__multadd+0x48>
  406eb8:	68aa      	ldr	r2, [r5, #8]
  406eba:	4294      	cmp	r4, r2
  406ebc:	da07      	bge.n	406ece <__multadd+0x4e>
  406ebe:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406ec2:	3401      	adds	r4, #1
  406ec4:	6153      	str	r3, [r2, #20]
  406ec6:	612c      	str	r4, [r5, #16]
  406ec8:	4628      	mov	r0, r5
  406eca:	b003      	add	sp, #12
  406ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ece:	6869      	ldr	r1, [r5, #4]
  406ed0:	9301      	str	r3, [sp, #4]
  406ed2:	3101      	adds	r1, #1
  406ed4:	4630      	mov	r0, r6
  406ed6:	f7ff ffa3 	bl	406e20 <_Balloc>
  406eda:	692a      	ldr	r2, [r5, #16]
  406edc:	3202      	adds	r2, #2
  406ede:	f105 010c 	add.w	r1, r5, #12
  406ee2:	4607      	mov	r7, r0
  406ee4:	0092      	lsls	r2, r2, #2
  406ee6:	300c      	adds	r0, #12
  406ee8:	f7fa ff8c 	bl	401e04 <memcpy>
  406eec:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406eee:	6869      	ldr	r1, [r5, #4]
  406ef0:	9b01      	ldr	r3, [sp, #4]
  406ef2:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406ef6:	6028      	str	r0, [r5, #0]
  406ef8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406efc:	463d      	mov	r5, r7
  406efe:	e7de      	b.n	406ebe <__multadd+0x3e>

00406f00 <__hi0bits>:
  406f00:	0c02      	lsrs	r2, r0, #16
  406f02:	0412      	lsls	r2, r2, #16
  406f04:	4603      	mov	r3, r0
  406f06:	b9b2      	cbnz	r2, 406f36 <__hi0bits+0x36>
  406f08:	0403      	lsls	r3, r0, #16
  406f0a:	2010      	movs	r0, #16
  406f0c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406f10:	bf04      	itt	eq
  406f12:	021b      	lsleq	r3, r3, #8
  406f14:	3008      	addeq	r0, #8
  406f16:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406f1a:	bf04      	itt	eq
  406f1c:	011b      	lsleq	r3, r3, #4
  406f1e:	3004      	addeq	r0, #4
  406f20:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406f24:	bf04      	itt	eq
  406f26:	009b      	lsleq	r3, r3, #2
  406f28:	3002      	addeq	r0, #2
  406f2a:	2b00      	cmp	r3, #0
  406f2c:	db02      	blt.n	406f34 <__hi0bits+0x34>
  406f2e:	005b      	lsls	r3, r3, #1
  406f30:	d403      	bmi.n	406f3a <__hi0bits+0x3a>
  406f32:	2020      	movs	r0, #32
  406f34:	4770      	bx	lr
  406f36:	2000      	movs	r0, #0
  406f38:	e7e8      	b.n	406f0c <__hi0bits+0xc>
  406f3a:	3001      	adds	r0, #1
  406f3c:	4770      	bx	lr
  406f3e:	bf00      	nop

00406f40 <__lo0bits>:
  406f40:	6803      	ldr	r3, [r0, #0]
  406f42:	f013 0207 	ands.w	r2, r3, #7
  406f46:	4601      	mov	r1, r0
  406f48:	d007      	beq.n	406f5a <__lo0bits+0x1a>
  406f4a:	07da      	lsls	r2, r3, #31
  406f4c:	d421      	bmi.n	406f92 <__lo0bits+0x52>
  406f4e:	0798      	lsls	r0, r3, #30
  406f50:	d421      	bmi.n	406f96 <__lo0bits+0x56>
  406f52:	089b      	lsrs	r3, r3, #2
  406f54:	600b      	str	r3, [r1, #0]
  406f56:	2002      	movs	r0, #2
  406f58:	4770      	bx	lr
  406f5a:	b298      	uxth	r0, r3
  406f5c:	b198      	cbz	r0, 406f86 <__lo0bits+0x46>
  406f5e:	4610      	mov	r0, r2
  406f60:	f013 0fff 	tst.w	r3, #255	; 0xff
  406f64:	bf04      	itt	eq
  406f66:	0a1b      	lsreq	r3, r3, #8
  406f68:	3008      	addeq	r0, #8
  406f6a:	071a      	lsls	r2, r3, #28
  406f6c:	bf04      	itt	eq
  406f6e:	091b      	lsreq	r3, r3, #4
  406f70:	3004      	addeq	r0, #4
  406f72:	079a      	lsls	r2, r3, #30
  406f74:	bf04      	itt	eq
  406f76:	089b      	lsreq	r3, r3, #2
  406f78:	3002      	addeq	r0, #2
  406f7a:	07da      	lsls	r2, r3, #31
  406f7c:	d407      	bmi.n	406f8e <__lo0bits+0x4e>
  406f7e:	085b      	lsrs	r3, r3, #1
  406f80:	d104      	bne.n	406f8c <__lo0bits+0x4c>
  406f82:	2020      	movs	r0, #32
  406f84:	4770      	bx	lr
  406f86:	0c1b      	lsrs	r3, r3, #16
  406f88:	2010      	movs	r0, #16
  406f8a:	e7e9      	b.n	406f60 <__lo0bits+0x20>
  406f8c:	3001      	adds	r0, #1
  406f8e:	600b      	str	r3, [r1, #0]
  406f90:	4770      	bx	lr
  406f92:	2000      	movs	r0, #0
  406f94:	4770      	bx	lr
  406f96:	085b      	lsrs	r3, r3, #1
  406f98:	600b      	str	r3, [r1, #0]
  406f9a:	2001      	movs	r0, #1
  406f9c:	4770      	bx	lr
  406f9e:	bf00      	nop

00406fa0 <__i2b>:
  406fa0:	b510      	push	{r4, lr}
  406fa2:	460c      	mov	r4, r1
  406fa4:	2101      	movs	r1, #1
  406fa6:	f7ff ff3b 	bl	406e20 <_Balloc>
  406faa:	2201      	movs	r2, #1
  406fac:	6144      	str	r4, [r0, #20]
  406fae:	6102      	str	r2, [r0, #16]
  406fb0:	bd10      	pop	{r4, pc}
  406fb2:	bf00      	nop

00406fb4 <__multiply>:
  406fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406fb8:	690c      	ldr	r4, [r1, #16]
  406fba:	6915      	ldr	r5, [r2, #16]
  406fbc:	42ac      	cmp	r4, r5
  406fbe:	b083      	sub	sp, #12
  406fc0:	468b      	mov	fp, r1
  406fc2:	4616      	mov	r6, r2
  406fc4:	da04      	bge.n	406fd0 <__multiply+0x1c>
  406fc6:	4622      	mov	r2, r4
  406fc8:	46b3      	mov	fp, r6
  406fca:	462c      	mov	r4, r5
  406fcc:	460e      	mov	r6, r1
  406fce:	4615      	mov	r5, r2
  406fd0:	f8db 3008 	ldr.w	r3, [fp, #8]
  406fd4:	f8db 1004 	ldr.w	r1, [fp, #4]
  406fd8:	eb04 0805 	add.w	r8, r4, r5
  406fdc:	4598      	cmp	r8, r3
  406fde:	bfc8      	it	gt
  406fe0:	3101      	addgt	r1, #1
  406fe2:	f7ff ff1d 	bl	406e20 <_Balloc>
  406fe6:	f100 0914 	add.w	r9, r0, #20
  406fea:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406fee:	45d1      	cmp	r9, sl
  406ff0:	9000      	str	r0, [sp, #0]
  406ff2:	d205      	bcs.n	407000 <__multiply+0x4c>
  406ff4:	464b      	mov	r3, r9
  406ff6:	2100      	movs	r1, #0
  406ff8:	f843 1b04 	str.w	r1, [r3], #4
  406ffc:	459a      	cmp	sl, r3
  406ffe:	d8fb      	bhi.n	406ff8 <__multiply+0x44>
  407000:	f106 0c14 	add.w	ip, r6, #20
  407004:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  407008:	f10b 0b14 	add.w	fp, fp, #20
  40700c:	459c      	cmp	ip, r3
  40700e:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  407012:	d24c      	bcs.n	4070ae <__multiply+0xfa>
  407014:	f8cd a004 	str.w	sl, [sp, #4]
  407018:	469a      	mov	sl, r3
  40701a:	f8dc 5000 	ldr.w	r5, [ip]
  40701e:	b2af      	uxth	r7, r5
  407020:	b1ef      	cbz	r7, 40705e <__multiply+0xaa>
  407022:	2100      	movs	r1, #0
  407024:	464d      	mov	r5, r9
  407026:	465e      	mov	r6, fp
  407028:	460c      	mov	r4, r1
  40702a:	f856 2b04 	ldr.w	r2, [r6], #4
  40702e:	6828      	ldr	r0, [r5, #0]
  407030:	b293      	uxth	r3, r2
  407032:	b281      	uxth	r1, r0
  407034:	fb07 1303 	mla	r3, r7, r3, r1
  407038:	0c12      	lsrs	r2, r2, #16
  40703a:	0c01      	lsrs	r1, r0, #16
  40703c:	4423      	add	r3, r4
  40703e:	fb07 1102 	mla	r1, r7, r2, r1
  407042:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  407046:	b29b      	uxth	r3, r3
  407048:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40704c:	45b6      	cmp	lr, r6
  40704e:	f845 3b04 	str.w	r3, [r5], #4
  407052:	ea4f 4411 	mov.w	r4, r1, lsr #16
  407056:	d8e8      	bhi.n	40702a <__multiply+0x76>
  407058:	602c      	str	r4, [r5, #0]
  40705a:	f8dc 5000 	ldr.w	r5, [ip]
  40705e:	0c2d      	lsrs	r5, r5, #16
  407060:	d01d      	beq.n	40709e <__multiply+0xea>
  407062:	f8d9 3000 	ldr.w	r3, [r9]
  407066:	4648      	mov	r0, r9
  407068:	461c      	mov	r4, r3
  40706a:	4659      	mov	r1, fp
  40706c:	2200      	movs	r2, #0
  40706e:	880e      	ldrh	r6, [r1, #0]
  407070:	0c24      	lsrs	r4, r4, #16
  407072:	fb05 4406 	mla	r4, r5, r6, r4
  407076:	4422      	add	r2, r4
  407078:	b29b      	uxth	r3, r3
  40707a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40707e:	f840 3b04 	str.w	r3, [r0], #4
  407082:	f851 3b04 	ldr.w	r3, [r1], #4
  407086:	6804      	ldr	r4, [r0, #0]
  407088:	0c1b      	lsrs	r3, r3, #16
  40708a:	b2a6      	uxth	r6, r4
  40708c:	fb05 6303 	mla	r3, r5, r3, r6
  407090:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407094:	458e      	cmp	lr, r1
  407096:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40709a:	d8e8      	bhi.n	40706e <__multiply+0xba>
  40709c:	6003      	str	r3, [r0, #0]
  40709e:	f10c 0c04 	add.w	ip, ip, #4
  4070a2:	45e2      	cmp	sl, ip
  4070a4:	f109 0904 	add.w	r9, r9, #4
  4070a8:	d8b7      	bhi.n	40701a <__multiply+0x66>
  4070aa:	f8dd a004 	ldr.w	sl, [sp, #4]
  4070ae:	f1b8 0f00 	cmp.w	r8, #0
  4070b2:	dd0b      	ble.n	4070cc <__multiply+0x118>
  4070b4:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4070b8:	f1aa 0a04 	sub.w	sl, sl, #4
  4070bc:	b11b      	cbz	r3, 4070c6 <__multiply+0x112>
  4070be:	e005      	b.n	4070cc <__multiply+0x118>
  4070c0:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4070c4:	b913      	cbnz	r3, 4070cc <__multiply+0x118>
  4070c6:	f1b8 0801 	subs.w	r8, r8, #1
  4070ca:	d1f9      	bne.n	4070c0 <__multiply+0x10c>
  4070cc:	9800      	ldr	r0, [sp, #0]
  4070ce:	f8c0 8010 	str.w	r8, [r0, #16]
  4070d2:	b003      	add	sp, #12
  4070d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004070d8 <__pow5mult>:
  4070d8:	f012 0303 	ands.w	r3, r2, #3
  4070dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4070e0:	4614      	mov	r4, r2
  4070e2:	4607      	mov	r7, r0
  4070e4:	d12e      	bne.n	407144 <__pow5mult+0x6c>
  4070e6:	460d      	mov	r5, r1
  4070e8:	10a4      	asrs	r4, r4, #2
  4070ea:	d01c      	beq.n	407126 <__pow5mult+0x4e>
  4070ec:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4070ee:	b396      	cbz	r6, 407156 <__pow5mult+0x7e>
  4070f0:	07e3      	lsls	r3, r4, #31
  4070f2:	f04f 0800 	mov.w	r8, #0
  4070f6:	d406      	bmi.n	407106 <__pow5mult+0x2e>
  4070f8:	1064      	asrs	r4, r4, #1
  4070fa:	d014      	beq.n	407126 <__pow5mult+0x4e>
  4070fc:	6830      	ldr	r0, [r6, #0]
  4070fe:	b1a8      	cbz	r0, 40712c <__pow5mult+0x54>
  407100:	4606      	mov	r6, r0
  407102:	07e3      	lsls	r3, r4, #31
  407104:	d5f8      	bpl.n	4070f8 <__pow5mult+0x20>
  407106:	4632      	mov	r2, r6
  407108:	4629      	mov	r1, r5
  40710a:	4638      	mov	r0, r7
  40710c:	f7ff ff52 	bl	406fb4 <__multiply>
  407110:	b1b5      	cbz	r5, 407140 <__pow5mult+0x68>
  407112:	686a      	ldr	r2, [r5, #4]
  407114:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407116:	1064      	asrs	r4, r4, #1
  407118:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40711c:	6029      	str	r1, [r5, #0]
  40711e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407122:	4605      	mov	r5, r0
  407124:	d1ea      	bne.n	4070fc <__pow5mult+0x24>
  407126:	4628      	mov	r0, r5
  407128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40712c:	4632      	mov	r2, r6
  40712e:	4631      	mov	r1, r6
  407130:	4638      	mov	r0, r7
  407132:	f7ff ff3f 	bl	406fb4 <__multiply>
  407136:	6030      	str	r0, [r6, #0]
  407138:	f8c0 8000 	str.w	r8, [r0]
  40713c:	4606      	mov	r6, r0
  40713e:	e7e0      	b.n	407102 <__pow5mult+0x2a>
  407140:	4605      	mov	r5, r0
  407142:	e7d9      	b.n	4070f8 <__pow5mult+0x20>
  407144:	1e5a      	subs	r2, r3, #1
  407146:	4d0b      	ldr	r5, [pc, #44]	; (407174 <__pow5mult+0x9c>)
  407148:	2300      	movs	r3, #0
  40714a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40714e:	f7ff fe97 	bl	406e80 <__multadd>
  407152:	4605      	mov	r5, r0
  407154:	e7c8      	b.n	4070e8 <__pow5mult+0x10>
  407156:	2101      	movs	r1, #1
  407158:	4638      	mov	r0, r7
  40715a:	f7ff fe61 	bl	406e20 <_Balloc>
  40715e:	f240 2171 	movw	r1, #625	; 0x271
  407162:	2201      	movs	r2, #1
  407164:	2300      	movs	r3, #0
  407166:	6141      	str	r1, [r0, #20]
  407168:	6102      	str	r2, [r0, #16]
  40716a:	4606      	mov	r6, r0
  40716c:	64b8      	str	r0, [r7, #72]	; 0x48
  40716e:	6003      	str	r3, [r0, #0]
  407170:	e7be      	b.n	4070f0 <__pow5mult+0x18>
  407172:	bf00      	nop
  407174:	00408ee8 	.word	0x00408ee8

00407178 <__lshift>:
  407178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40717c:	4691      	mov	r9, r2
  40717e:	690a      	ldr	r2, [r1, #16]
  407180:	688b      	ldr	r3, [r1, #8]
  407182:	ea4f 1469 	mov.w	r4, r9, asr #5
  407186:	eb04 0802 	add.w	r8, r4, r2
  40718a:	f108 0501 	add.w	r5, r8, #1
  40718e:	429d      	cmp	r5, r3
  407190:	460e      	mov	r6, r1
  407192:	4607      	mov	r7, r0
  407194:	6849      	ldr	r1, [r1, #4]
  407196:	dd04      	ble.n	4071a2 <__lshift+0x2a>
  407198:	005b      	lsls	r3, r3, #1
  40719a:	429d      	cmp	r5, r3
  40719c:	f101 0101 	add.w	r1, r1, #1
  4071a0:	dcfa      	bgt.n	407198 <__lshift+0x20>
  4071a2:	4638      	mov	r0, r7
  4071a4:	f7ff fe3c 	bl	406e20 <_Balloc>
  4071a8:	2c00      	cmp	r4, #0
  4071aa:	f100 0314 	add.w	r3, r0, #20
  4071ae:	dd06      	ble.n	4071be <__lshift+0x46>
  4071b0:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4071b4:	2100      	movs	r1, #0
  4071b6:	f843 1b04 	str.w	r1, [r3], #4
  4071ba:	429a      	cmp	r2, r3
  4071bc:	d1fb      	bne.n	4071b6 <__lshift+0x3e>
  4071be:	6934      	ldr	r4, [r6, #16]
  4071c0:	f106 0114 	add.w	r1, r6, #20
  4071c4:	f019 091f 	ands.w	r9, r9, #31
  4071c8:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4071cc:	d01d      	beq.n	40720a <__lshift+0x92>
  4071ce:	f1c9 0c20 	rsb	ip, r9, #32
  4071d2:	2200      	movs	r2, #0
  4071d4:	680c      	ldr	r4, [r1, #0]
  4071d6:	fa04 f409 	lsl.w	r4, r4, r9
  4071da:	4314      	orrs	r4, r2
  4071dc:	f843 4b04 	str.w	r4, [r3], #4
  4071e0:	f851 2b04 	ldr.w	r2, [r1], #4
  4071e4:	458e      	cmp	lr, r1
  4071e6:	fa22 f20c 	lsr.w	r2, r2, ip
  4071ea:	d8f3      	bhi.n	4071d4 <__lshift+0x5c>
  4071ec:	601a      	str	r2, [r3, #0]
  4071ee:	b10a      	cbz	r2, 4071f4 <__lshift+0x7c>
  4071f0:	f108 0502 	add.w	r5, r8, #2
  4071f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4071f6:	6872      	ldr	r2, [r6, #4]
  4071f8:	3d01      	subs	r5, #1
  4071fa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4071fe:	6105      	str	r5, [r0, #16]
  407200:	6031      	str	r1, [r6, #0]
  407202:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40720a:	3b04      	subs	r3, #4
  40720c:	f851 2b04 	ldr.w	r2, [r1], #4
  407210:	f843 2f04 	str.w	r2, [r3, #4]!
  407214:	458e      	cmp	lr, r1
  407216:	d8f9      	bhi.n	40720c <__lshift+0x94>
  407218:	e7ec      	b.n	4071f4 <__lshift+0x7c>
  40721a:	bf00      	nop

0040721c <__mcmp>:
  40721c:	b430      	push	{r4, r5}
  40721e:	690b      	ldr	r3, [r1, #16]
  407220:	4605      	mov	r5, r0
  407222:	6900      	ldr	r0, [r0, #16]
  407224:	1ac0      	subs	r0, r0, r3
  407226:	d10f      	bne.n	407248 <__mcmp+0x2c>
  407228:	009b      	lsls	r3, r3, #2
  40722a:	3514      	adds	r5, #20
  40722c:	3114      	adds	r1, #20
  40722e:	4419      	add	r1, r3
  407230:	442b      	add	r3, r5
  407232:	e001      	b.n	407238 <__mcmp+0x1c>
  407234:	429d      	cmp	r5, r3
  407236:	d207      	bcs.n	407248 <__mcmp+0x2c>
  407238:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40723c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407240:	4294      	cmp	r4, r2
  407242:	d0f7      	beq.n	407234 <__mcmp+0x18>
  407244:	d302      	bcc.n	40724c <__mcmp+0x30>
  407246:	2001      	movs	r0, #1
  407248:	bc30      	pop	{r4, r5}
  40724a:	4770      	bx	lr
  40724c:	f04f 30ff 	mov.w	r0, #4294967295
  407250:	e7fa      	b.n	407248 <__mcmp+0x2c>
  407252:	bf00      	nop

00407254 <__mdiff>:
  407254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407258:	690f      	ldr	r7, [r1, #16]
  40725a:	460e      	mov	r6, r1
  40725c:	6911      	ldr	r1, [r2, #16]
  40725e:	1a7f      	subs	r7, r7, r1
  407260:	2f00      	cmp	r7, #0
  407262:	4690      	mov	r8, r2
  407264:	d117      	bne.n	407296 <__mdiff+0x42>
  407266:	0089      	lsls	r1, r1, #2
  407268:	f106 0514 	add.w	r5, r6, #20
  40726c:	f102 0e14 	add.w	lr, r2, #20
  407270:	186b      	adds	r3, r5, r1
  407272:	4471      	add	r1, lr
  407274:	e001      	b.n	40727a <__mdiff+0x26>
  407276:	429d      	cmp	r5, r3
  407278:	d25c      	bcs.n	407334 <__mdiff+0xe0>
  40727a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40727e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407282:	42a2      	cmp	r2, r4
  407284:	d0f7      	beq.n	407276 <__mdiff+0x22>
  407286:	d25e      	bcs.n	407346 <__mdiff+0xf2>
  407288:	4633      	mov	r3, r6
  40728a:	462c      	mov	r4, r5
  40728c:	4646      	mov	r6, r8
  40728e:	4675      	mov	r5, lr
  407290:	4698      	mov	r8, r3
  407292:	2701      	movs	r7, #1
  407294:	e005      	b.n	4072a2 <__mdiff+0x4e>
  407296:	db58      	blt.n	40734a <__mdiff+0xf6>
  407298:	f106 0514 	add.w	r5, r6, #20
  40729c:	f108 0414 	add.w	r4, r8, #20
  4072a0:	2700      	movs	r7, #0
  4072a2:	6871      	ldr	r1, [r6, #4]
  4072a4:	f7ff fdbc 	bl	406e20 <_Balloc>
  4072a8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4072ac:	6936      	ldr	r6, [r6, #16]
  4072ae:	60c7      	str	r7, [r0, #12]
  4072b0:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4072b4:	46a6      	mov	lr, r4
  4072b6:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4072ba:	f100 0414 	add.w	r4, r0, #20
  4072be:	2300      	movs	r3, #0
  4072c0:	f85e 1b04 	ldr.w	r1, [lr], #4
  4072c4:	f855 8b04 	ldr.w	r8, [r5], #4
  4072c8:	b28a      	uxth	r2, r1
  4072ca:	fa13 f388 	uxtah	r3, r3, r8
  4072ce:	0c09      	lsrs	r1, r1, #16
  4072d0:	1a9a      	subs	r2, r3, r2
  4072d2:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4072d6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4072da:	b292      	uxth	r2, r2
  4072dc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4072e0:	45f4      	cmp	ip, lr
  4072e2:	f844 2b04 	str.w	r2, [r4], #4
  4072e6:	ea4f 4323 	mov.w	r3, r3, asr #16
  4072ea:	d8e9      	bhi.n	4072c0 <__mdiff+0x6c>
  4072ec:	42af      	cmp	r7, r5
  4072ee:	d917      	bls.n	407320 <__mdiff+0xcc>
  4072f0:	46a4      	mov	ip, r4
  4072f2:	46ae      	mov	lr, r5
  4072f4:	f85e 2b04 	ldr.w	r2, [lr], #4
  4072f8:	fa13 f382 	uxtah	r3, r3, r2
  4072fc:	1419      	asrs	r1, r3, #16
  4072fe:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  407302:	b29b      	uxth	r3, r3
  407304:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  407308:	4577      	cmp	r7, lr
  40730a:	f84c 2b04 	str.w	r2, [ip], #4
  40730e:	ea4f 4321 	mov.w	r3, r1, asr #16
  407312:	d8ef      	bhi.n	4072f4 <__mdiff+0xa0>
  407314:	43ed      	mvns	r5, r5
  407316:	442f      	add	r7, r5
  407318:	f027 0703 	bic.w	r7, r7, #3
  40731c:	3704      	adds	r7, #4
  40731e:	443c      	add	r4, r7
  407320:	3c04      	subs	r4, #4
  407322:	b922      	cbnz	r2, 40732e <__mdiff+0xda>
  407324:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407328:	3e01      	subs	r6, #1
  40732a:	2b00      	cmp	r3, #0
  40732c:	d0fa      	beq.n	407324 <__mdiff+0xd0>
  40732e:	6106      	str	r6, [r0, #16]
  407330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407334:	2100      	movs	r1, #0
  407336:	f7ff fd73 	bl	406e20 <_Balloc>
  40733a:	2201      	movs	r2, #1
  40733c:	2300      	movs	r3, #0
  40733e:	6102      	str	r2, [r0, #16]
  407340:	6143      	str	r3, [r0, #20]
  407342:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407346:	4674      	mov	r4, lr
  407348:	e7ab      	b.n	4072a2 <__mdiff+0x4e>
  40734a:	4633      	mov	r3, r6
  40734c:	f106 0414 	add.w	r4, r6, #20
  407350:	f102 0514 	add.w	r5, r2, #20
  407354:	4616      	mov	r6, r2
  407356:	2701      	movs	r7, #1
  407358:	4698      	mov	r8, r3
  40735a:	e7a2      	b.n	4072a2 <__mdiff+0x4e>

0040735c <__d2b>:
  40735c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407360:	b082      	sub	sp, #8
  407362:	2101      	movs	r1, #1
  407364:	461c      	mov	r4, r3
  407366:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40736a:	4615      	mov	r5, r2
  40736c:	9e08      	ldr	r6, [sp, #32]
  40736e:	f7ff fd57 	bl	406e20 <_Balloc>
  407372:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407376:	4680      	mov	r8, r0
  407378:	b10f      	cbz	r7, 40737e <__d2b+0x22>
  40737a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40737e:	9401      	str	r4, [sp, #4]
  407380:	b31d      	cbz	r5, 4073ca <__d2b+0x6e>
  407382:	a802      	add	r0, sp, #8
  407384:	f840 5d08 	str.w	r5, [r0, #-8]!
  407388:	f7ff fdda 	bl	406f40 <__lo0bits>
  40738c:	2800      	cmp	r0, #0
  40738e:	d134      	bne.n	4073fa <__d2b+0x9e>
  407390:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407394:	f8c8 2014 	str.w	r2, [r8, #20]
  407398:	2b00      	cmp	r3, #0
  40739a:	bf0c      	ite	eq
  40739c:	2101      	moveq	r1, #1
  40739e:	2102      	movne	r1, #2
  4073a0:	f8c8 3018 	str.w	r3, [r8, #24]
  4073a4:	f8c8 1010 	str.w	r1, [r8, #16]
  4073a8:	b9df      	cbnz	r7, 4073e2 <__d2b+0x86>
  4073aa:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4073ae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4073b2:	6030      	str	r0, [r6, #0]
  4073b4:	6918      	ldr	r0, [r3, #16]
  4073b6:	f7ff fda3 	bl	406f00 <__hi0bits>
  4073ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4073bc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4073c0:	6018      	str	r0, [r3, #0]
  4073c2:	4640      	mov	r0, r8
  4073c4:	b002      	add	sp, #8
  4073c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4073ca:	a801      	add	r0, sp, #4
  4073cc:	f7ff fdb8 	bl	406f40 <__lo0bits>
  4073d0:	9b01      	ldr	r3, [sp, #4]
  4073d2:	f8c8 3014 	str.w	r3, [r8, #20]
  4073d6:	2101      	movs	r1, #1
  4073d8:	3020      	adds	r0, #32
  4073da:	f8c8 1010 	str.w	r1, [r8, #16]
  4073de:	2f00      	cmp	r7, #0
  4073e0:	d0e3      	beq.n	4073aa <__d2b+0x4e>
  4073e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4073e4:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4073e8:	4407      	add	r7, r0
  4073ea:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4073ee:	6037      	str	r7, [r6, #0]
  4073f0:	6018      	str	r0, [r3, #0]
  4073f2:	4640      	mov	r0, r8
  4073f4:	b002      	add	sp, #8
  4073f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4073fa:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4073fe:	f1c0 0220 	rsb	r2, r0, #32
  407402:	fa03 f202 	lsl.w	r2, r3, r2
  407406:	430a      	orrs	r2, r1
  407408:	40c3      	lsrs	r3, r0
  40740a:	9301      	str	r3, [sp, #4]
  40740c:	f8c8 2014 	str.w	r2, [r8, #20]
  407410:	e7c2      	b.n	407398 <__d2b+0x3c>
  407412:	bf00      	nop

00407414 <_realloc_r>:
  407414:	2900      	cmp	r1, #0
  407416:	f000 8095 	beq.w	407544 <_realloc_r+0x130>
  40741a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40741e:	460d      	mov	r5, r1
  407420:	4616      	mov	r6, r2
  407422:	b083      	sub	sp, #12
  407424:	4680      	mov	r8, r0
  407426:	f106 070b 	add.w	r7, r6, #11
  40742a:	f7ff fced 	bl	406e08 <__malloc_lock>
  40742e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  407432:	2f16      	cmp	r7, #22
  407434:	f02e 0403 	bic.w	r4, lr, #3
  407438:	f1a5 0908 	sub.w	r9, r5, #8
  40743c:	d83c      	bhi.n	4074b8 <_realloc_r+0xa4>
  40743e:	2210      	movs	r2, #16
  407440:	4617      	mov	r7, r2
  407442:	42be      	cmp	r6, r7
  407444:	d83d      	bhi.n	4074c2 <_realloc_r+0xae>
  407446:	4294      	cmp	r4, r2
  407448:	da43      	bge.n	4074d2 <_realloc_r+0xbe>
  40744a:	4bc4      	ldr	r3, [pc, #784]	; (40775c <_realloc_r+0x348>)
  40744c:	6899      	ldr	r1, [r3, #8]
  40744e:	eb09 0004 	add.w	r0, r9, r4
  407452:	4288      	cmp	r0, r1
  407454:	f000 80b4 	beq.w	4075c0 <_realloc_r+0x1ac>
  407458:	6843      	ldr	r3, [r0, #4]
  40745a:	f023 0101 	bic.w	r1, r3, #1
  40745e:	4401      	add	r1, r0
  407460:	6849      	ldr	r1, [r1, #4]
  407462:	07c9      	lsls	r1, r1, #31
  407464:	d54c      	bpl.n	407500 <_realloc_r+0xec>
  407466:	f01e 0f01 	tst.w	lr, #1
  40746a:	f000 809b 	beq.w	4075a4 <_realloc_r+0x190>
  40746e:	4631      	mov	r1, r6
  407470:	4640      	mov	r0, r8
  407472:	f7ff f94d 	bl	406710 <_malloc_r>
  407476:	4606      	mov	r6, r0
  407478:	2800      	cmp	r0, #0
  40747a:	d03a      	beq.n	4074f2 <_realloc_r+0xde>
  40747c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407480:	f023 0301 	bic.w	r3, r3, #1
  407484:	444b      	add	r3, r9
  407486:	f1a0 0208 	sub.w	r2, r0, #8
  40748a:	429a      	cmp	r2, r3
  40748c:	f000 8121 	beq.w	4076d2 <_realloc_r+0x2be>
  407490:	1f22      	subs	r2, r4, #4
  407492:	2a24      	cmp	r2, #36	; 0x24
  407494:	f200 8107 	bhi.w	4076a6 <_realloc_r+0x292>
  407498:	2a13      	cmp	r2, #19
  40749a:	f200 80db 	bhi.w	407654 <_realloc_r+0x240>
  40749e:	4603      	mov	r3, r0
  4074a0:	462a      	mov	r2, r5
  4074a2:	6811      	ldr	r1, [r2, #0]
  4074a4:	6019      	str	r1, [r3, #0]
  4074a6:	6851      	ldr	r1, [r2, #4]
  4074a8:	6059      	str	r1, [r3, #4]
  4074aa:	6892      	ldr	r2, [r2, #8]
  4074ac:	609a      	str	r2, [r3, #8]
  4074ae:	4629      	mov	r1, r5
  4074b0:	4640      	mov	r0, r8
  4074b2:	f7fe fe09 	bl	4060c8 <_free_r>
  4074b6:	e01c      	b.n	4074f2 <_realloc_r+0xde>
  4074b8:	f027 0707 	bic.w	r7, r7, #7
  4074bc:	2f00      	cmp	r7, #0
  4074be:	463a      	mov	r2, r7
  4074c0:	dabf      	bge.n	407442 <_realloc_r+0x2e>
  4074c2:	2600      	movs	r6, #0
  4074c4:	230c      	movs	r3, #12
  4074c6:	4630      	mov	r0, r6
  4074c8:	f8c8 3000 	str.w	r3, [r8]
  4074cc:	b003      	add	sp, #12
  4074ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074d2:	462e      	mov	r6, r5
  4074d4:	1be3      	subs	r3, r4, r7
  4074d6:	2b0f      	cmp	r3, #15
  4074d8:	d81e      	bhi.n	407518 <_realloc_r+0x104>
  4074da:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4074de:	f003 0301 	and.w	r3, r3, #1
  4074e2:	4323      	orrs	r3, r4
  4074e4:	444c      	add	r4, r9
  4074e6:	f8c9 3004 	str.w	r3, [r9, #4]
  4074ea:	6863      	ldr	r3, [r4, #4]
  4074ec:	f043 0301 	orr.w	r3, r3, #1
  4074f0:	6063      	str	r3, [r4, #4]
  4074f2:	4640      	mov	r0, r8
  4074f4:	f7ff fc8e 	bl	406e14 <__malloc_unlock>
  4074f8:	4630      	mov	r0, r6
  4074fa:	b003      	add	sp, #12
  4074fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407500:	f023 0303 	bic.w	r3, r3, #3
  407504:	18e1      	adds	r1, r4, r3
  407506:	4291      	cmp	r1, r2
  407508:	db1f      	blt.n	40754a <_realloc_r+0x136>
  40750a:	68c3      	ldr	r3, [r0, #12]
  40750c:	6882      	ldr	r2, [r0, #8]
  40750e:	462e      	mov	r6, r5
  407510:	60d3      	str	r3, [r2, #12]
  407512:	460c      	mov	r4, r1
  407514:	609a      	str	r2, [r3, #8]
  407516:	e7dd      	b.n	4074d4 <_realloc_r+0xc0>
  407518:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40751c:	eb09 0107 	add.w	r1, r9, r7
  407520:	f002 0201 	and.w	r2, r2, #1
  407524:	444c      	add	r4, r9
  407526:	f043 0301 	orr.w	r3, r3, #1
  40752a:	4317      	orrs	r7, r2
  40752c:	f8c9 7004 	str.w	r7, [r9, #4]
  407530:	604b      	str	r3, [r1, #4]
  407532:	6863      	ldr	r3, [r4, #4]
  407534:	f043 0301 	orr.w	r3, r3, #1
  407538:	3108      	adds	r1, #8
  40753a:	6063      	str	r3, [r4, #4]
  40753c:	4640      	mov	r0, r8
  40753e:	f7fe fdc3 	bl	4060c8 <_free_r>
  407542:	e7d6      	b.n	4074f2 <_realloc_r+0xde>
  407544:	4611      	mov	r1, r2
  407546:	f7ff b8e3 	b.w	406710 <_malloc_r>
  40754a:	f01e 0f01 	tst.w	lr, #1
  40754e:	d18e      	bne.n	40746e <_realloc_r+0x5a>
  407550:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407554:	eba9 0a01 	sub.w	sl, r9, r1
  407558:	f8da 1004 	ldr.w	r1, [sl, #4]
  40755c:	f021 0103 	bic.w	r1, r1, #3
  407560:	440b      	add	r3, r1
  407562:	4423      	add	r3, r4
  407564:	4293      	cmp	r3, r2
  407566:	db25      	blt.n	4075b4 <_realloc_r+0x1a0>
  407568:	68c2      	ldr	r2, [r0, #12]
  40756a:	6881      	ldr	r1, [r0, #8]
  40756c:	4656      	mov	r6, sl
  40756e:	60ca      	str	r2, [r1, #12]
  407570:	6091      	str	r1, [r2, #8]
  407572:	f8da 100c 	ldr.w	r1, [sl, #12]
  407576:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40757a:	1f22      	subs	r2, r4, #4
  40757c:	2a24      	cmp	r2, #36	; 0x24
  40757e:	60c1      	str	r1, [r0, #12]
  407580:	6088      	str	r0, [r1, #8]
  407582:	f200 8094 	bhi.w	4076ae <_realloc_r+0x29a>
  407586:	2a13      	cmp	r2, #19
  407588:	d96f      	bls.n	40766a <_realloc_r+0x256>
  40758a:	6829      	ldr	r1, [r5, #0]
  40758c:	f8ca 1008 	str.w	r1, [sl, #8]
  407590:	6869      	ldr	r1, [r5, #4]
  407592:	f8ca 100c 	str.w	r1, [sl, #12]
  407596:	2a1b      	cmp	r2, #27
  407598:	f200 80a2 	bhi.w	4076e0 <_realloc_r+0x2cc>
  40759c:	3508      	adds	r5, #8
  40759e:	f10a 0210 	add.w	r2, sl, #16
  4075a2:	e063      	b.n	40766c <_realloc_r+0x258>
  4075a4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4075a8:	eba9 0a03 	sub.w	sl, r9, r3
  4075ac:	f8da 1004 	ldr.w	r1, [sl, #4]
  4075b0:	f021 0103 	bic.w	r1, r1, #3
  4075b4:	1863      	adds	r3, r4, r1
  4075b6:	4293      	cmp	r3, r2
  4075b8:	f6ff af59 	blt.w	40746e <_realloc_r+0x5a>
  4075bc:	4656      	mov	r6, sl
  4075be:	e7d8      	b.n	407572 <_realloc_r+0x15e>
  4075c0:	6841      	ldr	r1, [r0, #4]
  4075c2:	f021 0b03 	bic.w	fp, r1, #3
  4075c6:	44a3      	add	fp, r4
  4075c8:	f107 0010 	add.w	r0, r7, #16
  4075cc:	4583      	cmp	fp, r0
  4075ce:	da56      	bge.n	40767e <_realloc_r+0x26a>
  4075d0:	f01e 0f01 	tst.w	lr, #1
  4075d4:	f47f af4b 	bne.w	40746e <_realloc_r+0x5a>
  4075d8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4075dc:	eba9 0a01 	sub.w	sl, r9, r1
  4075e0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4075e4:	f021 0103 	bic.w	r1, r1, #3
  4075e8:	448b      	add	fp, r1
  4075ea:	4558      	cmp	r0, fp
  4075ec:	dce2      	bgt.n	4075b4 <_realloc_r+0x1a0>
  4075ee:	4656      	mov	r6, sl
  4075f0:	f8da 100c 	ldr.w	r1, [sl, #12]
  4075f4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4075f8:	1f22      	subs	r2, r4, #4
  4075fa:	2a24      	cmp	r2, #36	; 0x24
  4075fc:	60c1      	str	r1, [r0, #12]
  4075fe:	6088      	str	r0, [r1, #8]
  407600:	f200 808f 	bhi.w	407722 <_realloc_r+0x30e>
  407604:	2a13      	cmp	r2, #19
  407606:	f240 808a 	bls.w	40771e <_realloc_r+0x30a>
  40760a:	6829      	ldr	r1, [r5, #0]
  40760c:	f8ca 1008 	str.w	r1, [sl, #8]
  407610:	6869      	ldr	r1, [r5, #4]
  407612:	f8ca 100c 	str.w	r1, [sl, #12]
  407616:	2a1b      	cmp	r2, #27
  407618:	f200 808a 	bhi.w	407730 <_realloc_r+0x31c>
  40761c:	3508      	adds	r5, #8
  40761e:	f10a 0210 	add.w	r2, sl, #16
  407622:	6829      	ldr	r1, [r5, #0]
  407624:	6011      	str	r1, [r2, #0]
  407626:	6869      	ldr	r1, [r5, #4]
  407628:	6051      	str	r1, [r2, #4]
  40762a:	68a9      	ldr	r1, [r5, #8]
  40762c:	6091      	str	r1, [r2, #8]
  40762e:	eb0a 0107 	add.w	r1, sl, r7
  407632:	ebab 0207 	sub.w	r2, fp, r7
  407636:	f042 0201 	orr.w	r2, r2, #1
  40763a:	6099      	str	r1, [r3, #8]
  40763c:	604a      	str	r2, [r1, #4]
  40763e:	f8da 3004 	ldr.w	r3, [sl, #4]
  407642:	f003 0301 	and.w	r3, r3, #1
  407646:	431f      	orrs	r7, r3
  407648:	4640      	mov	r0, r8
  40764a:	f8ca 7004 	str.w	r7, [sl, #4]
  40764e:	f7ff fbe1 	bl	406e14 <__malloc_unlock>
  407652:	e751      	b.n	4074f8 <_realloc_r+0xe4>
  407654:	682b      	ldr	r3, [r5, #0]
  407656:	6003      	str	r3, [r0, #0]
  407658:	686b      	ldr	r3, [r5, #4]
  40765a:	6043      	str	r3, [r0, #4]
  40765c:	2a1b      	cmp	r2, #27
  40765e:	d82d      	bhi.n	4076bc <_realloc_r+0x2a8>
  407660:	f100 0308 	add.w	r3, r0, #8
  407664:	f105 0208 	add.w	r2, r5, #8
  407668:	e71b      	b.n	4074a2 <_realloc_r+0x8e>
  40766a:	4632      	mov	r2, r6
  40766c:	6829      	ldr	r1, [r5, #0]
  40766e:	6011      	str	r1, [r2, #0]
  407670:	6869      	ldr	r1, [r5, #4]
  407672:	6051      	str	r1, [r2, #4]
  407674:	68a9      	ldr	r1, [r5, #8]
  407676:	6091      	str	r1, [r2, #8]
  407678:	461c      	mov	r4, r3
  40767a:	46d1      	mov	r9, sl
  40767c:	e72a      	b.n	4074d4 <_realloc_r+0xc0>
  40767e:	eb09 0107 	add.w	r1, r9, r7
  407682:	ebab 0b07 	sub.w	fp, fp, r7
  407686:	f04b 0201 	orr.w	r2, fp, #1
  40768a:	6099      	str	r1, [r3, #8]
  40768c:	604a      	str	r2, [r1, #4]
  40768e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407692:	f003 0301 	and.w	r3, r3, #1
  407696:	431f      	orrs	r7, r3
  407698:	4640      	mov	r0, r8
  40769a:	f845 7c04 	str.w	r7, [r5, #-4]
  40769e:	f7ff fbb9 	bl	406e14 <__malloc_unlock>
  4076a2:	462e      	mov	r6, r5
  4076a4:	e728      	b.n	4074f8 <_realloc_r+0xe4>
  4076a6:	4629      	mov	r1, r5
  4076a8:	f7ff fb4a 	bl	406d40 <memmove>
  4076ac:	e6ff      	b.n	4074ae <_realloc_r+0x9a>
  4076ae:	4629      	mov	r1, r5
  4076b0:	4630      	mov	r0, r6
  4076b2:	461c      	mov	r4, r3
  4076b4:	46d1      	mov	r9, sl
  4076b6:	f7ff fb43 	bl	406d40 <memmove>
  4076ba:	e70b      	b.n	4074d4 <_realloc_r+0xc0>
  4076bc:	68ab      	ldr	r3, [r5, #8]
  4076be:	6083      	str	r3, [r0, #8]
  4076c0:	68eb      	ldr	r3, [r5, #12]
  4076c2:	60c3      	str	r3, [r0, #12]
  4076c4:	2a24      	cmp	r2, #36	; 0x24
  4076c6:	d017      	beq.n	4076f8 <_realloc_r+0x2e4>
  4076c8:	f100 0310 	add.w	r3, r0, #16
  4076cc:	f105 0210 	add.w	r2, r5, #16
  4076d0:	e6e7      	b.n	4074a2 <_realloc_r+0x8e>
  4076d2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4076d6:	f023 0303 	bic.w	r3, r3, #3
  4076da:	441c      	add	r4, r3
  4076dc:	462e      	mov	r6, r5
  4076de:	e6f9      	b.n	4074d4 <_realloc_r+0xc0>
  4076e0:	68a9      	ldr	r1, [r5, #8]
  4076e2:	f8ca 1010 	str.w	r1, [sl, #16]
  4076e6:	68e9      	ldr	r1, [r5, #12]
  4076e8:	f8ca 1014 	str.w	r1, [sl, #20]
  4076ec:	2a24      	cmp	r2, #36	; 0x24
  4076ee:	d00c      	beq.n	40770a <_realloc_r+0x2f6>
  4076f0:	3510      	adds	r5, #16
  4076f2:	f10a 0218 	add.w	r2, sl, #24
  4076f6:	e7b9      	b.n	40766c <_realloc_r+0x258>
  4076f8:	692b      	ldr	r3, [r5, #16]
  4076fa:	6103      	str	r3, [r0, #16]
  4076fc:	696b      	ldr	r3, [r5, #20]
  4076fe:	6143      	str	r3, [r0, #20]
  407700:	f105 0218 	add.w	r2, r5, #24
  407704:	f100 0318 	add.w	r3, r0, #24
  407708:	e6cb      	b.n	4074a2 <_realloc_r+0x8e>
  40770a:	692a      	ldr	r2, [r5, #16]
  40770c:	f8ca 2018 	str.w	r2, [sl, #24]
  407710:	696a      	ldr	r2, [r5, #20]
  407712:	f8ca 201c 	str.w	r2, [sl, #28]
  407716:	3518      	adds	r5, #24
  407718:	f10a 0220 	add.w	r2, sl, #32
  40771c:	e7a6      	b.n	40766c <_realloc_r+0x258>
  40771e:	4632      	mov	r2, r6
  407720:	e77f      	b.n	407622 <_realloc_r+0x20e>
  407722:	4629      	mov	r1, r5
  407724:	4630      	mov	r0, r6
  407726:	9301      	str	r3, [sp, #4]
  407728:	f7ff fb0a 	bl	406d40 <memmove>
  40772c:	9b01      	ldr	r3, [sp, #4]
  40772e:	e77e      	b.n	40762e <_realloc_r+0x21a>
  407730:	68a9      	ldr	r1, [r5, #8]
  407732:	f8ca 1010 	str.w	r1, [sl, #16]
  407736:	68e9      	ldr	r1, [r5, #12]
  407738:	f8ca 1014 	str.w	r1, [sl, #20]
  40773c:	2a24      	cmp	r2, #36	; 0x24
  40773e:	d003      	beq.n	407748 <_realloc_r+0x334>
  407740:	3510      	adds	r5, #16
  407742:	f10a 0218 	add.w	r2, sl, #24
  407746:	e76c      	b.n	407622 <_realloc_r+0x20e>
  407748:	692a      	ldr	r2, [r5, #16]
  40774a:	f8ca 2018 	str.w	r2, [sl, #24]
  40774e:	696a      	ldr	r2, [r5, #20]
  407750:	f8ca 201c 	str.w	r2, [sl, #28]
  407754:	3518      	adds	r5, #24
  407756:	f10a 0220 	add.w	r2, sl, #32
  40775a:	e762      	b.n	407622 <_realloc_r+0x20e>
  40775c:	204005a8 	.word	0x204005a8

00407760 <__sread>:
  407760:	b510      	push	{r4, lr}
  407762:	460c      	mov	r4, r1
  407764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407768:	f7f9 faea 	bl	400d40 <_read_r>
  40776c:	2800      	cmp	r0, #0
  40776e:	db03      	blt.n	407778 <__sread+0x18>
  407770:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407772:	4403      	add	r3, r0
  407774:	6523      	str	r3, [r4, #80]	; 0x50
  407776:	bd10      	pop	{r4, pc}
  407778:	89a3      	ldrh	r3, [r4, #12]
  40777a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40777e:	81a3      	strh	r3, [r4, #12]
  407780:	bd10      	pop	{r4, pc}
  407782:	bf00      	nop

00407784 <__swrite>:
  407784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407788:	4616      	mov	r6, r2
  40778a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40778e:	461f      	mov	r7, r3
  407790:	05d3      	lsls	r3, r2, #23
  407792:	460c      	mov	r4, r1
  407794:	4605      	mov	r5, r0
  407796:	d507      	bpl.n	4077a8 <__swrite+0x24>
  407798:	2200      	movs	r2, #0
  40779a:	2302      	movs	r3, #2
  40779c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4077a0:	f7f9 fb0f 	bl	400dc2 <_lseek_r>
  4077a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4077a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4077ac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4077b0:	81a2      	strh	r2, [r4, #12]
  4077b2:	463b      	mov	r3, r7
  4077b4:	4632      	mov	r2, r6
  4077b6:	4628      	mov	r0, r5
  4077b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4077bc:	f7f9 bad2 	b.w	400d64 <_write_r>

004077c0 <__sseek>:
  4077c0:	b510      	push	{r4, lr}
  4077c2:	460c      	mov	r4, r1
  4077c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4077c8:	f7f9 fafb 	bl	400dc2 <_lseek_r>
  4077cc:	89a3      	ldrh	r3, [r4, #12]
  4077ce:	1c42      	adds	r2, r0, #1
  4077d0:	bf0e      	itee	eq
  4077d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4077d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4077da:	6520      	strne	r0, [r4, #80]	; 0x50
  4077dc:	81a3      	strh	r3, [r4, #12]
  4077de:	bd10      	pop	{r4, pc}

004077e0 <__sclose>:
  4077e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4077e4:	f7f9 bae2 	b.w	400dac <_close_r>

004077e8 <__ssprint_r>:
  4077e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4077ec:	6893      	ldr	r3, [r2, #8]
  4077ee:	b083      	sub	sp, #12
  4077f0:	4690      	mov	r8, r2
  4077f2:	2b00      	cmp	r3, #0
  4077f4:	d070      	beq.n	4078d8 <__ssprint_r+0xf0>
  4077f6:	4682      	mov	sl, r0
  4077f8:	460c      	mov	r4, r1
  4077fa:	6817      	ldr	r7, [r2, #0]
  4077fc:	688d      	ldr	r5, [r1, #8]
  4077fe:	6808      	ldr	r0, [r1, #0]
  407800:	e042      	b.n	407888 <__ssprint_r+0xa0>
  407802:	89a3      	ldrh	r3, [r4, #12]
  407804:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407808:	d02e      	beq.n	407868 <__ssprint_r+0x80>
  40780a:	6965      	ldr	r5, [r4, #20]
  40780c:	6921      	ldr	r1, [r4, #16]
  40780e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407812:	eba0 0b01 	sub.w	fp, r0, r1
  407816:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40781a:	f10b 0001 	add.w	r0, fp, #1
  40781e:	106d      	asrs	r5, r5, #1
  407820:	4430      	add	r0, r6
  407822:	42a8      	cmp	r0, r5
  407824:	462a      	mov	r2, r5
  407826:	bf84      	itt	hi
  407828:	4605      	movhi	r5, r0
  40782a:	462a      	movhi	r2, r5
  40782c:	055b      	lsls	r3, r3, #21
  40782e:	d538      	bpl.n	4078a2 <__ssprint_r+0xba>
  407830:	4611      	mov	r1, r2
  407832:	4650      	mov	r0, sl
  407834:	f7fe ff6c 	bl	406710 <_malloc_r>
  407838:	2800      	cmp	r0, #0
  40783a:	d03c      	beq.n	4078b6 <__ssprint_r+0xce>
  40783c:	465a      	mov	r2, fp
  40783e:	6921      	ldr	r1, [r4, #16]
  407840:	9001      	str	r0, [sp, #4]
  407842:	f7fa fadf 	bl	401e04 <memcpy>
  407846:	89a2      	ldrh	r2, [r4, #12]
  407848:	9b01      	ldr	r3, [sp, #4]
  40784a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40784e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407852:	81a2      	strh	r2, [r4, #12]
  407854:	eba5 020b 	sub.w	r2, r5, fp
  407858:	eb03 000b 	add.w	r0, r3, fp
  40785c:	6165      	str	r5, [r4, #20]
  40785e:	6123      	str	r3, [r4, #16]
  407860:	6020      	str	r0, [r4, #0]
  407862:	60a2      	str	r2, [r4, #8]
  407864:	4635      	mov	r5, r6
  407866:	46b3      	mov	fp, r6
  407868:	465a      	mov	r2, fp
  40786a:	4649      	mov	r1, r9
  40786c:	f7ff fa68 	bl	406d40 <memmove>
  407870:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407874:	68a2      	ldr	r2, [r4, #8]
  407876:	6820      	ldr	r0, [r4, #0]
  407878:	1b55      	subs	r5, r2, r5
  40787a:	4458      	add	r0, fp
  40787c:	1b9e      	subs	r6, r3, r6
  40787e:	60a5      	str	r5, [r4, #8]
  407880:	6020      	str	r0, [r4, #0]
  407882:	f8c8 6008 	str.w	r6, [r8, #8]
  407886:	b33e      	cbz	r6, 4078d8 <__ssprint_r+0xf0>
  407888:	687e      	ldr	r6, [r7, #4]
  40788a:	463b      	mov	r3, r7
  40788c:	3708      	adds	r7, #8
  40788e:	2e00      	cmp	r6, #0
  407890:	d0fa      	beq.n	407888 <__ssprint_r+0xa0>
  407892:	42ae      	cmp	r6, r5
  407894:	f8d3 9000 	ldr.w	r9, [r3]
  407898:	46ab      	mov	fp, r5
  40789a:	d2b2      	bcs.n	407802 <__ssprint_r+0x1a>
  40789c:	4635      	mov	r5, r6
  40789e:	46b3      	mov	fp, r6
  4078a0:	e7e2      	b.n	407868 <__ssprint_r+0x80>
  4078a2:	4650      	mov	r0, sl
  4078a4:	f7ff fdb6 	bl	407414 <_realloc_r>
  4078a8:	4603      	mov	r3, r0
  4078aa:	2800      	cmp	r0, #0
  4078ac:	d1d2      	bne.n	407854 <__ssprint_r+0x6c>
  4078ae:	6921      	ldr	r1, [r4, #16]
  4078b0:	4650      	mov	r0, sl
  4078b2:	f7fe fc09 	bl	4060c8 <_free_r>
  4078b6:	230c      	movs	r3, #12
  4078b8:	f8ca 3000 	str.w	r3, [sl]
  4078bc:	89a3      	ldrh	r3, [r4, #12]
  4078be:	2200      	movs	r2, #0
  4078c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4078c4:	f04f 30ff 	mov.w	r0, #4294967295
  4078c8:	81a3      	strh	r3, [r4, #12]
  4078ca:	f8c8 2008 	str.w	r2, [r8, #8]
  4078ce:	f8c8 2004 	str.w	r2, [r8, #4]
  4078d2:	b003      	add	sp, #12
  4078d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4078d8:	2000      	movs	r0, #0
  4078da:	f8c8 0004 	str.w	r0, [r8, #4]
  4078de:	b003      	add	sp, #12
  4078e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004078e4 <__swbuf_r>:
  4078e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4078e6:	460d      	mov	r5, r1
  4078e8:	4614      	mov	r4, r2
  4078ea:	4606      	mov	r6, r0
  4078ec:	b110      	cbz	r0, 4078f4 <__swbuf_r+0x10>
  4078ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4078f0:	2b00      	cmp	r3, #0
  4078f2:	d04b      	beq.n	40798c <__swbuf_r+0xa8>
  4078f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4078f8:	69a3      	ldr	r3, [r4, #24]
  4078fa:	60a3      	str	r3, [r4, #8]
  4078fc:	b291      	uxth	r1, r2
  4078fe:	0708      	lsls	r0, r1, #28
  407900:	d539      	bpl.n	407976 <__swbuf_r+0x92>
  407902:	6923      	ldr	r3, [r4, #16]
  407904:	2b00      	cmp	r3, #0
  407906:	d036      	beq.n	407976 <__swbuf_r+0x92>
  407908:	b2ed      	uxtb	r5, r5
  40790a:	0489      	lsls	r1, r1, #18
  40790c:	462f      	mov	r7, r5
  40790e:	d515      	bpl.n	40793c <__swbuf_r+0x58>
  407910:	6822      	ldr	r2, [r4, #0]
  407912:	6961      	ldr	r1, [r4, #20]
  407914:	1ad3      	subs	r3, r2, r3
  407916:	428b      	cmp	r3, r1
  407918:	da1c      	bge.n	407954 <__swbuf_r+0x70>
  40791a:	3301      	adds	r3, #1
  40791c:	68a1      	ldr	r1, [r4, #8]
  40791e:	1c50      	adds	r0, r2, #1
  407920:	3901      	subs	r1, #1
  407922:	60a1      	str	r1, [r4, #8]
  407924:	6020      	str	r0, [r4, #0]
  407926:	7015      	strb	r5, [r2, #0]
  407928:	6962      	ldr	r2, [r4, #20]
  40792a:	429a      	cmp	r2, r3
  40792c:	d01a      	beq.n	407964 <__swbuf_r+0x80>
  40792e:	89a3      	ldrh	r3, [r4, #12]
  407930:	07db      	lsls	r3, r3, #31
  407932:	d501      	bpl.n	407938 <__swbuf_r+0x54>
  407934:	2d0a      	cmp	r5, #10
  407936:	d015      	beq.n	407964 <__swbuf_r+0x80>
  407938:	4638      	mov	r0, r7
  40793a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40793c:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40793e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  407942:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  407946:	81a2      	strh	r2, [r4, #12]
  407948:	6822      	ldr	r2, [r4, #0]
  40794a:	6661      	str	r1, [r4, #100]	; 0x64
  40794c:	6961      	ldr	r1, [r4, #20]
  40794e:	1ad3      	subs	r3, r2, r3
  407950:	428b      	cmp	r3, r1
  407952:	dbe2      	blt.n	40791a <__swbuf_r+0x36>
  407954:	4621      	mov	r1, r4
  407956:	4630      	mov	r0, r6
  407958:	f7fe fa38 	bl	405dcc <_fflush_r>
  40795c:	b940      	cbnz	r0, 407970 <__swbuf_r+0x8c>
  40795e:	6822      	ldr	r2, [r4, #0]
  407960:	2301      	movs	r3, #1
  407962:	e7db      	b.n	40791c <__swbuf_r+0x38>
  407964:	4621      	mov	r1, r4
  407966:	4630      	mov	r0, r6
  407968:	f7fe fa30 	bl	405dcc <_fflush_r>
  40796c:	2800      	cmp	r0, #0
  40796e:	d0e3      	beq.n	407938 <__swbuf_r+0x54>
  407970:	f04f 37ff 	mov.w	r7, #4294967295
  407974:	e7e0      	b.n	407938 <__swbuf_r+0x54>
  407976:	4621      	mov	r1, r4
  407978:	4630      	mov	r0, r6
  40797a:	f7fd f955 	bl	404c28 <__swsetup_r>
  40797e:	2800      	cmp	r0, #0
  407980:	d1f6      	bne.n	407970 <__swbuf_r+0x8c>
  407982:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407986:	6923      	ldr	r3, [r4, #16]
  407988:	b291      	uxth	r1, r2
  40798a:	e7bd      	b.n	407908 <__swbuf_r+0x24>
  40798c:	f7fe fa76 	bl	405e7c <__sinit>
  407990:	e7b0      	b.n	4078f4 <__swbuf_r+0x10>
  407992:	bf00      	nop

00407994 <_wcrtomb_r>:
  407994:	b5f0      	push	{r4, r5, r6, r7, lr}
  407996:	4606      	mov	r6, r0
  407998:	b085      	sub	sp, #20
  40799a:	461f      	mov	r7, r3
  40799c:	b189      	cbz	r1, 4079c2 <_wcrtomb_r+0x2e>
  40799e:	4c10      	ldr	r4, [pc, #64]	; (4079e0 <_wcrtomb_r+0x4c>)
  4079a0:	4d10      	ldr	r5, [pc, #64]	; (4079e4 <_wcrtomb_r+0x50>)
  4079a2:	6824      	ldr	r4, [r4, #0]
  4079a4:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4079a6:	2c00      	cmp	r4, #0
  4079a8:	bf08      	it	eq
  4079aa:	462c      	moveq	r4, r5
  4079ac:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4079b0:	47a0      	blx	r4
  4079b2:	1c43      	adds	r3, r0, #1
  4079b4:	d103      	bne.n	4079be <_wcrtomb_r+0x2a>
  4079b6:	2200      	movs	r2, #0
  4079b8:	238a      	movs	r3, #138	; 0x8a
  4079ba:	603a      	str	r2, [r7, #0]
  4079bc:	6033      	str	r3, [r6, #0]
  4079be:	b005      	add	sp, #20
  4079c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4079c2:	460c      	mov	r4, r1
  4079c4:	4906      	ldr	r1, [pc, #24]	; (4079e0 <_wcrtomb_r+0x4c>)
  4079c6:	4a07      	ldr	r2, [pc, #28]	; (4079e4 <_wcrtomb_r+0x50>)
  4079c8:	6809      	ldr	r1, [r1, #0]
  4079ca:	6b49      	ldr	r1, [r1, #52]	; 0x34
  4079cc:	2900      	cmp	r1, #0
  4079ce:	bf08      	it	eq
  4079d0:	4611      	moveq	r1, r2
  4079d2:	4622      	mov	r2, r4
  4079d4:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4079d8:	a901      	add	r1, sp, #4
  4079da:	47a0      	blx	r4
  4079dc:	e7e9      	b.n	4079b2 <_wcrtomb_r+0x1e>
  4079de:	bf00      	nop
  4079e0:	20400008 	.word	0x20400008
  4079e4:	2040043c 	.word	0x2040043c

004079e8 <__ascii_wctomb>:
  4079e8:	b121      	cbz	r1, 4079f4 <__ascii_wctomb+0xc>
  4079ea:	2aff      	cmp	r2, #255	; 0xff
  4079ec:	d804      	bhi.n	4079f8 <__ascii_wctomb+0x10>
  4079ee:	700a      	strb	r2, [r1, #0]
  4079f0:	2001      	movs	r0, #1
  4079f2:	4770      	bx	lr
  4079f4:	4608      	mov	r0, r1
  4079f6:	4770      	bx	lr
  4079f8:	238a      	movs	r3, #138	; 0x8a
  4079fa:	6003      	str	r3, [r0, #0]
  4079fc:	f04f 30ff 	mov.w	r0, #4294967295
  407a00:	4770      	bx	lr
  407a02:	bf00      	nop

00407a04 <__register_exitproc>:
  407a04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407a08:	4d2c      	ldr	r5, [pc, #176]	; (407abc <__register_exitproc+0xb8>)
  407a0a:	4606      	mov	r6, r0
  407a0c:	6828      	ldr	r0, [r5, #0]
  407a0e:	4698      	mov	r8, r3
  407a10:	460f      	mov	r7, r1
  407a12:	4691      	mov	r9, r2
  407a14:	f7fe fe00 	bl	406618 <__retarget_lock_acquire_recursive>
  407a18:	4b29      	ldr	r3, [pc, #164]	; (407ac0 <__register_exitproc+0xbc>)
  407a1a:	681c      	ldr	r4, [r3, #0]
  407a1c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407a20:	2b00      	cmp	r3, #0
  407a22:	d03e      	beq.n	407aa2 <__register_exitproc+0x9e>
  407a24:	685a      	ldr	r2, [r3, #4]
  407a26:	2a1f      	cmp	r2, #31
  407a28:	dc1c      	bgt.n	407a64 <__register_exitproc+0x60>
  407a2a:	f102 0e01 	add.w	lr, r2, #1
  407a2e:	b176      	cbz	r6, 407a4e <__register_exitproc+0x4a>
  407a30:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407a34:	2401      	movs	r4, #1
  407a36:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  407a3a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407a3e:	4094      	lsls	r4, r2
  407a40:	4320      	orrs	r0, r4
  407a42:	2e02      	cmp	r6, #2
  407a44:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  407a48:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407a4c:	d023      	beq.n	407a96 <__register_exitproc+0x92>
  407a4e:	3202      	adds	r2, #2
  407a50:	f8c3 e004 	str.w	lr, [r3, #4]
  407a54:	6828      	ldr	r0, [r5, #0]
  407a56:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  407a5a:	f7fe fddf 	bl	40661c <__retarget_lock_release_recursive>
  407a5e:	2000      	movs	r0, #0
  407a60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407a64:	4b17      	ldr	r3, [pc, #92]	; (407ac4 <__register_exitproc+0xc0>)
  407a66:	b30b      	cbz	r3, 407aac <__register_exitproc+0xa8>
  407a68:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407a6c:	f3af 8000 	nop.w
  407a70:	4603      	mov	r3, r0
  407a72:	b1d8      	cbz	r0, 407aac <__register_exitproc+0xa8>
  407a74:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  407a78:	6002      	str	r2, [r0, #0]
  407a7a:	2100      	movs	r1, #0
  407a7c:	6041      	str	r1, [r0, #4]
  407a7e:	460a      	mov	r2, r1
  407a80:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407a84:	f04f 0e01 	mov.w	lr, #1
  407a88:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407a8c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407a90:	2e00      	cmp	r6, #0
  407a92:	d0dc      	beq.n	407a4e <__register_exitproc+0x4a>
  407a94:	e7cc      	b.n	407a30 <__register_exitproc+0x2c>
  407a96:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  407a9a:	430c      	orrs	r4, r1
  407a9c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407aa0:	e7d5      	b.n	407a4e <__register_exitproc+0x4a>
  407aa2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  407aa6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  407aaa:	e7bb      	b.n	407a24 <__register_exitproc+0x20>
  407aac:	6828      	ldr	r0, [r5, #0]
  407aae:	f7fe fdb5 	bl	40661c <__retarget_lock_release_recursive>
  407ab2:	f04f 30ff 	mov.w	r0, #4294967295
  407ab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407aba:	bf00      	nop
  407abc:	20400438 	.word	0x20400438
  407ac0:	00408d50 	.word	0x00408d50
  407ac4:	00000000 	.word	0x00000000

00407ac8 <_calloc_r>:
  407ac8:	b510      	push	{r4, lr}
  407aca:	fb02 f101 	mul.w	r1, r2, r1
  407ace:	f7fe fe1f 	bl	406710 <_malloc_r>
  407ad2:	4604      	mov	r4, r0
  407ad4:	b1d8      	cbz	r0, 407b0e <_calloc_r+0x46>
  407ad6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407ada:	f022 0203 	bic.w	r2, r2, #3
  407ade:	3a04      	subs	r2, #4
  407ae0:	2a24      	cmp	r2, #36	; 0x24
  407ae2:	d818      	bhi.n	407b16 <_calloc_r+0x4e>
  407ae4:	2a13      	cmp	r2, #19
  407ae6:	d914      	bls.n	407b12 <_calloc_r+0x4a>
  407ae8:	2300      	movs	r3, #0
  407aea:	2a1b      	cmp	r2, #27
  407aec:	6003      	str	r3, [r0, #0]
  407aee:	6043      	str	r3, [r0, #4]
  407af0:	d916      	bls.n	407b20 <_calloc_r+0x58>
  407af2:	2a24      	cmp	r2, #36	; 0x24
  407af4:	6083      	str	r3, [r0, #8]
  407af6:	60c3      	str	r3, [r0, #12]
  407af8:	bf11      	iteee	ne
  407afa:	f100 0210 	addne.w	r2, r0, #16
  407afe:	6103      	streq	r3, [r0, #16]
  407b00:	6143      	streq	r3, [r0, #20]
  407b02:	f100 0218 	addeq.w	r2, r0, #24
  407b06:	2300      	movs	r3, #0
  407b08:	6013      	str	r3, [r2, #0]
  407b0a:	6053      	str	r3, [r2, #4]
  407b0c:	6093      	str	r3, [r2, #8]
  407b0e:	4620      	mov	r0, r4
  407b10:	bd10      	pop	{r4, pc}
  407b12:	4602      	mov	r2, r0
  407b14:	e7f7      	b.n	407b06 <_calloc_r+0x3e>
  407b16:	2100      	movs	r1, #0
  407b18:	f7fa fa0e 	bl	401f38 <memset>
  407b1c:	4620      	mov	r0, r4
  407b1e:	bd10      	pop	{r4, pc}
  407b20:	f100 0208 	add.w	r2, r0, #8
  407b24:	e7ef      	b.n	407b06 <_calloc_r+0x3e>
  407b26:	bf00      	nop

00407b28 <_fclose_r>:
  407b28:	b570      	push	{r4, r5, r6, lr}
  407b2a:	b159      	cbz	r1, 407b44 <_fclose_r+0x1c>
  407b2c:	4605      	mov	r5, r0
  407b2e:	460c      	mov	r4, r1
  407b30:	b110      	cbz	r0, 407b38 <_fclose_r+0x10>
  407b32:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407b34:	2b00      	cmp	r3, #0
  407b36:	d03c      	beq.n	407bb2 <_fclose_r+0x8a>
  407b38:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407b3a:	07d8      	lsls	r0, r3, #31
  407b3c:	d505      	bpl.n	407b4a <_fclose_r+0x22>
  407b3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407b42:	b92b      	cbnz	r3, 407b50 <_fclose_r+0x28>
  407b44:	2600      	movs	r6, #0
  407b46:	4630      	mov	r0, r6
  407b48:	bd70      	pop	{r4, r5, r6, pc}
  407b4a:	89a3      	ldrh	r3, [r4, #12]
  407b4c:	0599      	lsls	r1, r3, #22
  407b4e:	d53c      	bpl.n	407bca <_fclose_r+0xa2>
  407b50:	4621      	mov	r1, r4
  407b52:	4628      	mov	r0, r5
  407b54:	f7fe f89a 	bl	405c8c <__sflush_r>
  407b58:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407b5a:	4606      	mov	r6, r0
  407b5c:	b133      	cbz	r3, 407b6c <_fclose_r+0x44>
  407b5e:	69e1      	ldr	r1, [r4, #28]
  407b60:	4628      	mov	r0, r5
  407b62:	4798      	blx	r3
  407b64:	2800      	cmp	r0, #0
  407b66:	bfb8      	it	lt
  407b68:	f04f 36ff 	movlt.w	r6, #4294967295
  407b6c:	89a3      	ldrh	r3, [r4, #12]
  407b6e:	061a      	lsls	r2, r3, #24
  407b70:	d422      	bmi.n	407bb8 <_fclose_r+0x90>
  407b72:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407b74:	b141      	cbz	r1, 407b88 <_fclose_r+0x60>
  407b76:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407b7a:	4299      	cmp	r1, r3
  407b7c:	d002      	beq.n	407b84 <_fclose_r+0x5c>
  407b7e:	4628      	mov	r0, r5
  407b80:	f7fe faa2 	bl	4060c8 <_free_r>
  407b84:	2300      	movs	r3, #0
  407b86:	6323      	str	r3, [r4, #48]	; 0x30
  407b88:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407b8a:	b121      	cbz	r1, 407b96 <_fclose_r+0x6e>
  407b8c:	4628      	mov	r0, r5
  407b8e:	f7fe fa9b 	bl	4060c8 <_free_r>
  407b92:	2300      	movs	r3, #0
  407b94:	6463      	str	r3, [r4, #68]	; 0x44
  407b96:	f7fe f99d 	bl	405ed4 <__sfp_lock_acquire>
  407b9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407b9c:	2200      	movs	r2, #0
  407b9e:	07db      	lsls	r3, r3, #31
  407ba0:	81a2      	strh	r2, [r4, #12]
  407ba2:	d50e      	bpl.n	407bc2 <_fclose_r+0x9a>
  407ba4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407ba6:	f7fe fd35 	bl	406614 <__retarget_lock_close_recursive>
  407baa:	f7fe f999 	bl	405ee0 <__sfp_lock_release>
  407bae:	4630      	mov	r0, r6
  407bb0:	bd70      	pop	{r4, r5, r6, pc}
  407bb2:	f7fe f963 	bl	405e7c <__sinit>
  407bb6:	e7bf      	b.n	407b38 <_fclose_r+0x10>
  407bb8:	6921      	ldr	r1, [r4, #16]
  407bba:	4628      	mov	r0, r5
  407bbc:	f7fe fa84 	bl	4060c8 <_free_r>
  407bc0:	e7d7      	b.n	407b72 <_fclose_r+0x4a>
  407bc2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407bc4:	f7fe fd2a 	bl	40661c <__retarget_lock_release_recursive>
  407bc8:	e7ec      	b.n	407ba4 <_fclose_r+0x7c>
  407bca:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407bcc:	f7fe fd24 	bl	406618 <__retarget_lock_acquire_recursive>
  407bd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407bd4:	2b00      	cmp	r3, #0
  407bd6:	d1bb      	bne.n	407b50 <_fclose_r+0x28>
  407bd8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407bda:	f016 0601 	ands.w	r6, r6, #1
  407bde:	d1b1      	bne.n	407b44 <_fclose_r+0x1c>
  407be0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407be2:	f7fe fd1b 	bl	40661c <__retarget_lock_release_recursive>
  407be6:	4630      	mov	r0, r6
  407be8:	bd70      	pop	{r4, r5, r6, pc}
  407bea:	bf00      	nop

00407bec <_isatty_r>:
  407bec:	b538      	push	{r3, r4, r5, lr}
  407bee:	4c07      	ldr	r4, [pc, #28]	; (407c0c <_isatty_r+0x20>)
  407bf0:	2300      	movs	r3, #0
  407bf2:	4605      	mov	r5, r0
  407bf4:	4608      	mov	r0, r1
  407bf6:	6023      	str	r3, [r4, #0]
  407bf8:	f7f9 f900 	bl	400dfc <_isatty>
  407bfc:	1c43      	adds	r3, r0, #1
  407bfe:	d000      	beq.n	407c02 <_isatty_r+0x16>
  407c00:	bd38      	pop	{r3, r4, r5, pc}
  407c02:	6823      	ldr	r3, [r4, #0]
  407c04:	2b00      	cmp	r3, #0
  407c06:	d0fb      	beq.n	407c00 <_isatty_r+0x14>
  407c08:	602b      	str	r3, [r5, #0]
  407c0a:	bd38      	pop	{r3, r4, r5, pc}
  407c0c:	20400a68 	.word	0x20400a68

00407c10 <__aeabi_drsub>:
  407c10:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407c14:	e002      	b.n	407c1c <__adddf3>
  407c16:	bf00      	nop

00407c18 <__aeabi_dsub>:
  407c18:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407c1c <__adddf3>:
  407c1c:	b530      	push	{r4, r5, lr}
  407c1e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407c22:	ea4f 0543 	mov.w	r5, r3, lsl #1
  407c26:	ea94 0f05 	teq	r4, r5
  407c2a:	bf08      	it	eq
  407c2c:	ea90 0f02 	teqeq	r0, r2
  407c30:	bf1f      	itttt	ne
  407c32:	ea54 0c00 	orrsne.w	ip, r4, r0
  407c36:	ea55 0c02 	orrsne.w	ip, r5, r2
  407c3a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407c3e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407c42:	f000 80e2 	beq.w	407e0a <__adddf3+0x1ee>
  407c46:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407c4a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407c4e:	bfb8      	it	lt
  407c50:	426d      	neglt	r5, r5
  407c52:	dd0c      	ble.n	407c6e <__adddf3+0x52>
  407c54:	442c      	add	r4, r5
  407c56:	ea80 0202 	eor.w	r2, r0, r2
  407c5a:	ea81 0303 	eor.w	r3, r1, r3
  407c5e:	ea82 0000 	eor.w	r0, r2, r0
  407c62:	ea83 0101 	eor.w	r1, r3, r1
  407c66:	ea80 0202 	eor.w	r2, r0, r2
  407c6a:	ea81 0303 	eor.w	r3, r1, r3
  407c6e:	2d36      	cmp	r5, #54	; 0x36
  407c70:	bf88      	it	hi
  407c72:	bd30      	pophi	{r4, r5, pc}
  407c74:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407c78:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407c7c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407c80:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407c84:	d002      	beq.n	407c8c <__adddf3+0x70>
  407c86:	4240      	negs	r0, r0
  407c88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407c8c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407c90:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407c94:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407c98:	d002      	beq.n	407ca0 <__adddf3+0x84>
  407c9a:	4252      	negs	r2, r2
  407c9c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407ca0:	ea94 0f05 	teq	r4, r5
  407ca4:	f000 80a7 	beq.w	407df6 <__adddf3+0x1da>
  407ca8:	f1a4 0401 	sub.w	r4, r4, #1
  407cac:	f1d5 0e20 	rsbs	lr, r5, #32
  407cb0:	db0d      	blt.n	407cce <__adddf3+0xb2>
  407cb2:	fa02 fc0e 	lsl.w	ip, r2, lr
  407cb6:	fa22 f205 	lsr.w	r2, r2, r5
  407cba:	1880      	adds	r0, r0, r2
  407cbc:	f141 0100 	adc.w	r1, r1, #0
  407cc0:	fa03 f20e 	lsl.w	r2, r3, lr
  407cc4:	1880      	adds	r0, r0, r2
  407cc6:	fa43 f305 	asr.w	r3, r3, r5
  407cca:	4159      	adcs	r1, r3
  407ccc:	e00e      	b.n	407cec <__adddf3+0xd0>
  407cce:	f1a5 0520 	sub.w	r5, r5, #32
  407cd2:	f10e 0e20 	add.w	lr, lr, #32
  407cd6:	2a01      	cmp	r2, #1
  407cd8:	fa03 fc0e 	lsl.w	ip, r3, lr
  407cdc:	bf28      	it	cs
  407cde:	f04c 0c02 	orrcs.w	ip, ip, #2
  407ce2:	fa43 f305 	asr.w	r3, r3, r5
  407ce6:	18c0      	adds	r0, r0, r3
  407ce8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407cec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407cf0:	d507      	bpl.n	407d02 <__adddf3+0xe6>
  407cf2:	f04f 0e00 	mov.w	lr, #0
  407cf6:	f1dc 0c00 	rsbs	ip, ip, #0
  407cfa:	eb7e 0000 	sbcs.w	r0, lr, r0
  407cfe:	eb6e 0101 	sbc.w	r1, lr, r1
  407d02:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  407d06:	d31b      	bcc.n	407d40 <__adddf3+0x124>
  407d08:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407d0c:	d30c      	bcc.n	407d28 <__adddf3+0x10c>
  407d0e:	0849      	lsrs	r1, r1, #1
  407d10:	ea5f 0030 	movs.w	r0, r0, rrx
  407d14:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407d18:	f104 0401 	add.w	r4, r4, #1
  407d1c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407d20:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407d24:	f080 809a 	bcs.w	407e5c <__adddf3+0x240>
  407d28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407d2c:	bf08      	it	eq
  407d2e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407d32:	f150 0000 	adcs.w	r0, r0, #0
  407d36:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407d3a:	ea41 0105 	orr.w	r1, r1, r5
  407d3e:	bd30      	pop	{r4, r5, pc}
  407d40:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407d44:	4140      	adcs	r0, r0
  407d46:	eb41 0101 	adc.w	r1, r1, r1
  407d4a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407d4e:	f1a4 0401 	sub.w	r4, r4, #1
  407d52:	d1e9      	bne.n	407d28 <__adddf3+0x10c>
  407d54:	f091 0f00 	teq	r1, #0
  407d58:	bf04      	itt	eq
  407d5a:	4601      	moveq	r1, r0
  407d5c:	2000      	moveq	r0, #0
  407d5e:	fab1 f381 	clz	r3, r1
  407d62:	bf08      	it	eq
  407d64:	3320      	addeq	r3, #32
  407d66:	f1a3 030b 	sub.w	r3, r3, #11
  407d6a:	f1b3 0220 	subs.w	r2, r3, #32
  407d6e:	da0c      	bge.n	407d8a <__adddf3+0x16e>
  407d70:	320c      	adds	r2, #12
  407d72:	dd08      	ble.n	407d86 <__adddf3+0x16a>
  407d74:	f102 0c14 	add.w	ip, r2, #20
  407d78:	f1c2 020c 	rsb	r2, r2, #12
  407d7c:	fa01 f00c 	lsl.w	r0, r1, ip
  407d80:	fa21 f102 	lsr.w	r1, r1, r2
  407d84:	e00c      	b.n	407da0 <__adddf3+0x184>
  407d86:	f102 0214 	add.w	r2, r2, #20
  407d8a:	bfd8      	it	le
  407d8c:	f1c2 0c20 	rsble	ip, r2, #32
  407d90:	fa01 f102 	lsl.w	r1, r1, r2
  407d94:	fa20 fc0c 	lsr.w	ip, r0, ip
  407d98:	bfdc      	itt	le
  407d9a:	ea41 010c 	orrle.w	r1, r1, ip
  407d9e:	4090      	lslle	r0, r2
  407da0:	1ae4      	subs	r4, r4, r3
  407da2:	bfa2      	ittt	ge
  407da4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407da8:	4329      	orrge	r1, r5
  407daa:	bd30      	popge	{r4, r5, pc}
  407dac:	ea6f 0404 	mvn.w	r4, r4
  407db0:	3c1f      	subs	r4, #31
  407db2:	da1c      	bge.n	407dee <__adddf3+0x1d2>
  407db4:	340c      	adds	r4, #12
  407db6:	dc0e      	bgt.n	407dd6 <__adddf3+0x1ba>
  407db8:	f104 0414 	add.w	r4, r4, #20
  407dbc:	f1c4 0220 	rsb	r2, r4, #32
  407dc0:	fa20 f004 	lsr.w	r0, r0, r4
  407dc4:	fa01 f302 	lsl.w	r3, r1, r2
  407dc8:	ea40 0003 	orr.w	r0, r0, r3
  407dcc:	fa21 f304 	lsr.w	r3, r1, r4
  407dd0:	ea45 0103 	orr.w	r1, r5, r3
  407dd4:	bd30      	pop	{r4, r5, pc}
  407dd6:	f1c4 040c 	rsb	r4, r4, #12
  407dda:	f1c4 0220 	rsb	r2, r4, #32
  407dde:	fa20 f002 	lsr.w	r0, r0, r2
  407de2:	fa01 f304 	lsl.w	r3, r1, r4
  407de6:	ea40 0003 	orr.w	r0, r0, r3
  407dea:	4629      	mov	r1, r5
  407dec:	bd30      	pop	{r4, r5, pc}
  407dee:	fa21 f004 	lsr.w	r0, r1, r4
  407df2:	4629      	mov	r1, r5
  407df4:	bd30      	pop	{r4, r5, pc}
  407df6:	f094 0f00 	teq	r4, #0
  407dfa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407dfe:	bf06      	itte	eq
  407e00:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407e04:	3401      	addeq	r4, #1
  407e06:	3d01      	subne	r5, #1
  407e08:	e74e      	b.n	407ca8 <__adddf3+0x8c>
  407e0a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407e0e:	bf18      	it	ne
  407e10:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407e14:	d029      	beq.n	407e6a <__adddf3+0x24e>
  407e16:	ea94 0f05 	teq	r4, r5
  407e1a:	bf08      	it	eq
  407e1c:	ea90 0f02 	teqeq	r0, r2
  407e20:	d005      	beq.n	407e2e <__adddf3+0x212>
  407e22:	ea54 0c00 	orrs.w	ip, r4, r0
  407e26:	bf04      	itt	eq
  407e28:	4619      	moveq	r1, r3
  407e2a:	4610      	moveq	r0, r2
  407e2c:	bd30      	pop	{r4, r5, pc}
  407e2e:	ea91 0f03 	teq	r1, r3
  407e32:	bf1e      	ittt	ne
  407e34:	2100      	movne	r1, #0
  407e36:	2000      	movne	r0, #0
  407e38:	bd30      	popne	{r4, r5, pc}
  407e3a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407e3e:	d105      	bne.n	407e4c <__adddf3+0x230>
  407e40:	0040      	lsls	r0, r0, #1
  407e42:	4149      	adcs	r1, r1
  407e44:	bf28      	it	cs
  407e46:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407e4a:	bd30      	pop	{r4, r5, pc}
  407e4c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407e50:	bf3c      	itt	cc
  407e52:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407e56:	bd30      	popcc	{r4, r5, pc}
  407e58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407e5c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407e60:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407e64:	f04f 0000 	mov.w	r0, #0
  407e68:	bd30      	pop	{r4, r5, pc}
  407e6a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407e6e:	bf1a      	itte	ne
  407e70:	4619      	movne	r1, r3
  407e72:	4610      	movne	r0, r2
  407e74:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407e78:	bf1c      	itt	ne
  407e7a:	460b      	movne	r3, r1
  407e7c:	4602      	movne	r2, r0
  407e7e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407e82:	bf06      	itte	eq
  407e84:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407e88:	ea91 0f03 	teqeq	r1, r3
  407e8c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407e90:	bd30      	pop	{r4, r5, pc}
  407e92:	bf00      	nop

00407e94 <__aeabi_ui2d>:
  407e94:	f090 0f00 	teq	r0, #0
  407e98:	bf04      	itt	eq
  407e9a:	2100      	moveq	r1, #0
  407e9c:	4770      	bxeq	lr
  407e9e:	b530      	push	{r4, r5, lr}
  407ea0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407ea4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407ea8:	f04f 0500 	mov.w	r5, #0
  407eac:	f04f 0100 	mov.w	r1, #0
  407eb0:	e750      	b.n	407d54 <__adddf3+0x138>
  407eb2:	bf00      	nop

00407eb4 <__aeabi_i2d>:
  407eb4:	f090 0f00 	teq	r0, #0
  407eb8:	bf04      	itt	eq
  407eba:	2100      	moveq	r1, #0
  407ebc:	4770      	bxeq	lr
  407ebe:	b530      	push	{r4, r5, lr}
  407ec0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407ec4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407ec8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407ecc:	bf48      	it	mi
  407ece:	4240      	negmi	r0, r0
  407ed0:	f04f 0100 	mov.w	r1, #0
  407ed4:	e73e      	b.n	407d54 <__adddf3+0x138>
  407ed6:	bf00      	nop

00407ed8 <__aeabi_f2d>:
  407ed8:	0042      	lsls	r2, r0, #1
  407eda:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407ede:	ea4f 0131 	mov.w	r1, r1, rrx
  407ee2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407ee6:	bf1f      	itttt	ne
  407ee8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407eec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407ef0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407ef4:	4770      	bxne	lr
  407ef6:	f092 0f00 	teq	r2, #0
  407efa:	bf14      	ite	ne
  407efc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407f00:	4770      	bxeq	lr
  407f02:	b530      	push	{r4, r5, lr}
  407f04:	f44f 7460 	mov.w	r4, #896	; 0x380
  407f08:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407f0c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407f10:	e720      	b.n	407d54 <__adddf3+0x138>
  407f12:	bf00      	nop

00407f14 <__aeabi_ul2d>:
  407f14:	ea50 0201 	orrs.w	r2, r0, r1
  407f18:	bf08      	it	eq
  407f1a:	4770      	bxeq	lr
  407f1c:	b530      	push	{r4, r5, lr}
  407f1e:	f04f 0500 	mov.w	r5, #0
  407f22:	e00a      	b.n	407f3a <__aeabi_l2d+0x16>

00407f24 <__aeabi_l2d>:
  407f24:	ea50 0201 	orrs.w	r2, r0, r1
  407f28:	bf08      	it	eq
  407f2a:	4770      	bxeq	lr
  407f2c:	b530      	push	{r4, r5, lr}
  407f2e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407f32:	d502      	bpl.n	407f3a <__aeabi_l2d+0x16>
  407f34:	4240      	negs	r0, r0
  407f36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407f3a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407f3e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407f42:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407f46:	f43f aedc 	beq.w	407d02 <__adddf3+0xe6>
  407f4a:	f04f 0203 	mov.w	r2, #3
  407f4e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407f52:	bf18      	it	ne
  407f54:	3203      	addne	r2, #3
  407f56:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407f5a:	bf18      	it	ne
  407f5c:	3203      	addne	r2, #3
  407f5e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407f62:	f1c2 0320 	rsb	r3, r2, #32
  407f66:	fa00 fc03 	lsl.w	ip, r0, r3
  407f6a:	fa20 f002 	lsr.w	r0, r0, r2
  407f6e:	fa01 fe03 	lsl.w	lr, r1, r3
  407f72:	ea40 000e 	orr.w	r0, r0, lr
  407f76:	fa21 f102 	lsr.w	r1, r1, r2
  407f7a:	4414      	add	r4, r2
  407f7c:	e6c1      	b.n	407d02 <__adddf3+0xe6>
  407f7e:	bf00      	nop

00407f80 <__aeabi_dmul>:
  407f80:	b570      	push	{r4, r5, r6, lr}
  407f82:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407f86:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407f8a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407f8e:	bf1d      	ittte	ne
  407f90:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407f94:	ea94 0f0c 	teqne	r4, ip
  407f98:	ea95 0f0c 	teqne	r5, ip
  407f9c:	f000 f8de 	bleq	40815c <__aeabi_dmul+0x1dc>
  407fa0:	442c      	add	r4, r5
  407fa2:	ea81 0603 	eor.w	r6, r1, r3
  407fa6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407faa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407fae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407fb2:	bf18      	it	ne
  407fb4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407fb8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407fbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407fc0:	d038      	beq.n	408034 <__aeabi_dmul+0xb4>
  407fc2:	fba0 ce02 	umull	ip, lr, r0, r2
  407fc6:	f04f 0500 	mov.w	r5, #0
  407fca:	fbe1 e502 	umlal	lr, r5, r1, r2
  407fce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407fd2:	fbe0 e503 	umlal	lr, r5, r0, r3
  407fd6:	f04f 0600 	mov.w	r6, #0
  407fda:	fbe1 5603 	umlal	r5, r6, r1, r3
  407fde:	f09c 0f00 	teq	ip, #0
  407fe2:	bf18      	it	ne
  407fe4:	f04e 0e01 	orrne.w	lr, lr, #1
  407fe8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407fec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407ff0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407ff4:	d204      	bcs.n	408000 <__aeabi_dmul+0x80>
  407ff6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407ffa:	416d      	adcs	r5, r5
  407ffc:	eb46 0606 	adc.w	r6, r6, r6
  408000:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408004:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408008:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40800c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408010:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408014:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408018:	bf88      	it	hi
  40801a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40801e:	d81e      	bhi.n	40805e <__aeabi_dmul+0xde>
  408020:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408024:	bf08      	it	eq
  408026:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40802a:	f150 0000 	adcs.w	r0, r0, #0
  40802e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408032:	bd70      	pop	{r4, r5, r6, pc}
  408034:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  408038:	ea46 0101 	orr.w	r1, r6, r1
  40803c:	ea40 0002 	orr.w	r0, r0, r2
  408040:	ea81 0103 	eor.w	r1, r1, r3
  408044:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  408048:	bfc2      	ittt	gt
  40804a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40804e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408052:	bd70      	popgt	{r4, r5, r6, pc}
  408054:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408058:	f04f 0e00 	mov.w	lr, #0
  40805c:	3c01      	subs	r4, #1
  40805e:	f300 80ab 	bgt.w	4081b8 <__aeabi_dmul+0x238>
  408062:	f114 0f36 	cmn.w	r4, #54	; 0x36
  408066:	bfde      	ittt	le
  408068:	2000      	movle	r0, #0
  40806a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40806e:	bd70      	pople	{r4, r5, r6, pc}
  408070:	f1c4 0400 	rsb	r4, r4, #0
  408074:	3c20      	subs	r4, #32
  408076:	da35      	bge.n	4080e4 <__aeabi_dmul+0x164>
  408078:	340c      	adds	r4, #12
  40807a:	dc1b      	bgt.n	4080b4 <__aeabi_dmul+0x134>
  40807c:	f104 0414 	add.w	r4, r4, #20
  408080:	f1c4 0520 	rsb	r5, r4, #32
  408084:	fa00 f305 	lsl.w	r3, r0, r5
  408088:	fa20 f004 	lsr.w	r0, r0, r4
  40808c:	fa01 f205 	lsl.w	r2, r1, r5
  408090:	ea40 0002 	orr.w	r0, r0, r2
  408094:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408098:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40809c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4080a0:	fa21 f604 	lsr.w	r6, r1, r4
  4080a4:	eb42 0106 	adc.w	r1, r2, r6
  4080a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4080ac:	bf08      	it	eq
  4080ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4080b2:	bd70      	pop	{r4, r5, r6, pc}
  4080b4:	f1c4 040c 	rsb	r4, r4, #12
  4080b8:	f1c4 0520 	rsb	r5, r4, #32
  4080bc:	fa00 f304 	lsl.w	r3, r0, r4
  4080c0:	fa20 f005 	lsr.w	r0, r0, r5
  4080c4:	fa01 f204 	lsl.w	r2, r1, r4
  4080c8:	ea40 0002 	orr.w	r0, r0, r2
  4080cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4080d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4080d4:	f141 0100 	adc.w	r1, r1, #0
  4080d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4080dc:	bf08      	it	eq
  4080de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4080e2:	bd70      	pop	{r4, r5, r6, pc}
  4080e4:	f1c4 0520 	rsb	r5, r4, #32
  4080e8:	fa00 f205 	lsl.w	r2, r0, r5
  4080ec:	ea4e 0e02 	orr.w	lr, lr, r2
  4080f0:	fa20 f304 	lsr.w	r3, r0, r4
  4080f4:	fa01 f205 	lsl.w	r2, r1, r5
  4080f8:	ea43 0302 	orr.w	r3, r3, r2
  4080fc:	fa21 f004 	lsr.w	r0, r1, r4
  408100:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408104:	fa21 f204 	lsr.w	r2, r1, r4
  408108:	ea20 0002 	bic.w	r0, r0, r2
  40810c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408110:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408114:	bf08      	it	eq
  408116:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40811a:	bd70      	pop	{r4, r5, r6, pc}
  40811c:	f094 0f00 	teq	r4, #0
  408120:	d10f      	bne.n	408142 <__aeabi_dmul+0x1c2>
  408122:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  408126:	0040      	lsls	r0, r0, #1
  408128:	eb41 0101 	adc.w	r1, r1, r1
  40812c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408130:	bf08      	it	eq
  408132:	3c01      	subeq	r4, #1
  408134:	d0f7      	beq.n	408126 <__aeabi_dmul+0x1a6>
  408136:	ea41 0106 	orr.w	r1, r1, r6
  40813a:	f095 0f00 	teq	r5, #0
  40813e:	bf18      	it	ne
  408140:	4770      	bxne	lr
  408142:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  408146:	0052      	lsls	r2, r2, #1
  408148:	eb43 0303 	adc.w	r3, r3, r3
  40814c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408150:	bf08      	it	eq
  408152:	3d01      	subeq	r5, #1
  408154:	d0f7      	beq.n	408146 <__aeabi_dmul+0x1c6>
  408156:	ea43 0306 	orr.w	r3, r3, r6
  40815a:	4770      	bx	lr
  40815c:	ea94 0f0c 	teq	r4, ip
  408160:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408164:	bf18      	it	ne
  408166:	ea95 0f0c 	teqne	r5, ip
  40816a:	d00c      	beq.n	408186 <__aeabi_dmul+0x206>
  40816c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408170:	bf18      	it	ne
  408172:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408176:	d1d1      	bne.n	40811c <__aeabi_dmul+0x19c>
  408178:	ea81 0103 	eor.w	r1, r1, r3
  40817c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408180:	f04f 0000 	mov.w	r0, #0
  408184:	bd70      	pop	{r4, r5, r6, pc}
  408186:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40818a:	bf06      	itte	eq
  40818c:	4610      	moveq	r0, r2
  40818e:	4619      	moveq	r1, r3
  408190:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408194:	d019      	beq.n	4081ca <__aeabi_dmul+0x24a>
  408196:	ea94 0f0c 	teq	r4, ip
  40819a:	d102      	bne.n	4081a2 <__aeabi_dmul+0x222>
  40819c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4081a0:	d113      	bne.n	4081ca <__aeabi_dmul+0x24a>
  4081a2:	ea95 0f0c 	teq	r5, ip
  4081a6:	d105      	bne.n	4081b4 <__aeabi_dmul+0x234>
  4081a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4081ac:	bf1c      	itt	ne
  4081ae:	4610      	movne	r0, r2
  4081b0:	4619      	movne	r1, r3
  4081b2:	d10a      	bne.n	4081ca <__aeabi_dmul+0x24a>
  4081b4:	ea81 0103 	eor.w	r1, r1, r3
  4081b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4081bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4081c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4081c4:	f04f 0000 	mov.w	r0, #0
  4081c8:	bd70      	pop	{r4, r5, r6, pc}
  4081ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4081ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4081d2:	bd70      	pop	{r4, r5, r6, pc}

004081d4 <__aeabi_ddiv>:
  4081d4:	b570      	push	{r4, r5, r6, lr}
  4081d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4081da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4081de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4081e2:	bf1d      	ittte	ne
  4081e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4081e8:	ea94 0f0c 	teqne	r4, ip
  4081ec:	ea95 0f0c 	teqne	r5, ip
  4081f0:	f000 f8a7 	bleq	408342 <__aeabi_ddiv+0x16e>
  4081f4:	eba4 0405 	sub.w	r4, r4, r5
  4081f8:	ea81 0e03 	eor.w	lr, r1, r3
  4081fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408200:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408204:	f000 8088 	beq.w	408318 <__aeabi_ddiv+0x144>
  408208:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40820c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408210:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408214:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408218:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40821c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408220:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408224:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408228:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40822c:	429d      	cmp	r5, r3
  40822e:	bf08      	it	eq
  408230:	4296      	cmpeq	r6, r2
  408232:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  408236:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40823a:	d202      	bcs.n	408242 <__aeabi_ddiv+0x6e>
  40823c:	085b      	lsrs	r3, r3, #1
  40823e:	ea4f 0232 	mov.w	r2, r2, rrx
  408242:	1ab6      	subs	r6, r6, r2
  408244:	eb65 0503 	sbc.w	r5, r5, r3
  408248:	085b      	lsrs	r3, r3, #1
  40824a:	ea4f 0232 	mov.w	r2, r2, rrx
  40824e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408252:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  408256:	ebb6 0e02 	subs.w	lr, r6, r2
  40825a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40825e:	bf22      	ittt	cs
  408260:	1ab6      	subcs	r6, r6, r2
  408262:	4675      	movcs	r5, lr
  408264:	ea40 000c 	orrcs.w	r0, r0, ip
  408268:	085b      	lsrs	r3, r3, #1
  40826a:	ea4f 0232 	mov.w	r2, r2, rrx
  40826e:	ebb6 0e02 	subs.w	lr, r6, r2
  408272:	eb75 0e03 	sbcs.w	lr, r5, r3
  408276:	bf22      	ittt	cs
  408278:	1ab6      	subcs	r6, r6, r2
  40827a:	4675      	movcs	r5, lr
  40827c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408280:	085b      	lsrs	r3, r3, #1
  408282:	ea4f 0232 	mov.w	r2, r2, rrx
  408286:	ebb6 0e02 	subs.w	lr, r6, r2
  40828a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40828e:	bf22      	ittt	cs
  408290:	1ab6      	subcs	r6, r6, r2
  408292:	4675      	movcs	r5, lr
  408294:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408298:	085b      	lsrs	r3, r3, #1
  40829a:	ea4f 0232 	mov.w	r2, r2, rrx
  40829e:	ebb6 0e02 	subs.w	lr, r6, r2
  4082a2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4082a6:	bf22      	ittt	cs
  4082a8:	1ab6      	subcs	r6, r6, r2
  4082aa:	4675      	movcs	r5, lr
  4082ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4082b0:	ea55 0e06 	orrs.w	lr, r5, r6
  4082b4:	d018      	beq.n	4082e8 <__aeabi_ddiv+0x114>
  4082b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4082ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4082be:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4082c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4082c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4082ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4082ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4082d2:	d1c0      	bne.n	408256 <__aeabi_ddiv+0x82>
  4082d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4082d8:	d10b      	bne.n	4082f2 <__aeabi_ddiv+0x11e>
  4082da:	ea41 0100 	orr.w	r1, r1, r0
  4082de:	f04f 0000 	mov.w	r0, #0
  4082e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4082e6:	e7b6      	b.n	408256 <__aeabi_ddiv+0x82>
  4082e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4082ec:	bf04      	itt	eq
  4082ee:	4301      	orreq	r1, r0
  4082f0:	2000      	moveq	r0, #0
  4082f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4082f6:	bf88      	it	hi
  4082f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4082fc:	f63f aeaf 	bhi.w	40805e <__aeabi_dmul+0xde>
  408300:	ebb5 0c03 	subs.w	ip, r5, r3
  408304:	bf04      	itt	eq
  408306:	ebb6 0c02 	subseq.w	ip, r6, r2
  40830a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40830e:	f150 0000 	adcs.w	r0, r0, #0
  408312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408316:	bd70      	pop	{r4, r5, r6, pc}
  408318:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40831c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408320:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408324:	bfc2      	ittt	gt
  408326:	ebd4 050c 	rsbsgt	r5, r4, ip
  40832a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40832e:	bd70      	popgt	{r4, r5, r6, pc}
  408330:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408334:	f04f 0e00 	mov.w	lr, #0
  408338:	3c01      	subs	r4, #1
  40833a:	e690      	b.n	40805e <__aeabi_dmul+0xde>
  40833c:	ea45 0e06 	orr.w	lr, r5, r6
  408340:	e68d      	b.n	40805e <__aeabi_dmul+0xde>
  408342:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408346:	ea94 0f0c 	teq	r4, ip
  40834a:	bf08      	it	eq
  40834c:	ea95 0f0c 	teqeq	r5, ip
  408350:	f43f af3b 	beq.w	4081ca <__aeabi_dmul+0x24a>
  408354:	ea94 0f0c 	teq	r4, ip
  408358:	d10a      	bne.n	408370 <__aeabi_ddiv+0x19c>
  40835a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40835e:	f47f af34 	bne.w	4081ca <__aeabi_dmul+0x24a>
  408362:	ea95 0f0c 	teq	r5, ip
  408366:	f47f af25 	bne.w	4081b4 <__aeabi_dmul+0x234>
  40836a:	4610      	mov	r0, r2
  40836c:	4619      	mov	r1, r3
  40836e:	e72c      	b.n	4081ca <__aeabi_dmul+0x24a>
  408370:	ea95 0f0c 	teq	r5, ip
  408374:	d106      	bne.n	408384 <__aeabi_ddiv+0x1b0>
  408376:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40837a:	f43f aefd 	beq.w	408178 <__aeabi_dmul+0x1f8>
  40837e:	4610      	mov	r0, r2
  408380:	4619      	mov	r1, r3
  408382:	e722      	b.n	4081ca <__aeabi_dmul+0x24a>
  408384:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408388:	bf18      	it	ne
  40838a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40838e:	f47f aec5 	bne.w	40811c <__aeabi_dmul+0x19c>
  408392:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408396:	f47f af0d 	bne.w	4081b4 <__aeabi_dmul+0x234>
  40839a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40839e:	f47f aeeb 	bne.w	408178 <__aeabi_dmul+0x1f8>
  4083a2:	e712      	b.n	4081ca <__aeabi_dmul+0x24a>

004083a4 <__gedf2>:
  4083a4:	f04f 3cff 	mov.w	ip, #4294967295
  4083a8:	e006      	b.n	4083b8 <__cmpdf2+0x4>
  4083aa:	bf00      	nop

004083ac <__ledf2>:
  4083ac:	f04f 0c01 	mov.w	ip, #1
  4083b0:	e002      	b.n	4083b8 <__cmpdf2+0x4>
  4083b2:	bf00      	nop

004083b4 <__cmpdf2>:
  4083b4:	f04f 0c01 	mov.w	ip, #1
  4083b8:	f84d cd04 	str.w	ip, [sp, #-4]!
  4083bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4083c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4083c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4083c8:	bf18      	it	ne
  4083ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4083ce:	d01b      	beq.n	408408 <__cmpdf2+0x54>
  4083d0:	b001      	add	sp, #4
  4083d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4083d6:	bf0c      	ite	eq
  4083d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4083dc:	ea91 0f03 	teqne	r1, r3
  4083e0:	bf02      	ittt	eq
  4083e2:	ea90 0f02 	teqeq	r0, r2
  4083e6:	2000      	moveq	r0, #0
  4083e8:	4770      	bxeq	lr
  4083ea:	f110 0f00 	cmn.w	r0, #0
  4083ee:	ea91 0f03 	teq	r1, r3
  4083f2:	bf58      	it	pl
  4083f4:	4299      	cmppl	r1, r3
  4083f6:	bf08      	it	eq
  4083f8:	4290      	cmpeq	r0, r2
  4083fa:	bf2c      	ite	cs
  4083fc:	17d8      	asrcs	r0, r3, #31
  4083fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408402:	f040 0001 	orr.w	r0, r0, #1
  408406:	4770      	bx	lr
  408408:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40840c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408410:	d102      	bne.n	408418 <__cmpdf2+0x64>
  408412:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408416:	d107      	bne.n	408428 <__cmpdf2+0x74>
  408418:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40841c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408420:	d1d6      	bne.n	4083d0 <__cmpdf2+0x1c>
  408422:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408426:	d0d3      	beq.n	4083d0 <__cmpdf2+0x1c>
  408428:	f85d 0b04 	ldr.w	r0, [sp], #4
  40842c:	4770      	bx	lr
  40842e:	bf00      	nop

00408430 <__aeabi_cdrcmple>:
  408430:	4684      	mov	ip, r0
  408432:	4610      	mov	r0, r2
  408434:	4662      	mov	r2, ip
  408436:	468c      	mov	ip, r1
  408438:	4619      	mov	r1, r3
  40843a:	4663      	mov	r3, ip
  40843c:	e000      	b.n	408440 <__aeabi_cdcmpeq>
  40843e:	bf00      	nop

00408440 <__aeabi_cdcmpeq>:
  408440:	b501      	push	{r0, lr}
  408442:	f7ff ffb7 	bl	4083b4 <__cmpdf2>
  408446:	2800      	cmp	r0, #0
  408448:	bf48      	it	mi
  40844a:	f110 0f00 	cmnmi.w	r0, #0
  40844e:	bd01      	pop	{r0, pc}

00408450 <__aeabi_dcmpeq>:
  408450:	f84d ed08 	str.w	lr, [sp, #-8]!
  408454:	f7ff fff4 	bl	408440 <__aeabi_cdcmpeq>
  408458:	bf0c      	ite	eq
  40845a:	2001      	moveq	r0, #1
  40845c:	2000      	movne	r0, #0
  40845e:	f85d fb08 	ldr.w	pc, [sp], #8
  408462:	bf00      	nop

00408464 <__aeabi_dcmplt>:
  408464:	f84d ed08 	str.w	lr, [sp, #-8]!
  408468:	f7ff ffea 	bl	408440 <__aeabi_cdcmpeq>
  40846c:	bf34      	ite	cc
  40846e:	2001      	movcc	r0, #1
  408470:	2000      	movcs	r0, #0
  408472:	f85d fb08 	ldr.w	pc, [sp], #8
  408476:	bf00      	nop

00408478 <__aeabi_dcmple>:
  408478:	f84d ed08 	str.w	lr, [sp, #-8]!
  40847c:	f7ff ffe0 	bl	408440 <__aeabi_cdcmpeq>
  408480:	bf94      	ite	ls
  408482:	2001      	movls	r0, #1
  408484:	2000      	movhi	r0, #0
  408486:	f85d fb08 	ldr.w	pc, [sp], #8
  40848a:	bf00      	nop

0040848c <__aeabi_dcmpge>:
  40848c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408490:	f7ff ffce 	bl	408430 <__aeabi_cdrcmple>
  408494:	bf94      	ite	ls
  408496:	2001      	movls	r0, #1
  408498:	2000      	movhi	r0, #0
  40849a:	f85d fb08 	ldr.w	pc, [sp], #8
  40849e:	bf00      	nop

004084a0 <__aeabi_dcmpgt>:
  4084a0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4084a4:	f7ff ffc4 	bl	408430 <__aeabi_cdrcmple>
  4084a8:	bf34      	ite	cc
  4084aa:	2001      	movcc	r0, #1
  4084ac:	2000      	movcs	r0, #0
  4084ae:	f85d fb08 	ldr.w	pc, [sp], #8
  4084b2:	bf00      	nop

004084b4 <__aeabi_dcmpun>:
  4084b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4084b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4084bc:	d102      	bne.n	4084c4 <__aeabi_dcmpun+0x10>
  4084be:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4084c2:	d10a      	bne.n	4084da <__aeabi_dcmpun+0x26>
  4084c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4084c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4084cc:	d102      	bne.n	4084d4 <__aeabi_dcmpun+0x20>
  4084ce:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4084d2:	d102      	bne.n	4084da <__aeabi_dcmpun+0x26>
  4084d4:	f04f 0000 	mov.w	r0, #0
  4084d8:	4770      	bx	lr
  4084da:	f04f 0001 	mov.w	r0, #1
  4084de:	4770      	bx	lr

004084e0 <__aeabi_d2iz>:
  4084e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4084e4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4084e8:	d215      	bcs.n	408516 <__aeabi_d2iz+0x36>
  4084ea:	d511      	bpl.n	408510 <__aeabi_d2iz+0x30>
  4084ec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4084f0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4084f4:	d912      	bls.n	40851c <__aeabi_d2iz+0x3c>
  4084f6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4084fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4084fe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408502:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408506:	fa23 f002 	lsr.w	r0, r3, r2
  40850a:	bf18      	it	ne
  40850c:	4240      	negne	r0, r0
  40850e:	4770      	bx	lr
  408510:	f04f 0000 	mov.w	r0, #0
  408514:	4770      	bx	lr
  408516:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40851a:	d105      	bne.n	408528 <__aeabi_d2iz+0x48>
  40851c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408520:	bf08      	it	eq
  408522:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408526:	4770      	bx	lr
  408528:	f04f 0000 	mov.w	r0, #0
  40852c:	4770      	bx	lr
  40852e:	bf00      	nop

00408530 <__aeabi_uldivmod>:
  408530:	b953      	cbnz	r3, 408548 <__aeabi_uldivmod+0x18>
  408532:	b94a      	cbnz	r2, 408548 <__aeabi_uldivmod+0x18>
  408534:	2900      	cmp	r1, #0
  408536:	bf08      	it	eq
  408538:	2800      	cmpeq	r0, #0
  40853a:	bf1c      	itt	ne
  40853c:	f04f 31ff 	movne.w	r1, #4294967295
  408540:	f04f 30ff 	movne.w	r0, #4294967295
  408544:	f000 b97a 	b.w	40883c <__aeabi_idiv0>
  408548:	f1ad 0c08 	sub.w	ip, sp, #8
  40854c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  408550:	f000 f806 	bl	408560 <__udivmoddi4>
  408554:	f8dd e004 	ldr.w	lr, [sp, #4]
  408558:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40855c:	b004      	add	sp, #16
  40855e:	4770      	bx	lr

00408560 <__udivmoddi4>:
  408560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408564:	468c      	mov	ip, r1
  408566:	460d      	mov	r5, r1
  408568:	4604      	mov	r4, r0
  40856a:	9e08      	ldr	r6, [sp, #32]
  40856c:	2b00      	cmp	r3, #0
  40856e:	d151      	bne.n	408614 <__udivmoddi4+0xb4>
  408570:	428a      	cmp	r2, r1
  408572:	4617      	mov	r7, r2
  408574:	d96d      	bls.n	408652 <__udivmoddi4+0xf2>
  408576:	fab2 fe82 	clz	lr, r2
  40857a:	f1be 0f00 	cmp.w	lr, #0
  40857e:	d00b      	beq.n	408598 <__udivmoddi4+0x38>
  408580:	f1ce 0c20 	rsb	ip, lr, #32
  408584:	fa01 f50e 	lsl.w	r5, r1, lr
  408588:	fa20 fc0c 	lsr.w	ip, r0, ip
  40858c:	fa02 f70e 	lsl.w	r7, r2, lr
  408590:	ea4c 0c05 	orr.w	ip, ip, r5
  408594:	fa00 f40e 	lsl.w	r4, r0, lr
  408598:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40859c:	0c25      	lsrs	r5, r4, #16
  40859e:	fbbc f8fa 	udiv	r8, ip, sl
  4085a2:	fa1f f987 	uxth.w	r9, r7
  4085a6:	fb0a cc18 	mls	ip, sl, r8, ip
  4085aa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4085ae:	fb08 f309 	mul.w	r3, r8, r9
  4085b2:	42ab      	cmp	r3, r5
  4085b4:	d90a      	bls.n	4085cc <__udivmoddi4+0x6c>
  4085b6:	19ed      	adds	r5, r5, r7
  4085b8:	f108 32ff 	add.w	r2, r8, #4294967295
  4085bc:	f080 8123 	bcs.w	408806 <__udivmoddi4+0x2a6>
  4085c0:	42ab      	cmp	r3, r5
  4085c2:	f240 8120 	bls.w	408806 <__udivmoddi4+0x2a6>
  4085c6:	f1a8 0802 	sub.w	r8, r8, #2
  4085ca:	443d      	add	r5, r7
  4085cc:	1aed      	subs	r5, r5, r3
  4085ce:	b2a4      	uxth	r4, r4
  4085d0:	fbb5 f0fa 	udiv	r0, r5, sl
  4085d4:	fb0a 5510 	mls	r5, sl, r0, r5
  4085d8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4085dc:	fb00 f909 	mul.w	r9, r0, r9
  4085e0:	45a1      	cmp	r9, r4
  4085e2:	d909      	bls.n	4085f8 <__udivmoddi4+0x98>
  4085e4:	19e4      	adds	r4, r4, r7
  4085e6:	f100 33ff 	add.w	r3, r0, #4294967295
  4085ea:	f080 810a 	bcs.w	408802 <__udivmoddi4+0x2a2>
  4085ee:	45a1      	cmp	r9, r4
  4085f0:	f240 8107 	bls.w	408802 <__udivmoddi4+0x2a2>
  4085f4:	3802      	subs	r0, #2
  4085f6:	443c      	add	r4, r7
  4085f8:	eba4 0409 	sub.w	r4, r4, r9
  4085fc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  408600:	2100      	movs	r1, #0
  408602:	2e00      	cmp	r6, #0
  408604:	d061      	beq.n	4086ca <__udivmoddi4+0x16a>
  408606:	fa24 f40e 	lsr.w	r4, r4, lr
  40860a:	2300      	movs	r3, #0
  40860c:	6034      	str	r4, [r6, #0]
  40860e:	6073      	str	r3, [r6, #4]
  408610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408614:	428b      	cmp	r3, r1
  408616:	d907      	bls.n	408628 <__udivmoddi4+0xc8>
  408618:	2e00      	cmp	r6, #0
  40861a:	d054      	beq.n	4086c6 <__udivmoddi4+0x166>
  40861c:	2100      	movs	r1, #0
  40861e:	e886 0021 	stmia.w	r6, {r0, r5}
  408622:	4608      	mov	r0, r1
  408624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408628:	fab3 f183 	clz	r1, r3
  40862c:	2900      	cmp	r1, #0
  40862e:	f040 808e 	bne.w	40874e <__udivmoddi4+0x1ee>
  408632:	42ab      	cmp	r3, r5
  408634:	d302      	bcc.n	40863c <__udivmoddi4+0xdc>
  408636:	4282      	cmp	r2, r0
  408638:	f200 80fa 	bhi.w	408830 <__udivmoddi4+0x2d0>
  40863c:	1a84      	subs	r4, r0, r2
  40863e:	eb65 0503 	sbc.w	r5, r5, r3
  408642:	2001      	movs	r0, #1
  408644:	46ac      	mov	ip, r5
  408646:	2e00      	cmp	r6, #0
  408648:	d03f      	beq.n	4086ca <__udivmoddi4+0x16a>
  40864a:	e886 1010 	stmia.w	r6, {r4, ip}
  40864e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408652:	b912      	cbnz	r2, 40865a <__udivmoddi4+0xfa>
  408654:	2701      	movs	r7, #1
  408656:	fbb7 f7f2 	udiv	r7, r7, r2
  40865a:	fab7 fe87 	clz	lr, r7
  40865e:	f1be 0f00 	cmp.w	lr, #0
  408662:	d134      	bne.n	4086ce <__udivmoddi4+0x16e>
  408664:	1beb      	subs	r3, r5, r7
  408666:	0c3a      	lsrs	r2, r7, #16
  408668:	fa1f fc87 	uxth.w	ip, r7
  40866c:	2101      	movs	r1, #1
  40866e:	fbb3 f8f2 	udiv	r8, r3, r2
  408672:	0c25      	lsrs	r5, r4, #16
  408674:	fb02 3318 	mls	r3, r2, r8, r3
  408678:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40867c:	fb0c f308 	mul.w	r3, ip, r8
  408680:	42ab      	cmp	r3, r5
  408682:	d907      	bls.n	408694 <__udivmoddi4+0x134>
  408684:	19ed      	adds	r5, r5, r7
  408686:	f108 30ff 	add.w	r0, r8, #4294967295
  40868a:	d202      	bcs.n	408692 <__udivmoddi4+0x132>
  40868c:	42ab      	cmp	r3, r5
  40868e:	f200 80d1 	bhi.w	408834 <__udivmoddi4+0x2d4>
  408692:	4680      	mov	r8, r0
  408694:	1aed      	subs	r5, r5, r3
  408696:	b2a3      	uxth	r3, r4
  408698:	fbb5 f0f2 	udiv	r0, r5, r2
  40869c:	fb02 5510 	mls	r5, r2, r0, r5
  4086a0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4086a4:	fb0c fc00 	mul.w	ip, ip, r0
  4086a8:	45a4      	cmp	ip, r4
  4086aa:	d907      	bls.n	4086bc <__udivmoddi4+0x15c>
  4086ac:	19e4      	adds	r4, r4, r7
  4086ae:	f100 33ff 	add.w	r3, r0, #4294967295
  4086b2:	d202      	bcs.n	4086ba <__udivmoddi4+0x15a>
  4086b4:	45a4      	cmp	ip, r4
  4086b6:	f200 80b8 	bhi.w	40882a <__udivmoddi4+0x2ca>
  4086ba:	4618      	mov	r0, r3
  4086bc:	eba4 040c 	sub.w	r4, r4, ip
  4086c0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4086c4:	e79d      	b.n	408602 <__udivmoddi4+0xa2>
  4086c6:	4631      	mov	r1, r6
  4086c8:	4630      	mov	r0, r6
  4086ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4086ce:	f1ce 0420 	rsb	r4, lr, #32
  4086d2:	fa05 f30e 	lsl.w	r3, r5, lr
  4086d6:	fa07 f70e 	lsl.w	r7, r7, lr
  4086da:	fa20 f804 	lsr.w	r8, r0, r4
  4086de:	0c3a      	lsrs	r2, r7, #16
  4086e0:	fa25 f404 	lsr.w	r4, r5, r4
  4086e4:	ea48 0803 	orr.w	r8, r8, r3
  4086e8:	fbb4 f1f2 	udiv	r1, r4, r2
  4086ec:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4086f0:	fb02 4411 	mls	r4, r2, r1, r4
  4086f4:	fa1f fc87 	uxth.w	ip, r7
  4086f8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4086fc:	fb01 f30c 	mul.w	r3, r1, ip
  408700:	42ab      	cmp	r3, r5
  408702:	fa00 f40e 	lsl.w	r4, r0, lr
  408706:	d909      	bls.n	40871c <__udivmoddi4+0x1bc>
  408708:	19ed      	adds	r5, r5, r7
  40870a:	f101 30ff 	add.w	r0, r1, #4294967295
  40870e:	f080 808a 	bcs.w	408826 <__udivmoddi4+0x2c6>
  408712:	42ab      	cmp	r3, r5
  408714:	f240 8087 	bls.w	408826 <__udivmoddi4+0x2c6>
  408718:	3902      	subs	r1, #2
  40871a:	443d      	add	r5, r7
  40871c:	1aeb      	subs	r3, r5, r3
  40871e:	fa1f f588 	uxth.w	r5, r8
  408722:	fbb3 f0f2 	udiv	r0, r3, r2
  408726:	fb02 3310 	mls	r3, r2, r0, r3
  40872a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40872e:	fb00 f30c 	mul.w	r3, r0, ip
  408732:	42ab      	cmp	r3, r5
  408734:	d907      	bls.n	408746 <__udivmoddi4+0x1e6>
  408736:	19ed      	adds	r5, r5, r7
  408738:	f100 38ff 	add.w	r8, r0, #4294967295
  40873c:	d26f      	bcs.n	40881e <__udivmoddi4+0x2be>
  40873e:	42ab      	cmp	r3, r5
  408740:	d96d      	bls.n	40881e <__udivmoddi4+0x2be>
  408742:	3802      	subs	r0, #2
  408744:	443d      	add	r5, r7
  408746:	1aeb      	subs	r3, r5, r3
  408748:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40874c:	e78f      	b.n	40866e <__udivmoddi4+0x10e>
  40874e:	f1c1 0720 	rsb	r7, r1, #32
  408752:	fa22 f807 	lsr.w	r8, r2, r7
  408756:	408b      	lsls	r3, r1
  408758:	fa05 f401 	lsl.w	r4, r5, r1
  40875c:	ea48 0303 	orr.w	r3, r8, r3
  408760:	fa20 fe07 	lsr.w	lr, r0, r7
  408764:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  408768:	40fd      	lsrs	r5, r7
  40876a:	ea4e 0e04 	orr.w	lr, lr, r4
  40876e:	fbb5 f9fc 	udiv	r9, r5, ip
  408772:	ea4f 441e 	mov.w	r4, lr, lsr #16
  408776:	fb0c 5519 	mls	r5, ip, r9, r5
  40877a:	fa1f f883 	uxth.w	r8, r3
  40877e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  408782:	fb09 f408 	mul.w	r4, r9, r8
  408786:	42ac      	cmp	r4, r5
  408788:	fa02 f201 	lsl.w	r2, r2, r1
  40878c:	fa00 fa01 	lsl.w	sl, r0, r1
  408790:	d908      	bls.n	4087a4 <__udivmoddi4+0x244>
  408792:	18ed      	adds	r5, r5, r3
  408794:	f109 30ff 	add.w	r0, r9, #4294967295
  408798:	d243      	bcs.n	408822 <__udivmoddi4+0x2c2>
  40879a:	42ac      	cmp	r4, r5
  40879c:	d941      	bls.n	408822 <__udivmoddi4+0x2c2>
  40879e:	f1a9 0902 	sub.w	r9, r9, #2
  4087a2:	441d      	add	r5, r3
  4087a4:	1b2d      	subs	r5, r5, r4
  4087a6:	fa1f fe8e 	uxth.w	lr, lr
  4087aa:	fbb5 f0fc 	udiv	r0, r5, ip
  4087ae:	fb0c 5510 	mls	r5, ip, r0, r5
  4087b2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4087b6:	fb00 f808 	mul.w	r8, r0, r8
  4087ba:	45a0      	cmp	r8, r4
  4087bc:	d907      	bls.n	4087ce <__udivmoddi4+0x26e>
  4087be:	18e4      	adds	r4, r4, r3
  4087c0:	f100 35ff 	add.w	r5, r0, #4294967295
  4087c4:	d229      	bcs.n	40881a <__udivmoddi4+0x2ba>
  4087c6:	45a0      	cmp	r8, r4
  4087c8:	d927      	bls.n	40881a <__udivmoddi4+0x2ba>
  4087ca:	3802      	subs	r0, #2
  4087cc:	441c      	add	r4, r3
  4087ce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4087d2:	eba4 0408 	sub.w	r4, r4, r8
  4087d6:	fba0 8902 	umull	r8, r9, r0, r2
  4087da:	454c      	cmp	r4, r9
  4087dc:	46c6      	mov	lr, r8
  4087de:	464d      	mov	r5, r9
  4087e0:	d315      	bcc.n	40880e <__udivmoddi4+0x2ae>
  4087e2:	d012      	beq.n	40880a <__udivmoddi4+0x2aa>
  4087e4:	b156      	cbz	r6, 4087fc <__udivmoddi4+0x29c>
  4087e6:	ebba 030e 	subs.w	r3, sl, lr
  4087ea:	eb64 0405 	sbc.w	r4, r4, r5
  4087ee:	fa04 f707 	lsl.w	r7, r4, r7
  4087f2:	40cb      	lsrs	r3, r1
  4087f4:	431f      	orrs	r7, r3
  4087f6:	40cc      	lsrs	r4, r1
  4087f8:	6037      	str	r7, [r6, #0]
  4087fa:	6074      	str	r4, [r6, #4]
  4087fc:	2100      	movs	r1, #0
  4087fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408802:	4618      	mov	r0, r3
  408804:	e6f8      	b.n	4085f8 <__udivmoddi4+0x98>
  408806:	4690      	mov	r8, r2
  408808:	e6e0      	b.n	4085cc <__udivmoddi4+0x6c>
  40880a:	45c2      	cmp	sl, r8
  40880c:	d2ea      	bcs.n	4087e4 <__udivmoddi4+0x284>
  40880e:	ebb8 0e02 	subs.w	lr, r8, r2
  408812:	eb69 0503 	sbc.w	r5, r9, r3
  408816:	3801      	subs	r0, #1
  408818:	e7e4      	b.n	4087e4 <__udivmoddi4+0x284>
  40881a:	4628      	mov	r0, r5
  40881c:	e7d7      	b.n	4087ce <__udivmoddi4+0x26e>
  40881e:	4640      	mov	r0, r8
  408820:	e791      	b.n	408746 <__udivmoddi4+0x1e6>
  408822:	4681      	mov	r9, r0
  408824:	e7be      	b.n	4087a4 <__udivmoddi4+0x244>
  408826:	4601      	mov	r1, r0
  408828:	e778      	b.n	40871c <__udivmoddi4+0x1bc>
  40882a:	3802      	subs	r0, #2
  40882c:	443c      	add	r4, r7
  40882e:	e745      	b.n	4086bc <__udivmoddi4+0x15c>
  408830:	4608      	mov	r0, r1
  408832:	e708      	b.n	408646 <__udivmoddi4+0xe6>
  408834:	f1a8 0802 	sub.w	r8, r8, #2
  408838:	443d      	add	r5, r7
  40883a:	e72b      	b.n	408694 <__udivmoddi4+0x134>

0040883c <__aeabi_idiv0>:
  40883c:	4770      	bx	lr
  40883e:	bf00      	nop
  408840:	61746144 	.word	0x61746144
  408844:	63614320 	.word	0x63614320
  408848:	65206568 	.word	0x65206568
  40884c:	6c62616e 	.word	0x6c62616e
  408850:	00006465 	.word	0x00006465
  408854:	64497764 	.word	0x64497764
  408858:	36203c20 	.word	0x36203c20
  40885c:	00000033 	.word	0x00000033
  408860:	2e2f2e2e 	.word	0x2e2f2e2e
  408864:	616f622f 	.word	0x616f622f
  408868:	635f6472 	.word	0x635f6472
  40886c:	6574726f 	.word	0x6574726f
  408870:	695f3778 	.word	0x695f3778
  408874:	2e74696e 	.word	0x2e74696e
  408878:	00000063 	.word	0x00000063
  40887c:	64497764 	.word	0x64497764
  408880:	49203c20 	.word	0x49203c20
  408884:	45505f44 	.word	0x45505f44
  408888:	48504952 	.word	0x48504952
  40888c:	554f435f 	.word	0x554f435f
  408890:	0000544e 	.word	0x0000544e
  408894:	616c6564 	.word	0x616c6564
  408898:	5f737579 	.word	0x5f737579
  40889c:	61726170 	.word	0x61726170
  4088a0:	6574656d 	.word	0x6574656d
  4088a4:	25203a72 	.word	0x25203a72
  4088a8:	000a646c 	.word	0x000a646c

004088ac <__func__.20161>:
  4088ac:	5f434d50 61736944 50656c62 70697265     PMC_DisablePerip
  4088bc:	61726568 0000006c                       heral...

004088c4 <__func__.20165>:
  4088c4:	5f434d50 65507349 68706972 62616e45     PMC_IsPeriphEnab
  4088d4:	0064656c 0000000a 6d6d7544 61482079     led.....Dummy Ha
  4088e4:	656c646e 61482072 656c646e 00000a72     ndler Handler...
  4088f4:	206e490a 64726148 75614620 4820746c     .In Hard Fault H
  408904:	6c646e61 000a7265 2d424353 5346483e     andler..SCB->HFS
  408914:	203d2052 30257830 0a786c38 00000000     R = 0x%08lx.....
  408924:	63726f46 48206465 20647261 6c756146     Forced Hard Faul
  408934:	00000a74 67617355 61462065 3a746c75     t...Usage Fault:
  408944:	00000020 65646e55 656e6966 6e492064      ...Undefined In
  408954:	75727473 6f697463 000a206e 61766e49     struction ..Inva
  408964:	2064696c 74617453 000a2065 61766e49     lid State ..Inva
  408974:	2064696c 4c204350 2064616f 0000000a     lid PC Load ....
  408984:	63206f4e 6f72706f 73736563 0a20726f     No coprocessor .
  408994:	00000000 6c616e55 656e6769 654d2064     ....Unaligned Me
  4089a4:	79726f6d 63634120 20737365 0000000a     mory Access ....
  4089b4:	69766944 62206564 655a2079 0a206f72     Divide by Zero .
  4089c4:	00000000 20737542 6c756146 00203a74     ....Bus Fault: .
  4089d4:	74736e49 74637572 206e6f69 20737542     Instruction Bus 
  4089e4:	6f727245 000a2072 61746144 73754220     Error ..Data Bus
  4089f4:	72724520 0a20726f 00000000 6f697250      Error .....Prio
  408a04:	79746972 72724520 0a20726f 00000000     rity Error .....
  408a14:	55206e6f 6174736e 6e696b63 000a2067     on Unstacking ..
  408a24:	53206e6f 6b636174 20676e69 0000000a     on Stacking ....
  408a34:	7563636f 64657272 72756420 20676e69     occurred during 
  408a44:	616f6c46 676e6974 696f702d 0a20746e     Floating-point .
  408a54:	00000000 72646441 20737365 69676552     ....Address Regi
  408a64:	72657473 6c617620 0a206469 00000000     ster valid .....
  408a74:	6f6d654d 4d207972 67616e61 61462065     Memory Manage Fa
  408a84:	3a746c75 00000020 74736e49 74637572     ult: ...Instruct
  408a94:	206e6f69 65636341 56207373 616c6f69     ion Access Viola
  408aa4:	6e6f6974 00000a20 61746144 63634120     tion ...Data Acc
  408ab4:	20737365 6c6f6956 6f697461 000a206e     ess Violation ..
  408ac4:	4d6d654d 67616e61 61462065 20746c75     MemManage Fault 
  408ad4:	55206e6f 6174736e 6e696b63 000a2067     on Unstacking ..
  408ae4:	4d6d654d 67616e61 61462065 20746c75     MemManage Fault 
  408af4:	53206e6f 6b636174 20676e69 00000a20     on Stacking  ...
  408b04:	4d6d654d 67616e61 61462065 20746c75     MemManage Fault 
  408b14:	7563636f 64657272 72756420 20676e69     occurred during 
  408b24:	616f6c46 676e6974 696f702d 0a20746e     Floating-point .
  408b34:	00000000 6c756146 64412074 73657264     ....Fault Addres
  408b44:	65522073 74736967 28207265 41464d4d     s Register (MMFA
  408b54:	76202952 64696c61 000a2020 20202009     R) valid  ...   
  408b64:	5f5f2020 5f5f5f5f 5f5f5f5f 5f5f5f5f       ______________
  408b74:	5f5f5f5f 5f5f5f5f 2020090a 5c2f2020     ________..    /\
  408b84:	20202020 20202020 20202020 20202020                     
  408b94:	20202020 090a5c20 2f202020 205c2020          \..   /  \ 
  408ba4:	5f202020 5f5f5f5f 5f5f5f5f 5f5f5f5f        _____________
  408bb4:	5f5f5f5f 20090a5c 205c2020 205c2020     ____\..   \   \ 
  408bc4:	205c2020 20202020 20202020 20202020       \             
  408bd4:	2f202020 2020090a 205c2020 205c2020        /..    \   \ 
  408be4:	5f5c2020 5f5f5f5f 5f5f5f5f 2020205f       \__________   
  408bf4:	090a2f20 20202020 20205c20 20205c20      /..     \   \  
  408c04:	20205c20 202f2020 202f2020 0a2f2020      \    /   /   /.
  408c14:	20202009 5c202020 5c202020 5c202020     .      \   \   \
  408c24:	202f2020 202f2020 0a2f2020 20202009       /   /   /..   
  408c34:	20202020 2020205c 2020205c 20202f5c         \   \   \/  
  408c44:	20202f20 090a2f20 20202020 20202020      /   /..        
  408c54:	2020205c 2f20205c 2f202020 2f202020     \   \  /   /   /
  408c64:	2020090a 20202020 5c202020 5c202020     ..         \   \
  408c74:	2020202f 2020202f 20090a2f 20202020     /   /   /..     
  408c84:	20202020 20205c20 20202020 2020202f          \      /   
  408c94:	20090a2f 20202020 20202020 205c2020     /..           \ 
  408ca4:	2f202020 2f202020 2020090a 20202020        /   /..      
  408cb4:	20202020 205c2020 20202f20 090a2f20           \  /   /..
  408cc4:	20202020 20202020 20202020 5f2f5c20                  \/_
  408cd4:	0a2f5f5f 00000000 0000000a 6c6c6548     __/.........Hell
  408ce4:	6f57206f 21646c72 754a2820 3920206c     o World! (Jul  9
  408cf4:	32303220 35312032 3a39353a 0a293334      2022 15:59:43).
  408d04:	00000000 3a4b434d 646c2520 0a7a4820     ....MCK: %ld Hz.
  408d14:	00000000 2044434c 70736944 2079616c     ....LCD Display 
  408d24:	31445353 20393832 6e756f66 000a2164     SSD1289 found!..
  408d34:	2044434c 70736944 2079616c 39494c49     LCD Display ILI9
  408d44:	20313433 6e756f66 000a2164              341 found!..

00408d50 <_global_impure_ptr>:
  408d50:	20400010 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  408d60:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  408d70:	46454443 00000000 33323130 37363534     CDEF....01234567
  408d80:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  408d90:	0000296c 00000030                       l)..0...

00408d98 <blanks.7223>:
  408d98:	20202020 20202020 20202020 20202020                     

00408da8 <zeroes.7224>:
  408da8:	30303030 30303030 30303030 30303030     0000000000000000

00408db8 <blanks.7238>:
  408db8:	20202020 20202020 20202020 20202020                     

00408dc8 <zeroes.7239>:
  408dc8:	30303030 30303030 30303030 30303030     0000000000000000
  408dd8:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  408de8:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00408df8 <__mprec_bigtens>:
  408df8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408e08:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408e18:	7f73bf3c 75154fdd                       <.s..O.u

00408e20 <__mprec_tens>:
  408e20:	00000000 3ff00000 00000000 40240000     .......?......$@
  408e30:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408e40:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408e50:	00000000 412e8480 00000000 416312d0     .......A......cA
  408e60:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408e70:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408e80:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  408e90:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  408ea0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  408eb0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  408ec0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  408ed0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  408ee0:	79d99db4 44ea7843                       ...yCx.D

00408ee8 <p05.6055>:
  408ee8:	00000005 00000019 0000007d              ........}...

00408ef4 <_ctype_>:
  408ef4:	20202000 20202020 28282020 20282828     .         ((((( 
  408f04:	20202020 20202020 20202020 20202020                     
  408f14:	10108820 10101010 10101010 10101010      ...............
  408f24:	04040410 04040404 10040404 10101010     ................
  408f34:	41411010 41414141 01010101 01010101     ..AAAAAA........
  408f44:	01010101 01010101 01010101 10101010     ................
  408f54:	42421010 42424242 02020202 02020202     ..BBBBBB........
  408f64:	02020202 02020202 02020202 10101010     ................
  408f74:	00000020 00000000 00000000 00000000      ...............
	...

00408ff8 <_init>:
  408ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408ffa:	bf00      	nop
  408ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408ffe:	bc08      	pop	{r3}
  409000:	469e      	mov	lr, r3
  409002:	4770      	bx	lr

00409004 <__init_array_start>:
  409004:	00404cf1 	.word	0x00404cf1

00409008 <__frame_dummy_init_array_entry>:
  409008:	00400165                                e.@.

0040900c <_fini>:
  40900c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40900e:	bf00      	nop
  409010:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409012:	bc08      	pop	{r3}
  409014:	469e      	mov	lr, r3
  409016:	4770      	bx	lr

00409018 <__fini_array_start>:
  409018:	00400141 	.word	0x00400141
