head	1.1;
branch	1.1.1;
access;
symbols
	OPENBSD_6_1:1.1.1.3.0.2
	OPENBSD_6_1_BASE:1.1.1.3
	mesa-13_0_6:1.1.1.3
	mesa-13_0_5:1.1.1.3
	mesa-13_0_3:1.1.1.3
	mesa-13_0_2:1.1.1.3
	OPENBSD_6_0:1.1.1.2.0.4
	OPENBSD_6_0_BASE:1.1.1.2
	mesa-11_2_2:1.1.1.2
	OPENBSD_5_9:1.1.1.1.0.2
	OPENBSD_5_9_BASE:1.1.1.1
	mesa-11_0_9:1.1.1.1
	mesa-11_0_8:1.1.1.1
	mesa-11_0_6:1.1.1.1
	mesa:1.1.1;
locks; strict;
comment	@ * @;


1.1
date	2015.11.22.02.44.24;	author jsg;	state Exp;
branches
	1.1.1.1;
next	;
commitid	bJUptkbooQfJPk5r;

1.1.1.1
date	2015.11.22.02.44.24;	author jsg;	state Exp;
branches;
next	1.1.1.2;
commitid	bJUptkbooQfJPk5r;

1.1.1.2
date	2016.05.29.10.19.59;	author jsg;	state Exp;
branches;
next	1.1.1.3;
commitid	OwGfrJACrYJkCVJ4;

1.1.1.3
date	2016.12.11.08.27.40;	author jsg;	state Exp;
branches;
next	;
commitid	uuv5VTS15jglEDZU;


desc
@@


1.1
log
@Initial revision
@
text
@/*
 * Copyright Â© 2015 Broadcom
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 */

#include "vc4_qir.h"
#include "tgsi/tgsi_info.h"
#include "glsl/nir/nir_builder.h"

/**
 * Walks the NIR generated by TGSI-to-NIR to lower its io intrinsics into
 * something amenable to the VC4 architecture.
 *
 * Currently, it split inputs, outputs, and uniforms into scalars, drops any
 * non-position outputs in coordinate shaders, and fixes up the addressing on
 * indirect uniform loads.
 */

static void
replace_intrinsic_with_vec4(nir_builder *b, nir_intrinsic_instr *intr,
                            nir_ssa_def **comps)
{

        /* Batch things back together into a vec4.  This will get split by the
         * later ALU scalarization pass.
         */
        nir_ssa_def *vec = nir_vec4(b, comps[0], comps[1], comps[2], comps[3]);

        /* Replace the old intrinsic with a reference to our reconstructed
         * vec4.
         */
        nir_ssa_def_rewrite_uses(&intr->dest.ssa, nir_src_for_ssa(vec),
                                 ralloc_parent(b->impl));
        nir_instr_remove(&intr->instr);
}

static void
vc4_nir_lower_input(struct vc4_compile *c, nir_builder *b,
                    nir_intrinsic_instr *intr)
{
        nir_builder_insert_before_instr(b, &intr->instr);

        if (c->stage == QSTAGE_FRAG && intr->const_index[0] ==
            VC4_NIR_TLB_COLOR_READ_INPUT) {
                /* This doesn't need any lowering. */
                return;
        }

        nir_variable *input_var = NULL;
        foreach_list_typed(nir_variable, var, node, &c->s->inputs) {
                if (var->data.driver_location == intr->const_index[0]) {
                        input_var = var;
                        break;
                }
        }
        assert(input_var);
        int semantic_name = input_var->data.location;
        int semantic_index = input_var->data.index;

        /* All TGSI-to-NIR inputs are vec4. */
        assert(intr->num_components == 4);

        /* Generate scalar loads equivalent to the original VEC4. */
        nir_ssa_def *dests[4];
        for (unsigned i = 0; i < intr->num_components; i++) {
                nir_intrinsic_instr *intr_comp =
                        nir_intrinsic_instr_create(c->s, nir_intrinsic_load_input);
                intr_comp->num_components = 1;
                intr_comp->const_index[0] = intr->const_index[0] * 4 + i;
                nir_ssa_dest_init(&intr_comp->instr, &intr_comp->dest, 1, NULL);
                nir_builder_instr_insert(b, &intr_comp->instr);

                dests[i] = &intr_comp->dest.ssa;
        }

        switch (c->stage) {
        case QSTAGE_FRAG:
                switch (semantic_name) {
                case TGSI_SEMANTIC_FACE:
                        dests[0] = nir_fsub(b,
                                            nir_imm_float(b, 1.0),
                                            nir_fmul(b,
                                                     nir_i2f(b, dests[0]),
                                                     nir_imm_float(b, 2.0)));
                        dests[1] = nir_imm_float(b, 0.0);
                        dests[2] = nir_imm_float(b, 0.0);
                        dests[3] = nir_imm_float(b, 1.0);
                        break;
                case TGSI_SEMANTIC_GENERIC:
                        if (c->fs_key->point_sprite_mask &
                            (1 << semantic_index)) {
                                if (!c->fs_key->is_points) {
                                        dests[0] = nir_imm_float(b, 0.0);
                                        dests[1] = nir_imm_float(b, 0.0);
                                }
                                if (c->fs_key->point_coord_upper_left) {
                                        dests[1] = nir_fsub(b,
                                                            nir_imm_float(b, 1.0),
                                                            dests[1]);
                                }
                                dests[2] = nir_imm_float(b, 0.0);
                                dests[3] = nir_imm_float(b, 1.0);
                        }
                        break;
                }
                break;
        case QSTAGE_COORD:
        case QSTAGE_VERT:
                break;
        }

        replace_intrinsic_with_vec4(b, intr, dests);
}

static void
vc4_nir_lower_output(struct vc4_compile *c, nir_builder *b,
                     nir_intrinsic_instr *intr)
{
        nir_variable *output_var = NULL;
        foreach_list_typed(nir_variable, var, node, &c->s->outputs) {
                if (var->data.driver_location == intr->const_index[0]) {
                        output_var = var;
                        break;
                }
        }
        assert(output_var);
        unsigned semantic_name = output_var->data.location;

        if (c->stage == QSTAGE_COORD &&
            (semantic_name != TGSI_SEMANTIC_POSITION &&
             semantic_name != TGSI_SEMANTIC_PSIZE)) {
                nir_instr_remove(&intr->instr);
                return;
        }

        /* Color output is lowered by vc4_nir_lower_blend(). */
        if (c->stage == QSTAGE_FRAG && semantic_name == TGSI_SEMANTIC_COLOR) {
                intr->const_index[0] *= 4;
                return;
        }

        /* All TGSI-to-NIR outputs are VEC4. */
        assert(intr->num_components == 4);

        nir_builder_insert_before_instr(b, &intr->instr);

        for (unsigned i = 0; i < intr->num_components; i++) {
                nir_intrinsic_instr *intr_comp =
                        nir_intrinsic_instr_create(c->s, nir_intrinsic_store_output);
                intr_comp->num_components = 1;
                intr_comp->const_index[0] = intr->const_index[0] * 4 + i;

                assert(intr->src[0].is_ssa);
                intr_comp->src[0] = nir_src_for_ssa(nir_swizzle(b,
                                                                intr->src[0].ssa,
                                                                &i, 1, false));
                nir_builder_instr_insert(b, &intr_comp->instr);
        }

        nir_instr_remove(&intr->instr);
}

static void
vc4_nir_lower_uniform(struct vc4_compile *c, nir_builder *b,
                      nir_intrinsic_instr *intr)
{
        /* All TGSI-to-NIR uniform loads are vec4, but we may create dword
         * loads in our lowering passes.
         */
        if (intr->num_components == 1)
                return;
        assert(intr->num_components == 4);

        nir_builder_insert_before_instr(b, &intr->instr);

        /* Generate scalar loads equivalent to the original VEC4. */
        nir_ssa_def *dests[4];
        for (unsigned i = 0; i < intr->num_components; i++) {
                nir_intrinsic_instr *intr_comp =
                        nir_intrinsic_instr_create(c->s, intr->intrinsic);
                intr_comp->num_components = 1;
                nir_ssa_dest_init(&intr_comp->instr, &intr_comp->dest, 1, NULL);

                if (intr->intrinsic == nir_intrinsic_load_uniform_indirect) {
                        /* Convert the variable TGSI register index to a byte
                         * offset.
                         */
                        intr_comp->src[0] =
                                nir_src_for_ssa(nir_ishl(b,
                                                         intr->src[0].ssa,
                                                         nir_imm_int(b, 4)));

                        /* Convert the offset to be a byte index, too. */
                        intr_comp->const_index[0] = (intr->const_index[0] * 16 +
                                                     i * 4);
                } else {
                        /* We want a dword index for non-indirect uniform
                         * loads.
                         */
                        intr_comp->const_index[0] = (intr->const_index[0] * 4 +
                                                     i);
                }

                dests[i] = &intr_comp->dest.ssa;

                nir_builder_instr_insert(b, &intr_comp->instr);
        }

        replace_intrinsic_with_vec4(b, intr, dests);
}

static void
vc4_nir_lower_io_instr(struct vc4_compile *c, nir_builder *b,
                       struct nir_instr *instr)
{
        if (instr->type != nir_instr_type_intrinsic)
                return;
        nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr);

        switch (intr->intrinsic) {
        case nir_intrinsic_load_input:
                vc4_nir_lower_input(c, b, intr);
                break;

        case nir_intrinsic_store_output:
                vc4_nir_lower_output(c, b, intr);
                break;

        case nir_intrinsic_load_uniform:
        case nir_intrinsic_load_uniform_indirect:
                vc4_nir_lower_uniform(c, b, intr);
                break;

        default:
                break;
        }
}

static bool
vc4_nir_lower_io_block(nir_block *block, void *arg)
{
        struct vc4_compile *c = arg;
        nir_function_impl *impl =
                nir_cf_node_get_function(&block->cf_node);

        nir_builder b;
        nir_builder_init(&b, impl);

        nir_foreach_instr_safe(block, instr)
                vc4_nir_lower_io_instr(c, &b, instr);

        return true;
}

static bool
vc4_nir_lower_io_impl(struct vc4_compile *c, nir_function_impl *impl)
{
        nir_foreach_block(impl, vc4_nir_lower_io_block, c);

        nir_metadata_preserve(impl, nir_metadata_block_index |
                              nir_metadata_dominance);

        return true;
}

void
vc4_nir_lower_io(struct vc4_compile *c)
{
        nir_foreach_overload(c->s, overload) {
                if (overload->impl)
                        vc4_nir_lower_io_impl(c, overload->impl);
        }
}
@


1.1.1.1
log
@import Mesa 11.0.6
@
text
@@


1.1.1.2
log
@Import Mesa 11.2.2
@
text
@d25 2
a26 2
#include "compiler/nir/nir_builder.h"
#include "util/u_format.h"
d50 2
a51 1
        nir_ssa_def_rewrite_uses(&intr->dest.ssa, nir_src_for_ssa(vec));
a54 115
static nir_ssa_def *
vc4_nir_unpack_8i(nir_builder *b, nir_ssa_def *src, unsigned chan)
{
        return nir_ubitfield_extract(b,
                                     src,
                                     nir_imm_int(b, 8 * chan),
                                     nir_imm_int(b, 8));
}

/** Returns the 16 bit field as a sign-extended 32-bit value. */
static nir_ssa_def *
vc4_nir_unpack_16i(nir_builder *b, nir_ssa_def *src, unsigned chan)
{
        return nir_ibitfield_extract(b,
                                     src,
                                     nir_imm_int(b, 16 * chan),
                                     nir_imm_int(b, 16));
}

/** Returns the 16 bit field as an unsigned 32 bit value. */
static nir_ssa_def *
vc4_nir_unpack_16u(nir_builder *b, nir_ssa_def *src, unsigned chan)
{
        if (chan == 0) {
                return nir_iand(b, src, nir_imm_int(b, 0xffff));
        } else {
                return nir_ushr(b, src, nir_imm_int(b, 16));
        }
}

static nir_ssa_def *
vc4_nir_unpack_8f(nir_builder *b, nir_ssa_def *src, unsigned chan)
{
        return nir_channel(b, nir_unpack_unorm_4x8(b, src), chan);
}

static nir_ssa_def *
vc4_nir_get_vattr_channel_vpm(struct vc4_compile *c,
                              nir_builder *b,
                              nir_ssa_def **vpm_reads,
                              uint8_t swiz,
                              const struct util_format_description *desc)
{
        const struct util_format_channel_description *chan =
                &desc->channel[swiz];
        nir_ssa_def *temp;

        if (swiz > UTIL_FORMAT_SWIZZLE_W) {
                return vc4_nir_get_swizzled_channel(b, vpm_reads, swiz);
        } else if (chan->size == 32 && chan->type == UTIL_FORMAT_TYPE_FLOAT) {
                return vc4_nir_get_swizzled_channel(b, vpm_reads, swiz);
        } else if (chan->size == 32 && chan->type == UTIL_FORMAT_TYPE_SIGNED) {
                if (chan->normalized) {
                        return nir_fmul(b,
                                        nir_i2f(b, vpm_reads[swiz]),
                                        nir_imm_float(b,
                                                      1.0 / 0x7fffffff));
                } else {
                        return nir_i2f(b, vpm_reads[swiz]);
                }
        } else if (chan->size == 8 &&
                   (chan->type == UTIL_FORMAT_TYPE_UNSIGNED ||
                    chan->type == UTIL_FORMAT_TYPE_SIGNED)) {
                nir_ssa_def *vpm = vpm_reads[0];
                if (chan->type == UTIL_FORMAT_TYPE_SIGNED) {
                        temp = nir_ixor(b, vpm, nir_imm_int(b, 0x80808080));
                        if (chan->normalized) {
                                return nir_fsub(b, nir_fmul(b,
                                                            vc4_nir_unpack_8f(b, temp, swiz),
                                                            nir_imm_float(b, 2.0)),
                                                nir_imm_float(b, 1.0));
                        } else {
                                return nir_fadd(b,
                                                nir_i2f(b,
                                                        vc4_nir_unpack_8i(b, temp,
                                                                          swiz)),
                                                nir_imm_float(b, -128.0));
                        }
                } else {
                        if (chan->normalized) {
                                return vc4_nir_unpack_8f(b, vpm, swiz);
                        } else {
                                return nir_i2f(b, vc4_nir_unpack_8i(b, vpm, swiz));
                        }
                }
        } else if (chan->size == 16 &&
                   (chan->type == UTIL_FORMAT_TYPE_UNSIGNED ||
                    chan->type == UTIL_FORMAT_TYPE_SIGNED)) {
                nir_ssa_def *vpm = vpm_reads[swiz / 2];

                /* Note that UNPACK_16F eats a half float, not ints, so we use
                 * UNPACK_16_I for all of these.
                 */
                if (chan->type == UTIL_FORMAT_TYPE_SIGNED) {
                        temp = nir_i2f(b, vc4_nir_unpack_16i(b, vpm, swiz & 1));
                        if (chan->normalized) {
                                return nir_fmul(b, temp,
                                                nir_imm_float(b, 1/32768.0f));
                        } else {
                                return temp;
                        }
                } else {
                        temp = nir_i2f(b, vc4_nir_unpack_16u(b, vpm, swiz & 1));
                        if (chan->normalized) {
                                return nir_fmul(b, temp,
                                                nir_imm_float(b, 1 / 65535.0));
                        } else {
                                return temp;
                        }
                }
        } else {
                return NULL;
        }
}

d56 2
a57 2
vc4_nir_lower_vertex_attr(struct vc4_compile *c, nir_builder *b,
                          nir_intrinsic_instr *intr)
d59 1
a59 1
        b->cursor = nir_before_instr(&intr->instr);
d61 2
a62 64
        int attr = intr->const_index[0];
        enum pipe_format format = c->vs_key->attr_formats[attr];
        uint32_t attr_size = util_format_get_blocksize(format);

        /* All TGSI-to-NIR inputs are vec4. */
        assert(intr->num_components == 4);

        /* We only accept direct outputs and TGSI only ever gives them to us
         * with an offset value of 0.
         */
        assert(nir_src_as_const_value(intr->src[0]) &&
               nir_src_as_const_value(intr->src[0])->u[0] == 0);

        /* Generate dword loads for the VPM values (Since these intrinsics may
         * be reordered, the actual reads will be generated at the top of the
         * shader by ntq_setup_inputs().
         */
        nir_ssa_def *vpm_reads[4];
        for (int i = 0; i < align(attr_size, 4) / 4; i++) {
                nir_intrinsic_instr *intr_comp =
                        nir_intrinsic_instr_create(c->s,
                                                   nir_intrinsic_load_input);
                intr_comp->num_components = 1;
                intr_comp->const_index[0] = intr->const_index[0] * 4 + i;
                intr_comp->src[0] = nir_src_for_ssa(nir_imm_int(b, 0));
                nir_ssa_dest_init(&intr_comp->instr, &intr_comp->dest, 1, NULL);
                nir_builder_instr_insert(b, &intr_comp->instr);

                vpm_reads[i] = &intr_comp->dest.ssa;
        }

        bool format_warned = false;
        const struct util_format_description *desc =
                util_format_description(format);

        nir_ssa_def *dests[4];
        for (int i = 0; i < 4; i++) {
                uint8_t swiz = desc->swizzle[i];
                dests[i] = vc4_nir_get_vattr_channel_vpm(c, b, vpm_reads, swiz,
                                                         desc);

                if (!dests[i]) {
                        if (!format_warned) {
                                fprintf(stderr,
                                        "vtx element %d unsupported type: %s\n",
                                        attr, util_format_name(format));
                                format_warned = true;
                        }
                        dests[i] = nir_imm_float(b, 0.0);
                }
        }

        replace_intrinsic_with_vec4(b, intr, dests);
}

static void
vc4_nir_lower_fs_input(struct vc4_compile *c, nir_builder *b,
                       nir_intrinsic_instr *intr)
{
        b->cursor = nir_before_instr(&intr->instr);

        if (intr->const_index[0] >= VC4_NIR_TLB_COLOR_READ_INPUT &&
            intr->const_index[0] < (VC4_NIR_TLB_COLOR_READ_INPUT +
                                    VC4_MAX_SAMPLES)) {
d68 1
a68 1
        nir_foreach_variable(var, &c->s->inputs) {
d75 2
a80 6
        /* We only accept direct inputs and TGSI only ever gives them to us
         * with an offset value of 0.
         */
        assert(nir_src_as_const_value(intr->src[0]) &&
               nir_src_as_const_value(intr->src[0])->u[0] == 0);

a87 2
                intr_comp->src[0] = nir_src_for_ssa(nir_imm_int(b, 0));

d94 10
a103 22
        if (input_var->data.location == VARYING_SLOT_FACE) {
                dests[0] = nir_fsub(b,
                                    nir_imm_float(b, 1.0),
                                    nir_fmul(b,
                                             nir_i2f(b, dests[0]),
                                             nir_imm_float(b, 2.0)));
                dests[1] = nir_imm_float(b, 0.0);
                dests[2] = nir_imm_float(b, 0.0);
                dests[3] = nir_imm_float(b, 1.0);
        } else if (input_var->data.location >= VARYING_SLOT_VAR0) {
                if (c->fs_key->point_sprite_mask &
                    (1 << (input_var->data.location -
                           VARYING_SLOT_VAR0))) {
                        if (!c->fs_key->is_points) {
                                dests[0] = nir_imm_float(b, 0.0);
                                dests[1] = nir_imm_float(b, 0.0);
                        }
                        if (c->fs_key->point_coord_upper_left) {
                                dests[1] = nir_fsub(b,
                                                    nir_imm_float(b, 1.0),
                                                    dests[1]);
                        }
d106 17
d124 4
d138 1
a138 1
        nir_foreach_variable(var, &c->s->outputs) {
d145 1
d148 2
a149 2
            output_var->data.location != VARYING_SLOT_POS &&
            output_var->data.location != VARYING_SLOT_PSIZ) {
d155 1
a155 4
        if (c->stage == QSTAGE_FRAG &&
            (output_var->data.location == FRAG_RESULT_COLOR ||
             output_var->data.location == FRAG_RESULT_DATA0 ||
             output_var->data.location == FRAG_RESULT_SAMPLE_MASK)) {
d163 1
a163 7
        /* We only accept direct outputs and TGSI only ever gives them to us
         * with an offset value of 0.
         */
        assert(nir_src_as_const_value(intr->src[1]) &&
               nir_src_as_const_value(intr->src[1])->u[0] == 0);

        b->cursor = nir_before_instr(&intr->instr);
d172 3
a174 3
                intr_comp->src[0] =
                        nir_src_for_ssa(nir_channel(b, intr->src[0].ssa, i));
                intr_comp->src[1] = nir_src_for_ssa(nir_imm_int(b, 0));
d185 2
a186 2
        /* All TGSI-to-NIR uniform loads are vec4, but we need byte offsets
         * in the backend.
d192 1
a192 1
        b->cursor = nir_before_instr(&intr->instr);
d202 3
a204 7
                /* Convert the uniform (not user_clip_plane) offset to bytes.
                 * If it happens to be a constant, constant-folding will clean
                 * up the shift for us.
                 */
                if (intr->intrinsic == nir_intrinsic_load_uniform) {
                        /* Convert the base offset to bytes and add the
                         * component
a205 2
                        intr_comp->const_index[0] = (intr->const_index[0] * 16 + i * 4);

d207 2
a208 1
                                nir_src_for_ssa(nir_ishl(b, intr->src[0].ssa,
d210 4
d215 5
a219 3
                        assert(intr->intrinsic ==
                               nir_intrinsic_load_user_clip_plane);
                        intr_comp->const_index[0] = intr->const_index[0] * 4 + i;
d240 1
a240 4
                if (c->stage == QSTAGE_FRAG)
                        vc4_nir_lower_fs_input(c, b, intr);
                else
                        vc4_nir_lower_vertex_attr(c, b, intr);
d248 1
a248 1
        case nir_intrinsic_load_user_clip_plane:
d287 3
a289 3
        nir_foreach_function(c->s, function) {
                if (function->impl)
                        vc4_nir_lower_io_impl(c, function->impl);
@


1.1.1.3
log
@Import Mesa 13.0.2
@
text
@d29 2
a30 2
 * Walks the NIR generated by TGSI-to-NIR or GLSL-to-NIR to lower its io
 * intrinsics into something amenable to the VC4 architecture.
d32 1
a32 1
 * Currently, it splits VS inputs and uniforms into scalars, drops any
d34 1
a34 2
 * indirect uniform loads.  FS input and VS output scalarization is handled by
 * nir_lower_io_to_scalar().
d38 2
a39 2
replace_intrinsic_with_vec(nir_builder *b, nir_intrinsic_instr *intr,
                           nir_ssa_def **comps)
d42 2
a43 2
        /* Batch things back together into a vector.  This will get split by
         * the later ALU scalarization pass.
d45 1
a45 1
        nir_ssa_def *vec = nir_vec(b, comps, intr->num_components);
d48 1
a48 1
         * vector.
d101 1
a101 1
        if (swiz > PIPE_SWIZZLE_W) {
d175 1
a175 1
        int attr = nir_intrinsic_base(intr);
d179 3
d186 1
a186 1
               nir_src_as_const_value(intr->src[0])->u32[0] == 0);
d198 1
a198 2
                nir_intrinsic_set_base(intr_comp, nir_intrinsic_base(intr));
                nir_intrinsic_set_component(intr_comp, i);
d200 1
a200 1
                nir_ssa_dest_init(&intr_comp->instr, &intr_comp->dest, 1, 32, NULL);
d211 1
a211 1
        for (int i = 0; i < intr->num_components; i++) {
d227 1
a227 12
        replace_intrinsic_with_vec(b, intr, dests);
}

static bool
is_point_sprite(struct vc4_compile *c, nir_variable *var)
{
        if (var->data.location < VARYING_SLOT_VAR0 ||
            var->data.location > VARYING_SLOT_VAR31)
                return false;

        return (c->fs_key->point_sprite_mask &
                (1 << (var->data.location - VARYING_SLOT_VAR0)));
d234 1
a234 1
        b->cursor = nir_after_instr(&intr->instr);
d236 3
a238 3
        if (nir_intrinsic_base(intr) >= VC4_NIR_TLB_COLOR_READ_INPUT &&
            nir_intrinsic_base(intr) < (VC4_NIR_TLB_COLOR_READ_INPUT +
                                        VC4_MAX_SAMPLES)) {
d245 1
a245 1
                if (var->data.driver_location == nir_intrinsic_base(intr)) {
d252 17
a268 1
        int comp = nir_intrinsic_component(intr);
d270 2
a271 24
        /* Lower away point coordinates, and fix up PNTC. */
        if (is_point_sprite(c, input_var) ||
            input_var->data.location == VARYING_SLOT_PNTC) {
                assert(intr->num_components == 1);

                nir_ssa_def *result = &intr->dest.ssa;

                switch (comp) {
                case 0:
                case 1:
                        /* If we're not rendering points, we need to set a
                         * defined value for the input that would come from
                         * PNTC.
                         */
                        if (!c->fs_key->is_points)
                                result = nir_imm_float(b, 0.0);
                        break;
                case 2:
                        result = nir_imm_float(b, 0.0);
                        break;
                case 3:
                        result = nir_imm_float(b, 1.0);
                        break;
                }
d273 2
a274 2
                if (c->fs_key->point_coord_upper_left && comp == 1)
                        result = nir_fsub(b, nir_imm_float(b, 1.0), result);
d276 24
a299 4
                if (result != &intr->dest.ssa) {
                        nir_ssa_def_rewrite_uses_after(&intr->dest.ssa,
                                                       nir_src_for_ssa(result),
                                                       result->parent_instr);
d302 2
d312 1
a312 1
                if (var->data.driver_location == nir_intrinsic_base(intr)) {
d325 35
d366 7
d375 1
a375 1
        /* Generate scalar loads equivalent to the original vector. */
d381 1
a381 1
                nir_ssa_dest_init(&intr_comp->instr, &intr_comp->dest, 1, 32, NULL);
d383 3
a385 3
                /* Convert the uniform offset to bytes.  If it happens
                 * to be a constant, constant-folding will clean up
                 * the shift for us.
d387 5
a391 3
                nir_intrinsic_set_base(intr_comp,
                                       nir_intrinsic_base(intr) * 16 +
                                       i * 4);
d393 8
a400 3
                intr_comp->src[0] =
                        nir_src_for_ssa(nir_ishl(b, intr->src[0].ssa,
                                                 nir_imm_int(b, 4)));
d407 1
a407 1
        replace_intrinsic_with_vec(b, intr, dests);
d431 1
a434 1
        case nir_intrinsic_load_user_clip_plane:
d441 1
a441 1
vc4_nir_lower_io_impl(struct vc4_compile *c, nir_function_impl *impl)
d443 4
d450 10
a459 4
        nir_foreach_block(block, impl) {
                nir_foreach_instr_safe(instr, block)
                        vc4_nir_lower_io_instr(c, &b, instr);
        }
d468 1
a468 1
vc4_nir_lower_io(nir_shader *s, struct vc4_compile *c)
d470 1
a470 1
        nir_foreach_function(function, s) {
@


