library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity div_frec is
	Port (reloj: in std.logic; 
	div_clk : out std_logic); 
end div_frec; 

architecture Behavioral of div_frec is 
begin
	process (reloj) 
	variable cuenta: std_logic_vector (27 downto 0):=x"0000000"; 
	begin
		if rising_edge (reloj) then 
			if cuenta = X"1707840" then -- 25M de pulsos
				cuenta:= x"0000000";
			else
				cuenta:= cuenta+l;
			end if; 
		end if;
		div_clk <= cuenta(24); 
	end process; 
end Behavioral;