Generated by Fabric Compiler ( version 2020.3-Lite <build 71107> ) at Wed Nov  9 20:46:46 2022

In normal mode(fast, normal, performance).

Placement started.
Clock region global placement takes 12.42 sec.
Pre global placement takes 17.25 sec.
Global placement takes 11.63 sec.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Macro cell placement takes 0.09 sec.
Post global placement takes 13.00 sec.
Legalization takes 0.95 sec.
Timing-driven detailed placement takes 5.56 sec.
Placement done.
Total placement takes 50.70 sec.

Routing started.
Building routing graph takes 4.86 sec.
Processing design graph takes 1.50 sec.
Total nets for routing : 3249.
Global routing takes 2.81 sec.
Detailed routing takes 8.30 sec.
Finish routing takes 4.47 sec.
Cleanup routing takes 0.20 sec.
Routing done.
Total routing takes 24.58 sec.

IO Port Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DCLK                   | output        | J18     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| GCLK                   | output        | J15     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| LE                     | output        | F14     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ddr_init_done          | output        | R10     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| ddrphy_rst_done        | output        | U13     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| in_hdmi_b[0]           | input         | P13     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_b[1]           | input         | R14     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_b[2]           | input         | R15     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_b[3]           | input         | R16     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_b[4]           | input         | T16     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_b[5]           | input         | V16     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_b[6]           | input         | U16     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_b[7]           | input         | V18     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_de             | input         | P14     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_g[0]           | input         | T18     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_g[1]           | input         | U18     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_g[2]           | input         | M13     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_g[3]           | input         | M14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_g[4]           | input         | L14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_g[5]           | input         | L15     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_g[6]           | input         | N18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_g[7]           | input         | L18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_r[0]           | input         | L17     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_r[1]           | input         | N16     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_r[2]           | input         | L13     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_r[3]           | input         | N15     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_r[4]           | input         | R17     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_r[5]           | input         | P18     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_r[6]           | input         | N14     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_r[7]           | input         | R18     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_hdmi_vs             | input         | R13     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| in_video_clk           | input         | T17     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| line[0]                | output        | J14     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| line[1]                | output        | J17     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| line[2]                | output        | F13     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| pad_addr_ch0[0]        | output        | M4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[10]       | output        | M6      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[11]       | output        | L1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[12]       | output        | K2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[13]       | output        | K1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[14]       | output        | J2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[15]       | output        | J1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[1]        | output        | M3      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[2]        | output        | P2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[3]        | output        | P1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[4]        | output        | L5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[5]        | output        | M5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[6]        | output        | N2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[7]        | output        | N1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[8]        | output        | K4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[9]        | output        | M1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[0]          | output        | U2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[1]          | output        | U1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[2]          | output        | T2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_casn_ch0           | output        | T1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_cke_ch0            | output        | L4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_csn_ch0            | output        | R1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clk_w          | output        | U3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clkn_w         | output        | V3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[0]     | output        | R8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[1]     | output        | U5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dq_ch0[0]          | inout         | T8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[10]         | inout         | U9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[11]         | inout         | V7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[12]         | inout         | U7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[13]         | inout         | V6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[14]         | inout         | U6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[15]         | inout         | V5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[1]          | inout         | T6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[2]          | inout         | R6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[3]          | inout         | R9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[4]          | inout         | T9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[5]          | inout         | N4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[6]          | inout         | N5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[7]          | inout         | P6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[8]          | inout         | T4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[9]          | inout         | V9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[0]         | inout         | N6      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[1]         | inout         | U8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[0]        | inout         | N7      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[1]        | inout         | V8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_loop_in            | input         | P7      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_loop_in_h          | input         | V4      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_loop_out           | output        | P8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_loop_out_h         | output        | U4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_odt_ch0            | output        | V2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rasn_ch0           | output        | R2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rstn_ch0           | output        | M2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_wen_ch0            | output        | V1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pll_lock               | output        | U11     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rst_n                  | input         | U12     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| spi_mosi               | output        | G14     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| sys_clk                | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| tmds_clk_n             | output        | A16     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_clk_p             | output        | B16     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[0]         | output        | A14     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[1]         | output        | A11     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[2]         | output        | A10     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[0]         | output        | B14     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[1]         | output        | B11     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[2]         | output        | B10     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 480      | 3274          | 15                  
|   FF                     | 710      | 19644         | 4                   
|   LUT                    | 1321     | 13096         | 10                  
|   LUT-FF pairs           | 395      | 13096         | 3                   
| Use of CLMS              | 148      | 1110          | 13                  
|   FF                     | 245      | 6660          | 4                   
|   LUT                    | 387      | 4440          | 9                   
|   LUT-FF pairs           | 147      | 4440          | 3                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 33                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 7        | 48            | 15                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 101      | 240           | 42                  
|   IOBD                   | 55       | 120           | 46                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 45       | 114           | 39                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 101      | 240           | 42                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 33                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 4        | 24            | 17                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 6        | 20            | 30                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                           | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst                                         | SiteOfDriverInst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg               | USCM_74_105        | ntclkbufg_0         | 160        | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| clkbufg_1/gopclkbufg               | USCM_74_104        | ntclkbufg_1         | 368        | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| sys_clkbufg/gopclkbufg             | USCM_74_106        | sys_clk_g           | 7          | sys_clk_ibuf/opit_1                                | IOL_7_298            
| video_clk5x_outbufg/gopclkbufg     | USCM_74_107        | video_clk5x_out     | 49         | video_pll_m0/u_pll_e1/goppll                       | PLL_82_51            
| video_clk_outbufg/gopclkbufg       | USCM_74_108        | video_clk_out       | 135        | video_pll_m0/u_pll_e1/goppll                       | PLL_82_51            
| video_clkbufg/gopclkbufg           | USCM_74_109        | video_clk           | 144        | in_video_clk_ibuf/opit_1                           | IOL_151_73           
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| Pin        | NetOfPin                                            | DriverInst                                         | SiteOfDriverInst     
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| CLKFB      | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/ntCLKFB     | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| CLKIN1     | sys_clk_g                                           | sys_clkbufg/gopclkbufg                             | USCM_74_106          
| CLKIN2     | _N215                                               | GND_55                                             | CLMA_90_76           
+-----------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-----------------------------------------------------------------------------------------------------------+
| Pin        | NetOfPin                          | DriverInst                       | SiteOfDriverInst     
+-----------------------------------------------------------------------------------------------------------+
| CLKFB      | video_pll_m0/u_pll_e1/ntCLKFB     | video_pll_m0/u_pll_e1/goppll     | PLL_82_51            
| CLKIN1     | sys_clk_g                         | sys_clkbufg/gopclkbufg           | USCM_74_106          
| CLKIN2     | _N233                             | GND_53                           | CLMA_78_52           
+-----------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                   | LUT      | FF      | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                | 1657     | 955     | 0                   | 0       | 7       | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 101     | 1           | 0           | 2            | 0        | 0       | 2       | 4        | 0          | 0             | 0         | 0        | 6        
| + video_pll_m0                     | 0        | 0       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + dvi_encoder_m0                   | 339      | 176     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 8       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encb                           | 97       | 49      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encr                           | 97       | 43      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encg                           | 97       | 43      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serdes_4b_10to1_m0             | 48       | 41      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 8       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_LED_IC                         | 76       | 41      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sys_clk                      | 1        | 1       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_CLK                          | 9        | 9       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_MBI5353                      | 66       | 31      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos_write_req_gen_m0            | 4        | 7       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_timing_data_m0             | 71       | 62      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + color_bar_m0                   | 46       | 31      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m0              | 438      | 319     | 0                   | 0       | 7       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                      | 111      | 93      | 0                   | 0       | 4       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0            | 97       | 54      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                       | 109      | 99      | 0                   | 0       | 3       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0             | 121      | 73      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ipsl_hmic_h_top                | 405      | 178     | 0                   | 0       | 0       | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 54      | 1           | 0           | 2            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll_50_400                   | 0        | 0       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_phy_top          | 162      | 153     | 0                   | 0       | 0       | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 54      | 1           | 0           | 2            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_reset_ctrl_v1_1     | 46       | 36      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_training_ctrl_v1_1  | 6        | 8       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_dll_update_ctrl_v1_1| 13       | 12      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_update_ctrl_v1_1    | 96       | 97      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_phy_io_v1_1                | 0        | 0       | 0                   | 0       | 0       | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 54      | 1           | 0           | 2            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_ddrc_top         | 243      | 25      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrc_reset_ctrl_v1_1       | 243      | 25      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrc_apb_reset_v1_1      | 180      | 10      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_aq_axi_master                  | 315      | 172     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0       | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                        
+------------------------------------------------------------------------------------------------+
| Input      | E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/device_map/top_map.adf                
|            | E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/device_map/top.pcf                    
| Output     | E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/place_route/top_pnr.adf               
|            | E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/place_route/top.prr                   
|            | E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/place_route/top_prr.prt               
|            | E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/place_route/clock_utilization.txt     
|            | E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/place_route/top_plc.adf               
+------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 545,271,808 bytes
Total CPU  time to pnr completion : 91.563 sec
Total real time to pnr completion : 91.000 sec
