design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
design_1_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd,incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
bd_f60c_ila_lib_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v,incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
bd_f60c.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v,incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
design_1_system_ila_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v,incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../minized_spi.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
