#ifndef _VTSS_JAGUAR2_REGS_ANA_CL_H_
#define _VTSS_JAGUAR2_REGS_ANA_CL_H_

/*
 *
 * VCore-III Register Definitions
 *
 * Copyright (C) 2012 Vitesse Semiconductor Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 */

#include "vtss_jaguar2_regs_common.h"

#define VTSS_ANA_CL_PORT_FILTER_CTRL(gi)     VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,0,0)
#define  VTSS_F_ANA_CL_PORT_FILTER_CTRL_FILTER_SMAC_MC_DIS  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_PORT_FILTER_CTRL_FILTER_NULL_MAC_DIS  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_PORT_FILTER_CTRL_FORCE_FCS_UPDATE_ENA  VTSS_BIT(0)

#define VTSS_ANA_CL_PORT_VLAN_FILTER_CTRL(gi,ri)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,ri,1)
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA  VTSS_BIT(10)
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CTAG_DIS  VTSS_BIT(9)
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_CTAG_DIS  VTSS_BIT(8)
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_STAG_DIS  VTSS_BIT(7)
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_STAG_DIS  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_CUST1_STAG_DIS  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_CUST2_STAG_DIS  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_CUST3_STAG_DIS  VTSS_BIT(0)

#define VTSS_ANA_CL_PORT_STACKING_CTRL(gi)   VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,0,4)
#define  VTSS_F_ANA_CL_PORT_STACKING_CTRL_IGR_DROP_ENA(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_ANA_CL_PORT_STACKING_CTRL_IGR_DROP_ENA     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_ANA_CL_PORT_STACKING_CTRL_IGR_DROP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_ANA_CL_PORT_STACKING_CTRL_VSTAX_ISDX_ENA  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_PORT_STACKING_CTRL_STACKING_AWARE_ENA  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_PORT_STACKING_CTRL_STACKING_NON_HEADER_DISCARD_ENA  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_PORT_STACKING_CTRL_STACKING_HEADER_DISCARD_ENA  VTSS_BIT(0)

#define VTSS_ANA_CL_PORT_VLAN_TPID_CTRL(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,0,5)
#define  VTSS_F_ANA_CL_PORT_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS(x)  VTSS_ENCODE_BITFIELD(x,4,15)
#define  VTSS_M_ANA_CL_PORT_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS     VTSS_ENCODE_BITMASK(4,15)
#define  VTSS_X_ANA_CL_PORT_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS(x)  VTSS_EXTRACT_BITFIELD(x,4,15)
#define  VTSS_F_ANA_CL_PORT_VLAN_TPID_CTRL_RT_TAG_CTRL(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ANA_CL_PORT_VLAN_TPID_CTRL_RT_TAG_CTRL     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ANA_CL_PORT_VLAN_TPID_CTRL_RT_TAG_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_ANA_CL_PORT_VLAN_CTRL(gi)       VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,0,6)
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS(x)  VTSS_ENCODE_BITFIELD(x,26,5)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS     VTSS_ENCODE_BITMASK(26,5)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS(x)  VTSS_EXTRACT_BITFIELD(x,26,5)
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_DEFAULT_PCP(x)  VTSS_ENCODE_BITFIELD(x,23,3)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_DEFAULT_PCP     VTSS_ENCODE_BITMASK(23,3)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_DEFAULT_PCP(x)  VTSS_EXTRACT_BITFIELD(x,23,3)
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_DEFAULT_DEI  VTSS_BIT(22)
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA  VTSS_BIT(21)
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_VLAN_TAG_SEL  VTSS_BIT(20)
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_VLAN_AWARE_ENA  VTSS_BIT(19)
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_VLAN_POP_CNT(x)  VTSS_ENCODE_BITFIELD(x,17,2)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_VLAN_POP_CNT     VTSS_ENCODE_BITMASK(17,2)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_VLAN_POP_CNT(x)  VTSS_EXTRACT_BITFIELD(x,17,2)
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_TAG_TYPE  VTSS_BIT(16)
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_PCP(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_PORT_PCP     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_PORT_PCP(x)  VTSS_EXTRACT_BITFIELD(x,13,3)
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_DEI  VTSS_BIT(12)
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_VID(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_PORT_VID     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_PORT_VID(x)  VTSS_EXTRACT_BITFIELD(x,0,12)

#define VTSS_ANA_CL_PORT_PCP_DEI_TRANS_CFG(gi,ri)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,ri,7)
#define  VTSS_F_ANA_CL_PORT_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_PORT_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_PORT_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,3)
#define  VTSS_F_ANA_CL_PORT_PCP_DEI_TRANS_CFG_DEI_TRANS_VAL  VTSS_BIT(3)

#define VTSS_ANA_CL_PORT_PORT_ID_CFG(gi)     VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,0,23)
#define  VTSS_F_ANA_CL_PORT_PORT_ID_CFG_GLAG_NUM(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_ANA_CL_PORT_PORT_ID_CFG_GLAG_NUM     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_ANA_CL_PORT_PORT_ID_CFG_GLAG_NUM(x)  VTSS_EXTRACT_BITFIELD(x,8,5)
#define  VTSS_F_ANA_CL_PORT_PORT_ID_CFG_PORT_IS_GLAG_ENA  VTSS_BIT(7)
#define  VTSS_F_ANA_CL_PORT_PORT_ID_CFG_LPORT_NUM(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_CL_PORT_PORT_ID_CFG_LPORT_NUM     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_CL_PORT_PORT_ID_CFG_LPORT_NUM(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_ANA_CL_PORT_PCP_DEI_MAP_CFG(gi,ri)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,ri,24)
#define  VTSS_F_ANA_CL_PORT_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_PORT_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_PORT_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,3)
#define  VTSS_F_ANA_CL_PORT_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_ANA_CL_PORT_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_ANA_CL_PORT_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,3,2)

#define VTSS_ANA_CL_PORT_QOS_CFG(gi)         VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,0,40)
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DSCP_REWR_MODE_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_ANA_CL_PORT_QOS_CFG_DSCP_REWR_MODE_SEL     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_ANA_CL_PORT_QOS_CFG_DSCP_REWR_MODE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,2)
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DSCP_TRANSLATE_ENA  VTSS_BIT(11)
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DSCP_KEEP_ENA  VTSS_BIT(10)
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_KEEP_ENA  VTSS_BIT(9)
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_PCP_DEI_DP_ENA  VTSS_BIT(8)
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_PCP_DEI_QOS_ENA  VTSS_BIT(7)
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DSCP_DP_ENA  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DSCP_QOS_ENA  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DEFAULT_DP_VAL(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_ANA_CL_PORT_QOS_CFG_DEFAULT_DP_VAL     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_ANA_CL_PORT_QOS_CFG_DEFAULT_DP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,3,2)
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DEFAULT_QOS_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_PORT_QOS_CFG_DEFAULT_QOS_VAL     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_PORT_QOS_CFG_DEFAULT_QOS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_ANA_CL_PORT_CAPTURE_CFG(gi)     VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,0,41)
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS(x)  VTSS_ENCODE_BITFIELD(x,7,5)
#define  VTSS_M_ANA_CL_PORT_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS     VTSS_ENCODE_BITMASK(7,5)
#define  VTSS_X_ANA_CL_PORT_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS(x)  VTSS_EXTRACT_BITFIELD(x,7,5)
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_CPU_VRAP_REDIR_ENA  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_CPU_MLD_REDIR_ENA  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_CPU_IGMP_REDIR_ENA  VTSS_BIT(0)

#define VTSS_ANA_CL_PORT_CAPTURE_Y1731_AG_CFG(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,0,42)

#define VTSS_ANA_CL_PORT_CAPTURE_GXRP_CFG(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,0,43)

#define VTSS_ANA_CL_PORT_CAPTURE_BPDU_CFG(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,0,44)

#define VTSS_ANA_CL_PORT_ADV_CL_CFG(gi,ri)   VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,64,ri,45)
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_USE_CL_TCI0_ENA  VTSS_BIT(26)
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_USE_CL_DSCP_ENA  VTSS_BIT(25)
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_IP4_CLM_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,21,4)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_IP4_CLM_KEY_SEL     VTSS_ENCODE_BITMASK(21,4)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_IP4_CLM_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,21,4)
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_IP6_CLM_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,17,4)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_IP6_CLM_KEY_SEL     VTSS_ENCODE_BITMASK(17,4)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_IP6_CLM_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,17,4)
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,13,4)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL     VTSS_ENCODE_BITMASK(13,4)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,13,4)
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,9,4)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL     VTSS_ENCODE_BITMASK(9,4)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,9,4)
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_MLBS_CLM_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,5,4)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_MLBS_CLM_KEY_SEL     VTSS_ENCODE_BITMASK(5,4)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_MLBS_CLM_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,5,4)
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_ETYPE_CLM_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,1,4)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_ETYPE_CLM_KEY_SEL     VTSS_ENCODE_BITMASK(1,4)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_ETYPE_CLM_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,1,4)
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_LOOKUP_ENA  VTSS_BIT(0)

#define VTSS_ANA_CL_COMMON_UPSID_CFG         VTSS_IOREG(VTSS_TO_ANA_CL,0x7ea0)
#define  VTSS_F_ANA_CL_COMMON_UPSID_CFG_UPSID_NUM(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_ANA_CL_COMMON_UPSID_CFG_UPSID_NUM     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_ANA_CL_COMMON_UPSID_CFG_UPSID_NUM(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_ANA_CL_COMMON_AGGR_CFG          VTSS_IOREG(VTSS_TO_ANA_CL,0x7ea1)
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_RT_UPD_VSTAX_AC_ENA  VTSS_BIT(12)
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_SHORT_AGGR_ENA  VTSS_BIT(11)
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_ISDX_ENA  VTSS_BIT(10)
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_USE_VSTAX_AC_ENA  VTSS_BIT(9)
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_DMAC_REVERSED_ENA  VTSS_BIT(8)
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_RND_ENA  VTSS_BIT(7)
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_IP6_SIPDIP_ENA  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_IP6_FLOW_LBL_ENA  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_IP6_TCPUDP_PORT_ENA  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_IP4_TCPUDP_PORT_ENA  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_IP4_SIPDIP_ENA  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_DMAC_ENA  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_SMAC_ENA  VTSS_BIT(0)

#define VTSS_ANA_CL_COMMON_VLAN_STAG_CFG(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x7ea2 + (ri))
#define  VTSS_F_ANA_CL_COMMON_VLAN_STAG_CFG_STAG_ETYPE_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ANA_CL_COMMON_VLAN_STAG_CFG_STAG_ETYPE_VAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ANA_CL_COMMON_VLAN_STAG_CFG_STAG_ETYPE_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ANA_CL_COMMON_CPU_PROTO_QU_CFG  VTSS_IOREG(VTSS_TO_ANA_CL,0x7ea5)
#define  VTSS_F_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_VRAP_QU(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_VRAP_QU     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_VRAP_QU(x)  VTSS_EXTRACT_BITFIELD(x,16,3)
#define  VTSS_F_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU(x)  VTSS_ENCODE_BITFIELD(x,12,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU     VTSS_ENCODE_BITMASK(12,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU(x)  VTSS_EXTRACT_BITFIELD(x,12,3)
#define  VTSS_F_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_MLD_QU(x)  VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_MLD_QU     VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_MLD_QU(x)  VTSS_EXTRACT_BITFIELD(x,8,3)
#define  VTSS_F_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU(x)  VTSS_ENCODE_BITFIELD(x,19,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU     VTSS_ENCODE_BITMASK(19,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU(x)  VTSS_EXTRACT_BITFIELD(x,19,3)
#define  VTSS_F_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU(x)  VTSS_ENCODE_BITFIELD(x,4,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU     VTSS_ENCODE_BITMASK(4,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU(x)  VTSS_EXTRACT_BITFIELD(x,4,3)
#define  VTSS_F_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IGMP_QU(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IGMP_QU     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IGMP_QU(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_ANA_CL_COMMON_CPU_8021_QU_CFG(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x7ea6 + (ri))
#define  VTSS_F_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_Y1731_AG_QU(x)  VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_Y1731_AG_QU     VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_Y1731_AG_QU(x)  VTSS_EXTRACT_BITFIELD(x,8,3)
#define  VTSS_F_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_GXRP_QU(x)  VTSS_ENCODE_BITFIELD(x,4,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_GXRP_QU     VTSS_ENCODE_BITMASK(4,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_GXRP_QU(x)  VTSS_EXTRACT_BITFIELD(x,4,3)
#define  VTSS_F_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_BPDU_QU(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_BPDU_QU     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_BPDU_QU(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_ANA_CL_COMMON_CPU_8021_QOS_CFG(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x7eb6 + (ri))
#define  VTSS_F_ANA_CL_COMMON_CPU_8021_QOS_CFG_Y1731_AG_QOS(x)  VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_8021_QOS_CFG_Y1731_AG_QOS     VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_8021_QOS_CFG_Y1731_AG_QOS(x)  VTSS_EXTRACT_BITFIELD(x,8,3)
#define  VTSS_F_ANA_CL_COMMON_CPU_8021_QOS_CFG_GXRP_QOS(x)  VTSS_ENCODE_BITFIELD(x,4,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_8021_QOS_CFG_GXRP_QOS     VTSS_ENCODE_BITMASK(4,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_8021_QOS_CFG_GXRP_QOS(x)  VTSS_EXTRACT_BITFIELD(x,4,3)
#define  VTSS_F_ANA_CL_COMMON_CPU_8021_QOS_CFG_BPDU_QOS(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_8021_QOS_CFG_BPDU_QOS     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_8021_QOS_CFG_BPDU_QOS(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_ANA_CL_COMMON_VRAP_CFG          VTSS_IOREG(VTSS_TO_ANA_CL,0x7ec6)
#define  VTSS_F_ANA_CL_COMMON_VRAP_CFG_VRAP_VLAN_AWARE_ENA  VTSS_BIT(12)
#define  VTSS_F_ANA_CL_COMMON_VRAP_CFG_VRAP_VID(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_CL_COMMON_VRAP_CFG_VRAP_VID     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_CL_COMMON_VRAP_CFG_VRAP_VID(x)  VTSS_EXTRACT_BITFIELD(x,0,12)

#define VTSS_ANA_CL_COMMON_VRAP_HDR_DATA     VTSS_IOREG(VTSS_TO_ANA_CL,0x7ec7)

#define VTSS_ANA_CL_COMMON_VRAP_HDR_MASK     VTSS_IOREG(VTSS_TO_ANA_CL,0x7ec8)

#define VTSS_ANA_CL_COMMON_ADV_RNG_CTRL(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x7ec9 + (ri))
#define  VTSS_F_ANA_CL_COMMON_ADV_RNG_CTRL_RNG_TYPE_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_COMMON_ADV_RNG_CTRL_RNG_TYPE_SEL     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_COMMON_ADV_RNG_CTRL_RNG_TYPE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_ANA_CL_COMMON_ADV_RNG_VALUE_CFG(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x7ed1 + (ri))
#define  VTSS_F_ANA_CL_COMMON_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_ANA_CL_COMMON_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_ANA_CL_COMMON_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_ANA_CL_COMMON_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ANA_CL_COMMON_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ANA_CL_COMMON_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ANA_CL_COMMON_COMMON_VSTAX_CFG  VTSS_IOREG(VTSS_TO_ANA_CL,0x7ed9)
#define  VTSS_F_ANA_CL_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA  VTSS_BIT(0)

#define VTSS_ANA_CL_COMMON_CLM_MISC_CTRL     VTSS_IOREG(VTSS_TO_ANA_CL,0x7eda)
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_TOO_BIG_SGL_ROT_DIS  VTSS_BIT(20)
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_FORCE_NO_CLM_FOR_BASIC_DIS  VTSS_BIT(19)
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_FORCED_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,17,2)
#define  VTSS_M_ANA_CL_COMMON_CLM_MISC_CTRL_FORCED_KEY_SEL     VTSS_ENCODE_BITMASK(17,2)
#define  VTSS_X_ANA_CL_COMMON_CLM_MISC_CTRL_FORCED_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,17,2)
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA(x)  VTSS_ENCODE_BITFIELD(x,11,6)
#define  VTSS_M_ANA_CL_COMMON_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA     VTSS_ENCODE_BITMASK(11,6)
#define  VTSS_X_ANA_CL_COMMON_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,11,6)
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA(x)  VTSS_ENCODE_BITFIELD(x,5,6)
#define  VTSS_M_ANA_CL_COMMON_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA     VTSS_ENCODE_BITMASK(5,6)
#define  VTSS_X_ANA_CL_COMMON_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,6)
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_MASQ_IGR_MASK_ENA  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_FP_VS2_IGR_MASK_ENA  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_VD_IGR_MASK_ENA  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_CPU_IGR_MASK_ENA  VTSS_BIT(0)

#define VTSS_ANA_CL_COMMON_HM_CFG(ri)        VTSS_IOREG(VTSS_TO_ANA_CL,0x7edb + (ri))
#define  VTSS_F_ANA_CL_COMMON_HM_CFG_HMD_PORT(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_ANA_CL_COMMON_HM_CFG_HMD_PORT     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_ANA_CL_COMMON_HM_CFG_HMD_PORT(x)  VTSS_EXTRACT_BITFIELD(x,2,6)
#define  VTSS_F_ANA_CL_COMMON_HM_CFG_HM_FORCE_MODE_ENA  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_COMMON_HM_CFG_HMD_PORT_VLD  VTSS_BIT(0)

#define VTSS_ANA_CL_COMMON_DSCP_CFG(ri)      VTSS_IOREG(VTSS_TO_ANA_CL,0x7edf + (ri))
#define  VTSS_F_ANA_CL_COMMON_DSCP_CFG_DSCP_TRANSLATE_VAL(x)  VTSS_ENCODE_BITFIELD(x,7,6)
#define  VTSS_M_ANA_CL_COMMON_DSCP_CFG_DSCP_TRANSLATE_VAL     VTSS_ENCODE_BITMASK(7,6)
#define  VTSS_X_ANA_CL_COMMON_DSCP_CFG_DSCP_TRANSLATE_VAL(x)  VTSS_EXTRACT_BITFIELD(x,7,6)
#define  VTSS_F_ANA_CL_COMMON_DSCP_CFG_DSCP_QOS_VAL(x)  VTSS_ENCODE_BITFIELD(x,4,3)
#define  VTSS_M_ANA_CL_COMMON_DSCP_CFG_DSCP_QOS_VAL     VTSS_ENCODE_BITMASK(4,3)
#define  VTSS_X_ANA_CL_COMMON_DSCP_CFG_DSCP_QOS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,4,3)
#define  VTSS_F_ANA_CL_COMMON_DSCP_CFG_DSCP_DP_VAL(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_ANA_CL_COMMON_DSCP_CFG_DSCP_DP_VAL     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_ANA_CL_COMMON_DSCP_CFG_DSCP_DP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_ANA_CL_COMMON_DSCP_CFG_DSCP_REWR_ENA  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_COMMON_DSCP_CFG_DSCP_TRUST_ENA  VTSS_BIT(0)

#define VTSS_ANA_CL_COMMON_QOS_MAP_CFG(ri)   VTSS_IOREG(VTSS_TO_ANA_CL,0x7f1f + (ri))
#define  VTSS_F_ANA_CL_COMMON_QOS_MAP_CFG_DSCP_REWR_VAL(x)  VTSS_ENCODE_BITFIELD(x,4,6)
#define  VTSS_M_ANA_CL_COMMON_QOS_MAP_CFG_DSCP_REWR_VAL     VTSS_ENCODE_BITMASK(4,6)
#define  VTSS_X_ANA_CL_COMMON_QOS_MAP_CFG_DSCP_REWR_VAL(x)  VTSS_EXTRACT_BITFIELD(x,4,6)

#define VTSS_ANA_CL_COMMON_MPLS_RSV_LBL_CFG(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x7f3f + (ri))
#define  VTSS_F_ANA_CL_COMMON_MPLS_RSV_LBL_CFG_RSVD_LBL_REDIR_ENA  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_COMMON_MPLS_RSV_LBL_CFG_RSVD_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_RSV_LBL_CFG_RSVD_CPU_QU     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_RSV_LBL_CFG_RSVD_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,1,3)
#define  VTSS_F_ANA_CL_COMMON_MPLS_RSV_LBL_CFG_RSVD_LBL_SKIP_ENA  VTSS_BIT(0)

#define VTSS_ANA_CL_COMMON_MPLS_MISC_CFG     VTSS_IOREG(VTSS_TO_ANA_CL,0x7f4f)
#define  VTSS_F_ANA_CL_COMMON_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_CL_COMMON_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_CL_COMMON_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_ANA_CL_COMMON_MPLS_CFG          VTSS_IOREG(VTSS_TO_ANA_CL,0x7f50)
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_MPLS_SEL_TC_ONLY_ENA  VTSS_BIT(19)
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU(x)  VTSS_EXTRACT_BITFIELD(x,16,3)
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU(x)  VTSS_EXTRACT_BITFIELD(x,13,3)
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_ENA  VTSS_BIT(12)
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_POP_ERR_QU(x)  VTSS_ENCODE_BITFIELD(x,9,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_POP_ERR_QU     VTSS_ENCODE_BITMASK(9,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_POP_ERR_QU(x)  VTSS_EXTRACT_BITFIELD(x,9,3)
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_POP_ERR_ENA  VTSS_BIT(8)
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU(x)  VTSS_EXTRACT_BITFIELD(x,5,3)
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_SWAP_ERR_ENA  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_PW_ERR_QU(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_PW_ERR_QU     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_PW_ERR_QU(x)  VTSS_EXTRACT_BITFIELD(x,1,3)
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_PW_ERR_ENA  VTSS_BIT(0)

#define VTSS_ANA_CL_COMMON_OAM_CFG           VTSS_IOREG(VTSS_TO_ANA_CL,0x7f51)
#define  VTSS_F_ANA_CL_COMMON_OAM_CFG_VCCV2_LABEL(x)  VTSS_ENCODE_BITFIELD(x,1,4)
#define  VTSS_M_ANA_CL_COMMON_OAM_CFG_VCCV2_LABEL     VTSS_ENCODE_BITMASK(1,4)
#define  VTSS_X_ANA_CL_COMMON_OAM_CFG_VCCV2_LABEL(x)  VTSS_EXTRACT_BITFIELD(x,1,4)
#define  VTSS_F_ANA_CL_COMMON_OAM_CFG_VCCV2_ENA  VTSS_BIT(0)

#define VTSS_ANA_CL_MIP_TBL_MIP_CFG(gi)      VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x6000,gi,4,0,0)
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_MEL_VAL(x)  VTSS_ENCODE_BITFIELD(x,19,3)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_MEL_VAL     VTSS_ENCODE_BITMASK(19,3)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_MEL_VAL(x)  VTSS_EXTRACT_BITFIELD(x,19,3)
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_CCM_COPY_ENA  VTSS_BIT(18)
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_LBM_REDIR_ENA  VTSS_BIT(17)
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_LTM_REDIR_ENA  VTSS_BIT(16)
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_RAPS_CFG(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_RAPS_CFG     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_RAPS_CFG(x)  VTSS_EXTRACT_BITFIELD(x,14,2)
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_GENERIC_OPCODE_VAL(x)  VTSS_ENCODE_BITFIELD(x,6,8)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_GENERIC_OPCODE_VAL     VTSS_ENCODE_BITMASK(6,8)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_GENERIC_OPCODE_VAL(x)  VTSS_EXTRACT_BITFIELD(x,6,8)
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_GENERIC_OPCODE_CFG(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_GENERIC_OPCODE_CFG     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_GENERIC_OPCODE_CFG(x)  VTSS_EXTRACT_BITFIELD(x,4,2)
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_CPU_MIP_QU(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_CPU_MIP_QU     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_CPU_MIP_QU(x)  VTSS_EXTRACT_BITFIELD(x,1,3)
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_PIPELINE_PT  VTSS_BIT(0)

#define VTSS_ANA_CL_MIP_TBL_LBM_MAC_HIGH(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x6000,gi,4,0,1)
#define  VTSS_F_ANA_CL_MIP_TBL_LBM_MAC_HIGH_LBM_MAC_HIGH(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ANA_CL_MIP_TBL_LBM_MAC_HIGH_LBM_MAC_HIGH     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ANA_CL_MIP_TBL_LBM_MAC_HIGH_LBM_MAC_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ANA_CL_MIP_TBL_LBM_MAC_LOW(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x6000,gi,4,0,2)

#define VTSS_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x7000,gi,1,0,0)
#define  VTSS_F_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_COSID_VAL(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_COSID_VAL     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_COSID_VAL(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_COSID_ENA  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_CPU_FWD_CFG(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_CPU_FWD_CFG     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_CPU_FWD_CFG(x)  VTSS_EXTRACT_BITFIELD(x,3,2)
#define  VTSS_F_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_CPU_L2CP_QU(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_CPU_L2CP_QU     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_CPU_L2CP_QU(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_ANA_CL_MAP_TBL_SET_CTRL(gi)     VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x4000,gi,16,0,0)
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_PATH_ENA  VTSS_BIT(7)
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_TC_ENA  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_DP_ENA  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_COSID_ENA  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_QOS_ENA  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_DEI_ENA  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_PCP_ENA  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_DSCP_ENA  VTSS_BIT(0)

#define VTSS_ANA_CL_MAP_TBL_MAP_ENTRY(gi,ri)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x4000,gi,16,ri,1)
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_FWD_DIS  VTSS_BIT(25)
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_PATH_COLOR_VAL  VTSS_BIT(24)
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_PATH_COSID_VAL(x)  VTSS_ENCODE_BITFIELD(x,21,3)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_PATH_COSID_VAL     VTSS_ENCODE_BITMASK(21,3)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_PATH_COSID_VAL(x)  VTSS_EXTRACT_BITFIELD(x,21,3)
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_TC_VAL(x)  VTSS_ENCODE_BITFIELD(x,18,3)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_TC_VAL     VTSS_ENCODE_BITMASK(18,3)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_TC_VAL(x)  VTSS_EXTRACT_BITFIELD(x,18,3)
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_DP_VAL(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_DP_VAL     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_DP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,16,2)
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_COSID_VAL(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_COSID_VAL     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_COSID_VAL(x)  VTSS_EXTRACT_BITFIELD(x,13,3)
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_QOS_VAL(x)  VTSS_ENCODE_BITFIELD(x,10,3)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_QOS_VAL     VTSS_ENCODE_BITMASK(10,3)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_QOS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,10,3)
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_DEI_VAL  VTSS_BIT(9)
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_PCP_VAL(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_PCP_VAL     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_PCP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_DSCP_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_DSCP_VAL     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_DSCP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_ANA_CL_IPT_ISDX_CFG(gi)         VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x0,gi,4,0,0)
#define  VTSS_F_ANA_CL_IPT_ISDX_CFG_MIP_IDX(x)  VTSS_ENCODE_BITFIELD(x,6,10)
#define  VTSS_M_ANA_CL_IPT_ISDX_CFG_MIP_IDX     VTSS_ENCODE_BITMASK(6,10)
#define  VTSS_X_ANA_CL_IPT_ISDX_CFG_MIP_IDX(x)  VTSS_EXTRACT_BITFIELD(x,6,10)
#define  VTSS_F_ANA_CL_IPT_ISDX_CFG_L2CP_IDX(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_CL_IPT_ISDX_CFG_L2CP_IDX     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_CL_IPT_ISDX_CFG_L2CP_IDX(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_ANA_CL_IPT_VSI_CFG(gi)          VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x0,gi,4,0,1)
#define  VTSS_F_ANA_CL_IPT_VSI_CFG_VSI_VAL(x)  VTSS_ENCODE_BITFIELD(x,1,10)
#define  VTSS_M_ANA_CL_IPT_VSI_CFG_VSI_VAL     VTSS_ENCODE_BITMASK(1,10)
#define  VTSS_X_ANA_CL_IPT_VSI_CFG_VSI_VAL(x)  VTSS_EXTRACT_BITFIELD(x,1,10)
#define  VTSS_F_ANA_CL_IPT_VSI_CFG_VSI_ENA    VTSS_BIT(0)

#define VTSS_ANA_CL_IPT_OAM_MEP_CFG(gi)      VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x0,gi,4,0,2)
#define  VTSS_F_ANA_CL_IPT_OAM_MEP_CFG_MEP_IDX(x)  VTSS_ENCODE_BITFIELD(x,2,10)
#define  VTSS_M_ANA_CL_IPT_OAM_MEP_CFG_MEP_IDX     VTSS_ENCODE_BITMASK(2,10)
#define  VTSS_X_ANA_CL_IPT_OAM_MEP_CFG_MEP_IDX(x)  VTSS_EXTRACT_BITFIELD(x,2,10)
#define  VTSS_F_ANA_CL_IPT_OAM_MEP_CFG_MEP_IDX_ENA  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_IPT_OAM_MEP_CFG_INDEPENDENT_MEL_ENA  VTSS_BIT(0)

#define VTSS_ANA_CL_IPT_IPT(gi)              VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x0,gi,4,0,3)
#define  VTSS_F_ANA_CL_IPT_IPT_IPT_CFG(x)     VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_ANA_CL_IPT_IPT_IPT_CFG        VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_ANA_CL_IPT_IPT_IPT_CFG(x)     VTSS_EXTRACT_BITFIELD(x,11,2)
#define  VTSS_F_ANA_CL_IPT_IPT_PROT_PIPELINE_PT(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_ANA_CL_IPT_IPT_PROT_PIPELINE_PT     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_ANA_CL_IPT_IPT_PROT_PIPELINE_PT(x)  VTSS_EXTRACT_BITFIELD(x,9,2)
#define  VTSS_F_ANA_CL_IPT_IPT_PPT_IDX(x)     VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_ANA_CL_IPT_IPT_PPT_IDX        VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_ANA_CL_IPT_IPT_PPT_IDX(x)     VTSS_EXTRACT_BITFIELD(x,0,9)

#define VTSS_ANA_CL_PPT_PP_CFG(ri)           VTSS_IOREG(VTSS_TO_ANA_CL,0x7f52 + (ri))

#define VTSS_ANA_CL_STICKY_FILTER_STICKY     VTSS_IOREG(VTSS_TO_ANA_CL,0x7f62)
#define  VTSS_F_ANA_CL_STICKY_FILTER_STICKY_STACKING_FILTER_STICKY  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_FILTER_STICKY_BAD_MACS_STICKY  VTSS_BIT(0)

#define VTSS_ANA_CL_STICKY_VLAN_FILTER_STICKY(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x7f63 + (ri))
#define  VTSS_F_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_REQUIRED_TAG_STICKY  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_PRIO_CTAG_STICKY  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_CTAG_STICKY  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_PRIO_STAG_STICKY  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_STAG_STICKY  VTSS_BIT(0)

#define VTSS_ANA_CL_STICKY_CLASS_STICKY      VTSS_IOREG(VTSS_TO_ANA_CL,0x7f66)
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_DSCP_QOS_REWR_STICKY  VTSS_BIT(9)
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_DSCP_TRANSLATE_STICKY  VTSS_BIT(8)
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_VID_PORT_STICKY  VTSS_BIT(7)
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_VID_STACK_STICKY  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_VID_TAG_STICKY  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_QOS_PCP_DEI_STICKY  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_QOS_DEFAULT_STICKY  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_QOS_DSCP_STICKY  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_QOS_STACK_TAG_STICKY  VTSS_BIT(0)

#define VTSS_ANA_CL_STICKY_CAT_STICKY        VTSS_IOREG(VTSS_TO_ANA_CL,0x7f67)
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_CAPTURE_TPID_DIS_STICKY  VTSS_BIT(20)
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_VSTAX2_TTL_ZERO_STICKY  VTSS_BIT(11)
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_VRAP_STICKY  VTSS_BIT(10)
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_IGMP_STICKY  VTSS_BIT(9)
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_AG_STICKY  VTSS_BIT(8)
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_BPDU_STICKY  VTSS_BIT(7)
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_GXRP_STICKY  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_IP6_MC_CTRL_STICKY  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_IP4_MC_CTRL_STICKY  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_MLD_STICKY  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_IP6_ICMP_HOP_BY_HOP_STICKY  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_IP6_HOP_BY_HOP_STICKY  VTSS_BIT(1)

#define VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY  VTSS_IOREG(VTSS_TO_ANA_CL,0x7f68)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SEGMENT_OAM_STICKY  VTSS_BIT(16)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_TRAFFIC_STICKY  VTSS_BIT(15)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_MEP_OAM_STICKY  VTSS_BIT(14)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_POP_ERR_STICKY  VTSS_BIT(13)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SWAP_ERR_STICKY  VTSS_BIT(12)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSV_XTR_STICKY  VTSS_BIT(11)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_CW_STICKY  VTSS_BIT(10)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_STICKY  VTSS_BIT(9)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC1_STICKY  VTSS_BIT(8)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC2_STICKY  VTSS_BIT(7)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC3_STICKY  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC4_STICKY  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_ERR_STICKY  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TTL_EXPIRE_STICKY  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TTL_STICKY  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TC_STICKY  VTSS_BIT(0)

#define VTSS_ANA_CL_STICKY_ADV_CL_STICKY     VTSS_IOREG(VTSS_TO_ANA_CL,0x7f69)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_HIH_FORCE_MODE_USED_STICKY  VTSS_BIT(24)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_HIH_KEY_USED_STICKY  VTSS_BIT(23)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY  VTSS_BIT(22)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_VLAN_WAS_TAGGED_STICKY  VTSS_BIT(21)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_COSID_STICKY  VTSS_BIT(20)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_DSCP_STICKY  VTSS_BIT(19)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_QOS_STICKY  VTSS_BIT(18)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_DP_STICKY  VTSS_BIT(17)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_DEI_STICKY  VTSS_BIT(16)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_PCP_STICKY  VTSS_BIT(15)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_VID_STICKY  VTSS_BIT(14)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_VLAN_POPCNT_STICKY  VTSS_BIT(13)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY  VTSS_BIT(12)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY  VTSS_BIT(11)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_ISDX_STICKY  VTSS_BIT(10)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MASQ_INJ_STICKY  VTSS_BIT(9)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_CENTRALIZED_INJ_STICKY  VTSS_BIT(8)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_GENERIC_IDX_STICKY  VTSS_BIT(7)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_KEY_TYPE_STICKY  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_NORM_W16_OFFSET_STICKY  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_TYPE_ETH_STICKY  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_TYPE_MPLS_STICKY  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_TYPE_CW_STICKY  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_NORMALIZE_STICKY  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY  VTSS_BIT(0)

#define VTSS_ANA_CL_STICKY_MIP_STICKY        VTSS_IOREG(VTSS_TO_ANA_CL,0x7f6a)
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_MEL_CHK_FAIL_STICKY  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_LBM_DA_CHK_FAIL_STICKY  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_GENERIC_STICKY  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_RAPS_STICKY  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_LTM_REDIR_STICKY  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_LBM_REDIR_STICKY  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_CCM_COPY_STICKY  VTSS_BIT(0)

#define VTSS_ANA_CL_STICKY_IP_HDR_CHK_STICKY  VTSS_IOREG(VTSS_TO_ANA_CL,0x7f6b)
#define  VTSS_F_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP_OPTIONS_STICKY  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP4_FRAGMENT_STICKY  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP4_LEN_STICKY  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP4_CHKSUM_STICKY  VTSS_BIT(0)

#define VTSS_ANA_CL_STICKY_MASK_FILTER_STICKY_MASK(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x7f6c,gi,10,0,0)
#define  VTSS_F_ANA_CL_STICKY_MASK_FILTER_STICKY_MASK_STACKING_FILTER_STICKY_MASK  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_MASK_FILTER_STICKY_MASK_BAD_MACS_STICKY_MASK  VTSS_BIT(0)

#define VTSS_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK(gi,ri)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x7f6c,gi,10,ri,1)
#define  VTSS_F_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_REQUIRED_TAG_STICKY_MASK  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_CTAG_STICKY_MASK  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_CTAG_STICKY_MASK  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_STAG_STICKY_MASK  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_STAG_STICKY_MASK  VTSS_BIT(0)

#define VTSS_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x7f6c,gi,10,0,4)
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_DSCP_QOS_REWR_STICKY_MASK  VTSS_BIT(9)
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_DSCP_TRANSLATE_STICKY_MASK  VTSS_BIT(8)
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_VID_PORT_STICKY_MASK  VTSS_BIT(7)
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_VID_STACK_STICKY_MASK  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_VID_TAG_STICKY_MASK  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_PCP_DEI_STICKY_MASK  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_DEFAULT_STICKY_MASK  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_DSCP_STICKY_MASK  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_STACK_TAG_STICKY_MASK  VTSS_BIT(0)

#define VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x7f6c,gi,10,0,5)
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_CAPTURE_TPID_DIS_STICKY_MASK  VTSS_BIT(20)
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_VSTAX2_TTL_ZERO_STICKY_MASK  VTSS_BIT(11)
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_VRAP_STICKY_MASK  VTSS_BIT(10)
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IGMP_STICKY_MASK  VTSS_BIT(9)
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_AG_STICKY_MASK  VTSS_BIT(8)
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_BPDU_STICKY_MASK  VTSS_BIT(7)
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_GXRP_STICKY_MASK  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP6_MC_CTRL_STICKY_MASK  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP4_MC_CTRL_STICKY_MASK  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_MLD_STICKY_MASK  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP6_ICMP_HOP_BY_HOP_STICKY_MASK  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP6_HOP_BY_HOP_STICKY_MASK  VTSS_BIT(1)

#define VTSS_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x7f6c,gi,10,0,6)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_SEGMENT_OAM_STICKY_MASK  VTSS_BIT(16)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_IP_TRAFFIC_STICKY_MASK  VTSS_BIT(15)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_MEP_OAM_STICKY_MASK  VTSS_BIT(14)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_POP_ERR_STICKY_MASK  VTSS_BIT(13)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_SWAP_ERR_STICKY_MASK  VTSS_BIT(12)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_RSV_XTR_STICKY_MASK  VTSS_BIT(11)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_TERM_PW_CW_STICKY_MASK  VTSS_BIT(10)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_TERM_PW_STICKY_MASK  VTSS_BIT(9)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_TERM_PW_VCC1_STICKY_MASK  VTSS_BIT(8)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_TERM_PW_VCC2_STICKY_MASK  VTSS_BIT(7)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_TERM_PW_VCC3_STICKY_MASK  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_TERM_PW_VCC4_STICKY_MASK  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_TERM_PW_ERR_STICKY_MASK  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY_MASK  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_TTL_EXPIRE_STICKY_MASK  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_USE_TTL_STICKY_MASK  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_MPLS_STICKY_MASK_ADV_CL_MPLS_USE_TC_STICKY_MASK  VTSS_BIT(0)

#define VTSS_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x7f6c,gi,10,0,7)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_HIH_FORCE_MODE_USED_STICKY_MASK  VTSS_BIT(24)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_HIH_KEY_USED_STICKY_MASK  VTSS_BIT(23)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY_MASK  VTSS_BIT(22)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_VLAN_WAS_TAGGED_STICKY_MASK  VTSS_BIT(21)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_COSID_STICKY_MASK  VTSS_BIT(20)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_DSCP_STICKY_MASK  VTSS_BIT(19)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_QOS_STICKY_MASK  VTSS_BIT(18)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_DP_STICKY_MASK  VTSS_BIT(17)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_DEI_STICKY_MASK  VTSS_BIT(16)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_PCP_STICKY_MASK  VTSS_BIT(15)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_VID_STICKY_MASK  VTSS_BIT(14)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_VLAN_POPCNT_STICKY_MASK  VTSS_BIT(13)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY_MASK  VTSS_BIT(12)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY_MASK  VTSS_BIT(11)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_ISDX_STICKY_MASK  VTSS_BIT(10)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_MASQ_INJ_STICKY_MASK  VTSS_BIT(9)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_CENTRALIZED_INJ_STICKY_MASK  VTSS_BIT(8)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_GENERIC_IDX_STICKY_MASK  VTSS_BIT(7)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_NXT_KEY_TYPE_STICKY_MASK  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_NXT_NORM_W16_OFFSET_STICKY_MASK  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_NXT_TYPE_ETH_STICKY_MASK  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_NXT_TYPE_MPLS_STICKY_MASK  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_NXT_TYPE_CW_STICKY_MASK  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_NXT_NORMALIZE_STICKY_MASK  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_MASK_ADV_CL_STICKY_MASK_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY_MASK  VTSS_BIT(0)

#define VTSS_ANA_CL_STICKY_MASK_MIP_STICKY_MASK(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x7f6c,gi,10,0,8)
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_MEL_CHK_FAIL_STICKY_MASK  VTSS_BIT(6)
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_LBM_DA_CHK_FAIL_STICKY_MASK  VTSS_BIT(5)
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_GENERIC_STICKY_MASK  VTSS_BIT(4)
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_RAPS_STICKY_MASK  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_LTM_REDIR_STICKY_MASK  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_LBM_REDIR_STICKY_MASK  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_CCM_COPY_STICKY_MASK  VTSS_BIT(0)

#define VTSS_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x7f6c,gi,10,0,9)
#define  VTSS_F_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP_OPTIONS_STICKY_MASK  VTSS_BIT(3)
#define  VTSS_F_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP4_FRAGMENT_STICKY_MASK  VTSS_BIT(2)
#define  VTSS_F_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP4_LEN_STICKY_MASK  VTSS_BIT(1)
#define  VTSS_F_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP4_CHKSUM_STICKY_MASK  VTSS_BIT(0)


#endif /* _VTSS_JAGUAR2_REGS_ANA_CL_H_ */
