[2025-09-17 23:50:38] START suite=cs trace=classification_phase5_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3890419 heartbeat IPC: 2.57 cumulative IPC: 2.57 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6024410 heartbeat IPC: 4.686 cumulative IPC: 3.32 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6024410 cumulative IPC: 3.32 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6024410 cumulative IPC: 3.32 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 17458873 heartbeat IPC: 0.8745 cumulative IPC: 0.8745 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 30206831 heartbeat IPC: 0.7844 cumulative IPC: 0.827 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 43501194 heartbeat IPC: 0.7522 cumulative IPC: 0.8005 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 58122822 heartbeat IPC: 0.6839 cumulative IPC: 0.7678 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 73412975 heartbeat IPC: 0.654 cumulative IPC: 0.742 (Simulation time: 00 hr 08 min 05 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 89003908 heartbeat IPC: 0.6414 cumulative IPC: 0.7231 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 105710600 heartbeat IPC: 0.5986 cumulative IPC: 0.7022 (Simulation time: 00 hr 11 min 16 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 122501599 heartbeat IPC: 0.5956 cumulative IPC: 0.6868 (Simulation time: 00 hr 12 min 42 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 139630786 heartbeat IPC: 0.5838 cumulative IPC: 0.6736 (Simulation time: 00 hr 14 min 10 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 150649829 cumulative IPC: 0.6638 (Simulation time: 00 hr 15 min 36 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 150649829 cumulative IPC: 0.6638 (Simulation time: 00 hr 15 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6638 instructions: 100000003 cycles: 150649829
CPU 0 Branch Prediction Accuracy: 99.88% MPKI: 0.00314 Average ROB Occupancy at Mispredict: 9.173e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00129
BRANCH_INDIRECT: 0.00174
BRANCH_CONDITIONAL: 0.00011
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 537588
LQ_STALL: 0
SQ_STALL: 112848


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 131.67911
REPLAY_LOAD: 93.38772
NON_REPLAY_LOAD: 60.911224

== Total ==
ADDR_TRANS: 190408
REPLAY_LOAD: 217500
NON_REPLAY_LOAD: 129680

== Counts ==
ADDR_TRANS: 1446
REPLAY_LOAD: 2329
NON_REPLAY_LOAD: 2129

cpu0->cpu0_STLB TOTAL        ACCESS:     639410 HIT:     437183 MISS:     202227 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     639410 HIT:     437183 MISS:     202227 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 215.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1575176 HIT:     534639 MISS:    1040537 MSHR_MERGE:      12510
cpu0->cpu0_L2C LOAD         ACCESS:     749155 HIT:     200799 MISS:     548356 MSHR_MERGE:         13
cpu0->cpu0_L2C RFO          ACCESS:      62862 HIT:      48304 MISS:      14558 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     240493 HIT:     113677 MISS:     126816 MSHR_MERGE:      12497
cpu0->cpu0_L2C WRITE        ACCESS:      78530 HIT:      78153 MISS:        377 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     444136 HIT:      93706 MISS:     350430 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     170291 ISSUED:     170291 USEFUL:      65120 USELESS:      11485
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.35 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5697400 HIT:    5694109 MISS:       3291 MSHR_MERGE:       1123
cpu0->cpu0_L1I LOAD         ACCESS:    5697400 HIT:    5694109 MISS:       3291 MSHR_MERGE:       1123
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 139.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11704836 HIT:   10020020 MISS:    1684816 MSHR_MERGE:     360627
cpu0->cpu0_L1D LOAD         ACCESS:    9489256 HIT:    8502463 MISS:     986793 MSHR_MERGE:     239805
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     318623 HIT:     228521 MISS:      90102 MSHR_MERGE:      19900
cpu0->cpu0_L1D WRITE        ACCESS:    1422294 HIT:    1258847 MISS:     163447 MSHR_MERGE:     100585
cpu0->cpu0_L1D TRANSLATION  ACCESS:     474663 HIT:      30189 MISS:     444474 MSHR_MERGE:        337
cpu0->cpu0_L1D PREFETCH REQUESTED:     318623 ISSUED:     318623 USEFUL:      38957 USELESS:      31048
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 80.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4608314 HIT:    4607670 MISS:        644 MSHR_MERGE:        384
cpu0->cpu0_ITLB LOAD         ACCESS:    4608314 HIT:    4607670 MISS:        644 MSHR_MERGE:        384
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 469.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10899667 HIT:   10060927 MISS:     838740 MSHR_MERGE:     199590
cpu0->cpu0_DTLB LOAD         ACCESS:   10899667 HIT:   10060927 MISS:     838740 MSHR_MERGE:     199590
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 72.03 cycles
cpu0->LLC TOTAL        ACCESS:    1043181 HIT:     219555 MISS:     823626 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     548343 HIT:      93309 MISS:     455034 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      14558 HIT:        154 MISS:      14404 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     114319 HIT:      20130 MISS:      94189 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      15531 HIT:      15376 MISS:        155 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     350430 HIT:      90586 MISS:     259844 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.47 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      29871
  ROW_BUFFER_MISS:     793600
  AVG DBUS CONGESTED CYCLE: 5.596
Channel 0 WQ ROW_BUFFER_HIT:       4511
  ROW_BUFFER_MISS:      10867
  FULL:          0
Channel 0 REFRESHES ISSUED:      12554

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       336482        54519        42170        86533
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1784         8083         6772        49195
  STLB miss resolved @ L2C                0         5143        25413        13118       114300
  STLB miss resolved @ LLC                0         3842        17337        14337        95436
  STLB miss resolved @ MEM                0         1784        15263        60615       248623

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 77            4           19            1          157
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0           79
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                1            0            0            0            5
  STLB miss resolved @ MEM               14            1            6            3          396
[2025-09-18 00:06:14] END   suite=cs trace=classification_phase5_core3 (rc=0)
