Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date             : Fri Nov 15 06:54:42 2024
| Host             : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command          : report_power -file lab9_power_routed.rpt -pb lab9_power_summary_routed.pb -rpx lab9_power_routed.rpx
| Design           : lab9
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.440        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.377        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 97.9         |
| Junction Temperature (C) | 27.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.073 |        3 |       --- |             --- |
| Slice Logic             |     0.108 |    48471 |       --- |             --- |
|   LUT as Logic          |     0.088 |    12574 |     20800 |           60.45 |
|   Register              |     0.009 |    27452 |     41600 |           65.99 |
|   CARRY4                |     0.006 |     1294 |      8150 |           15.88 |
|   LUT as Shift Register |     0.006 |     1910 |      9600 |           19.90 |
|   F7/F8 Muxes           |    <0.001 |       13 |     32600 |            0.04 |
|   Others                |     0.000 |       87 |       --- |             --- |
| Signals                 |     0.190 |    40573 |       --- |             --- |
| I/O                     |     0.006 |       14 |       210 |            6.67 |
| Static Power            |     0.062 |          |           |                 |
| Total                   |     0.440 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |     0.398 |       0.391 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            12.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| lab9                           |     0.377 |
|   lcd0                         |     0.001 |
|   sha256_instances[0].sha_inst |     0.037 |
|     block_inst                 |     0.037 |
|       K_machine_inst           |     0.008 |
|       W_machine_inst           |     0.014 |
|       round_inst               |     0.005 |
|   sha256_instances[1].sha_inst |     0.034 |
|     block_inst                 |     0.034 |
|       K_machine_inst           |     0.008 |
|       W_machine_inst           |     0.013 |
|       round_inst               |     0.005 |
|   sha256_instances[2].sha_inst |     0.035 |
|     block_inst                 |     0.035 |
|       K_machine_inst           |     0.008 |
|       W_machine_inst           |     0.014 |
|       round_inst               |     0.005 |
|   sha256_instances[3].sha_inst |     0.036 |
|     block_inst                 |     0.036 |
|       K_machine_inst           |     0.008 |
|       W_machine_inst           |     0.014 |
|       round_inst               |     0.005 |
|   sha256_instances[4].sha_inst |     0.035 |
|     block_inst                 |     0.035 |
|       K_machine_inst           |     0.009 |
|       W_machine_inst           |     0.013 |
|       round_inst               |     0.005 |
|   sha256_instances[5].sha_inst |     0.034 |
|     block_inst                 |     0.034 |
|       K_machine_inst           |     0.008 |
|       W_machine_inst           |     0.013 |
|       round_inst               |     0.005 |
|   sha256_instances[6].sha_inst |     0.038 |
|     block_inst                 |     0.038 |
|       K_machine_inst           |     0.008 |
|       W_machine_inst           |     0.015 |
|       round_inst               |     0.005 |
|   sha256_instances[7].sha_inst |     0.037 |
|     block_inst                 |     0.037 |
|       K_machine_inst           |     0.009 |
|       W_machine_inst           |     0.015 |
|       round_inst               |     0.005 |
|   sha256_instances[8].sha_inst |     0.035 |
|     block_inst                 |     0.035 |
|       K_machine_inst           |     0.008 |
|       W_machine_inst           |     0.013 |
|       round_inst               |     0.006 |
|   sha256_instances[9].sha_inst |     0.036 |
|     block_inst                 |     0.036 |
|       K_machine_inst           |     0.008 |
|       W_machine_inst           |     0.014 |
|       round_inst               |     0.006 |
+--------------------------------+-----------+


