Command: vcs +incdir+./temp +incdir+../../../rtl/source/ ././temp/input_precision_selection.v \
./temp/bkm.v ./temp/multiply_by_d_csd.v ./temp/bkm_fixed.v ./temp/bkm_pre_processing.v \
./temp/add_subb.v ./temp/bkm_data_step.v ./temp/xfire_fpu_bkm.v ./temp/fadder.v ./temp/simlib_clk_osc.v \
./temp/bkm_step.v ./temp/multiply_by_d.v ./temp/bkm_range_reduction.v ./temp/div_by_2_n.v \
./temp/bkm_fixed_control_logic.v ./temp/bkm_range_extension.v ./temp/add_subb_csd.v \
./temp/complex_add_subb.v ./temp/csd2bin.v ./temp/output_precision_selection.v ./temp/bkm_pre_step.v \
./temp/tb_csd2bin.v ./temp/bkm_steps.v ./temp/complex_add_subb_csd.v ./temp/get_d.v \
./temp/lut_decoder.v ./temp/barrel_shifter.v ./temp/div_by_2_n_csd.v ./temp/bkm_post_processing.v \
./temp/bkm_control_step.v ./temp/bin2csd.v -l ./reports/csd2bin.basic_test.vcs.log \
+define+RTL_DEBUG +vcs+lic+wait +warn=all +lint=PCWM -sverilog -debug
                         Chronologic VCS (TM)
            Version I-2014.03 -- Sat Sep  3 15:38:45 2016
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '././temp/input_precision_selection.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file '././temp/input_precision_selection.v'.
Parsing design file './temp/bkm.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm.v'.
Parsing design file './temp/multiply_by_d_csd.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/multiply_by_d_csd.v'.
Parsing design file './temp/bkm_fixed.v'
Parsing included file './temp/bkm_fixed_defs.vh'.
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_fixed_defs.vh'.
Back to file './temp/bkm_fixed.v'.
Parsing design file './temp/bkm_pre_processing.v'
Parsing included file './temp/bkm_fixed_defs.vh'.
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_fixed_defs.vh'.
Back to file './temp/bkm_pre_processing.v'.
Parsing design file './temp/add_subb.v'
Parsing design file './temp/bkm_data_step.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_data_step.v'.
Parsing design file './temp/xfire_fpu_bkm.v'
Parsing included file './temp/xfire_fpu_bkm_defs.vh'.
Parsing included file './temp/bkm_fixed_defs.vh'.
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_fixed_defs.vh'.
Back to file './temp/xfire_fpu_bkm_defs.vh'.
Back to file './temp/xfire_fpu_bkm.v'.
Parsing design file './temp/fadder.v'
Parsing design file './temp/simlib_clk_osc.v'
Parsing included file './temp/simlib_defs.vh'.
Back to file './temp/simlib_clk_osc.v'.
Parsing design file './temp/bkm_step.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_step.v'.
Parsing design file './temp/multiply_by_d.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/multiply_by_d.v'.
Parsing design file './temp/bkm_range_reduction.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_range_reduction.v'.
Parsing design file './temp/div_by_2_n.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/div_by_2_n.v'.
Parsing design file './temp/bkm_fixed_control_logic.v'
Parsing included file './temp/bkm_fixed_defs.vh'.
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_fixed_defs.vh'.
Back to file './temp/bkm_fixed_control_logic.v'.
Parsing design file './temp/bkm_range_extension.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_range_extension.v'.
Parsing design file './temp/add_subb_csd.v'
Parsing design file './temp/complex_add_subb.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/complex_add_subb.v'.
Parsing design file './temp/csd2bin.v'
Parsing design file './temp/output_precision_selection.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/output_precision_selection.v'.
Parsing design file './temp/bkm_pre_step.v'
Parsing included file './temp/bkm_defs.vh'.
Back to file './temp/bkm_pre_step.v'.
Parsing design file './temp/tb_csd2bin.v'
Parsing included file '/home/ilesser/simlib/simlib_defs.vh'.
Back to file './temp/tb_csd2bin.v'.

Error-[UM] Undefined macro
./temp/tb_csd2bin.v, 821
  Undefined macro exists as: 'CSD_0'   
  "./temp/tb_csd2bin.v", 821: token is '`CSD_0'
           if (di == `CSD_0) begin
                           ^

1 error
CPU time: .078 seconds to compile
