Warning: Design 'cpu' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : cpu
Version: N-2017.09-SP5
Date   : Wed Dec 12 22:08:36 2018
****************************************

Library(s) Used:

    tcbn40lpbwptc (File: /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_120b/tcbn40lpbwptc.db)

Number of ports:                           19
Number of nets:                          2891
Number of cells:                         2884
Number of combinational cells:           2400
Number of sequential cells:               484
Number of macros/black boxes:               0
Number of buf/inv:                        917
Number of references:                     223

Combinational area:               3096.172845
Buf/Inv area:                      777.394818
Noncombinational area:            2607.191913
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  5703.364758
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)
1
