INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.gen/sources_1/ip/blk_mem_ram/sim/blk_mem_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.gen/sources_1/ip/dist_mem_video_1/sim/dist_mem_video.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_video
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/AMO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AMO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/ASCIIRom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIIRom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/CLB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Condition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Condition
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Graphics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Graphics
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/InterruptController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InterruptController
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/MemoryHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Motherboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Motherboard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/OpcodeToALUOpcode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OpcodeToALUOpcode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/OpcodeToState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OpcodeToState
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/PS2Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/PS2RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2RX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Palette.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Palette
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sources_1/new/VGAController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAController
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/Capstone/Architecture/Architecture.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
