# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {D:/RTL_FPGA/VERILOG/aula31_sklansky/sim_sklansky_param/sim_sklansky_param.mdo}
# Loading project sim_sklansky_param
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:48:30 on May 16,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/VERILOG/aula31_sklansky" -work work D:/RTL_FPGA/VERILOG/aula31_sklansky/sklansky_param.v 
# -- Compiling module Sklansky_par
# 
# Top level modules:
# 	Sklansky_par
# End time: 19:48:30 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:48:30 on May 16,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/VERILOG/aula31_sklansky" -work work D:/RTL_FPGA/VERILOG/aula31_sklansky/Sklansky_par_tf.v 
# -- Compiling module Sklansky_par_tb
# 
# Top level modules:
# 	Sklansky_par_tb
# End time: 19:48:30 on May 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u Sklansky_par_tb 
# Start time: 19:48:30 on May 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sklansky_par_tb(fast)
# Loading work.Sklansky_par(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# A = 1101, B = 1011, Cin = 0, Sum = 0001, Cout = 1
# A = 0110, B = 1001, Cin = 0, Sum = 1111, Cout = 0
# A = 1111, B = 0001, Cin = 0, Sum = 1001, Cout = 1
# A = 0101, B = 0011, Cin = 0, Sum = 0001, Cout = 0
# A = 1010, B = 0101, Cin = 0, Sum = 1111, Cout = 0
# A = 1111, B = 1111, Cin = 1, Sum = 0111, Cout = 1
# ** Note: $stop    : D:/RTL_FPGA/VERILOG/aula31_sklansky/Sklansky_par_tf.v(29)
#    Time: 60 ns  Iteration: 0  Instance: /Sklansky_par_tb
# Break in Module Sklansky_par_tb at D:/RTL_FPGA/VERILOG/aula31_sklansky/Sklansky_par_tf.v line 29
# End time: 19:50:02 on May 16,2025, Elapsed time: 0:01:32
# Errors: 0, Warnings: 6
