/* sd2snes - SD card based universal cartridge for the SNES
   Copyright (C) 2009-2010 Maximilian Rehkopf <otakon@gmx.net>
   AVR firmware portion

   Inspired by and based on code from sd2iec, written by Ingo Korb et al.
   See sdcard.c|h, config.h.

   FAT file system access based on code by ChaN, Jim Brain, Ingo Korb,
   see ff.c|h.

   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; version 2 of the License only.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA

   smc.c: SMC file related operations
*/

#include "fileops.h"
#include "config.h"
#include "uart.h"
#include "smc.h"
#include "string.h"
#include "fpga_spi.h"
#include "snes.h"
#include "fpga.h"
#include "cfg.h"
#include "memory.h"

extern cfg_t CFG;
snes_romprops_t romprops;

uint32_t hdr_addr[6] = {0xffb0, 0x101b0, 0x7fb0, 0x81b0, 0x40ffb0, 0x4101b0};

/* When smc_src_active is set, smc_id()/smc_headerscore() read the ROM header
   from SDRAM at smc_src_base (with smc_src_size standing in for the file size)
   instead of the open file, so the cartridge type can be re-derived from a PATCHED
   image.  In the default file mode (smc_src_active == 0) every access is
   byte-identical to the original code path.
   NOTE: a separate active flag is required because the SDRAM base is
   SRAM_ROM_ADDR == 0x000000, so `smc_src_base != 0` would wrongly fall back to
   file mode. */
uint8_t  smc_src_active = 0;
uint32_t smc_src_base = 0;
uint32_t smc_src_size = 0;
/* smc_src_valid: how many bytes from smc_src_base are actually materialized and
   safe to read for header scoring.  Equals smc_src_size for a full image, but is
   SMALLER for the BPS header probe (only the first ~64 KB are materialized while
   smc_src_size still carries the full logical target size for the fsize-based
   branches).  Header slots that do not fit within smc_src_valid are rejected. */
uint32_t smc_src_valid = 0;
#define SMC_FSIZE() (smc_src_active ? smc_src_size : file_handle.fsize)
static UINT smc_readblock(void* buf, uint32_t addr, uint16_t size, uint32_t file_offset) {
  if(smc_src_active) { sram_readblock(buf, smc_src_base + addr, size); return size; }
  return file_readblock(buf, addr + file_offset, size);
}

uint8_t isFixed(uint8_t* data, int size, uint8_t value) {
  uint8_t res = 1;
  do {
    size--;
    if(data[size] != value) {
      res = 0;
    }
  } while (size);
  return res;
}

uint8_t checkChksum(uint16_t cchk, uint16_t chk) {
  uint32_t sum = cchk + chk;
  uint8_t res = 0;
  if(sum==0x0000ffff) {
    res = 1;
  }
  return res;
}

/* Competition Cart ROM fingerprints (matched at LoROM header offset 0x7FC0) */
static const uint8_t snes_cc92_header[32] = {
    0x00, 0x08, 0x22, 0x02, 0x1C, 0x00, 0x10, 0x00,
    0x08, 0x65, 0x80, 0x84, 0x20, 0x00, 0x22, 0x25,
    0x00, 0x83, 0x0C, 0x80, 0x10, 0x00, 0x00, 0xA0,
    0x80, 0x01, 0x80, 0x80, 0x00, 0x01, 0x02, 0x2D
};
static const uint8_t snes_pf94_10k_header[32] = {
    0xC9, 0x80, 0x80, 0x44, 0x15, 0x00, 0x62, 0x09,
    0x29, 0xA0, 0x52, 0x70, 0x50, 0x12, 0x05, 0x35,
    0x31, 0x63, 0xC0, 0x22, 0x01, 0x80, 0xC2, 0x3A,
    0x6C, 0xB0, 0xE8, 0x4A, 0x11, 0x20, 0xC0, 0xF8
};
static const uint8_t snes_pf94_1m_header[64] = {
    0x50, 0x52, 0x45, 0x48, 0x49, 0x53, 0x54, 0x4F,
    0x52, 0x49, 0x4B, 0x20, 0x4D, 0x41, 0x4E, 0x20,
    0x20, 0x20, 0x20, 0x20, 0x20, 0x30, 0x00, 0x0A,
    0x00, 0x01, 0x33, 0x00, 0xFF, 0xFF, 0x00, 0x00,
    0xFF, 0xFF, 0xFF, 0xFF, 0x2B, 0x80, 0x2B, 0x80,
    0x2B, 0x80, 0xFE, 0x91, 0x2B, 0x80, 0xA4, 0xF7,
    0xFF, 0xFF, 0xFF, 0xFF, 0x2B, 0x80, 0x2B, 0x80,
    0x2B, 0x80, 0x75, 0xF7, 0x00, 0x80, 0xA4, 0xF7
};

static const uint8_t cc_minutes_table[] = {3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18};

void smc_id(snes_romprops_t* props, uint32_t file_offset) {
  uint8_t score, maxscore=1, score_idx=2; /* assume LoROM */
  uint8_t ext_coprocessor=0;
  snes_header_t* header = &(props->header);

  /* Sufami Turbo detection: "BANDAI SFC-ADX" signature at byte 0 */
  {
    uint8_t st_hdr[0x40]; /* must be >= 0x38 to reach SRAM size at 0x37 */
    file_readblock(st_hdr, file_offset, sizeof(st_hdr));
    if(!memcmp(st_hdr, "BANDAI SFC-ADX", 14)) {
      uint32_t sz = 1;
      props->load_address   = 0x200000; /* Slot A ROM at physical PSRAM 0x200000 */
      props->offset         = 0;
      props->has_dspx       = 0;
      props->has_st0010     = 0;
      props->has_st0011     = 0;
      props->has_st0018     = 0;
      props->has_msu1       = 0;
      props->has_spc7110    = 0;
      props->has_cx4        = 0;
      props->has_obc1       = 0;
      props->has_gsu        = 0;
      props->has_sa1        = 0;
      props->has_sdd1       = 0;
      props->has_combo      = 0;
      props->srambase       = 0;
      props->fpga_features  = 0;
      props->fpga_dspfeat   = 0;
      props->fpga_conf      = NULL;
      while(sz < file_handle.fsize) sz <<= 1;
      props->romsize_bytes    = sz;
      /* ST header byte 0x37 = SRAM size in 2KB units (fullsnes spec) */
      props->sramsize_bytes   = (uint32_t)st_hdr[0x37] * 2048;
      props->ramsize_bytes    = props->sramsize_bytes;
      props->expramsize_bytes = 0;
      props->region           = 0; /* Japan only */
      props->mapper_id        = 5; /* Sufami Turbo */
      printf("Sufami Turbo: ROM=%ldKB SRAM=%ldKB\n",
             sz >> 10, props->sramsize_bytes >> 10);
      return;
    }
  }
  /* Campus Challenge '92 / PowerFest '94 detection */
  {
    uint8_t cc_hdr[64];
    smc_readblock(cc_hdr, 0x7FC0, sizeof(cc_hdr), file_offset);
    if(!memcmp(cc_hdr, snes_cc92_header, 32)) {
      props->load_address     = 0;
      props->offset           = 0;
      props->has_dspx         = 1;
      props->dsp_fw           = DSPFW_1B;
      props->fpga_conf        = FPGA_DSP;
      props->fpga_features    = FEAT_DSPX | FEAT_CC92;
      props->fpga_dspfeat     = 4 | ((uint16_t)cc_minutes_table[CFG.cc_time_limit > 15 ? 0 : CFG.cc_time_limit] << 8);
      props->has_st0010       = 0;
      props->has_st0011       = 0;
      props->has_st0018       = 0;
      props->has_msu1         = 0;
      props->has_spc7110      = 0;
      props->has_cx4          = 0;
      props->has_obc1         = 0;
      props->has_gsu          = 0;
      props->has_sa1          = 0;
      props->has_sdd1         = 0;
      props->has_combo        = 0;
      props->srambase         = 0;
      props->romsize_bytes    = 0x200000;  /* round up to 2MB */
      props->ramsize_bytes    = 8192;   /* ramsz=3 -> 1<<(10+3) = 8KB */
      props->sramsize_bytes   = props->ramsize_bytes;
      props->expramsize_bytes = 0;
      props->region           = 0;
      props->mapper_id        = 1;      /* LoROM base, CC92 via featurebits */
      printf("Campus Challenge '92 detected\n");
      return;
    }
    if(!memcmp(cc_hdr, snes_pf94_10k_header, 32) ||
       !memcmp(cc_hdr, snes_pf94_1m_header, 64)) {
      props->load_address     = 0;
      props->offset           = 0;
      props->has_dspx         = 1;
      props->dsp_fw           = DSPFW_1B;
      props->fpga_conf        = FPGA_DSP;
      props->fpga_features    = FEAT_DSPX | FEAT_PF94;
      props->fpga_dspfeat     = 4 | ((uint16_t)cc_minutes_table[CFG.cc_time_limit > 15 ? 0 : CFG.cc_time_limit] << 8);
      props->has_st0010       = 0;
      props->has_st0011       = 0;
      props->has_st0018       = 0;
      props->has_msu1         = 0;
      props->has_spc7110      = 0;
      props->has_cx4          = 0;
      props->has_obc1         = 0;
      props->has_gsu          = 0;
      props->has_sa1          = 0;
      props->has_sdd1         = 0;
      props->has_combo        = 0;
      props->srambase         = 0;
      props->romsize_bytes    = 0x400000;  /* round up to 4MB */
      props->ramsize_bytes    = 8192;
      props->sramsize_bytes   = props->ramsize_bytes;
      props->expramsize_bytes = 0;
      props->region           = 0;
      props->mapper_id        = 1;      /* LoROM base, PF94 via featurebits */
      printf("PowerFest '94 detected\n");
      return;
    }
  }

  props->load_address = 0;
  props->has_dspx = 0;
  props->has_st0010 = 0;
  props->has_st0011 = 0;
  props->has_st0018 = 0;
  props->has_msu1 = 0;
  props->has_spc7110 = 0;
  props->has_cx4 = 0;
  props->has_obc1 = 0;
  props->has_gsu = 0;
  props->has_fx3 = 0;
  props->has_sa1 = 0;
  props->has_sdd1 = 0;
  props->has_combo = 0;
  props->srambase = 0;
  props->sramsize_bytes = 0;
  props->fpga_features = 0;
  props->fpga_dspfeat = 0;
  props->fpga_conf = NULL;
  for(uint8_t num = 0; num < 6; num++) {
    score = smc_headerscore(hdr_addr[num], header, file_offset);
    //printf("%d: offset = %lX; score = %d\n", num, hdr_addr[num], score);
    if(score>=maxscore) {
      score_idx=num;
      maxscore=score;
    }
  }
  if(score_idx & 1) {
    props->offset = 0x200;
  } else {
    props->offset = 0;
  }

  /* restore the chosen one */
  smc_readblock(header, hdr_addr[score_idx], sizeof(snes_header_t), file_offset);

  if(header->name[0x13] == 0x00 || header->name[0x13] == 0xff) {
    if(header->name[0x14] == 0x00) {
      const uint8_t n15 = header->map;
      if(n15 == 0x00 || n15 == 0x80 || n15 == 0x84 || n15 == 0x8c
        || n15 == 0x9c || n15 == 0xbc || n15 == 0xfc) {
        if(header->licensee == 0x33 || header->licensee == 0xff) {
          props->mapper_id = 0;
/*XXX do this properly */
          props->ramsize_bytes  = 0x8000;
          props->sramsize_bytes = props->ramsize_bytes;
          props->romsize_bytes  = 0x100000;
          props->expramsize_bytes = 0;
          props->mapper_id = 3; /* BS-X Memory Map */
          props->region = 0; /* BS-X only existed in Japan */
          uint8_t alloc = header->name[0x10];
          if(alloc) {
            while(!(alloc & 0x01)) {
              props->load_address += 0x20000;
              alloc >>= 1;
            }
          }
          printf("load address: %lx\n", props->load_address);
          return;
        }
      }
    }
  }

  ext_coprocessor = ((header->carttype & 0xf0) == 0xf0);

  switch(header->map & 0xef) {
    case 0x20: /* LoROM */
      props->mapper_id = 1;
      /* Cx4 LoROM */
      if (header->map == 0x20 && ext_coprocessor && header->carttype2 == 0x10) {
        props->has_cx4 = 1;
        props->fpga_conf = FPGA_CX4;
        props->fpga_dspfeat = CFG.cx4_speed;
      }
      /* DSP1/1B LoROM */
      else if ((header->map == 0x20 && header->carttype == 0x03) ||
          (header->map == 0x30 && header->carttype == 0x05 && header->licensee != 0xb2)) {
        props->has_dspx = 1;
        props->fpga_conf = FPGA_DSP;
        props->fpga_features |= FEAT_DSPX;
        /* Pilotwings uses DSP1 instead of DSP1B */
        if(!memcmp(header->name, "PILOTWINGS", 10)) {
          props->dsp_fw = DSPFW_DSP1;
        } else {
          props->dsp_fw = DSPFW_DSP1B;
        }
      }
      /* DSP2 LoROM */
      else if (header->map == 0x20 && header->carttype == 0x05) {
        props->has_dspx = 1;
        props->dsp_fw = DSPFW_DSP2;
        props->fpga_conf = FPGA_DSP;
        props->fpga_features |= FEAT_DSPX;
      }
      /* DSP3 LoROM */
      else if (header->map == 0x30 && header->carttype == 0x05 && header->licensee == 0xb2) {
        props->has_dspx = 1;
        props->dsp_fw = DSPFW_DSP3;
        props->fpga_conf = FPGA_DSP;
        props->fpga_features |= FEAT_DSPX;
      }
      /* DSP4 LoROM */
      else if (header->map == 0x30 && header->carttype == 0x03) {
        props->has_dspx = 1;
        props->dsp_fw = DSPFW_DSP4;
        props->fpga_conf = FPGA_DSP;
        props->fpga_features |= FEAT_DSPX;
      }
      /* ST0010 LoROM */
      else if (header->map == 0x30 && header->carttype == 0xf6 && header->romsize >= 0xa) {
        props->has_dspx = 1;
        props->has_st0010 = 1;
        props->dsp_fw = DSPFW_ST0010;
        props->fpga_conf = FPGA_DSP;
        props->fpga_features |= FEAT_ST0010;
        header->ramsize = 2;
      }
      /* ST0011 LoROM */
      else if (header->map == 0x30 && header->carttype == 0xf6 && header->romsize < 0xa) {
        props->has_dspx = 1;
        props->has_st0011 = 1;
        props->dsp_fw = DSPFW_ST0011;
        props->fpga_conf = FPGA_DSP;
       // props->fpga_features |= FEAT_ST0011;
        props->error = MENU_ERR_NOIMPL;
        props->error_param = (uint8_t*)"ST0011";
      }
      /* ST0018 LoROM */
      else if (header->map == 0x30 && header->carttype == 0xf5) {
        props->has_st0011 = 1;
        props->error = MENU_ERR_NOIMPL;
        props->error_param = (uint8_t*)"ST0018";
      }
      /* OBC1 LoROM */
      else if (header->map == 0x30 && header->carttype == 0x25) {
        props->has_obc1 = 1;
        props->fpga_conf = FPGA_OBC1;
      }
      /* SuperFX LoROM */
      else if (header->map == 0x20 && ((header->carttype >= 0x13 && header->carttype <= 0x15) ||
          header->carttype == 0x1a)) {
        props->has_gsu = 1;
        props->fpga_conf = FPGA_GSU;
        props->fpga_dspfeat = CFG.gsu_speed;
        header->ramsize = header->expramsize & 0x7;
      }
      /* FX3 (Reality Engine 2) LoROM - carttype 0x17, used by the 2025/2026
       * Limited Run Games SNES DOOM release. Same coprocessor slot as GSU
       * but with a different register window, ROM bank range, and timing,
       * so it needs a distinct flag into the FPGA rather than reusing
       * has_gsu's assumptions verbatim.
       * Unlike stock GSU (SlowROM only, hence the strict map==0x20 check
       * above), FX3 adds FastROM support, so accept map 0x20 OR 0x30 here -
       * don't assume the header flags SlowROM. */
      else if ((header->map & 0xef) == 0x20 && header->carttype == 0x17) {
        props->has_gsu = 1;
        props->has_fx3 = 1;
        props->fpga_conf = FPGA_GSU;
        /* bit0 = existing gsu_speed toggle, bit1 = FX3 mode select (gsu.v) */
        props->fpga_dspfeat = CFG.gsu_speed | 0x02;
        header->ramsize = header->expramsize & 0x7;
      }
      break;

    case 0x21: /* HiROM */
      props->mapper_id = 0;
      /* DSP1B HiROM */
      if((header->map & 0xef) == 0x21 && (header->carttype == 0x03 || header->carttype == 0x05)) {
        props->has_dspx = 1;
        props->dsp_fw = DSPFW_DSP1B;
        props->fpga_conf = FPGA_DSP;
        props->fpga_features |= FEAT_DSPX;
      }
      else if (header->carttype == 0xcb) {
        // custom combo type
        props->has_combo = 1;
        props->fpga_features |= FEAT_COMBO;
      }
      break;

    case 0x22: /* ExLoROM */
      /* S-DD1 */
      if(header->carttype == 0x43 || header->carttype == 0x45) {
        /* Not really S-DD1 but Star Ocean 96MBit */
        if(SMC_FSIZE() == 0xc00200) {
          props->mapper_id = 6;
        }
        /* actual S-DD1 */
        else {
          props->mapper_id = 4;
          props->has_sdd1 = 1;
          props->fpga_conf = FPGA_SDD1;
        }
      }
      /* Standard LoROM */
      else {
        props->mapper_id = 1;
      }
      break;

    case 0x23: /* SA1 */
      if(header->carttype == 0x32 || header->carttype == 0x34 || header->carttype == 0x35 || header->carttype == 0x36) {
        props->has_sa1 = 1;
        props->fpga_conf = FPGA_SA1;
      }
      break;

    case 0x25: /* ExHiROM */
      props->mapper_id = 2;
      break;

    case 0x2a: /* SPC7110 */
      if(header->carttype == 0xf5 || header->carttype == 0xf9) {
        props->has_spc7110 = 1;
        props->fpga_conf = FPGA_SPC7110;
       }
      break;

    default: /* invalid/unsupported mapper, use header location */
      switch(score_idx) {
        case 0:
        case 1:
          props->mapper_id = 0;
          break;
        case 2:
        case 3:
          if(SMC_FSIZE() > 0x800200) {
            props->mapper_id = 6; /* SO96 interleaved */
          } else {
            props->mapper_id = 1; /* (Ex)LoROM */
          }
          break;
        case 4:
        case 5:
          props->mapper_id = 2;
          break;
        default:
          props->mapper_id = 1; // whatever
      }
  }
  
  if (header->carttype == 0xcb) {
    // custom combo type.  supports all base mappers.  consider moving this to another field to support remaining mappers.
    props->has_combo = 1;
    props->fpga_features |= FEAT_COMBO;
  }
  
  if(header->romsize == 0 || header->romsize > 13) {
    props->romsize_bytes = 1024;
    header->romsize = 0;
    if(SMC_FSIZE() >= 1024) {
      while(props->romsize_bytes < SMC_FSIZE()-1) {
        header->romsize++;
        props->romsize_bytes <<= 1;
      }
    }
  }
  props->ramsize_bytes = (uint32_t)1024 << header->ramsize;
  props->romsize_bytes = (uint32_t)1024 << header->romsize;
  props->expramsize_bytes = (uint32_t)1024 << header->expramsize;
/*dprintf("ramsize_bytes: %ld\n", props->ramsize_bytes); */
  if(props->ramsize_bytes < 2048) {
    props->ramsize_bytes = 0;
  }
  props->region = (header->destcode <= 1 || header->destcode >= 13) ? 0 : 1;

  // adjust sram size for special cart types
  if (  (props->has_gsu && (header->carttype != 0x15 && header->carttype != 0x1a
                            && header->carttype != 0x17 && header->carttype != 0x18))
     || (props->has_sa1 && (header->carttype == 0x34)                            )
     ) {
    // no sram in ram
    props->sramsize_bytes = 0;
  }
  else {
    props->sramsize_bytes = props->ramsize_bytes;
  }

  if(header->carttype == 0x55) {
    props->fpga_features |= FEAT_SRTC;
  }

  /* ~12.5MHz for ST0010, 8MHz for DSPx */
  if(props->has_dspx) {
    if(props->has_st0010) {
      props->fpga_dspfeat = 0;
    } else {
      props->fpga_dspfeat = 4; /* 4 extra waitstates */
    }
  }

  props->header_address = hdr_addr[score_idx] - props->offset;
}
/* Re-identify a (possibly patched) ROM image already streamed into SDRAM at
   sram_base (length rom_size).  Fills *props exactly as smc_id() would for
   that image, reading the header from SDRAM instead of the file. Used to
   detect when a patch changed the cartridge type / required FPGA core. */
void smc_id_sdram(snes_romprops_t* props, uint32_t sram_base, uint32_t rom_size) {
   smc_id_sdram_window(props, sram_base, rom_size, rom_size);
}

/* Like smc_id_sdram, but only the first `valid_bytes` from sram_base are
   materialized/safe to read (the rest of `rom_size` is the logical size used by
   the fsize-dependent branches).  Used by the BPS header probe, which only
   materializes a small window covering the SNES internal header. */
void smc_id_sdram_window(snes_romprops_t* props, uint32_t sram_base,
                         uint32_t rom_size, uint32_t valid_bytes) {
  smc_src_active = 1;
  smc_src_base = sram_base;
  smc_src_size = rom_size;
  smc_src_valid = valid_bytes;
  smc_id(props, 0);
  smc_src_active = 0;
  smc_src_base = 0;
  smc_src_size = 0;
  smc_src_valid = 0;
}
uint8_t smc_headerscore(uint32_t addr, snes_header_t* header, uint32_t file_offset) {
  int score=0;
  uint8_t reset_inst;
  uint16_t header_offset;
  if((addr & 0xfff) == 0x1b0) {
    header_offset = 0x200;
  } else {
    header_offset = 0;
  }
  /* When scoring a patched image in SDRAM, the MCU read path is not ROM-masked,
     so a header slot past the streamed image (e.g. 0x40ffb0 for a 4MB image)
     would read stale data left by a previous load and could win a bogus score.
     Reject any slot that does not fit within the image. */
  if(smc_src_active && (addr + sizeof(snes_header_t)) > smc_src_valid) {
    return 0;
  }
  if((smc_readblock(header, addr, sizeof(snes_header_t), file_offset) < sizeof(snes_header_t))
     || (!smc_src_active && file_res)) {
    return 0;
  }
  uint8_t mapper = header->map & ~0x10;
  uint8_t bsxmapper = header->ramsize & ~0x10;

  uint16_t resetvector = header->vect_reset; /* not endian safe! */
  uint32_t file_addr = (((addr - header_offset) & ~0x7fff) | (resetvector & 0x7fff)) + header_offset;
  uint8_t bsx_bytecode_adjust = 0;

  score += 2*isFixed(&header->licensee, sizeof(header->licensee), 0x33);
  score += 4*checkChksum(header->cchk, header->chk);
  if(header->carttype < 0x08) score++;
  if(header->romsize < 0x10) score++;
  if(header->ramsize < 0x08) score++;
  if(header->destcode < 0x0e) score++;
  /* BS-X ROM type / run flags */
  if(!(header->destcode & 0x40) && !(header->destcode & 0xf)) score++;
  /* BS-X bytecode instead of 65c816 binary - vectors will be invalid */
  if(header->gamecode[0] == 0x00 && header->gamecode[1] == 0x01
     && header->gamecode[2] == 0x00 && header->gamecode[3] == 0x00) {
    score++;
    bsx_bytecode_adjust = 2;
  }

  /* short-circuit on invalid reset vector except for BS-X bytecode */
  if((!bsx_bytecode_adjust) && (resetvector < 0x8000)) {
    return 0;
  }

  if((addr-header_offset) == 0x007fb0 && (mapper == 0x20 || bsxmapper == 0x20)) score += 2;
  if((addr-header_offset) == 0x00ffb0 && (mapper == 0x21 || bsxmapper == 0x21)) score += 2;
  if((addr-header_offset) == 0x007fb0 && mapper == 0x22) score += 2;
  if((addr-header_offset) == 0x40ffb0 && mapper == 0x25) score += 2;

  smc_readblock(&reset_inst, file_addr, 1, file_offset);
  switch(reset_inst) {
    case 0x78: /* sei */
    case 0x18: /* clc */
    case 0x38: /* sec */
    case 0x9c: /* stz abs */
    case 0x4c: /* jmp abs */
    case 0x5c: /* jml abs */
      score += 8;
      break;

    case 0xc2: /* rep */
    case 0xe2: /* sep */
    case 0xad: /* lda abs */
    case 0xae: /* ldx abs */
    case 0xac: /* ldy abs */
    case 0xaf: /* lda abs long */
    case 0xa9: /* lda imm */
    case 0xa2: /* ldx imm */
    case 0xa0: /* ldy imm */
    case 0x20: /* jsr abs */
    case 0x22: /* jsl abs */
      score += 4;
      break;

    case 0x40: /* rti */
    case 0x60: /* rts */
    case 0x6b: /* rtl */
    case 0xcd: /* cmp abs */
    case 0xec: /* cpx abs */
    case 0xcc: /* cpy abs */
      score -= (4 - bsx_bytecode_adjust);
      break;

    case 0x00: /* brk */
    case 0x02: /* cop */
    case 0xdb: /* stp */
    case 0x42: /* wdm */
    case 0xff: /* sbc abs long indexed */
      score -= (8 - bsx_bytecode_adjust);
      break;
  }

  /* prefer header in upper area for big ROMs */
  if(score && addr > 0x400000) score += 4;
  if(score < 0) score = 0;
  return score;
}
