
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.31

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.06    0.06   library removal time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: rx_shift_reg[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rx_shift_reg[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.09    0.38    0.38 v rx_shift_reg[5]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rx_shift_reg[5] (net)
                  0.09    0.00    0.38 v _187_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.14    0.11    0.50 ^ _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _077_ (net)
                  0.14    0.00    0.50 ^ _188_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.07    0.06    0.56 v _188_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _018_ (net)
                  0.07    0.00    0.56 v rx_shift_reg[5]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.56   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_shift_reg[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.24    0.66 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.66 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  9.41   slack (MET)


Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.34    0.58    0.58 ^ bit_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_counter[0] (net)
                  0.34    0.00    0.58 ^ _224_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.06    0.25    0.31    0.89 ^ _224_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _099_ (net)
                  0.25    0.00    0.89 ^ _120_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     4    0.04    0.23    0.14    1.03 v _120_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _105_ (net)
                  0.23    0.00    1.03 v _227_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.17    0.30    1.33 v _227_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _108_ (net)
                  0.17    0.00    1.33 v _159_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.03    0.12    0.25    1.58 v _159_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _054_ (net)
                  0.12    0.00    1.58 v _161_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.04    0.19    0.41    1.99 v _161_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _056_ (net)
                  0.19    0.00    1.99 v _165_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.14    0.34    2.33 v _165_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _060_ (net)
                  0.14    0.00    2.33 v _166_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.23    2.56 ^ _166_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _013_ (net)
                  0.06    0.00    2.56 ^ rx_shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.56   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.56   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.24    0.66 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.66 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  9.41   slack (MET)


Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.34    0.58    0.58 ^ bit_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_counter[0] (net)
                  0.34    0.00    0.58 ^ _224_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.06    0.25    0.31    0.89 ^ _224_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _099_ (net)
                  0.25    0.00    0.89 ^ _120_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     4    0.04    0.23    0.14    1.03 v _120_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _105_ (net)
                  0.23    0.00    1.03 v _227_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.17    0.30    1.33 v _227_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _108_ (net)
                  0.17    0.00    1.33 v _159_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.03    0.12    0.25    1.58 v _159_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _054_ (net)
                  0.12    0.00    1.58 v _161_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.04    0.19    0.41    1.99 v _161_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _056_ (net)
                  0.19    0.00    1.99 v _165_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.14    0.34    2.33 v _165_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _060_ (net)
                  0.14    0.00    2.33 v _166_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.23    2.56 ^ _166_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _013_ (net)
                  0.06    0.00    2.56 ^ rx_shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.56   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.56   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.2090647220611572

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7890

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2635655403137207

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9776

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.58    0.58 ^ bit_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.31    0.89 ^ _224_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.14    1.03 v _120_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.30    1.33 v _227_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.25    1.58 v _159_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.41    1.99 v _161_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.34    2.33 v _165_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.23    2.56 ^ _166_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.56 ^ rx_shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.56   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ rx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -2.56   data arrival time
---------------------------------------------------------
           7.31   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_shift_reg[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rx_shift_reg[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.38 v rx_shift_reg[5]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.11    0.50 ^ _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.06    0.56 v _188_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.56 v rx_shift_reg[5]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.56   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rx_shift_reg[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.56   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5617

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.3062

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
285.209041

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.14e-03   1.44e-03   2.01e-08   8.58e-03  34.9%
Combinational          1.10e-02   5.03e-03   3.12e-08   1.60e-02  65.1%
Clock                  0.00e+00   0.00e+00   3.99e-09   3.99e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.81e-02   6.47e-03   5.53e-08   2.46e-02 100.0%
                          73.7%      26.3%       0.0%
