
AVRASM ver. 2.2.7  C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm Thu Jan 23 16:41:30 2020

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m2560def.inc'
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(14): Including file 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\menus.inc'
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(15): Including file 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\LCD_macro.inc'
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\menus.inc(89): warning: .def: 'points' redefinition (r19->r19)
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(53): macro 'TTT' called here
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\menus.inc(89): warning: Register r19 already defined by the .DEF directive
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(53): macro 'TTT' called here
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\menus.inc(89): warning: .def: 'points' redefinition (r19->r19)
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(56): macro 'TTT' called here
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\menus.inc(89): warning: Register r19 already defined by the .DEF directive
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(56): macro 'TTT' called here
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\menus.inc(89): warning: .def: 'points' redefinition (r19->r19)
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(59): macro 'TTT' called here
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\menus.inc(89): warning: Register r19 already defined by the .DEF directive
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(59): macro 'TTT' called here
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(63): Including file 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\LCD.asm'
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): Including file 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m2560def.inc'
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(14): Including file 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\menus.inc'
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(15): Including file 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\LCD_macro.inc'
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(63): Including file 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\LCD.asm'
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): Including file 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #define _M2560DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega2560
                                 #pragma AVRPART ADMIN PART_NAME ATmega2560
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x98
                                 .equ	SIGNATURE_002	= 0x01
                                 
                                 #pragma AVRPART CORE CORE_VERSION V3
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR3	= 0x136	; MEMORY MAPPED
                                 .equ	UBRR3L	= 0x134	; MEMORY MAPPED
                                 .equ	UBRR3H	= 0x135	; MEMORY MAPPED
                                 .equ	UCSR3C	= 0x132	; MEMORY MAPPED
                                 .equ	UCSR3B	= 0x131	; MEMORY MAPPED
                                 .equ	UCSR3A	= 0x130	; MEMORY MAPPED
                                 .equ	OCR5CL	= 0x12c	; MEMORY MAPPED
                                 .equ	OCR5CH	= 0x12d	; MEMORY MAPPED
                                 .equ	OCR5BL	= 0x12a	; MEMORY MAPPED
                                 .equ	OCR5BH	= 0x12b	; MEMORY MAPPED
                                 .equ	OCR5AL	= 0x128	; MEMORY MAPPED
                                 .equ	OCR5AH	= 0x129	; MEMORY MAPPED
                                 .equ	ICR5H	= 0x127	; MEMORY MAPPED
                                 .equ	ICR5L	= 0x126	; MEMORY MAPPED
                                 .equ	TCNT5L	= 0x124	; MEMORY MAPPED
                                 .equ	TCNT5H	= 0x125	; MEMORY MAPPED
                                 .equ	TCCR5C	= 0x122	; MEMORY MAPPED
                                 .equ	TCCR5B	= 0x121	; MEMORY MAPPED
                                 .equ	TCCR5A	= 0x120	; MEMORY MAPPED
                                 .equ	PORTL	= 0x10b	; MEMORY MAPPED
                                 .equ	DDRL	= 0x10a	; MEMORY MAPPED
                                 .equ	PINL	= 0x109	; MEMORY MAPPED
                                 .equ	PORTK	= 0x108	; MEMORY MAPPED
                                 .equ	DDRK	= 0x107	; MEMORY MAPPED
                                 .equ	PINK	= 0x106	; MEMORY MAPPED
                                 .equ	PORTJ	= 0x105	; MEMORY MAPPED
                                 .equ	DDRJ	= 0x104	; MEMORY MAPPED
                                 .equ	PINJ	= 0x103	; MEMORY MAPPED
                                 .equ	PORTH	= 0x102	; MEMORY MAPPED
                                 .equ	DDRH	= 0x101	; MEMORY MAPPED
                                 .equ	PINH	= 0x100	; MEMORY MAPPED
                                 .equ	UDR2	= 0xd6	; MEMORY MAPPED
                                 .equ	UBRR2L	= 0xd4	; MEMORY MAPPED
                                 .equ	UBRR2H	= 0xd5	; MEMORY MAPPED
                                 .equ	UCSR2C	= 0xd2	; MEMORY MAPPED
                                 .equ	UCSR2B	= 0xd1	; MEMORY MAPPED
                                 .equ	UCSR2A	= 0xd0	; MEMORY MAPPED
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR4CL	= 0xac	; MEMORY MAPPED
                                 .equ	OCR4CH	= 0xad	; MEMORY MAPPED
                                 .equ	OCR4BL	= 0xaa	; MEMORY MAPPED
                                 .equ	OCR4BH	= 0xab	; MEMORY MAPPED
                                 .equ	OCR4AL	= 0xa8	; MEMORY MAPPED
                                 .equ	OCR4AH	= 0xa9	; MEMORY MAPPED
                                 .equ	ICR4L	= 0xa6	; MEMORY MAPPED
                                 .equ	ICR4H	= 0xa7	; MEMORY MAPPED
                                 .equ	TCNT4L	= 0xa4	; MEMORY MAPPED
                                 .equ	TCNT4H	= 0xa5	; MEMORY MAPPED
                                 .equ	TCCR4C	= 0xa2	; MEMORY MAPPED
                                 .equ	TCCR4B	= 0xa1	; MEMORY MAPPED
                                 .equ	TCCR4A	= 0xa0	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x9c	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x9d	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x8c	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x8d	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	DIDR2	= 0x7d	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x75	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x74	; MEMORY MAPPED
                                 .equ	TIMSK5	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK4	= 0x72	; MEMORY MAPPED
                                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRB	= 0x6a	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	EIND	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR5	= 0x1a
                                 .equ	TIFR4	= 0x19
                                 .equ	TIFR3	= 0x18
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTG	= 0x14
                                 .equ	DDRG	= 0x13
                                 .equ	PING	= 0x12
                                 .equ	PORTF	= 0x11
                                 .equ	DDRF	= 0x10
                                 .equ	PINF	= 0x0f
                                 .equ	PORTE	= 0x0e
                                 .equ	DDRE	= 0x0d
                                 .equ	PINE	= 0x0c
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 .equ	PORTG5	= 5	; 
                                 .equ	PG5	= 5	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 .equ	DDG5	= 5	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 .equ	PING5	= 5	; 
                                 
                                 
                                 ; ***** PORTH ************************
                                 ; PORTH - PORT H Data Register
                                 .equ	PORTH0	= 0	; PORT H Data Register bit 0
                                 .equ	PH0	= 0	; For compatibility
                                 .equ	PORTH1	= 1	; PORT H Data Register bit 1
                                 .equ	PH1	= 1	; For compatibility
                                 .equ	PORTH2	= 2	; PORT H Data Register bit 2
                                 .equ	PH2	= 2	; For compatibility
                                 .equ	PORTH3	= 3	; PORT H Data Register bit 3
                                 .equ	PH3	= 3	; For compatibility
                                 .equ	PORTH4	= 4	; PORT H Data Register bit 4
                                 .equ	PH4	= 4	; For compatibility
                                 .equ	PORTH5	= 5	; PORT H Data Register bit 5
                                 .equ	PH5	= 5	; For compatibility
                                 .equ	PORTH6	= 6	; PORT H Data Register bit 6
                                 .equ	PH6	= 6	; For compatibility
                                 .equ	PORTH7	= 7	; PORT H Data Register bit 7
                                 .equ	PH7	= 7	; For compatibility
                                 
                                 ; DDRH - PORT H Data Direction Register
                                 .equ	DDH0	= 0	; PORT H Data Direction Register bit 0
                                 .equ	DDH1	= 1	; PORT H Data Direction Register bit 1
                                 .equ	DDH2	= 2	; PORT H Data Direction Register bit 2
                                 .equ	DDH3	= 3	; PORT H Data Direction Register bit 3
                                 .equ	DDH4	= 4	; PORT H Data Direction Register bit 4
                                 .equ	DDH5	= 5	; PORT H Data Direction Register bit 5
                                 .equ	DDH6	= 6	; PORT H Data Direction Register bit 6
                                 .equ	DDH7	= 7	; PORT H Data Direction Register bit 7
                                 
                                 ; PINH - PORT H Input Pins
                                 .equ	PINH0	= 0	; PORT H Input Pins bit 0
                                 .equ	PINH1	= 1	; PORT H Input Pins bit 1
                                 .equ	PINH2	= 2	; PORT H Input Pins bit 2
                                 .equ	PINH3	= 3	; PORT H Input Pins bit 3
                                 .equ	PINH4	= 4	; PORT H Input Pins bit 4
                                 .equ	PINH5	= 5	; PORT H Input Pins bit 5
                                 .equ	PINH6	= 6	; PORT H Input Pins bit 6
                                 .equ	PINH7	= 7	; PORT H Input Pins bit 7
                                 
                                 
                                 ; ***** PORTJ ************************
                                 ; PORTJ - PORT J Data Register
                                 .equ	PORTJ0	= 0	; PORT J Data Register bit 0
                                 .equ	PJ0	= 0	; For compatibility
                                 .equ	PORTJ1	= 1	; PORT J Data Register bit 1
                                 .equ	PJ1	= 1	; For compatibility
                                 .equ	PORTJ2	= 2	; PORT J Data Register bit 2
                                 .equ	PJ2	= 2	; For compatibility
                                 .equ	PORTJ3	= 3	; PORT J Data Register bit 3
                                 .equ	PJ3	= 3	; For compatibility
                                 .equ	PORTJ4	= 4	; PORT J Data Register bit 4
                                 .equ	PJ4	= 4	; For compatibility
                                 .equ	PORTJ5	= 5	; PORT J Data Register bit 5
                                 .equ	PJ5	= 5	; For compatibility
                                 .equ	PORTJ6	= 6	; PORT J Data Register bit 6
                                 .equ	PJ6	= 6	; For compatibility
                                 .equ	PORTJ7	= 7	; PORT J Data Register bit 7
                                 .equ	PJ7	= 7	; For compatibility
                                 
                                 ; DDRJ - PORT J Data Direction Register
                                 .equ	DDJ0	= 0	; PORT J Data Direction Register bit 0
                                 .equ	DDJ1	= 1	; PORT J Data Direction Register bit 1
                                 .equ	DDJ2	= 2	; PORT J Data Direction Register bit 2
                                 .equ	DDJ3	= 3	; PORT J Data Direction Register bit 3
                                 .equ	DDJ4	= 4	; PORT J Data Direction Register bit 4
                                 .equ	DDJ5	= 5	; PORT J Data Direction Register bit 5
                                 .equ	DDJ6	= 6	; PORT J Data Direction Register bit 6
                                 .equ	DDJ7	= 7	; PORT J Data Direction Register bit 7
                                 
                                 ; PINJ - PORT J Input Pins
                                 .equ	PINJ0	= 0	; PORT J Input Pins bit 0
                                 .equ	PINJ1	= 1	; PORT J Input Pins bit 1
                                 .equ	PINJ2	= 2	; PORT J Input Pins bit 2
                                 .equ	PINJ3	= 3	; PORT J Input Pins bit 3
                                 .equ	PINJ4	= 4	; PORT J Input Pins bit 4
                                 .equ	PINJ5	= 5	; PORT J Input Pins bit 5
                                 .equ	PINJ6	= 6	; PORT J Input Pins bit 6
                                 .equ	PINJ7	= 7	; PORT J Input Pins bit 7
                                 
                                 
                                 ; ***** PORTK ************************
                                 ; PORTK - PORT K Data Register
                                 .equ	PORTK0	= 0	; PORT K Data Register bit 0
                                 .equ	PK0	= 0	; For compatibility
                                 .equ	PORTK1	= 1	; PORT K Data Register bit 1
                                 .equ	PK1	= 1	; For compatibility
                                 .equ	PORTK2	= 2	; PORT K Data Register bit 2
                                 .equ	PK2	= 2	; For compatibility
                                 .equ	PORTK3	= 3	; PORT K Data Register bit 3
                                 .equ	PK3	= 3	; For compatibility
                                 .equ	PORTK4	= 4	; PORT K Data Register bit 4
                                 .equ	PK4	= 4	; For compatibility
                                 .equ	PORTK5	= 5	; PORT K Data Register bit 5
                                 .equ	PK5	= 5	; For compatibility
                                 .equ	PORTK6	= 6	; PORT K Data Register bit 6
                                 .equ	PK6	= 6	; For compatibility
                                 .equ	PORTK7	= 7	; PORT K Data Register bit 7
                                 .equ	PK7	= 7	; For compatibility
                                 
                                 ; DDRK - PORT K Data Direction Register
                                 .equ	DDK0	= 0	; PORT K Data Direction Register bit 0
                                 .equ	DDK1	= 1	; PORT K Data Direction Register bit 1
                                 .equ	DDK2	= 2	; PORT K Data Direction Register bit 2
                                 .equ	DDK3	= 3	; PORT K Data Direction Register bit 3
                                 .equ	DDK4	= 4	; PORT K Data Direction Register bit 4
                                 .equ	DDK5	= 5	; PORT K Data Direction Register bit 5
                                 .equ	DDK6	= 6	; PORT K Data Direction Register bit 6
                                 .equ	DDK7	= 7	; PORT K Data Direction Register bit 7
                                 
                                 ; PINK - PORT K Input Pins
                                 .equ	PINK0	= 0	; PORT K Input Pins bit 0
                                 .equ	PINK1	= 1	; PORT K Input Pins bit 1
                                 .equ	PINK2	= 2	; PORT K Input Pins bit 2
                                 .equ	PINK3	= 3	; PORT K Input Pins bit 3
                                 .equ	PINK4	= 4	; PORT K Input Pins bit 4
                                 .equ	PINK5	= 5	; PORT K Input Pins bit 5
                                 .equ	PINK6	= 6	; PORT K Input Pins bit 6
                                 .equ	PINK7	= 7	; PORT K Input Pins bit 7
                                 
                                 
                                 ; ***** PORTL ************************
                                 ; PORTL - PORT L Data Register
                                 .equ	PORTL0	= 0	; PORT L Data Register bit 0
                                 .equ	PL0	= 0	; For compatibility
                                 .equ	PORTL1	= 1	; PORT L Data Register bit 1
                                 .equ	PL1	= 1	; For compatibility
                                 .equ	PORTL2	= 2	; PORT L Data Register bit 2
                                 .equ	PL2	= 2	; For compatibility
                                 .equ	PORTL3	= 3	; PORT L Data Register bit 3
                                 .equ	PL3	= 3	; For compatibility
                                 .equ	PORTL4	= 4	; PORT L Data Register bit 4
                                 .equ	PL4	= 4	; For compatibility
                                 .equ	PORTL5	= 5	; PORT L Data Register bit 5
                                 .equ	PL5	= 5	; For compatibility
                                 .equ	PORTL6	= 6	; PORT L Data Register bit 6
                                 .equ	PL6	= 6	; For compatibility
                                 .equ	PORTL7	= 7	; PORT L Data Register bit 7
                                 .equ	PL7	= 7	; For compatibility
                                 
                                 ; DDRL - PORT L Data Direction Register
                                 .equ	DDL0	= 0	; PORT L Data Direction Register bit 0
                                 .equ	DDL1	= 1	; PORT L Data Direction Register bit 1
                                 .equ	DDL2	= 2	; PORT L Data Direction Register bit 2
                                 .equ	DDL3	= 3	; PORT L Data Direction Register bit 3
                                 .equ	DDL4	= 4	; PORT L Data Direction Register bit 4
                                 .equ	DDL5	= 5	; PORT L Data Direction Register bit 5
                                 .equ	DDL6	= 6	; PORT L Data Direction Register bit 6
                                 .equ	DDL7	= 7	; PORT L Data Direction Register bit 7
                                 
                                 ; PINL - PORT L Input Pins
                                 .equ	PINL0	= 0	; PORT L Input Pins bit 0
                                 .equ	PINL1	= 1	; PORT L Input Pins bit 1
                                 .equ	PINL2	= 2	; PORT L Input Pins bit 2
                                 .equ	PINL3	= 3	; PORT L Input Pins bit 3
                                 .equ	PINL4	= 4	; PORT L Input Pins bit 4
                                 .equ	PINL5	= 5	; PORT L Input Pins bit 5
                                 .equ	PINL6	= 6	; PORT L Input Pins bit 6
                                 .equ	PINL7	= 7	; PORT L Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_5 **************
                                 ; TIMSK5 - Timer/Counter5 Interrupt Mask Register
                                 .equ	TOIE5	= 0	; Timer/Counter5 Overflow Interrupt Enable
                                 .equ	OCIE5A	= 1	; Timer/Counter5 Output Compare A Match Interrupt Enable
                                 .equ	OCIE5B	= 2	; Timer/Counter5 Output Compare B Match Interrupt Enable
                                 .equ	OCIE5C	= 3	; Timer/Counter5 Output Compare C Match Interrupt Enable
                                 .equ	ICIE5	= 5	; Timer/Counter5 Input Capture Interrupt Enable
                                 
                                 ; TIFR5 - Timer/Counter5 Interrupt Flag register
                                 .equ	TOV5	= 0	; Timer/Counter5 Overflow Flag
                                 .equ	OCF5A	= 1	; Output Compare Flag 5A
                                 .equ	OCF5B	= 2	; Output Compare Flag 5B
                                 .equ	OCF5C	= 3	; Output Compare Flag 5C
                                 .equ	ICF5	= 5	; Input Capture Flag 5
                                 
                                 ; TCCR5A - Timer/Counter5 Control Register A
                                 .equ	WGM50	= 0	; Waveform Generation Mode
                                 .equ	WGM51	= 1	; Waveform Generation Mode
                                 .equ	COM5C0	= 2	; Compare Output Mode 5C, bit 0
                                 .equ	COM5C1	= 3	; Compare Output Mode 5C, bit 1
                                 .equ	COM5B0	= 4	; Compare Output Mode 5B, bit 0
                                 .equ	COM5B1	= 5	; Compare Output Mode 5B, bit 1
                                 .equ	COM5A0	= 6	; Compare Output Mode 5A, bit 0
                                 .equ	COM5A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR5B - Timer/Counter5 Control Register B
                                 .equ	CS50	= 0	; Prescaler source of Timer/Counter 5
                                 .equ	CS51	= 1	; Prescaler source of Timer/Counter 5
                                 .equ	CS52	= 2	; Prescaler source of Timer/Counter 5
                                 .equ	WGM52	= 3	; Waveform Generation Mode
                                 .equ	WGM53	= 4	; Waveform Generation Mode
                                 .equ	ICES5	= 6	; Input Capture 5 Edge Select
                                 .equ	ICNC5	= 7	; Input Capture 5 Noise Canceler
                                 
                                 ; TCCR5C - Timer/Counter 5 Control Register C
                                 .equ	FOC5C	= 5	; Force Output Compare 5C
                                 .equ	FOC5B	= 6	; Force Output Compare 5B
                                 .equ	FOC5A	= 7	; Force Output Compare 5A
                                 
                                 ; ICR5H - Timer/Counter5 Input Capture Register High Byte
                                 .equ	ICR5H0	= 0	; Timer/Counter5 Input Capture Register High Byte bit 0
                                 .equ	ICR5H1	= 1	; Timer/Counter5 Input Capture Register High Byte bit 1
                                 .equ	ICR5H2	= 2	; Timer/Counter5 Input Capture Register High Byte bit 2
                                 .equ	ICR5H3	= 3	; Timer/Counter5 Input Capture Register High Byte bit 3
                                 .equ	ICR5H4	= 4	; Timer/Counter5 Input Capture Register High Byte bit 4
                                 .equ	ICR5H5	= 5	; Timer/Counter5 Input Capture Register High Byte bit 5
                                 .equ	ICR5H6	= 6	; Timer/Counter5 Input Capture Register High Byte bit 6
                                 .equ	ICR5H7	= 7	; Timer/Counter5 Input Capture Register High Byte bit 7
                                 
                                 ; ICR5L - Timer/Counter5 Input Capture Register Low Byte
                                 .equ	ICR5L0	= 0	; Timer/Counter5 Input Capture Register Low Byte bit 0
                                 .equ	ICR5L1	= 1	; Timer/Counter5 Input Capture Register Low Byte bit 1
                                 .equ	ICR5L2	= 2	; Timer/Counter5 Input Capture Register Low Byte bit 2
                                 .equ	ICR5L3	= 3	; Timer/Counter5 Input Capture Register Low Byte bit 3
                                 .equ	ICR5L4	= 4	; Timer/Counter5 Input Capture Register Low Byte bit 4
                                 .equ	ICR5L5	= 5	; Timer/Counter5 Input Capture Register Low Byte bit 5
                                 .equ	ICR5L6	= 6	; Timer/Counter5 Input Capture Register Low Byte bit 6
                                 .equ	ICR5L7	= 7	; Timer/Counter5 Input Capture Register Low Byte bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_4 **************
                                 ; TIMSK4 - Timer/Counter4 Interrupt Mask Register
                                 .equ	TOIE4	= 0	; Timer/Counter4 Overflow Interrupt Enable
                                 .equ	OCIE4A	= 1	; Timer/Counter4 Output Compare A Match Interrupt Enable
                                 .equ	OCIE4B	= 2	; Timer/Counter4 Output Compare B Match Interrupt Enable
                                 .equ	OCIE4C	= 3	; Timer/Counter4 Output Compare C Match Interrupt Enable
                                 .equ	ICIE4	= 5	; Timer/Counter4 Input Capture Interrupt Enable
                                 
                                 ; TIFR4 - Timer/Counter4 Interrupt Flag register
                                 .equ	TOV4	= 0	; Timer/Counter4 Overflow Flag
                                 .equ	OCF4A	= 1	; Output Compare Flag 4A
                                 .equ	OCF4B	= 2	; Output Compare Flag 4B
                                 .equ	OCF4C	= 3	; Output Compare Flag 4C
                                 .equ	ICF4	= 5	; Input Capture Flag 4
                                 
                                 ; TCCR4A - Timer/Counter4 Control Register A
                                 .equ	WGM40	= 0	; Waveform Generation Mode
                                 .equ	WGM41	= 1	; Waveform Generation Mode
                                 .equ	COM4C0	= 2	; Compare Output Mode 4C, bit 0
                                 .equ	COM4C1	= 3	; Compare Output Mode 4C, bit 1
                                 .equ	COM4B0	= 4	; Compare Output Mode 4B, bit 0
                                 .equ	COM4B1	= 5	; Compare Output Mode 4B, bit 1
                                 .equ	COM4A0	= 6	; Compare Output Mode 4A, bit 0
                                 .equ	COM4A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR4B - Timer/Counter4 Control Register B
                                 .equ	CS40	= 0	; Prescaler source of Timer/Counter 4
                                 .equ	CS41	= 1	; Prescaler source of Timer/Counter 4
                                 .equ	CS42	= 2	; Prescaler source of Timer/Counter 4
                                 .equ	WGM42	= 3	; Waveform Generation Mode
                                 .equ	WGM43	= 4	; Waveform Generation Mode
                                 .equ	ICES4	= 6	; Input Capture 4 Edge Select
                                 .equ	ICNC4	= 7	; Input Capture 4 Noise Canceler
                                 
                                 ; TCCR4C - Timer/Counter 4 Control Register C
                                 .equ	FOC4C	= 5	; Force Output Compare 4C
                                 .equ	FOC4B	= 6	; Force Output Compare 4B
                                 .equ	FOC4A	= 7	; Force Output Compare 4A
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                                 .equ	OCIE3C	= 3	; Timer/Counter3 Output Compare C Match Interrupt Enable
                                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; TIFR3 - Timer/Counter3 Interrupt Flag register
                                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3A	= 1	; Output Compare Flag 3A
                                 .equ	OCF3B	= 2	; Output Compare Flag 3B
                                 .equ	OCF3C	= 3	; Output Compare Flag 3C
                                 .equ	ICF3	= 5	; Input Capture Flag 3
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode
                                 .equ	WGM31	= 1	; Waveform Generation Mode
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Compare Output Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Prescaler source of Timer/Counter 3
                                 .equ	CS31	= 1	; Prescaler source of Timer/Counter 3
                                 .equ	CS32	= 2	; Prescaler source of Timer/Counter 3
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter 3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare 3C
                                 .equ	FOC3B	= 6	; Force Output Compare 3B
                                 .equ	FOC3A	= 7	; Force Output Compare 3A
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	OCIE1C	= 3	; Timer/Counter1 Output Compare C Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter1 Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	OCF1C	= 3	; Output Compare Flag 1C
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Output Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter 1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare 1C
                                 .equ	FOC1B	= 6	; Force Output Compare 1B
                                 .equ	FOC1A	= 7	; Force Output Compare 1A
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW00	= 0	; Wait state select bit lower page
                                 .equ	SRW01	= 1	; Wait state select bit lower page
                                 .equ	SRW10	= 2	; Wait state select bit upper page
                                 .equ	SRW11	= 3	; Wait state select bit upper page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 .equ	RAMPZ1	= 1	; RAM Page Z Select Register Bit 1
                                 
                                 ; EIND - Extended Indirect Register
                                 .equ	EIND0	= 0	; Bit 0
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR1 - Power Reduction Register1
                                 .equ	PRUSART1	= 0	; Power Reduction USART1
                                 .equ	PRUSART2	= 1	; Power Reduction USART2
                                 .equ	PRUSART3	= 2	; Power Reduction USART3
                                 .equ	PRTIM3	= 3	; Power Reduction Timer/Counter3
                                 .equ	PRTIM4	= 4	; Power Reduction Timer/Counter4
                                 .equ	PRTIM5	= 5	; Power Reduction Timer/Counter5
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	MUX5	= 3	; Analog Channel and Gain Selection Bits
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 ; DIDR2 - Digital Input Disable Register
                                 .equ	ADC8D	= 0	; 
                                 .equ	ADC9D	= 1	; 
                                 .equ	ADC10D	= 2	; 
                                 .equ	ADC11D	= 3	; 
                                 .equ	ADC12D	= 4	; 
                                 .equ	ADC13D	= 5	; 
                                 .equ	ADC14D	= 6	; 
                                 .equ	ADC15D	= 7	; 
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** USART2 ***********************
                                 ; UDR2 - USART I/O Data Register
                                 .equ	UDR2_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR2_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR2_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR2_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR2_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR2_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR2_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR2A - USART Control and Status Register A
                                 .equ	MPCM2	= 0	; Multi-processor Communication Mode
                                 .equ	U2X2	= 1	; Double the USART transmission speed
                                 .equ	UPE2	= 2	; Parity Error
                                 .equ	DOR2	= 3	; Data overRun
                                 .equ	FE2	= 4	; Framing Error
                                 .equ	UDRE2	= 5	; USART Data Register Empty
                                 .equ	TXC2	= 6	; USART Transmitt Complete
                                 .equ	RXC2	= 7	; USART Receive Complete
                                 
                                 ; UCSR2B - USART Control and Status Register B
                                 .equ	TXB82	= 0	; Transmit Data Bit 8
                                 .equ	RXB82	= 1	; Receive Data Bit 8
                                 .equ	UCSZ22	= 2	; Character Size
                                 .equ	TXEN2	= 3	; Transmitter Enable
                                 .equ	RXEN2	= 4	; Receiver Enable
                                 .equ	UDRIE2	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE2	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE2	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR2C - USART Control and Status Register C
                                 .equ	UCPOL2	= 0	; Clock Polarity
                                 .equ	UCSZ20	= 1	; Character Size
                                 .equ	UCSZ21	= 2	; Character Size
                                 .equ	USBS2	= 3	; Stop Bit Select
                                 .equ	UPM20	= 4	; Parity Mode Bit 0
                                 .equ	UPM21	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL20	= 6	; USART Mode Select
                                 .equ	UMSEL21	= 7	; USART Mode Select
                                 
                                 ; UBRR2H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR2L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART3 ***********************
                                 ; UDR3 - USART I/O Data Register
                                 .equ	UDR3_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR3_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR3_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR3_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR3_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR3_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR3_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR3A - USART Control and Status Register A
                                 .equ	MPCM3	= 0	; Multi-processor Communication Mode
                                 .equ	U2X3	= 1	; Double the USART transmission speed
                                 .equ	UPE3	= 2	; Parity Error
                                 .equ	DOR3	= 3	; Data overRun
                                 .equ	FE3	= 4	; Framing Error
                                 .equ	UDRE3	= 5	; USART Data Register Empty
                                 .equ	TXC3	= 6	; USART Transmitt Complete
                                 .equ	RXC3	= 7	; USART Receive Complete
                                 
                                 ; UCSR3B - USART Control and Status Register B
                                 .equ	TXB83	= 0	; Transmit Data Bit 8
                                 .equ	RXB83	= 1	; Receive Data Bit 8
                                 .equ	UCSZ32	= 2	; Character Size
                                 .equ	TXEN3	= 3	; Transmitter Enable
                                 .equ	RXEN3	= 4	; Receiver Enable
                                 .equ	UDRIE3	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE3	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE3	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR3C - USART Control and Status Register C
                                 .equ	UCPOL3	= 0	; Clock Polarity
                                 .equ	UCSZ30	= 1	; Character Size
                                 .equ	UCSZ31	= 2	; Character Size
                                 .equ	USBS3	= 3	; Stop Bit Select
                                 .equ	UPM30	= 4	; Parity Mode Bit 0
                                 .equ	UPM31	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL30	= 6	; USART Mode Select
                                 .equ	UMSEL31	= 7	; USART Mode Select
                                 
                                 ; UBRR3H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR3L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1ffff	; Note: Word address
                                 .equ	IOEND	= 0x01ff
                                 .equ	SRAM_START	= 0x0200
                                 .equ	SRAM_SIZE	= 8192
                                 .equ	RAMEND	= 0x21ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 262144
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 8192
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1f000
                                 .equ	NRWW_STOP_ADDR	= 0x1ffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1efff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0x1fe00
                                 .equ	SECONDBOOTSTART	= 0x1fc00
                                 .equ	THIRDBOOTSTART	= 0x1f800
                                 .equ	FOURTHBOOTSTART	= 0x1f000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	PCI0addr	= 0x0012	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0014	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x0016	; Pin Change Interrupt Request 2
                                 .equ	WDTaddr	= 0x0018	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x001a	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x001c	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x001e	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0020	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0022	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0024	; Timer/Counter1 Compare Match B
                                 .equ	OC1Caddr	= 0x0026	; Timer/Counter1 Compare Match C
                                 .equ	OVF1addr	= 0x0028	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x002a	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x002c	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x002e	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0030	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0032	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0034	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x0036	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x0038	; Analog Comparator
                                 .equ	ADCCaddr	= 0x003a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x003c	; EEPROM Ready
                                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0044	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x0046	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x0048	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x004a	; USART1 Data register Empty
                                 .equ	UTXC1addr	= 0x004c	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x004e	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0050	; Store Program Memory Read
                                 .equ	ICP4addr	= 0x0052	; Timer/Counter4 Capture Event
                                 .equ	OC4Aaddr	= 0x0054	; Timer/Counter4 Compare Match A
                                 .equ	OC4Baddr	= 0x0056	; Timer/Counter4 Compare Match B
                                 .equ	OC4Caddr	= 0x0058	; Timer/Counter4 Compare Match C
                                 .equ	OVF4addr	= 0x005a	; Timer/Counter4 Overflow
                                 .equ	ICP5addr	= 0x005c	; Timer/Counter5 Capture Event
                                 .equ	OC5Aaddr	= 0x005e	; Timer/Counter5 Compare Match A
                                 .equ	OC5Baddr	= 0x0060	; Timer/Counter5 Compare Match B
                                 .equ	OC5Caddr	= 0x0062	; Timer/Counter5 Compare Match C
                                 .equ	OVF5addr	= 0x0064	; Timer/Counter5 Overflow
                                 .equ	URXC2addr	= 0x0066	; USART2, Rx Complete
                                 .equ	UDRE2addr	= 0x0068	; USART2 Data register Empty
                                 .equ	UTXC2addr	= 0x006a	; USART2, Tx Complete
                                 .equ	URXC3addr	= 0x006c	; USART3, Rx Complete
                                 .equ	UDRE3addr	= 0x006e	; USART3 Data register Empty
                                 .equ	UTXC3addr	= 0x0070	; USART3, Tx Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 114	; size in words
                                 
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; MegaSymbol3.asm
                                 ; Created: 10.01.2020 18:34:31
                                 ; Author : User
                                 .dseg
000200                           	old_key: 	.BYTE 1	//for terminating
000201                           	cur_key:	.BYTE 1	//current key
000202                           	answers:	.BYTE 10	//space for answers
00020c                           	tacts:		.BYTE 1 ///1-tact 250mcs  *200
00020d                           	ds:			.BYTE 1 // 1-ds - 0.05s *20
00020e                           	SDVIG:		.BYTE 1	//shift numbers
                                 	.cseg
                                 	 	.ORG   INT_VECTORS_SIZE      	;   
                                 	.include "menus.inc"
                                 
                                  * menus.inc
                                  */ 
                                 	.MACRO SHUFFLE
                                 	push r18
                                 	push r21
                                 	push r23
                                 	push r24
                                 	push ZH
                                 	push ZL
                                 	LCDCLR
                                 	BIG_DELAY
                                 	BIG_DELAY
                                 	LCD_COORD 0,0
                                 	outputs @0,@2,@3,0
                                 	BIG_DELAY
                                 	lds r21,@1
                                 	lds r24,@3
                                 	andi r21,3
                                 	cpi r21,0
                                 	breq $mb0
                                 	cpi r21,1
                                 	breq $mb1
                                 	cpi r21,2
                                 	breq $mb2
                                 	cpi r21,3
                                 	breq $mb3
                                 $mb0:	jmp $jmb0
                                 $mb1:	jmp $jmb1
                                 $mb2:	jmp $jmb2
                                 $mb3:	jmp $jmb3
                                 $jmb0:
                                     LCD_COORD 20,0
                                 	outputs @0,@2,@3,82
                                 	LCD_COORD 30,0
                                 	outputs @0,@2,@3,94
                                 	LCD_COORD 20,1
                                 	outputs @0,@2,@3,106
                                 	LCD_COORD 30,1
                                 	outputs @0,@2,@3,118
                                 	jmp $nd
                                 $jmb1:
                                 
                                     LCD_COORD 20,0
                                 	outputs @0,@2,@3,118
                                 	LCD_COORD 30,0
                                 	outputs @0,@2,@3,82
                                 	LCD_COORD 20,1
                                 	outputs @0,@2,@3,94
                                 	LCD_COORD 30,1
                                 	outputs @0,@2,@3,106
                                 	jmp $nd
                                 $jmb2:
                                 
                                     LCD_COORD 20,0
                                 	outputs @0,@2,@3,106
                                 	LCD_COORD 30,0
                                 	outputs @0,@2,@3,118
                                 	LCD_COORD 20,1
                                 	outputs @0,@2,@3,82
                                 	LCD_COORD 30,1
                                 	outputs @0,@2,@3,94
                                 	jmp $nd
                                 $jmb3:
                                     LCD_COORD 20,0
                                 	outputs @0,@2,@3,118
                                 	LCD_COORD 30,0
                                 	outputs @0,@2,@3,82
                                 	LCD_COORD 20,1
                                 	outputs @0,@2,@3,94
                                 	LCD_COORD 30,1
                                 	outputs @0,@2,@3,106
                                 	jmp $nd
                                 $nd:
                                 	lds r21,@1
                                 	inc r21
                                 	andi r21,3
                                 	sts SDVIG,r21
                                 	pop ZL
                                 	pop Zh
                                 	pop r24
                                 	pop r23
                                 	pop r21
                                 	pop r18
                                 	.ENDM
                                 
                                 	//====================================================================================================
                                 .MACRO TTT 
                                 	.def points= r19
                                 	ldi points,0
                                 	ldi ZL,low(@0*2+1300) //set pointer on answers database
                                 	ldi ZH,high(@0*2+1300)
                                 cc1:	
                                 	lds r22,tacts
                                 	cpi r22,10
                                 	breq kon
                                 	jmp good1
                                 	kon: jmp konec
                                 good1:
                                 	SHUFFLE @0,SDVIG,130,tacts
                                 	push r18
                                 	lds r18,tacts
                                 	inc r18
                                 	sts tacts,r18
                                 	pop r18
                                 	call onebutton	//catch answer number
                                 	lpm 
                                 	adiw ZL,1
                                 	push r24
                                 	push r23
                                 	lds r24,SDVIG
                                 	//andi r24,3
                                 	add r0,r24
                                 	mov r23,r0
                                 	dec r23
                                 	andi r23,3
                                 	lds r24,cur_key
                                 	cp r24,r23
                                 	//cpi r24,0
                                 	brne false
                                 	inc points
                                 false:	
                                 	pop r23
                                 	pop r24
                                 	jmp cc1
                                 	konec:
                                 	ldi r22,0
                                 	sts tacts,r22
                                 	LCDCLR
                                 	BIG_DELAY
                                 	BIG_DELAY
                                 	LCDCLR
                                 	BIG_DELAY
                                 	BIG_DELAY
                                 	output RES
                                 	LCD_COORD 27,0
                                 	ldi r18,48
                                 	add r18,points
                                 	WR_DATA r18	//number of points
                                 	ldi r18,'/'
                                 	WR_DATA r18
                                 	ldi r18,'1'
                                 	WR_DATA r18
                                 	ldi r18,'0'
                                 	WR_DATA r18
                                 	call onebutton
                                 	.include "LCD_macro.inc"
                                 
                                 ; LCD Init
                                 			.equ 	LCD_CLR          	= 0      ; DB0: clear display
                                 			.equ 	LCD_HOME         	= 1      ; DB1: return to home position
                                 
                                 			.equ  	LCD_ENTRY_MODE   	= 2      ; DB2: set entry mode
                                 			.equ 	LCD_ENTRY_INC    	= 1      ;   DB1: increment
                                 			.equ 	LCD_ENTRY_SHIFT  	= 0      ;   DB2: shift
                                 
                                 			.equ 	LCD_ON		      	= 3      ; DB3: turn lcd/cursor on
                                 			.equ  	LCD_ON_DISPLAY   	= 2      ;   DB2: turn display on
                                 			.equ  	LCD_ON_CURSOR     	= 1      ;   DB1: turn cursor on
                                 			.equ  	LCD_ON_BLINK      	= 0      ;   DB0: blinking cursor
                                 
                                 			.equ  	LCD_MOVE          	= 4      ; DB4: move cursor/display
                                 			.equ 	LCD_MOVE_DISP       = 3      ;   DB3: move display (0-> move cursor)
                                 			.equ  	LCD_MOVE_RIGHT      = 2      ;   DB2: move right (0-> left)
                                 
                                 			.equ  	LCD_F		        = 5      ; DB5: function set
                                 			.equ 	LCD_F_8B		   	= 4      ;   DB4: set 8BIT mode (0->4BIT mode)
                                 			.equ  	LCD_F_2L			= 3      ;   DB3: two lines (0->one line)
                                 			.equ  	LCD_F_10D			= 2      ;   DB2: 5x10 font (0->5x7 font)
                                 			.equ  	LCD_CGRAM           = 6      ; DB6: set CG RAM address
                                 			.equ  	LCD_DDRAM           = 7      ; DB7: set DD RAM address
                                  
                                 			.equ	SCR_L				= 0b00011000
                                 			.equ	SCR_R				= 0b00011100
                                 			
                                 			.equ	CUR_L				= 0b00010000 
                                 			.equ	CUR_R				= 0b00010100
                                 //===========================================================================================
                                 ; Output String
                                 			.MACRO OUTPUT
                                 			push ZL
                                 			push ZH
                                 			push r22
                                 			SM_DELAY
                                 			//LCDCLR
                                 			SM_DELAY
                                 			//LCD_COORD 0,0	//set cursor at the biginning
                                 			ldi ZL,low(@0*2)	//read address of string
                                 			ldi ZH,high(@0*2)	//
                                 			$go:
                                 			LPM	//read value from address Z to R0
                                 			INC ZL	//next element
                                 			mov r22,r0	
                                 			cpi R22,33	//'!'-is end of string
                                 			breq $not	//if not '!'- next element
                                 			WR_DATA R0	//write on the screem
                                 			rjmp $go
                                 			$not:
                                 			pop r22
                                 			pop ZH
                                 			pop ZL
                                 			.ENDM 
                                 //============================================================================================
                                 ; Output String
                                 			.MACRO OUTPUTS //outputs @0- 0point @1- shift sixe @2 number of shifts( quest number-1) @3-shoft fron questino 
                                 			push ZL
                                 			push ZH
                                 			push r22
                                 			push r23
                                 			push r25
                                 			lds r22,@2	//how many sizes we shift
                                 			ldi ZL,low(@0*2)
                                 			ldi ZH,high(@0*2)
                                 			ldi r23,@1	//size of 1 shift
                                 			$GENADDR:	//create shifted address
                                 			cpi r22,0   //
                                 			breq $norms  //
                                 			dec r22	 
                                 			clc	//clear flag carry
                                 			add ZL,r23
                                 			BRCC $GENADDR	//check carry
                                 			inc ZH
                                 			jmp $GENADDR
                                 			$norms:
                                 			ldi r25,@3
                                 			clc
                                 			add ZL,r25
                                 			brcc $gos
                                 			inc ZH
                                 			//
                                 			$gos:
                                 			LPM
                                 			INC ZL
                                 			cpi ZL,0
                                 			brne bos
                                 			inc ZH
                                 			bos:			
                                 			mov r22,r0
                                 			cpi R22,33
                                 			breq $nots
                                 			WR_DATA R0
                                 			rjmp $gos
                                 			$nots:
                                 			pop r25
                                 			pop r23
                                 			pop r22
                                 			pop ZH
                                 			pop ZL
                                 			.ENDM 
                                 ;==========================================================
                                 ; Init Config
                                 			.MACRO	INIT_LCD
                                 			//RCALL	InitHW
                                 			CALL	InitHW
                                 			WR_CMD	(1<<LCD_F)|(1<<LCD_F_8B)|(1<<LCD_F_2L)									;0x38
                                 			WR_CMD	(1<<LCD_CLR)															;0x01
                                 			WR_CMD	(1<<LCD_ENTRY_MODE)|(1<<LCD_ENTRY_INC)									;0x06
                                 			WR_CMD	(1<<LCD_ON)|(1<<LCD_ON_DISPLAY)|(0<<LCD_ON_CURSOR)|(0<<LCD_ON_BLINK)	;0x0C
                                 			WR_CMD	(1<<LCD_HOME)															;0x02
                                 			.ENDM
                                 
                                 ;===============================================================================================
                                 ;Write Data
                                 			.MACRO	WR_DATA
                                 			MOV R17,@0
                                 			;LDI		R17,@0
                                 			//RCALL	DATA_WR
                                 			CALL	DATA_WR
                                 			.ENDM
                                 ;===============================================================================================
                                 ;Write CMD
                                 			.MACRO	WR_CMD
                                 			LDI		R17,@0
                                 			//RCALL	CMD_WR
                                 			CALL	CMD_WR
                                 			.ENDM
                                 ;===============================================================================================
                                 ; Read Data
                                 			.MACRO	RD_DATA
                                 			RCALL	DATA_RD
                                 			.ENDM
                                 ;===============================================================================================
                                 ; Read CMD
                                 			.MACRO	RD_CMD
                                 			RCALL	CMD_RD
                                 			.ENDM
                                 ;===============================================================================================
                                 ; Set DATA Port OUT
                                 			.MACRO LCD_PORT_OUT
                                 			LDI		R16,0xFF
                                 			OUT		DATA_DDR,R16
                                 			.ENDM
                                 ;===============================================================================================
                                 ; Set DATA Port IN
                                 			.MACRO LCD_PORT_IN
                                 			RCALL	PortIn
                                 			.ENDM
                                 
                                 ;===============================================================================================
                                 ;Set COORD
                                 ;Syntax LCD_COORD X,Y
                                 			.MACRO LCD_COORD
                                 			LDI		R17,(1<<LCD_DDRAM)|(@0+0x40*@1)
                                 			//RCALL	CMD_WR
                                 			CALL	CMD_WR
                                 			.ENDM
                                 ;===============================================================================================
                                 ;Shift SCREEN/CURSOR
                                 			.MACRO	SHIFT
                                 			LDI		R17,@0
                                 			RCALL	CMD_WR
                                 			.ENDM
                                 
                                 ;===============================================================================================
                                 ;LCD Clear
                                 
                                 			.MACRO	LCDCLR
                                 			LDI 	R17,(1<<LCD_CLR)
                                 			CALL	CMD_WR
                                 			.ENDM
                                 
                                 ;===============================================================================================
                                 ;Write CGRAM
                                 
                                 			.MACRO WR_CGADR
                                 			LDI		R17,(1<<LCD_CGRAM)|(@0)
                                 			RCALL	CMD_WR
                                 			.ENDM
                                 
                                 ;Write DDRAM
                                 			.MACRO WR_DDADR
                                 			LDI		R17,(1<<LCD_DDRAM)|(@0)
                                 			RCALL	CMD_WR
                                 			.ENDM
                                 ;BigDelay
                                 	.MACRO BIG_DELAY
                                 	push r20
                                 	push r21
                                 	push r22
                                 	ldi r20,20
                                 	D1:
                                 		ldi r21,255
                                 		D2:
                                 			ldi r22,255
                                 			D3:
                                 			dec r22
                                 			cpi r22,0
                                 			brne D3
                                 		dec r21
                                 		cpi r21,0
                                 		brne D2
                                 	dec r20
                                 	cpi r20,0
                                 	brne D1
                                 	pop r22
                                 	pop r21
                                 	pop r20
                                 	.ENDM
                                 	//===========
                                 	.MACRO SM_DELAY
                                 	push r20
                                 	ldi r20,255
                                 	SD1:
                                 	dec r20
                                 	cpi r20,0
                                 	brne SD1
                                 	pop r20
                                 	.DEF subj=r22	//string number
                                 start:
000072 e070                      	ldi r23,0
000073 9370 0201                 	sts cur_key,r23
000075 9370 020c                 	sts tacts,r23
000077 9370 020e                 	sts SDVIG,r23
000079 940e 1124
00007b e318
00007c 940e 1135
00007e e011
00007f 940e 1135
000081 e016
000082 940e 1135
000084 e01c
000085 940e 1135
000087 e012
000088 940e 1135                     INIT_LCD		; 
00008a e060                      	ldi r22,0
00008b 9360 020c                 	sts tacts,r22
                                 	
                                 LOOP:	
00008d e011
00008e 940e 1135                     LCDCLR
000090 934f
000091 935f
000092 936f
000093 e144
000094 ef5f
000095 ef6f
000096 956a
000097 3060
000098 f7e9
000099 955a
00009a 3050
00009b f7c9
00009c 954a
00009d 3040
00009e f7a9
00009f 916f
0000a0 915f
0000a1 914f                      	BIG_DELAY
0000a2 934f
0000a3 935f
0000a4 936f
0000a5 e144
0000a6 ef5f
0000a7 ef6f
0000a8 956a
0000a9 3060
0000aa f7e9
0000ab 955a
0000ac 3050
0000ad f7c9
0000ae 954a
0000af 3040
0000b0 f7a9
0000b1 916f
0000b2 915f
0000b3 914f                      	BIG_DELAY
0000b4 934f
0000b5 935f
0000b6 936f
0000b7 e144
0000b8 ef5f
0000b9 ef6f
0000ba 956a
0000bb 3060
0000bc f7e9
0000bd 955a
0000be 3050
0000bf f7c9
0000c0 954a
0000c1 3040
0000c2 f7a9
0000c3 916f
0000c4 915f
0000c5 914f                      	BIG_DELAY
0000c6 934f
0000c7 935f
0000c8 936f
0000c9 e144
0000ca ef5f
0000cb ef6f
0000cc 956a
0000cd 3060
0000ce f7e9
0000cf 955a
0000d0 3050
0000d1 f7c9
0000d2 954a
0000d3 3040
0000d4 f7a9
0000d5 916f
0000d6 915f
0000d7 914f                      	BIG_DELAY
0000d8 e011
0000d9 940e 1135                 	LCDCLR
0000db 93ef
0000dc 93ff
0000dd 936f
0000de 934f
0000df ef4f
0000e0 954a
0000e1 3040
0000e2 f7e9
0000e3 914f
0000e4 934f
0000e5 ef4f
0000e6 954a
0000e7 3040
0000e8 f7e9
0000e9 914f
0000ea e7e2
0000eb e2f4
0000ec 95c8
0000ed 95e3
0000ee 2d60
0000ef 3261
0000f0 f021
0000f1 2d10
0000f2 940e 1139
0000f4 cff7
0000f5 916f
0000f6 91ff
0000f7 91ef                      	output sbj
0000f8 934f
0000f9 935f
0000fa 936f
0000fb e144
0000fc ef5f
0000fd ef6f
0000fe 956a
0000ff 3060
000100 f7e9
000101 955a
000102 3050
000103 f7c9
000104 954a
000105 3040
000106 f7a9
000107 916f
000108 915f
000109 914f                      	BIG_DELAY
00010a 940e 115d                 	call onebutton
00010c 9160 0201                 	LDS R22,cur_key
00010e 3060                      	cpi r22,0
00010f f031                      	breq b1
000110 3061                      	cpi r22,1
000111 f031                      	breq b2
000112 3062                      	cpi r22,2
000113 f031                      	breq b3
000114 3063                      	cpi r22,3
000115 f031                      	breq b4
000116 940c 011e                 	b1:	jmp bt1
000118 940c 051f                 	b2: jmp bt2
00011a 940c 0920                 	b3:	jmp bt3
00011c 940c 0d21                 	b4:	jmp bt4
                                 	bt1:
00011e e030
00011f e1e4
000120 e4f5
000121 9160 020c
000123 306a
000124 f011
000125 940c 0129
000127 940c 0499
000129 932f
00012a 935f
00012b 937f
00012c 938f
00012d 93ff
00012e 93ef
00012f e011
000130 940e 1135
000132 934f
000133 935f
000134 936f
000135 e144
000136 ef5f
000137 ef6f
000138 956a
000139 3060
00013a f7e9
00013b 955a
00013c 3050
00013d f7c9
00013e 954a
00013f 3040
000140 f7a9
000141 916f
000142 915f
000143 914f
000144 934f
000145 935f
000146 936f
000147 e144
000148 ef5f
000149 ef6f
00014a 956a
00014b 3060
00014c f7e9
00014d 955a
00014e 3050
00014f f7c9
000150 954a
000151 3040
000152 f7a9
000153 916f
000154 915f
000155 914f
000156 e810
000157 940e 1135
000159 93ef
00015a 93ff
00015b 936f
00015c 937f
00015d 939f
00015e 9160 020c
000160 e0e0
000161 e4f0
000162 e872
000163 3060
000164 f039
000165 956a
000166 9488
000167 0fe7
000168 f7d0
000169 95f3
00016a 940c 0163
00016c e090
00016d 9488
00016e 0fe9
00016f f408
000170 95f3
000171 95c8
000172 95e3
000173 30e0
000174 f409
000175 95f3
000176 2d60
000177 3261
000178 f021
000179 2d10
00017a 940e 1139
00017c cff4
00017d 919f
00017e 917f
00017f 916f
000180 91ff
000181 91ef
000182 934f
000183 935f
000184 936f
000185 e144
000186 ef5f
000187 ef6f
000188 956a
000189 3060
00018a f7e9
00018b 955a
00018c 3050
00018d f7c9
00018e 954a
00018f 3040
000190 f7a9
000191 916f
000192 915f
000193 914f
000194 9150 020e
000196 9180 020c
000198 7053
000199 3050
00019a f031
00019b 3051
00019c f031
00019d 3052
00019e f031
00019f 3053
0001a0 f031
0001a1 940c 01a9
0001a3 940c 025b
0001a5 940c 030d
0001a7 940c 03bf
0001a9 e914
0001aa 940e 1135
0001ac 93ef
0001ad 93ff
0001ae 936f
0001af 937f
0001b0 939f
0001b1 9160 020c
0001b3 e0e0
0001b4 e4f0
0001b5 e872
0001b6 3060
0001b7 f039
0001b8 956a
0001b9 9488
0001ba 0fe7
0001bb f7d0
0001bc 95f3
0001bd 940c 01b6
0001bf e592
0001c0 9488
0001c1 0fe9
0001c2 f408
0001c3 95f3
0001c4 95c8
0001c5 95e3
0001c6 30e0
0001c7 f409
0001c8 95f3
0001c9 2d60
0001ca 3261
0001cb f021
0001cc 2d10
0001cd 940e 1139
0001cf cff4
0001d0 919f
0001d1 917f
0001d2 916f
0001d3 91ff
0001d4 91ef
0001d5 e91e
0001d6 940e 1135
0001d8 93ef
0001d9 93ff
0001da 936f
0001db 937f
0001dc 939f
0001dd 9160 020c
0001df e0e0
0001e0 e4f0
0001e1 e872
0001e2 3060
0001e3 f039
0001e4 956a
0001e5 9488
0001e6 0fe7
0001e7 f7d0
0001e8 95f3
0001e9 940c 01e2
0001eb e59e
0001ec 9488
0001ed 0fe9
0001ee f408
0001ef 95f3
0001f0 95c8
0001f1 95e3
0001f2 30e0
0001f3 f409
0001f4 95f3
0001f5 2d60
0001f6 3261
0001f7 f021
0001f8 2d10
0001f9 940e 1139
0001fb cff4
0001fc 919f
0001fd 917f
0001fe 916f
0001ff 91ff
000200 91ef
000201 ed14
000202 940e 1135
000204 93ef
000205 93ff
000206 936f
000207 937f
000208 939f
000209 9160 020c
00020b e0e0
00020c e4f0
00020d e872
00020e 3060
00020f f039
000210 956a
000211 9488
000212 0fe7
000213 f7d0
000214 95f3
000215 940c 020e
000217 e69a
000218 9488
000219 0fe9
00021a f408
00021b 95f3
00021c 95c8
00021d 95e3
00021e 30e0
00021f f409
000220 95f3
000221 2d60
000222 3261
000223 f021
000224 2d10
000225 940e 1139
000227 cff4
000228 919f
000229 917f
00022a 916f
00022b 91ff
00022c 91ef
00022d ed1e
00022e 940e 1135
000230 93ef
000231 93ff
000232 936f
000233 937f
000234 939f
000235 9160 020c
000237 e0e0
000238 e4f0
000239 e872
00023a 3060
00023b f039
00023c 956a
00023d 9488
00023e 0fe7
00023f f7d0
000240 95f3
000241 940c 023a
000243 e796
000244 9488
000245 0fe9
000246 f408
000247 95f3
000248 95c8
000249 95e3
00024a 30e0
00024b f409
00024c 95f3
00024d 2d60
00024e 3261
00024f f021
000250 2d10
000251 940e 1139
000253 cff4
000254 919f
000255 917f
000256 916f
000257 91ff
000258 91ef
000259 940c 0471
00025b e914
00025c 940e 1135
00025e 93ef
00025f 93ff
000260 936f
000261 937f
000262 939f
000263 9160 020c
000265 e0e0
000266 e4f0
000267 e872
000268 3060
000269 f039
00026a 956a
00026b 9488
00026c 0fe7
00026d f7d0
00026e 95f3
00026f 940c 0268
000271 e796
000272 9488
000273 0fe9
000274 f408
000275 95f3
000276 95c8
000277 95e3
000278 30e0
000279 f409
00027a 95f3
00027b 2d60
00027c 3261
00027d f021
00027e 2d10
00027f 940e 1139
000281 cff4
000282 919f
000283 917f
000284 916f
000285 91ff
000286 91ef
000287 e91e
000288 940e 1135
00028a 93ef
00028b 93ff
00028c 936f
00028d 937f
00028e 939f
00028f 9160 020c
000291 e0e0
000292 e4f0
000293 e872
000294 3060
000295 f039
000296 956a
000297 9488
000298 0fe7
000299 f7d0
00029a 95f3
00029b 940c 0294
00029d e592
00029e 9488
00029f 0fe9
0002a0 f408
0002a1 95f3
0002a2 95c8
0002a3 95e3
0002a4 30e0
0002a5 f409
0002a6 95f3
0002a7 2d60
0002a8 3261
0002a9 f021
0002aa 2d10
0002ab 940e 1139
0002ad cff4
0002ae 919f
0002af 917f
0002b0 916f
0002b1 91ff
0002b2 91ef
0002b3 ed14
0002b4 940e 1135
0002b6 93ef
0002b7 93ff
0002b8 936f
0002b9 937f
0002ba 939f
0002bb 9160 020c
0002bd e0e0
0002be e4f0
0002bf e872
0002c0 3060
0002c1 f039
0002c2 956a
0002c3 9488
0002c4 0fe7
0002c5 f7d0
0002c6 95f3
0002c7 940c 02c0
0002c9 e59e
0002ca 9488
0002cb 0fe9
0002cc f408
0002cd 95f3
0002ce 95c8
0002cf 95e3
0002d0 30e0
0002d1 f409
0002d2 95f3
0002d3 2d60
0002d4 3261
0002d5 f021
0002d6 2d10
0002d7 940e 1139
0002d9 cff4
0002da 919f
0002db 917f
0002dc 916f
0002dd 91ff
0002de 91ef
0002df ed1e
0002e0 940e 1135
0002e2 93ef
0002e3 93ff
0002e4 936f
0002e5 937f
0002e6 939f
0002e7 9160 020c
0002e9 e0e0
0002ea e4f0
0002eb e872
0002ec 3060
0002ed f039
0002ee 956a
0002ef 9488
0002f0 0fe7
0002f1 f7d0
0002f2 95f3
0002f3 940c 02ec
0002f5 e69a
0002f6 9488
0002f7 0fe9
0002f8 f408
0002f9 95f3
0002fa 95c8
0002fb 95e3
0002fc 30e0
0002fd f409
0002fe 95f3
0002ff 2d60
000300 3261
000301 f021
000302 2d10
000303 940e 1139
000305 cff4
000306 919f
000307 917f
000308 916f
000309 91ff
00030a 91ef
00030b 940c 0471
00030d e914
00030e 940e 1135
000310 93ef
000311 93ff
000312 936f
000313 937f
000314 939f
000315 9160 020c
000317 e0e0
000318 e4f0
000319 e872
00031a 3060
00031b f039
00031c 956a
00031d 9488
00031e 0fe7
00031f f7d0
000320 95f3
000321 940c 031a
000323 e69a
000324 9488
000325 0fe9
000326 f408
000327 95f3
000328 95c8
000329 95e3
00032a 30e0
00032b f409
00032c 95f3
00032d 2d60
00032e 3261
00032f f021
000330 2d10
000331 940e 1139
000333 cff4
000334 919f
000335 917f
000336 916f
000337 91ff
000338 91ef
000339 e91e
00033a 940e 1135
00033c 93ef
00033d 93ff
00033e 936f
00033f 937f
000340 939f
000341 9160 020c
000343 e0e0
000344 e4f0
000345 e872
000346 3060
000347 f039
000348 956a
000349 9488
00034a 0fe7
00034b f7d0
00034c 95f3
00034d 940c 0346
00034f e796
000350 9488
000351 0fe9
000352 f408
000353 95f3
000354 95c8
000355 95e3
000356 30e0
000357 f409
000358 95f3
000359 2d60
00035a 3261
00035b f021
00035c 2d10
00035d 940e 1139
00035f cff4
000360 919f
000361 917f
000362 916f
000363 91ff
000364 91ef
000365 ed14
000366 940e 1135
000368 93ef
000369 93ff
00036a 936f
00036b 937f
00036c 939f
00036d 9160 020c
00036f e0e0
000370 e4f0
000371 e872
000372 3060
000373 f039
000374 956a
000375 9488
000376 0fe7
000377 f7d0
000378 95f3
000379 940c 0372
00037b e592
00037c 9488
00037d 0fe9
00037e f408
00037f 95f3
000380 95c8
000381 95e3
000382 30e0
000383 f409
000384 95f3
000385 2d60
000386 3261
000387 f021
000388 2d10
000389 940e 1139
00038b cff4
00038c 919f
00038d 917f
00038e 916f
00038f 91ff
000390 91ef
000391 ed1e
000392 940e 1135
000394 93ef
000395 93ff
000396 936f
000397 937f
000398 939f
000399 9160 020c
00039b e0e0
00039c e4f0
00039d e872
00039e 3060
00039f f039
0003a0 956a
0003a1 9488
0003a2 0fe7
0003a3 f7d0
0003a4 95f3
0003a5 940c 039e
0003a7 e59e
0003a8 9488
0003a9 0fe9
0003aa f408
0003ab 95f3
0003ac 95c8
0003ad 95e3
0003ae 30e0
0003af f409
0003b0 95f3
0003b1 2d60
0003b2 3261
0003b3 f021
0003b4 2d10
0003b5 940e 1139
0003b7 cff4
0003b8 919f
0003b9 917f
0003ba 916f
0003bb 91ff
0003bc 91ef
0003bd 940c 0471
0003bf e914
0003c0 940e 1135
0003c2 93ef
0003c3 93ff
0003c4 936f
0003c5 937f
0003c6 939f
0003c7 9160 020c
0003c9 e0e0
0003ca e4f0
0003cb e872
0003cc 3060
0003cd f039
0003ce 956a
0003cf 9488
0003d0 0fe7
0003d1 f7d0
0003d2 95f3
0003d3 940c 03cc
0003d5 e796
0003d6 9488
0003d7 0fe9
0003d8 f408
0003d9 95f3
0003da 95c8
0003db 95e3
0003dc 30e0
0003dd f409
0003de 95f3
0003df 2d60
0003e0 3261
0003e1 f021
0003e2 2d10
0003e3 940e 1139
0003e5 cff4
0003e6 919f
0003e7 917f
0003e8 916f
0003e9 91ff
0003ea 91ef
0003eb e91e
0003ec 940e 1135
0003ee 93ef
0003ef 93ff
0003f0 936f
0003f1 937f
0003f2 939f
0003f3 9160 020c
0003f5 e0e0
0003f6 e4f0
0003f7 e872
0003f8 3060
0003f9 f039
0003fa 956a
0003fb 9488
0003fc 0fe7
0003fd f7d0
0003fe 95f3
0003ff 940c 03f8
000401 e592
000402 9488
000403 0fe9
000404 f408
000405 95f3
000406 95c8
000407 95e3
000408 30e0
000409 f409
00040a 95f3
00040b 2d60
00040c 3261
00040d f021
00040e 2d10
00040f 940e 1139
000411 cff4
000412 919f
000413 917f
000414 916f
000415 91ff
000416 91ef
000417 ed14
000418 940e 1135
00041a 93ef
00041b 93ff
00041c 936f
00041d 937f
00041e 939f
00041f 9160 020c
000421 e0e0
000422 e4f0
000423 e872
000424 3060
000425 f039
000426 956a
000427 9488
000428 0fe7
000429 f7d0
00042a 95f3
00042b 940c 0424
00042d e59e
00042e 9488
00042f 0fe9
000430 f408
000431 95f3
000432 95c8
000433 95e3
000434 30e0
000435 f409
000436 95f3
000437 2d60
000438 3261
000439 f021
00043a 2d10
00043b 940e 1139
00043d cff4
00043e 919f
00043f 917f
000440 916f
000441 91ff
000442 91ef
000443 ed1e
000444 940e 1135
000446 93ef
000447 93ff
000448 936f
000449 937f
00044a 939f
00044b 9160 020c
00044d e0e0
00044e e4f0
00044f e872
000450 3060
000451 f039
000452 956a
000453 9488
000454 0fe7
000455 f7d0
000456 95f3
000457 940c 0450
000459 e69a
00045a 9488
00045b 0fe9
00045c f408
00045d 95f3
00045e 95c8
00045f 95e3
000460 30e0
000461 f409
000462 95f3
000463 2d60
000464 3261
000465 f021
000466 2d10
000467 940e 1139
000469 cff4
00046a 919f
00046b 917f
00046c 916f
00046d 91ff
00046e 91ef
00046f 940c 0471
000471 9150 020e
000473 9553
000474 7053
000475 9350 020e
000477 91ef
000478 91ff
000479 918f
00047a 917f
00047b 915f
00047c 912f
00047d 932f
00047e 9120 020c
000480 9523
000481 9320 020c
000483 912f
000484 940e 115d
000486 95c8
000487 9631
000488 938f
000489 937f
00048a 9180 020e
00048c 0e08
00048d 2d70
00048e 957a
00048f 7073
000490 9180 0201
000492 1787
000493 f409
000494 9533
000495 917f
000496 918f
000497 940c 0121
000499 e060
00049a 9360 020c
00049c e011
00049d 940e 1135
00049f 934f
0004a0 935f
0004a1 936f
0004a2 e144
0004a3 ef5f
0004a4 ef6f
0004a5 956a
0004a6 3060
0004a7 f7e9
0004a8 955a
0004a9 3050
0004aa f7c9
0004ab 954a
0004ac 3040
0004ad f7a9
0004ae 916f
0004af 915f
0004b0 914f
0004b1 934f
0004b2 935f
0004b3 936f
0004b4 e144
0004b5 ef5f
0004b6 ef6f
0004b7 956a
0004b8 3060
0004b9 f7e9
0004ba 955a
0004bb 3050
0004bc f7c9
0004bd 954a
0004be 3040
0004bf f7a9
0004c0 916f
0004c1 915f
0004c2 914f
0004c3 e011
0004c4 940e 1135
0004c6 934f
0004c7 935f
0004c8 936f
0004c9 e144
0004ca ef5f
0004cb ef6f
0004cc 956a
0004cd 3060
0004ce f7e9
0004cf 955a
0004d0 3050
0004d1 f7c9
0004d2 954a
0004d3 3040
0004d4 f7a9
0004d5 916f
0004d6 915f
0004d7 914f
0004d8 934f
0004d9 935f
0004da 936f
0004db e144
0004dc ef5f
0004dd ef6f
0004de 956a
0004df 3060
0004e0 f7e9
0004e1 955a
0004e2 3050
0004e3 f7c9
0004e4 954a
0004e5 3040
0004e6 f7a9
0004e7 916f
0004e8 915f
0004e9 914f
0004ea 93ef
0004eb 93ff
0004ec 936f
0004ed 934f
0004ee ef4f
0004ef 954a
0004f0 3040
0004f1 f7e9
0004f2 914f
0004f3 934f
0004f4 ef4f
0004f5 954a
0004f6 3040
0004f7 f7e9
0004f8 914f
0004f9 e7ea
0004fa e5f4
0004fb 95c8
0004fc 95e3
0004fd 2d60
0004fe 3261
0004ff f021
000500 2d10
000501 940e 1139
000503 cff7
000504 916f
000505 91ff
000506 91ef
000507 e91b
000508 940e 1135
00050a e320
00050b 0f23
00050c 2f12
00050d 940e 1139
00050f e22f
000510 2f12
000511 940e 1139
000513 e321
000514 2f12
000515 940e 1139
000517 e320
000518 2f12
000519 940e 1139
00051b 940e 115d                 	TTT T0A
00051d 940c 1122                 	jmp endT
                                 	bt2:
00051f e030
000520 e5e2
000521 e4ff
000522 9160 020c
000524 306a
000525 f011
000526 940c 052a
000528 940c 089a
00052a 932f
00052b 935f
00052c 937f
00052d 938f
00052e 93ff
00052f 93ef
000530 e011
000531 940e 1135
000533 934f
000534 935f
000535 936f
000536 e144
000537 ef5f
000538 ef6f
000539 956a
00053a 3060
00053b f7e9
00053c 955a
00053d 3050
00053e f7c9
00053f 954a
000540 3040
000541 f7a9
000542 916f
000543 915f
000544 914f
000545 934f
000546 935f
000547 936f
000548 e144
000549 ef5f
00054a ef6f
00054b 956a
00054c 3060
00054d f7e9
00054e 955a
00054f 3050
000550 f7c9
000551 954a
000552 3040
000553 f7a9
000554 916f
000555 915f
000556 914f
000557 e810
000558 940e 1135
00055a 93ef
00055b 93ff
00055c 936f
00055d 937f
00055e 939f
00055f 9160 020c
000561 e3ee
000562 e4fa
000563 e872
000564 3060
000565 f039
000566 956a
000567 9488
000568 0fe7
000569 f7d0
00056a 95f3
00056b 940c 0564
00056d e090
00056e 9488
00056f 0fe9
000570 f408
000571 95f3
000572 95c8
000573 95e3
000574 30e0
000575 f409
000576 95f3
000577 2d60
000578 3261
000579 f021
00057a 2d10
00057b 940e 1139
00057d cff4
00057e 919f
00057f 917f
000580 916f
000581 91ff
000582 91ef
000583 934f
000584 935f
000585 936f
000586 e144
000587 ef5f
000588 ef6f
000589 956a
00058a 3060
00058b f7e9
00058c 955a
00058d 3050
00058e f7c9
00058f 954a
000590 3040
000591 f7a9
000592 916f
000593 915f
000594 914f
000595 9150 020e
000597 9180 020c
000599 7053
00059a 3050
00059b f031
00059c 3051
00059d f031
00059e 3052
00059f f031
0005a0 3053
0005a1 f031
0005a2 940c 05aa
0005a4 940c 065c
0005a6 940c 070e
0005a8 940c 07c0
0005aa e914
0005ab 940e 1135
0005ad 93ef
0005ae 93ff
0005af 936f
0005b0 937f
0005b1 939f
0005b2 9160 020c
0005b4 e3ee
0005b5 e4fa
0005b6 e872
0005b7 3060
0005b8 f039
0005b9 956a
0005ba 9488
0005bb 0fe7
0005bc f7d0
0005bd 95f3
0005be 940c 05b7
0005c0 e592
0005c1 9488
0005c2 0fe9
0005c3 f408
0005c4 95f3
0005c5 95c8
0005c6 95e3
0005c7 30e0
0005c8 f409
0005c9 95f3
0005ca 2d60
0005cb 3261
0005cc f021
0005cd 2d10
0005ce 940e 1139
0005d0 cff4
0005d1 919f
0005d2 917f
0005d3 916f
0005d4 91ff
0005d5 91ef
0005d6 e91e
0005d7 940e 1135
0005d9 93ef
0005da 93ff
0005db 936f
0005dc 937f
0005dd 939f
0005de 9160 020c
0005e0 e3ee
0005e1 e4fa
0005e2 e872
0005e3 3060
0005e4 f039
0005e5 956a
0005e6 9488
0005e7 0fe7
0005e8 f7d0
0005e9 95f3
0005ea 940c 05e3
0005ec e59e
0005ed 9488
0005ee 0fe9
0005ef f408
0005f0 95f3
0005f1 95c8
0005f2 95e3
0005f3 30e0
0005f4 f409
0005f5 95f3
0005f6 2d60
0005f7 3261
0005f8 f021
0005f9 2d10
0005fa 940e 1139
0005fc cff4
0005fd 919f
0005fe 917f
0005ff 916f
000600 91ff
000601 91ef
000602 ed14
000603 940e 1135
000605 93ef
000606 93ff
000607 936f
000608 937f
000609 939f
00060a 9160 020c
00060c e3ee
00060d e4fa
00060e e872
00060f 3060
000610 f039
000611 956a
000612 9488
000613 0fe7
000614 f7d0
000615 95f3
000616 940c 060f
000618 e69a
000619 9488
00061a 0fe9
00061b f408
00061c 95f3
00061d 95c8
00061e 95e3
00061f 30e0
000620 f409
000621 95f3
000622 2d60
000623 3261
000624 f021
000625 2d10
000626 940e 1139
000628 cff4
000629 919f
00062a 917f
00062b 916f
00062c 91ff
00062d 91ef
00062e ed1e
00062f 940e 1135
000631 93ef
000632 93ff
000633 936f
000634 937f
000635 939f
000636 9160 020c
000638 e3ee
000639 e4fa
00063a e872
00063b 3060
00063c f039
00063d 956a
00063e 9488
00063f 0fe7
000640 f7d0
000641 95f3
000642 940c 063b
000644 e796
000645 9488
000646 0fe9
000647 f408
000648 95f3
000649 95c8
00064a 95e3
00064b 30e0
00064c f409
00064d 95f3
00064e 2d60
00064f 3261
000650 f021
000651 2d10
000652 940e 1139
000654 cff4
000655 919f
000656 917f
000657 916f
000658 91ff
000659 91ef
00065a 940c 0872
00065c e914
00065d 940e 1135
00065f 93ef
000660 93ff
000661 936f
000662 937f
000663 939f
000664 9160 020c
000666 e3ee
000667 e4fa
000668 e872
000669 3060
00066a f039
00066b 956a
00066c 9488
00066d 0fe7
00066e f7d0
00066f 95f3
000670 940c 0669
000672 e796
000673 9488
000674 0fe9
000675 f408
000676 95f3
000677 95c8
000678 95e3
000679 30e0
00067a f409
00067b 95f3
00067c 2d60
00067d 3261
00067e f021
00067f 2d10
000680 940e 1139
000682 cff4
000683 919f
000684 917f
000685 916f
000686 91ff
000687 91ef
000688 e91e
000689 940e 1135
00068b 93ef
00068c 93ff
00068d 936f
00068e 937f
00068f 939f
000690 9160 020c
000692 e3ee
000693 e4fa
000694 e872
000695 3060
000696 f039
000697 956a
000698 9488
000699 0fe7
00069a f7d0
00069b 95f3
00069c 940c 0695
00069e e592
00069f 9488
0006a0 0fe9
0006a1 f408
0006a2 95f3
0006a3 95c8
0006a4 95e3
0006a5 30e0
0006a6 f409
0006a7 95f3
0006a8 2d60
0006a9 3261
0006aa f021
0006ab 2d10
0006ac 940e 1139
0006ae cff4
0006af 919f
0006b0 917f
0006b1 916f
0006b2 91ff
0006b3 91ef
0006b4 ed14
0006b5 940e 1135
0006b7 93ef
0006b8 93ff
0006b9 936f
0006ba 937f
0006bb 939f
0006bc 9160 020c
0006be e3ee
0006bf e4fa
0006c0 e872
0006c1 3060
0006c2 f039
0006c3 956a
0006c4 9488
0006c5 0fe7
0006c6 f7d0
0006c7 95f3
0006c8 940c 06c1
0006ca e59e
0006cb 9488
0006cc 0fe9
0006cd f408
0006ce 95f3
0006cf 95c8
0006d0 95e3
0006d1 30e0
0006d2 f409
0006d3 95f3
0006d4 2d60
0006d5 3261
0006d6 f021
0006d7 2d10
0006d8 940e 1139
0006da cff4
0006db 919f
0006dc 917f
0006dd 916f
0006de 91ff
0006df 91ef
0006e0 ed1e
0006e1 940e 1135
0006e3 93ef
0006e4 93ff
0006e5 936f
0006e6 937f
0006e7 939f
0006e8 9160 020c
0006ea e3ee
0006eb e4fa
0006ec e872
0006ed 3060
0006ee f039
0006ef 956a
0006f0 9488
0006f1 0fe7
0006f2 f7d0
0006f3 95f3
0006f4 940c 06ed
0006f6 e69a
0006f7 9488
0006f8 0fe9
0006f9 f408
0006fa 95f3
0006fb 95c8
0006fc 95e3
0006fd 30e0
0006fe f409
0006ff 95f3
000700 2d60
000701 3261
000702 f021
000703 2d10
000704 940e 1139
000706 cff4
000707 919f
000708 917f
000709 916f
00070a 91ff
00070b 91ef
00070c 940c 0872
00070e e914
00070f 940e 1135
000711 93ef
000712 93ff
000713 936f
000714 937f
000715 939f
000716 9160 020c
000718 e3ee
000719 e4fa
00071a e872
00071b 3060
00071c f039
00071d 956a
00071e 9488
00071f 0fe7
000720 f7d0
000721 95f3
000722 940c 071b
000724 e69a
000725 9488
000726 0fe9
000727 f408
000728 95f3
000729 95c8
00072a 95e3
00072b 30e0
00072c f409
00072d 95f3
00072e 2d60
00072f 3261
000730 f021
000731 2d10
000732 940e 1139
000734 cff4
000735 919f
000736 917f
000737 916f
000738 91ff
000739 91ef
00073a e91e
00073b 940e 1135
00073d 93ef
00073e 93ff
00073f 936f
000740 937f
000741 939f
000742 9160 020c
000744 e3ee
000745 e4fa
000746 e872
000747 3060
000748 f039
000749 956a
00074a 9488
00074b 0fe7
00074c f7d0
00074d 95f3
00074e 940c 0747
000750 e796
000751 9488
000752 0fe9
000753 f408
000754 95f3
000755 95c8
000756 95e3
000757 30e0
000758 f409
000759 95f3
00075a 2d60
00075b 3261
00075c f021
00075d 2d10
00075e 940e 1139
000760 cff4
000761 919f
000762 917f
000763 916f
000764 91ff
000765 91ef
000766 ed14
000767 940e 1135
000769 93ef
00076a 93ff
00076b 936f
00076c 937f
00076d 939f
00076e 9160 020c
000770 e3ee
000771 e4fa
000772 e872
000773 3060
000774 f039
000775 956a
000776 9488
000777 0fe7
000778 f7d0
000779 95f3
00077a 940c 0773
00077c e592
00077d 9488
00077e 0fe9
00077f f408
000780 95f3
000781 95c8
000782 95e3
000783 30e0
000784 f409
000785 95f3
000786 2d60
000787 3261
000788 f021
000789 2d10
00078a 940e 1139
00078c cff4
00078d 919f
00078e 917f
00078f 916f
000790 91ff
000791 91ef
000792 ed1e
000793 940e 1135
000795 93ef
000796 93ff
000797 936f
000798 937f
000799 939f
00079a 9160 020c
00079c e3ee
00079d e4fa
00079e e872
00079f 3060
0007a0 f039
0007a1 956a
0007a2 9488
0007a3 0fe7
0007a4 f7d0
0007a5 95f3
0007a6 940c 079f
0007a8 e59e
0007a9 9488
0007aa 0fe9
0007ab f408
0007ac 95f3
0007ad 95c8
0007ae 95e3
0007af 30e0
0007b0 f409
0007b1 95f3
0007b2 2d60
0007b3 3261
0007b4 f021
0007b5 2d10
0007b6 940e 1139
0007b8 cff4
0007b9 919f
0007ba 917f
0007bb 916f
0007bc 91ff
0007bd 91ef
0007be 940c 0872
0007c0 e914
0007c1 940e 1135
0007c3 93ef
0007c4 93ff
0007c5 936f
0007c6 937f
0007c7 939f
0007c8 9160 020c
0007ca e3ee
0007cb e4fa
0007cc e872
0007cd 3060
0007ce f039
0007cf 956a
0007d0 9488
0007d1 0fe7
0007d2 f7d0
0007d3 95f3
0007d4 940c 07cd
0007d6 e796
0007d7 9488
0007d8 0fe9
0007d9 f408
0007da 95f3
0007db 95c8
0007dc 95e3
0007dd 30e0
0007de f409
0007df 95f3
0007e0 2d60
0007e1 3261
0007e2 f021
0007e3 2d10
0007e4 940e 1139
0007e6 cff4
0007e7 919f
0007e8 917f
0007e9 916f
0007ea 91ff
0007eb 91ef
0007ec e91e
0007ed 940e 1135
0007ef 93ef
0007f0 93ff
0007f1 936f
0007f2 937f
0007f3 939f
0007f4 9160 020c
0007f6 e3ee
0007f7 e4fa
0007f8 e872
0007f9 3060
0007fa f039
0007fb 956a
0007fc 9488
0007fd 0fe7
0007fe f7d0
0007ff 95f3
000800 940c 07f9
000802 e592
000803 9488
000804 0fe9
000805 f408
000806 95f3
000807 95c8
000808 95e3
000809 30e0
00080a f409
00080b 95f3
00080c 2d60
00080d 3261
00080e f021
00080f 2d10
000810 940e 1139
000812 cff4
000813 919f
000814 917f
000815 916f
000816 91ff
000817 91ef
000818 ed14
000819 940e 1135
00081b 93ef
00081c 93ff
00081d 936f
00081e 937f
00081f 939f
000820 9160 020c
000822 e3ee
000823 e4fa
000824 e872
000825 3060
000826 f039
000827 956a
000828 9488
000829 0fe7
00082a f7d0
00082b 95f3
00082c 940c 0825
00082e e59e
00082f 9488
000830 0fe9
000831 f408
000832 95f3
000833 95c8
000834 95e3
000835 30e0
000836 f409
000837 95f3
000838 2d60
000839 3261
00083a f021
00083b 2d10
00083c 940e 1139
00083e cff4
00083f 919f
000840 917f
000841 916f
000842 91ff
000843 91ef
000844 ed1e
000845 940e 1135
000847 93ef
000848 93ff
000849 936f
00084a 937f
00084b 939f
00084c 9160 020c
00084e e3ee
00084f e4fa
000850 e872
000851 3060
000852 f039
000853 956a
000854 9488
000855 0fe7
000856 f7d0
000857 95f3
000858 940c 0851
00085a e69a
00085b 9488
00085c 0fe9
00085d f408
00085e 95f3
00085f 95c8
000860 95e3
000861 30e0
000862 f409
000863 95f3
000864 2d60
000865 3261
000866 f021
000867 2d10
000868 940e 1139
00086a cff4
00086b 919f
00086c 917f
00086d 916f
00086e 91ff
00086f 91ef
000870 940c 0872
000872 9150 020e
000874 9553
000875 7053
000876 9350 020e
000878 91ef
000879 91ff
00087a 918f
00087b 917f
00087c 915f
00087d 912f
00087e 932f
00087f 9120 020c
000881 9523
000882 9320 020c
000884 912f
000885 940e 115d
000887 95c8
000888 9631
000889 938f
00088a 937f
00088b 9180 020e
00088d 0e08
00088e 2d70
00088f 957a
000890 7073
000891 9180 0201
000893 1787
000894 f409
000895 9533
000896 917f
000897 918f
000898 940c 0522
00089a e060
00089b 9360 020c
00089d e011
00089e 940e 1135
0008a0 934f
0008a1 935f
0008a2 936f
0008a3 e144
0008a4 ef5f
0008a5 ef6f
0008a6 956a
0008a7 3060
0008a8 f7e9
0008a9 955a
0008aa 3050
0008ab f7c9
0008ac 954a
0008ad 3040
0008ae f7a9
0008af 916f
0008b0 915f
0008b1 914f
0008b2 934f
0008b3 935f
0008b4 936f
0008b5 e144
0008b6 ef5f
0008b7 ef6f
0008b8 956a
0008b9 3060
0008ba f7e9
0008bb 955a
0008bc 3050
0008bd f7c9
0008be 954a
0008bf 3040
0008c0 f7a9
0008c1 916f
0008c2 915f
0008c3 914f
0008c4 e011
0008c5 940e 1135
0008c7 934f
0008c8 935f
0008c9 936f
0008ca e144
0008cb ef5f
0008cc ef6f
0008cd 956a
0008ce 3060
0008cf f7e9
0008d0 955a
0008d1 3050
0008d2 f7c9
0008d3 954a
0008d4 3040
0008d5 f7a9
0008d6 916f
0008d7 915f
0008d8 914f
0008d9 934f
0008da 935f
0008db 936f
0008dc e144
0008dd ef5f
0008de ef6f
0008df 956a
0008e0 3060
0008e1 f7e9
0008e2 955a
0008e3 3050
0008e4 f7c9
0008e5 954a
0008e6 3040
0008e7 f7a9
0008e8 916f
0008e9 915f
0008ea 914f
0008eb 93ef
0008ec 93ff
0008ed 936f
0008ee 934f
0008ef ef4f
0008f0 954a
0008f1 3040
0008f2 f7e9
0008f3 914f
0008f4 934f
0008f5 ef4f
0008f6 954a
0008f7 3040
0008f8 f7e9
0008f9 914f
0008fa e7ea
0008fb e5f4
0008fc 95c8
0008fd 95e3
0008fe 2d60
0008ff 3261
000900 f021
000901 2d10
000902 940e 1139
000904 cff7
000905 916f
000906 91ff
000907 91ef
000908 e91b
000909 940e 1135
00090b e320
00090c 0f23
00090d 2f12
00090e 940e 1139
000910 e22f
000911 2f12
000912 940e 1139
000914 e321
000915 2f12
000916 940e 1139
000918 e320
000919 2f12
00091a 940e 1139
00091c 940e 115d                 	TTT P0A
00091e 940c 1122                 	jmp endT
                                 	bt3:
000920 e030
000921 e3e4
000922 e4fa
000923 9160 020c
000925 306a
000926 f011
000927 940c 092b
000929 940c 0c9b
00092b 932f
00092c 935f
00092d 937f
00092e 938f
00092f 93ff
000930 93ef
000931 e011
000932 940e 1135
000934 934f
000935 935f
000936 936f
000937 e144
000938 ef5f
000939 ef6f
00093a 956a
00093b 3060
00093c f7e9
00093d 955a
00093e 3050
00093f f7c9
000940 954a
000941 3040
000942 f7a9
000943 916f
000944 915f
000945 914f
000946 934f
000947 935f
000948 936f
000949 e144
00094a ef5f
00094b ef6f
00094c 956a
00094d 3060
00094e f7e9
00094f 955a
000950 3050
000951 f7c9
000952 954a
000953 3040
000954 f7a9
000955 916f
000956 915f
000957 914f
000958 e810
000959 940e 1135
00095b 93ef
00095c 93ff
00095d 936f
00095e 937f
00095f 939f
000960 9160 020c
000962 e2e0
000963 e4f5
000964 e872
000965 3060
000966 f039
000967 956a
000968 9488
000969 0fe7
00096a f7d0
00096b 95f3
00096c 940c 0965
00096e e090
00096f 9488
000970 0fe9
000971 f408
000972 95f3
000973 95c8
000974 95e3
000975 30e0
000976 f409
000977 95f3
000978 2d60
000979 3261
00097a f021
00097b 2d10
00097c 940e 1139
00097e cff4
00097f 919f
000980 917f
000981 916f
000982 91ff
000983 91ef
000984 934f
000985 935f
000986 936f
000987 e144
000988 ef5f
000989 ef6f
00098a 956a
00098b 3060
00098c f7e9
00098d 955a
00098e 3050
00098f f7c9
000990 954a
000991 3040
000992 f7a9
000993 916f
000994 915f
000995 914f
000996 9150 020e
000998 9180 020c
00099a 7053
00099b 3050
00099c f031
00099d 3051
00099e f031
00099f 3052
0009a0 f031
0009a1 3053
0009a2 f031
0009a3 940c 09ab
0009a5 940c 0a5d
0009a7 940c 0b0f
0009a9 940c 0bc1
0009ab e914
0009ac 940e 1135
0009ae 93ef
0009af 93ff
0009b0 936f
0009b1 937f
0009b2 939f
0009b3 9160 020c
0009b5 e2e0
0009b6 e4f5
0009b7 e872
0009b8 3060
0009b9 f039
0009ba 956a
0009bb 9488
0009bc 0fe7
0009bd f7d0
0009be 95f3
0009bf 940c 09b8
0009c1 e592
0009c2 9488
0009c3 0fe9
0009c4 f408
0009c5 95f3
0009c6 95c8
0009c7 95e3
0009c8 30e0
0009c9 f409
0009ca 95f3
0009cb 2d60
0009cc 3261
0009cd f021
0009ce 2d10
0009cf 940e 1139
0009d1 cff4
0009d2 919f
0009d3 917f
0009d4 916f
0009d5 91ff
0009d6 91ef
0009d7 e91e
0009d8 940e 1135
0009da 93ef
0009db 93ff
0009dc 936f
0009dd 937f
0009de 939f
0009df 9160 020c
0009e1 e2e0
0009e2 e4f5
0009e3 e872
0009e4 3060
0009e5 f039
0009e6 956a
0009e7 9488
0009e8 0fe7
0009e9 f7d0
0009ea 95f3
0009eb 940c 09e4
0009ed e59e
0009ee 9488
0009ef 0fe9
0009f0 f408
0009f1 95f3
0009f2 95c8
0009f3 95e3
0009f4 30e0
0009f5 f409
0009f6 95f3
0009f7 2d60
0009f8 3261
0009f9 f021
0009fa 2d10
0009fb 940e 1139
0009fd cff4
0009fe 919f
0009ff 917f
000a00 916f
000a01 91ff
000a02 91ef
000a03 ed14
000a04 940e 1135
000a06 93ef
000a07 93ff
000a08 936f
000a09 937f
000a0a 939f
000a0b 9160 020c
000a0d e2e0
000a0e e4f5
000a0f e872
000a10 3060
000a11 f039
000a12 956a
000a13 9488
000a14 0fe7
000a15 f7d0
000a16 95f3
000a17 940c 0a10
000a19 e69a
000a1a 9488
000a1b 0fe9
000a1c f408
000a1d 95f3
000a1e 95c8
000a1f 95e3
000a20 30e0
000a21 f409
000a22 95f3
000a23 2d60
000a24 3261
000a25 f021
000a26 2d10
000a27 940e 1139
000a29 cff4
000a2a 919f
000a2b 917f
000a2c 916f
000a2d 91ff
000a2e 91ef
000a2f ed1e
000a30 940e 1135
000a32 93ef
000a33 93ff
000a34 936f
000a35 937f
000a36 939f
000a37 9160 020c
000a39 e2e0
000a3a e4f5
000a3b e872
000a3c 3060
000a3d f039
000a3e 956a
000a3f 9488
000a40 0fe7
000a41 f7d0
000a42 95f3
000a43 940c 0a3c
000a45 e796
000a46 9488
000a47 0fe9
000a48 f408
000a49 95f3
000a4a 95c8
000a4b 95e3
000a4c 30e0
000a4d f409
000a4e 95f3
000a4f 2d60
000a50 3261
000a51 f021
000a52 2d10
000a53 940e 1139
000a55 cff4
000a56 919f
000a57 917f
000a58 916f
000a59 91ff
000a5a 91ef
000a5b 940c 0c73
000a5d e914
000a5e 940e 1135
000a60 93ef
000a61 93ff
000a62 936f
000a63 937f
000a64 939f
000a65 9160 020c
000a67 e2e0
000a68 e4f5
000a69 e872
000a6a 3060
000a6b f039
000a6c 956a
000a6d 9488
000a6e 0fe7
000a6f f7d0
000a70 95f3
000a71 940c 0a6a
000a73 e796
000a74 9488
000a75 0fe9
000a76 f408
000a77 95f3
000a78 95c8
000a79 95e3
000a7a 30e0
000a7b f409
000a7c 95f3
000a7d 2d60
000a7e 3261
000a7f f021
000a80 2d10
000a81 940e 1139
000a83 cff4
000a84 919f
000a85 917f
000a86 916f
000a87 91ff
000a88 91ef
000a89 e91e
000a8a 940e 1135
000a8c 93ef
000a8d 93ff
000a8e 936f
000a8f 937f
000a90 939f
000a91 9160 020c
000a93 e2e0
000a94 e4f5
000a95 e872
000a96 3060
000a97 f039
000a98 956a
000a99 9488
000a9a 0fe7
000a9b f7d0
000a9c 95f3
000a9d 940c 0a96
000a9f e592
000aa0 9488
000aa1 0fe9
000aa2 f408
000aa3 95f3
000aa4 95c8
000aa5 95e3
000aa6 30e0
000aa7 f409
000aa8 95f3
000aa9 2d60
000aaa 3261
000aab f021
000aac 2d10
000aad 940e 1139
000aaf cff4
000ab0 919f
000ab1 917f
000ab2 916f
000ab3 91ff
000ab4 91ef
000ab5 ed14
000ab6 940e 1135
000ab8 93ef
000ab9 93ff
000aba 936f
000abb 937f
000abc 939f
000abd 9160 020c
000abf e2e0
000ac0 e4f5
000ac1 e872
000ac2 3060
000ac3 f039
000ac4 956a
000ac5 9488
000ac6 0fe7
000ac7 f7d0
000ac8 95f3
000ac9 940c 0ac2
000acb e59e
000acc 9488
000acd 0fe9
000ace f408
000acf 95f3
000ad0 95c8
000ad1 95e3
000ad2 30e0
000ad3 f409
000ad4 95f3
000ad5 2d60
000ad6 3261
000ad7 f021
000ad8 2d10
000ad9 940e 1139
000adb cff4
000adc 919f
000add 917f
000ade 916f
000adf 91ff
000ae0 91ef
000ae1 ed1e
000ae2 940e 1135
000ae4 93ef
000ae5 93ff
000ae6 936f
000ae7 937f
000ae8 939f
000ae9 9160 020c
000aeb e2e0
000aec e4f5
000aed e872
000aee 3060
000aef f039
000af0 956a
000af1 9488
000af2 0fe7
000af3 f7d0
000af4 95f3
000af5 940c 0aee
000af7 e69a
000af8 9488
000af9 0fe9
000afa f408
000afb 95f3
000afc 95c8
000afd 95e3
000afe 30e0
000aff f409
000b00 95f3
000b01 2d60
000b02 3261
000b03 f021
000b04 2d10
000b05 940e 1139
000b07 cff4
000b08 919f
000b09 917f
000b0a 916f
000b0b 91ff
000b0c 91ef
000b0d 940c 0c73
000b0f e914
000b10 940e 1135
000b12 93ef
000b13 93ff
000b14 936f
000b15 937f
000b16 939f
000b17 9160 020c
000b19 e2e0
000b1a e4f5
000b1b e872
000b1c 3060
000b1d f039
000b1e 956a
000b1f 9488
000b20 0fe7
000b21 f7d0
000b22 95f3
000b23 940c 0b1c
000b25 e69a
000b26 9488
000b27 0fe9
000b28 f408
000b29 95f3
000b2a 95c8
000b2b 95e3
000b2c 30e0
000b2d f409
000b2e 95f3
000b2f 2d60
000b30 3261
000b31 f021
000b32 2d10
000b33 940e 1139
000b35 cff4
000b36 919f
000b37 917f
000b38 916f
000b39 91ff
000b3a 91ef
000b3b e91e
000b3c 940e 1135
000b3e 93ef
000b3f 93ff
000b40 936f
000b41 937f
000b42 939f
000b43 9160 020c
000b45 e2e0
000b46 e4f5
000b47 e872
000b48 3060
000b49 f039
000b4a 956a
000b4b 9488
000b4c 0fe7
000b4d f7d0
000b4e 95f3
000b4f 940c 0b48
000b51 e796
000b52 9488
000b53 0fe9
000b54 f408
000b55 95f3
000b56 95c8
000b57 95e3
000b58 30e0
000b59 f409
000b5a 95f3
000b5b 2d60
000b5c 3261
000b5d f021
000b5e 2d10
000b5f 940e 1139
000b61 cff4
000b62 919f
000b63 917f
000b64 916f
000b65 91ff
000b66 91ef
000b67 ed14
000b68 940e 1135
000b6a 93ef
000b6b 93ff
000b6c 936f
000b6d 937f
000b6e 939f
000b6f 9160 020c
000b71 e2e0
000b72 e4f5
000b73 e872
000b74 3060
000b75 f039
000b76 956a
000b77 9488
000b78 0fe7
000b79 f7d0
000b7a 95f3
000b7b 940c 0b74
000b7d e592
000b7e 9488
000b7f 0fe9
000b80 f408
000b81 95f3
000b82 95c8
000b83 95e3
000b84 30e0
000b85 f409
000b86 95f3
000b87 2d60
000b88 3261
000b89 f021
000b8a 2d10
000b8b 940e 1139
000b8d cff4
000b8e 919f
000b8f 917f
000b90 916f
000b91 91ff
000b92 91ef
000b93 ed1e
000b94 940e 1135
000b96 93ef
000b97 93ff
000b98 936f
000b99 937f
000b9a 939f
000b9b 9160 020c
000b9d e2e0
000b9e e4f5
000b9f e872
000ba0 3060
000ba1 f039
000ba2 956a
000ba3 9488
000ba4 0fe7
000ba5 f7d0
000ba6 95f3
000ba7 940c 0ba0
000ba9 e59e
000baa 9488
000bab 0fe9
000bac f408
000bad 95f3
000bae 95c8
000baf 95e3
000bb0 30e0
000bb1 f409
000bb2 95f3
000bb3 2d60
000bb4 3261
000bb5 f021
000bb6 2d10
000bb7 940e 1139
000bb9 cff4
000bba 919f
000bbb 917f
000bbc 916f
000bbd 91ff
000bbe 91ef
000bbf 940c 0c73
000bc1 e914
000bc2 940e 1135
000bc4 93ef
000bc5 93ff
000bc6 936f
000bc7 937f
000bc8 939f
000bc9 9160 020c
000bcb e2e0
000bcc e4f5
000bcd e872
000bce 3060
000bcf f039
000bd0 956a
000bd1 9488
000bd2 0fe7
000bd3 f7d0
000bd4 95f3
000bd5 940c 0bce
000bd7 e796
000bd8 9488
000bd9 0fe9
000bda f408
000bdb 95f3
000bdc 95c8
000bdd 95e3
000bde 30e0
000bdf f409
000be0 95f3
000be1 2d60
000be2 3261
000be3 f021
000be4 2d10
000be5 940e 1139
000be7 cff4
000be8 919f
000be9 917f
000bea 916f
000beb 91ff
000bec 91ef
000bed e91e
000bee 940e 1135
000bf0 93ef
000bf1 93ff
000bf2 936f
000bf3 937f
000bf4 939f
000bf5 9160 020c
000bf7 e2e0
000bf8 e4f5
000bf9 e872
000bfa 3060
000bfb f039
000bfc 956a
000bfd 9488
000bfe 0fe7
000bff f7d0
000c00 95f3
000c01 940c 0bfa
000c03 e592
000c04 9488
000c05 0fe9
000c06 f408
000c07 95f3
000c08 95c8
000c09 95e3
000c0a 30e0
000c0b f409
000c0c 95f3
000c0d 2d60
000c0e 3261
000c0f f021
000c10 2d10
000c11 940e 1139
000c13 cff4
000c14 919f
000c15 917f
000c16 916f
000c17 91ff
000c18 91ef
000c19 ed14
000c1a 940e 1135
000c1c 93ef
000c1d 93ff
000c1e 936f
000c1f 937f
000c20 939f
000c21 9160 020c
000c23 e2e0
000c24 e4f5
000c25 e872
000c26 3060
000c27 f039
000c28 956a
000c29 9488
000c2a 0fe7
000c2b f7d0
000c2c 95f3
000c2d 940c 0c26
000c2f e59e
000c30 9488
000c31 0fe9
000c32 f408
000c33 95f3
000c34 95c8
000c35 95e3
000c36 30e0
000c37 f409
000c38 95f3
000c39 2d60
000c3a 3261
000c3b f021
000c3c 2d10
000c3d 940e 1139
000c3f cff4
000c40 919f
000c41 917f
000c42 916f
000c43 91ff
000c44 91ef
000c45 ed1e
000c46 940e 1135
000c48 93ef
000c49 93ff
000c4a 936f
000c4b 937f
000c4c 939f
000c4d 9160 020c
000c4f e2e0
000c50 e4f5
000c51 e872
000c52 3060
000c53 f039
000c54 956a
000c55 9488
000c56 0fe7
000c57 f7d0
000c58 95f3
000c59 940c 0c52
000c5b e69a
000c5c 9488
000c5d 0fe9
000c5e f408
000c5f 95f3
000c60 95c8
000c61 95e3
000c62 30e0
000c63 f409
000c64 95f3
000c65 2d60
000c66 3261
000c67 f021
000c68 2d10
000c69 940e 1139
000c6b cff4
000c6c 919f
000c6d 917f
000c6e 916f
000c6f 91ff
000c70 91ef
000c71 940c 0c73
000c73 9150 020e
000c75 9553
000c76 7053
000c77 9350 020e
000c79 91ef
000c7a 91ff
000c7b 918f
000c7c 917f
000c7d 915f
000c7e 912f
000c7f 932f
000c80 9120 020c
000c82 9523
000c83 9320 020c
000c85 912f
000c86 940e 115d
000c88 95c8
000c89 9631
000c8a 938f
000c8b 937f
000c8c 9180 020e
000c8e 0e08
000c8f 2d70
000c90 957a
000c91 7073
000c92 9180 0201
000c94 1787
000c95 f409
000c96 9533
000c97 917f
000c98 918f
000c99 940c 0923
000c9b e060
000c9c 9360 020c
000c9e e011
000c9f 940e 1135
000ca1 934f
000ca2 935f
000ca3 936f
000ca4 e144
000ca5 ef5f
000ca6 ef6f
000ca7 956a
000ca8 3060
000ca9 f7e9
000caa 955a
000cab 3050
000cac f7c9
000cad 954a
000cae 3040
000caf f7a9
000cb0 916f
000cb1 915f
000cb2 914f
000cb3 934f
000cb4 935f
000cb5 936f
000cb6 e144
000cb7 ef5f
000cb8 ef6f
000cb9 956a
000cba 3060
000cbb f7e9
000cbc 955a
000cbd 3050
000cbe f7c9
000cbf 954a
000cc0 3040
000cc1 f7a9
000cc2 916f
000cc3 915f
000cc4 914f
000cc5 e011
000cc6 940e 1135
000cc8 934f
000cc9 935f
000cca 936f
000ccb e144
000ccc ef5f
000ccd ef6f
000cce 956a
000ccf 3060
000cd0 f7e9
000cd1 955a
000cd2 3050
000cd3 f7c9
000cd4 954a
000cd5 3040
000cd6 f7a9
000cd7 916f
000cd8 915f
000cd9 914f
000cda 934f
000cdb 935f
000cdc 936f
000cdd e144
000cde ef5f
000cdf ef6f
000ce0 956a
000ce1 3060
000ce2 f7e9
000ce3 955a
000ce4 3050
000ce5 f7c9
000ce6 954a
000ce7 3040
000ce8 f7a9
000ce9 916f
000cea 915f
000ceb 914f
000cec 93ef
000ced 93ff
000cee 936f
000cef 934f
000cf0 ef4f
000cf1 954a
000cf2 3040
000cf3 f7e9
000cf4 914f
000cf5 934f
000cf6 ef4f
000cf7 954a
000cf8 3040
000cf9 f7e9
000cfa 914f
000cfb e7ea
000cfc e5f4
000cfd 95c8
000cfe 95e3
000cff 2d60
000d00 3261
000d01 f021
000d02 2d10
000d03 940e 1139
000d05 cff7
000d06 916f
000d07 91ff
000d08 91ef
000d09 e91b
000d0a 940e 1135
000d0c e320
000d0d 0f23
000d0e 2f12
000d0f 940e 1139
000d11 e22f
000d12 2f12
000d13 940e 1139
000d15 e321
000d16 2f12
000d17 940e 1139
000d19 e320
000d1a 2f12
000d1b 940e 1139
000d1d 940e 115d                 	TTT H0A
000d1f 940c 1122                 	jmp endT
                                 	bt4:
000d21 e030
000d22 e7e0
000d23 e5f4
000d24 9160 020c
000d26 306a
000d27 f011
000d28 940c 0d2c
000d2a 940c 109c
000d2c 932f
000d2d 935f
000d2e 937f
000d2f 938f
000d30 93ff
000d31 93ef
000d32 e011
000d33 940e 1135
000d35 934f
000d36 935f
000d37 936f
000d38 e144
000d39 ef5f
000d3a ef6f
000d3b 956a
000d3c 3060
000d3d f7e9
000d3e 955a
000d3f 3050
000d40 f7c9
000d41 954a
000d42 3040
000d43 f7a9
000d44 916f
000d45 915f
000d46 914f
000d47 934f
000d48 935f
000d49 936f
000d4a e144
000d4b ef5f
000d4c ef6f
000d4d 956a
000d4e 3060
000d4f f7e9
000d50 955a
000d51 3050
000d52 f7c9
000d53 954a
000d54 3040
000d55 f7a9
000d56 916f
000d57 915f
000d58 914f
000d59 e810
000d5a 940e 1135
000d5c 93ef
000d5d 93ff
000d5e 936f
000d5f 937f
000d60 939f
000d61 9160 020c
000d63 e5ec
000d64 e4ff
000d65 e872
000d66 3060
000d67 f039
000d68 956a
000d69 9488
000d6a 0fe7
000d6b f7d0
000d6c 95f3
000d6d 940c 0d66
000d6f e090
000d70 9488
000d71 0fe9
000d72 f408
000d73 95f3
000d74 95c8
000d75 95e3
000d76 30e0
000d77 f409
000d78 95f3
000d79 2d60
000d7a 3261
000d7b f021
000d7c 2d10
000d7d 940e 1139
000d7f cff4
000d80 919f
000d81 917f
000d82 916f
000d83 91ff
000d84 91ef
000d85 934f
000d86 935f
000d87 936f
000d88 e144
000d89 ef5f
000d8a ef6f
000d8b 956a
000d8c 3060
000d8d f7e9
000d8e 955a
000d8f 3050
000d90 f7c9
000d91 954a
000d92 3040
000d93 f7a9
000d94 916f
000d95 915f
000d96 914f
000d97 9150 020e
000d99 9180 020c
000d9b 7053
000d9c 3050
000d9d f031
000d9e 3051
000d9f f031
000da0 3052
000da1 f031
000da2 3053
000da3 f031
000da4 940c 0dac
000da6 940c 0e5e
000da8 940c 0f10
000daa 940c 0fc2
000dac e914
000dad 940e 1135
000daf 93ef
000db0 93ff
000db1 936f
000db2 937f
000db3 939f
000db4 9160 020c
000db6 e5ec
000db7 e4ff
000db8 e872
000db9 3060
000dba f039
000dbb 956a
000dbc 9488
000dbd 0fe7
000dbe f7d0
000dbf 95f3
000dc0 940c 0db9
000dc2 e592
000dc3 9488
000dc4 0fe9
000dc5 f408
000dc6 95f3
000dc7 95c8
000dc8 95e3
000dc9 30e0
000dca f409
000dcb 95f3
000dcc 2d60
000dcd 3261
000dce f021
000dcf 2d10
000dd0 940e 1139
000dd2 cff4
000dd3 919f
000dd4 917f
000dd5 916f
000dd6 91ff
000dd7 91ef
000dd8 e91e
000dd9 940e 1135
000ddb 93ef
000ddc 93ff
000ddd 936f
000dde 937f
000ddf 939f
000de0 9160 020c
000de2 e5ec
000de3 e4ff
000de4 e872
000de5 3060
000de6 f039
000de7 956a
000de8 9488
000de9 0fe7
000dea f7d0
000deb 95f3
000dec 940c 0de5
000dee e59e
000def 9488
000df0 0fe9
000df1 f408
000df2 95f3
000df3 95c8
000df4 95e3
000df5 30e0
000df6 f409
000df7 95f3
000df8 2d60
000df9 3261
000dfa f021
000dfb 2d10
000dfc 940e 1139
000dfe cff4
000dff 919f
000e00 917f
000e01 916f
000e02 91ff
000e03 91ef
000e04 ed14
000e05 940e 1135
000e07 93ef
000e08 93ff
000e09 936f
000e0a 937f
000e0b 939f
000e0c 9160 020c
000e0e e5ec
000e0f e4ff
000e10 e872
000e11 3060
000e12 f039
000e13 956a
000e14 9488
000e15 0fe7
000e16 f7d0
000e17 95f3
000e18 940c 0e11
000e1a e69a
000e1b 9488
000e1c 0fe9
000e1d f408
000e1e 95f3
000e1f 95c8
000e20 95e3
000e21 30e0
000e22 f409
000e23 95f3
000e24 2d60
000e25 3261
000e26 f021
000e27 2d10
000e28 940e 1139
000e2a cff4
000e2b 919f
000e2c 917f
000e2d 916f
000e2e 91ff
000e2f 91ef
000e30 ed1e
000e31 940e 1135
000e33 93ef
000e34 93ff
000e35 936f
000e36 937f
000e37 939f
000e38 9160 020c
000e3a e5ec
000e3b e4ff
000e3c e872
000e3d 3060
000e3e f039
000e3f 956a
000e40 9488
000e41 0fe7
000e42 f7d0
000e43 95f3
000e44 940c 0e3d
000e46 e796
000e47 9488
000e48 0fe9
000e49 f408
000e4a 95f3
000e4b 95c8
000e4c 95e3
000e4d 30e0
000e4e f409
000e4f 95f3
000e50 2d60
000e51 3261
000e52 f021
000e53 2d10
000e54 940e 1139
000e56 cff4
000e57 919f
000e58 917f
000e59 916f
000e5a 91ff
000e5b 91ef
000e5c 940c 1074
000e5e e914
000e5f 940e 1135
000e61 93ef
000e62 93ff
000e63 936f
000e64 937f
000e65 939f
000e66 9160 020c
000e68 e5ec
000e69 e4ff
000e6a e872
000e6b 3060
000e6c f039
000e6d 956a
000e6e 9488
000e6f 0fe7
000e70 f7d0
000e71 95f3
000e72 940c 0e6b
000e74 e796
000e75 9488
000e76 0fe9
000e77 f408
000e78 95f3
000e79 95c8
000e7a 95e3
000e7b 30e0
000e7c f409
000e7d 95f3
000e7e 2d60
000e7f 3261
000e80 f021
000e81 2d10
000e82 940e 1139
000e84 cff4
000e85 919f
000e86 917f
000e87 916f
000e88 91ff
000e89 91ef
000e8a e91e
000e8b 940e 1135
000e8d 93ef
000e8e 93ff
000e8f 936f
000e90 937f
000e91 939f
000e92 9160 020c
000e94 e5ec
000e95 e4ff
000e96 e872
000e97 3060
000e98 f039
000e99 956a
000e9a 9488
000e9b 0fe7
000e9c f7d0
000e9d 95f3
000e9e 940c 0e97
000ea0 e592
000ea1 9488
000ea2 0fe9
000ea3 f408
000ea4 95f3
000ea5 95c8
000ea6 95e3
000ea7 30e0
000ea8 f409
000ea9 95f3
000eaa 2d60
000eab 3261
000eac f021
000ead 2d10
000eae 940e 1139
000eb0 cff4
000eb1 919f
000eb2 917f
000eb3 916f
000eb4 91ff
000eb5 91ef
000eb6 ed14
000eb7 940e 1135
000eb9 93ef
000eba 93ff
000ebb 936f
000ebc 937f
000ebd 939f
000ebe 9160 020c
000ec0 e5ec
000ec1 e4ff
000ec2 e872
000ec3 3060
000ec4 f039
000ec5 956a
000ec6 9488
000ec7 0fe7
000ec8 f7d0
000ec9 95f3
000eca 940c 0ec3
000ecc e59e
000ecd 9488
000ece 0fe9
000ecf f408
000ed0 95f3
000ed1 95c8
000ed2 95e3
000ed3 30e0
000ed4 f409
000ed5 95f3
000ed6 2d60
000ed7 3261
000ed8 f021
000ed9 2d10
000eda 940e 1139
000edc cff4
000edd 919f
000ede 917f
000edf 916f
000ee0 91ff
000ee1 91ef
000ee2 ed1e
000ee3 940e 1135
000ee5 93ef
000ee6 93ff
000ee7 936f
000ee8 937f
000ee9 939f
000eea 9160 020c
000eec e5ec
000eed e4ff
000eee e872
000eef 3060
000ef0 f039
000ef1 956a
000ef2 9488
000ef3 0fe7
000ef4 f7d0
000ef5 95f3
000ef6 940c 0eef
000ef8 e69a
000ef9 9488
000efa 0fe9
000efb f408
000efc 95f3
000efd 95c8
000efe 95e3
000eff 30e0
000f00 f409
000f01 95f3
000f02 2d60
000f03 3261
000f04 f021
000f05 2d10
000f06 940e 1139
000f08 cff4
000f09 919f
000f0a 917f
000f0b 916f
000f0c 91ff
000f0d 91ef
000f0e 940c 1074
000f10 e914
000f11 940e 1135
000f13 93ef
000f14 93ff
000f15 936f
000f16 937f
000f17 939f
000f18 9160 020c
000f1a e5ec
000f1b e4ff
000f1c e872
000f1d 3060
000f1e f039
000f1f 956a
000f20 9488
000f21 0fe7
000f22 f7d0
000f23 95f3
000f24 940c 0f1d
000f26 e69a
000f27 9488
000f28 0fe9
000f29 f408
000f2a 95f3
000f2b 95c8
000f2c 95e3
000f2d 30e0
000f2e f409
000f2f 95f3
000f30 2d60
000f31 3261
000f32 f021
000f33 2d10
000f34 940e 1139
000f36 cff4
000f37 919f
000f38 917f
000f39 916f
000f3a 91ff
000f3b 91ef
000f3c e91e
000f3d 940e 1135
000f3f 93ef
000f40 93ff
000f41 936f
000f42 937f
000f43 939f
000f44 9160 020c
000f46 e5ec
000f47 e4ff
000f48 e872
000f49 3060
000f4a f039
000f4b 956a
000f4c 9488
000f4d 0fe7
000f4e f7d0
000f4f 95f3
000f50 940c 0f49
000f52 e796
000f53 9488
000f54 0fe9
000f55 f408
000f56 95f3
000f57 95c8
000f58 95e3
000f59 30e0
000f5a f409
000f5b 95f3
000f5c 2d60
000f5d 3261
000f5e f021
000f5f 2d10
000f60 940e 1139
000f62 cff4
000f63 919f
000f64 917f
000f65 916f
000f66 91ff
000f67 91ef
000f68 ed14
000f69 940e 1135
000f6b 93ef
000f6c 93ff
000f6d 936f
000f6e 937f
000f6f 939f
000f70 9160 020c
000f72 e5ec
000f73 e4ff
000f74 e872
000f75 3060
000f76 f039
000f77 956a
000f78 9488
000f79 0fe7
000f7a f7d0
000f7b 95f3
000f7c 940c 0f75
000f7e e592
000f7f 9488
000f80 0fe9
000f81 f408
000f82 95f3
000f83 95c8
000f84 95e3
000f85 30e0
000f86 f409
000f87 95f3
000f88 2d60
000f89 3261
000f8a f021
000f8b 2d10
000f8c 940e 1139
000f8e cff4
000f8f 919f
000f90 917f
000f91 916f
000f92 91ff
000f93 91ef
000f94 ed1e
000f95 940e 1135
000f97 93ef
000f98 93ff
000f99 936f
000f9a 937f
000f9b 939f
000f9c 9160 020c
000f9e e5ec
000f9f e4ff
000fa0 e872
000fa1 3060
000fa2 f039
000fa3 956a
000fa4 9488
000fa5 0fe7
000fa6 f7d0
000fa7 95f3
000fa8 940c 0fa1
000faa e59e
000fab 9488
000fac 0fe9
000fad f408
000fae 95f3
000faf 95c8
000fb0 95e3
000fb1 30e0
000fb2 f409
000fb3 95f3
000fb4 2d60
000fb5 3261
000fb6 f021
000fb7 2d10
000fb8 940e 1139
000fba cff4
000fbb 919f
000fbc 917f
000fbd 916f
000fbe 91ff
000fbf 91ef
000fc0 940c 1074
000fc2 e914
000fc3 940e 1135
000fc5 93ef
000fc6 93ff
000fc7 936f
000fc8 937f
000fc9 939f
000fca 9160 020c
000fcc e5ec
000fcd e4ff
000fce e872
000fcf 3060
000fd0 f039
000fd1 956a
000fd2 9488
000fd3 0fe7
000fd4 f7d0
000fd5 95f3
000fd6 940c 0fcf
000fd8 e796
000fd9 9488
000fda 0fe9
000fdb f408
000fdc 95f3
000fdd 95c8
000fde 95e3
000fdf 30e0
000fe0 f409
000fe1 95f3
000fe2 2d60
000fe3 3261
000fe4 f021
000fe5 2d10
000fe6 940e 1139
000fe8 cff4
000fe9 919f
000fea 917f
000feb 916f
000fec 91ff
000fed 91ef
000fee e91e
000fef 940e 1135
000ff1 93ef
000ff2 93ff
000ff3 936f
000ff4 937f
000ff5 939f
000ff6 9160 020c
000ff8 e5ec
000ff9 e4ff
000ffa e872
000ffb 3060
000ffc f039
000ffd 956a
000ffe 9488
000fff 0fe7
001000 f7d0
001001 95f3
001002 940c 0ffb
001004 e592
001005 9488
001006 0fe9
001007 f408
001008 95f3
001009 95c8
00100a 95e3
00100b 30e0
00100c f409
00100d 95f3
00100e 2d60
00100f 3261
001010 f021
001011 2d10
001012 940e 1139
001014 cff4
001015 919f
001016 917f
001017 916f
001018 91ff
001019 91ef
00101a ed14
00101b 940e 1135
00101d 93ef
00101e 93ff
00101f 936f
001020 937f
001021 939f
001022 9160 020c
001024 e5ec
001025 e4ff
001026 e872
001027 3060
001028 f039
001029 956a
00102a 9488
00102b 0fe7
00102c f7d0
00102d 95f3
00102e 940c 1027
001030 e59e
001031 9488
001032 0fe9
001033 f408
001034 95f3
001035 95c8
001036 95e3
001037 30e0
001038 f409
001039 95f3
00103a 2d60
00103b 3261
00103c f021
00103d 2d10
00103e 940e 1139
001040 cff4
001041 919f
001042 917f
001043 916f
001044 91ff
001045 91ef
001046 ed1e
001047 940e 1135
001049 93ef
00104a 93ff
00104b 936f
00104c 937f
00104d 939f
00104e 9160 020c
001050 e5ec
001051 e4ff
001052 e872
001053 3060
001054 f039
001055 956a
001056 9488
001057 0fe7
001058 f7d0
001059 95f3
00105a 940c 1053
00105c e69a
00105d 9488
00105e 0fe9
00105f f408
001060 95f3
001061 95c8
001062 95e3
001063 30e0
001064 f409
001065 95f3
001066 2d60
001067 3261
001068 f021
001069 2d10
00106a 940e 1139
00106c cff4
00106d 919f
00106e 917f
00106f 916f
001070 91ff
001071 91ef
001072 940c 1074
001074 9150 020e
001076 9553
001077 7053
001078 9350 020e
00107a 91ef
00107b 91ff
00107c 918f
00107d 917f
00107e 915f
00107f 912f
001080 932f
001081 9120 020c
001083 9523
001084 9320 020c
001086 912f
001087 940e 115d
001089 95c8
00108a 9631
00108b 938f
00108c 937f
00108d 9180 020e
00108f 0e08
001090 2d70
001091 957a
001092 7073
001093 9180 0201
001095 1787
001096 f409
001097 9533
001098 917f
001099 918f
00109a 940c 0d24
00109c e060
00109d 9360 020c
00109f e011
0010a0 940e 1135
0010a2 934f
0010a3 935f
0010a4 936f
0010a5 e144
0010a6 ef5f
0010a7 ef6f
0010a8 956a
0010a9 3060
0010aa f7e9
0010ab 955a
0010ac 3050
0010ad f7c9
0010ae 954a
0010af 3040
0010b0 f7a9
0010b1 916f
0010b2 915f
0010b3 914f
0010b4 934f
0010b5 935f
0010b6 936f
0010b7 e144
0010b8 ef5f
0010b9 ef6f
0010ba 956a
0010bb 3060
0010bc f7e9
0010bd 955a
0010be 3050
0010bf f7c9
0010c0 954a
0010c1 3040
0010c2 f7a9
0010c3 916f
0010c4 915f
0010c5 914f
0010c6 e011
0010c7 940e 1135
0010c9 934f
0010ca 935f
0010cb 936f
0010cc e144
0010cd ef5f
0010ce ef6f
0010cf 956a
0010d0 3060
0010d1 f7e9
0010d2 955a
0010d3 3050
0010d4 f7c9
0010d5 954a
0010d6 3040
0010d7 f7a9
0010d8 916f
0010d9 915f
0010da 914f
0010db 934f
0010dc 935f
0010dd 936f
0010de e144
0010df ef5f
0010e0 ef6f
0010e1 956a
0010e2 3060
0010e3 f7e9
0010e4 955a
0010e5 3050
0010e6 f7c9
0010e7 954a
0010e8 3040
0010e9 f7a9
0010ea 916f
0010eb 915f
0010ec 914f
0010ed 93ef
0010ee 93ff
0010ef 936f
0010f0 934f
0010f1 ef4f
0010f2 954a
0010f3 3040
0010f4 f7e9
0010f5 914f
0010f6 934f
0010f7 ef4f
0010f8 954a
0010f9 3040
0010fa f7e9
0010fb 914f
0010fc e7ea
0010fd e5f4
0010fe 95c8
0010ff 95e3
001100 2d60
001101 3261
001102 f021
001103 2d10
001104 940e 1139
001106 cff7
001107 916f
001108 91ff
001109 91ef
00110a e91b
00110b 940e 1135
00110d e320
00110e 0f23
00110f 2f12
001110 940e 1139
001112 e22f
001113 2f12
001114 940e 1139
001116 e321
001117 2f12
001118 940e 1139
00111a e320
00111b 2f12
00111c 940e 1139
00111e 940e 115d                 	TTT L0A
001120 940c 1122                 	jmp endT
                                 	endT:
001122 940c 008d                 	JMP LOOP
                                 	.include "LCD.asm"
                                 
                                 ;=========== LCD Define ==================================================================
                                 			.equ	DATA_PORT	= PORTF	; LCD Data Port
                                 			.equ	DATA_PIN	= PINF
                                 			.equ	DATA_DDR	= DDRF
                                 
                                 			.equ	CMD_PORT	= PORTA	; LCD Control Port
                                 			.equ	CMD_PIN		= PINA
                                 			.equ	CMD_DDR		= DDRA
                                 
                                 			.equ	E		= 2
                                 			.equ	RW		= 1
                                 			.equ	RS		= 0
                                 
                                 			.equ	SPEED	= 14	; 14  XTAL=16MHz, 10  XTAL=8MHz,  
                                 									; 6  XTAL=4MHz, 5  XTAL<4MHz
                                 ;=========================================================================================
                                 /*Timer0_OV:
                                 	push r17
                                 	push r18
                                 	push r19
                                 	lds r17,tacts
                                 	lds r18,ds
                                 	lds r19,seconds
                                 	inc r17
                                 	cpi r17,200
                                 	brlo nots
                                 	ldi r17,0
                                 	inc r18
                                 	cpi r18,20
                                 	brlo nots
                                 	ldi r18,0
                                 	inc r19
                                 	sts seconds,r19
                                 	LCD_COORD 0,19
                                 	ldi r18,48
                                 	WR_DATA r19
                                 nots:
                                 	sts tacts,r17
                                 	sts ds,r18
                                 	pop r19
                                 	pop r18
                                 	pop r17
                                 		reti*/
                                 ;=========== LCD Proc ====================================================================
001124 9810                      InitHW:		CBI		CMD_PORT,RS
001125 9811                      			CBI		CMD_PORT,RW
001126 9812                      			CBI		CMD_PORT,E
                                 
001127 9a08                      			SBI		CMD_DDR,RS
001128 9a09                      			SBI		CMD_DDR,RW
001129 9a0a                      			SBI		CMD_DDR,E
                                 			
00112a d029                      			LCD_PORT_IN
00112b 9508                      			RET
                                 
                                 ;=========================================================================================
                                 BusyWait:	;LCD_PORT_IN
00112c 9810                      			CBI		CMD_PORT,RS
00112d 9a11                      			SBI		CMD_PORT,RW
00112e 9a12                      BusyLoop:	SBI		CMD_PORT,E
                                 			
00112f d029                      			RCALL	LCD_Delay
                                 
001130 9812                      			CBI		CMD_PORT,E
                                 
001131 b10f                      			IN		R16,DATA_PIN
001132 7800                      			ANDI	R16,0x80
                                 
001133 f7d1                      			BRNE	BusyLoop
001134 9508                      			RET
                                 ;=========================================================================================
                                 ;    .    R17
001135 94f8                      CMD_WR:		CLI
001136 dff5                      			RCALL	BusyWait
                                 
001137 9810                      			CBI		CMD_PORT,RS
001138 c003                      			RJMP	WR_END
                                 
                                 ;-----------------------------------------------------------------------------------------
                                 ;    .    R17
001139 94f8                      DATA_WR:	CLI
00113a dff1                      			RCALL	BusyWait
                                 			
00113b 9a10                      			SBI		CMD_PORT,RS
00113c 9811                      WR_END:		CBI		CMD_PORT,RW			
00113d 9a12                      			SBI		CMD_PORT,E	
                                 			
00113e ef0f
00113f bb00                      			LCD_PORT_OUT
001140 bb11                      			OUT		DATA_PORT,R17
                                 
001141 d017                      			RCALL	LCD_Delay
                                 
001142 9812                      			CBI		CMD_PORT,E
001143 d010                      			LCD_PORT_IN		
                                 
001144 9478                      			SEI
001145 9508                      			RET
                                 
                                 ;=========================================================================================
                                 ;    .   R17
001146 94f8                      CMD_RD:		CLI
001147 dfe4                      			RCALL	BusyWait
                                 		;	LCD_PORT_IN					;
                                 
001148 9810                      			CBI		CMD_PORT,RS
                                 			
001149 c003                      			RJMP	RD_END
                                 
                                 ;-----------------------------------------------------------------------------------------
                                 ;    .   R17
00114a 94f8                      DATA_RD:	CLI
00114b dfe0                      			RCALL	BusyWait
                                 		;	LCD_PORT_IN					;
                                 
00114c 9a10                      			SBI		CMD_PORT,RS
00114d 9a11                      RD_END:		SBI		CMD_PORT,RW
                                 
00114e 9a12                      			SBI		CMD_PORT,E
00114f d009                      			RCALL	LCD_Delay
001150 b11f                      			IN		R17,DATA_PIN
001151 9812                      			CBI		CMD_PORT,E
                                 			
001152 9478                      			SEI
001153 9508                      			RET
                                 
                                 ;=========================================================================================
                                 PortIn:		
001154 e000                      			LDI		R16,0			; LCD Data Port
001155 bb00                      			OUT		DATA_DDR,R16	;   
                                 
001156 ef0f                      			LDI		R16,0xFF		;  
001157 bb01                      			OUT		DATA_PORT,R16
                                 		
001158 9508                      			RET		
                                 ;=========================================================================================	
001159 e00e                      LCD_Delay:	LDI		R16,SPEED
00115a 950a                      L_loop:		DEC		R16
00115b f7f1                      			BRNE	L_loop
00115c 9508                      			RET
                                 
                                 ; Fill Screen ============================================================================
                                 	.include "Test.asm"
                                 
                                  * Test.asm
                                  *
                                  *  Created: 11.01.2020 14:24:28
                                  *   Author: User
                                  */ 
                                 onebutton:
00115d 932f                      	push r18
00115e 934f                      	push r20
00115f 935f                      	push r21
001160 936f                      	push r22
001161 e048                      	ldi r20,0b00001000
001162 b947                      	out DDRC,r20
                                 bb1:	
001163 e060                      	ldi r22,0
001164 e341                      	ldi r20,49
001165 ee17
001166 940e 1135                 	LCD_COORD 39,1
001168 2f14
001169 940e 1139                 	WR_DATA r20
00116b 934f
00116c 935f
00116d 936f
00116e e144
00116f ef5f
001170 ef6f
001171 956a
001172 3060
001173 f7e9
001174 955a
001175 3050
001176 f7c9
001177 954a
001178 3040
001179 f7a9
00117a 916f
00117b 915f
00117c 914f                      	BIG_DELAY
00117d 934f
00117e 935f
00117f 936f
001180 e144
001181 ef5f
001182 ef6f
001183 956a
001184 3060
001185 f7e9
001186 955a
001187 3050
001188 f7c9
001189 954a
00118a 3040
00118b f7a9
00118c 916f
00118d 915f
00118e 914f                      	BIG_DELAY
00118f b156                      	in r21,PINC
001190 3050                      	cpi r21,0
001191 f011                      	breq bb2
001192 940c 1227                 	jmp bbend
                                 bb2:	
001194 e061                      	ldi r22,1
001195 e342                      	ldi r20,50
001196 ee17
001197 940e 1135                 	LCD_COORD 39,1
001199 2f14
00119a 940e 1139                 	WR_DATA r20
00119c 934f
00119d 935f
00119e 936f
00119f e144
0011a0 ef5f
0011a1 ef6f
0011a2 956a
0011a3 3060
0011a4 f7e9
0011a5 955a
0011a6 3050
0011a7 f7c9
0011a8 954a
0011a9 3040
0011aa f7a9
0011ab 916f
0011ac 915f
0011ad 914f                      	BIG_DELAY
0011ae 934f
0011af 935f
0011b0 936f
0011b1 e144
0011b2 ef5f
0011b3 ef6f
0011b4 956a
0011b5 3060
0011b6 f7e9
0011b7 955a
0011b8 3050
0011b9 f7c9
0011ba 954a
0011bb 3040
0011bc f7a9
0011bd 916f
0011be 915f
0011bf 914f                      	BIG_DELAY
0011c0 b156                      	in r21,PINC
0011c1 3050                      	cpi r21,0
0011c2 f011                      	breq bb3
0011c3 940c 1227                 	jmp bbend
                                 bb3:	
0011c5 e062                      	ldi r22,2
0011c6 e343                      	ldi r20,51
0011c7 ee17
0011c8 940e 1135                 	LCD_COORD 39,1
0011ca 2f14
0011cb 940e 1139                 	WR_DATA r20
0011cd 934f
0011ce 935f
0011cf 936f
0011d0 e144
0011d1 ef5f
0011d2 ef6f
0011d3 956a
0011d4 3060
0011d5 f7e9
0011d6 955a
0011d7 3050
0011d8 f7c9
0011d9 954a
0011da 3040
0011db f7a9
0011dc 916f
0011dd 915f
0011de 914f                      	BIG_DELAY
0011df 934f
0011e0 935f
0011e1 936f
0011e2 e144
0011e3 ef5f
0011e4 ef6f
0011e5 956a
0011e6 3060
0011e7 f7e9
0011e8 955a
0011e9 3050
0011ea f7c9
0011eb 954a
0011ec 3040
0011ed f7a9
0011ee 916f
0011ef 915f
0011f0 914f                      	BIG_DELAY
0011f1 b156                      	in r21,PINC
0011f2 3050                      	cpi r21,0
0011f3 f011                      	breq bb4
0011f4 940c 1227                 	jmp bbend
                                 bb4:	
0011f6 e063                      	ldi r22,3
0011f7 e344                      	ldi r20,52
0011f8 ee17
0011f9 940e 1135                 	LCD_COORD 39,1
0011fb 2f14
0011fc 940e 1139                 	WR_DATA r20
0011fe 934f
0011ff 935f
001200 936f
001201 e144
001202 ef5f
001203 ef6f
001204 956a
001205 3060
001206 f7e9
001207 955a
001208 3050
001209 f7c9
00120a 954a
00120b 3040
00120c f7a9
00120d 916f
00120e 915f
00120f 914f                      	BIG_DELAY
001210 934f
001211 935f
001212 936f
001213 e144
001214 ef5f
001215 ef6f
001216 956a
001217 3060
001218 f7e9
001219 955a
00121a 3050
00121b f7c9
00121c 954a
00121d 3040
00121e f7a9
00121f 916f
001220 915f
001221 914f                      	BIG_DELAY
001222 b156                      	in r21,PINC
001223 3050                      	cpi r21,0
001224 f411                      	brne bbend
001225 940c 1163                 	jmp bb1
                                 bbend:
001227 9360 0201                 	sts cur_key,r22
001229 916f                      	pop r22
00122a 915f                      	pop r21
00122b 914f                      	pop r20
00122c 912f                      	pop r18
00122d 9508                      	ret
00122e 0000
00122f 0000
001230 0000
001231 0000
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(65): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
001232 0000                      	.db 0,0,0,0,0,0,0,0,0
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(66): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
001233 0000                      	GL: .db 0
001234 0000
001235 0000
001236 0000
001237 0000
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(67): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
001238 0000                      	.db 0,0,0,0,0,0,0,0,0
                                 	
001239 6843
00123a 6f6f
00123b 6573
00123c 7320
00123d 6275
00123e 656a
00123f 7463
001240 2020
001241 2020
001242 2020
001243 2e31
001244 6567
001245 676f
001246 2020
001247 3220
001248 702e
001249 7968
00124a 2020
00124b 2020
00124c 2020
00124d 2020
00124e 2020
00124f 2020
001250 2020
001251 2020
001252 2020
001253 2020
001254 2020
001255 2020
001256 2020
001257 2e33
001258 6968
001259 2073
00125a 2020
00125b 3420
00125c 6c2e
00125d 7469
00125e 2065
00125f 2020
001260 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(69): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
001261 0021                      sbj: .db "Choose subject      1.geog   2.phy                          3.his    4.lite     !"
                                 	.ORG 0x2000
                                 	// Geography TEST
                                 	//question 1
002000 2031
002001 7541
002002 7473
002003 6172
002004 696c
002005 6e61
002006 6320
002007 7061
002008 7469
002009 6c61
00200a 2020
00200b 2020
00200c 2020
00200d 2020
00200e 2020
00200f 2020
002010 2020
002011 2020
002012 2020
002013 2020
002014 7369
002015 2e2e
002016 202e
002017 2020
002018 2020
002019 2020
00201a 2020
00201b 2020
00201c 2020
00201d 2020
00201e 2020
00201f 2020
002020 2020
002021 2020
002022 2020
002023 2020
002024 2020
002025 2020
002026 2020
002027 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(73): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002028 0021                      	T0A: .db "1 Australian capital                    is...                                   !" //81
002029 6143
00202a 626e
00202b 7265
00202c 6172
00202d 2020
00202e 2021                      	T01: .db "Canberra  ! "		//93
00202f 654d
002030 626c
002031 756f
002032 6e72
002033 2065
002034 2021                      	T02: .db "Melbourne ! "		//105
002035 6550
002036 7472
002037 2020
002038 2020
002039 2020
00203a 2021                      	T03: .db "Pert      ! "		//117
00203b 6953
00203c 6e64
00203d 7965
00203e 2020
00203f 2020
002040 2021                      	T04: .db "Sidney    ! "		//129
                                 	//question 2
002041 5732
002042 6568
002043 6572
002044 6920
002045 2073
002046 6f6c
002047 6163
002048 6574
002049 2064
00204a 2020
00204b 2020
00204c 2020
00204d 2020
00204e 2020
00204f 2020
002050 2020
002051 2020
002052 2020
002053 2020
002054 2020
002055 4720
002056 6168
002057 616e
002058 203f
002059 2020
00205a 2020
00205b 2020
00205c 2020
00205d 2020
00205e 2020
00205f 2020
002060 2020
002061 2020
002062 2020
002063 2020
002064 2020
002065 2020
002066 2020
002067 2020
002068 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(79): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002069 0021                      	T1A: .db "2Where is located                        Ghana?                                 !"
00206a 6641
00206b 6972
00206c 6163
00206d 2020
00206e 2020
00206f 2021                      	T11: .db "Africa    ! "		//93
002070 7341
002071 6169
002072 2020
002073 2020
002074 2020
002075 2021                      	T12: .db "Asia      ! "		//105
002076 2e53
002077 6d41
002078 7265
002079 6369
00207a 2061
00207b 2021                      	T13: .db "S.America ! "		//117
00207c 2e4e
00207d 6d41
00207e 7265
00207f 6369
002080 2061
002081 2021                      	T14: .db "N.America ! "		//129
                                 	//question 3
002082 4e33
002083 544f
002084 6e20
002085 6965
002086 6867
002087 6f62
002088 7275
002089 6f20
00208a 2066
00208b 2020
00208c 2020
00208d 2020
00208e 2020
00208f 2020
002090 2020
002091 2020
002092 2020
002093 2020
002094 2020
002095 2020
002096 6843
002097 6e69
002098 3f61
002099 2020
00209a 2020
00209b 2020
00209c 2020
00209d 2020
00209e 2020
00209f 2020
0020a0 2020
0020a1 2020
0020a2 2020
0020a3 2020
0020a4 2020
0020a5 2020
0020a6 2020
0020a7 2020
0020a8 2020
0020a9 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(85): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0020aa 0021                      	T2A: .db "3NOT neighbour of                       China?                                  !"
0020ab 614c
0020ac 736f
0020ad 2020
0020ae 2020
0020af 2020
0020b0 2021                      	T21: .db "Laos      ! "		//93
0020b1 5043
0020b2 5244
0020b3 2020
0020b4 2020
0020b5 2020
0020b6 2021                      	T22: .db "CPDR      ! "		//105
0020b7 6f4d
0020b8 676e
0020b9 6c6f
0020ba 6169
0020bb 2020
0020bc 2021                      	T23: .db "Mongolia  ! "		//117
0020bd 7552
0020be 7373
0020bf 6169
0020c0 2020
0020c1 2020
0020c2 2021                      	T24: .db "Russia    ! "		//129
                                 	//question 4
0020c3 5434
0020c4 6568
0020c5 6820
0020c6 6769
0020c7 6568
0020c8 7473
0020c9 7020
0020ca 696f
0020cb 746e
0020cc 2020
0020cd 2020
0020ce 2020
0020cf 2020
0020d0 2020
0020d1 2020
0020d2 2020
0020d3 2020
0020d4 2020
0020d5 2020
0020d6 2020
0020d7 6e69
0020d8 7420
0020d9 6568
0020da 7720
0020db 726f
0020dc 646c
0020dd 2020
0020de 2020
0020df 2020
0020e0 2020
0020e1 2020
0020e2 2020
0020e3 2020
0020e4 2020
0020e5 2020
0020e6 2020
0020e7 2020
0020e8 2020
0020e9 2020
0020ea 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(91): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0020eb 0021                      	T3A: .db "4The highest point                      in the world                            !"
0020ec 6c45
0020ed 7262
0020ee 7375
0020ef 2020
0020f0 2020
0020f1 2021                      	T31: .db "Elbrus    ! "		//93
0020f2 7645
0020f3 7265
0020f4 7365
0020f5 2074
0020f6 2020
0020f7 2021                      	T32: .db "Everest   ! "		//105
0020f8 6f4d
0020f9 626e
0020fa 616c
0020fb 206e
0020fc 2020
0020fd 2021                      	T33: .db "Monblan   ! "		//117
0020fe 7445
0020ff 616e
002100 2020
002101 2020
002102 2020
002103 2021                      	T34: .db "Etna      ! "		//129
                                 	//question 5
002104 4835
002105 776f
002106 6d20
002107 6e61
002108 2079
002109 6573
00210a 7361
00210b 2020
00210c 2020
00210d 2020
00210e 2020
00210f 2020
002110 2020
002111 2020
002112 2020
002113 2020
002114 2020
002115 2020
002116 2020
002117 2020
002118 6963
002119 6372
00211a 656c
00211b 5220
00211c 7375
00211d 6973
00211e 2061
00211f 2020
002120 2020
002121 2020
002122 2020
002123 2020
002124 2020
002125 2020
002126 2020
002127 2020
002128 2020
002129 2020
00212a 2020
00212b 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(97): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00212c 0021                      	T4A: .db "5How many seas                          circle Russia                           !"
00212d 3231
00212e 2020
00212f 2020
002130 2020
002131 2020
002132 2021                      	T41: .db "12        ! "		//93
002133 3634
002134 2020
002135 2020
002136 2020
002137 2020
002138 2021                      	T42: .db "46        ! "		//105
002139 2037
00213a 2020
00213b 2020
00213c 2020
00213d 2020
00213e 2021                      	T43: .db "7         ! "		//117
00213f 2038
002140 2020
002141 2020
002142 2020
002143 2020
002144 2021                      	T44: .db "8         ! "		//129
                                 	//question 6
002145 5736
002146 6568
002147 6572
002148 6920
002149 206e
00214a 3032
00214b 3931
00214c 322d
00214d 2030
00214e 2020
00214f 2020
002150 2020
002151 2020
002152 2020
002153 2020
002154 2020
002155 2020
002156 2020
002157 2020
002158 2020
002159 6577
00215a 6572
00215b 6220
00215c 6769
00215d 6567
00215e 7473
00215f 6620
002160 7269
002161 2065
002162 2020
002163 2020
002164 2020
002165 2020
002166 2020
002167 2020
002168 2020
002169 2020
00216a 2020
00216b 2020
00216c 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(103): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00216d 0021                      	T5A: .db "6Where in 2019-20                       were biggest fire                       !"
00216e 5355
00216f 2041
002170 2020
002171 2020
002172 2020
002173 2021                      	T51: .db "USA       ! "		//93
002174 7541
002175 7473
002176 6172
002177 696c
002178 2061
002179 2021                      	T52: .db "Australia ! "		//105
00217a 2e4e
00217b 655a
00217c 6c61
00217d 6e61
00217e 2064
00217f 2021                      	T53: .db "N.Zealand ! "		//117
002180 6b55
002181 6172
002182 6e69
002183 2020
002184 2020
002185 2021                      	T54: .db "Ukrain    ! "		//129
                                 	//question 7
002186 5737
002187 6568
002188 6572
002189 6920
00218a 2073
00218b 6f6c
00218c 6163
00218d 6574
00218e 2064
00218f 2020
002190 2020
002191 2020
002192 2020
002193 2020
002194 2020
002195 2020
002196 2020
002197 2020
002198 2020
002199 2020
00219a 6874
00219b 2065
00219c 7264
00219d 6569
00219e 7473
00219f 7020
0021a0 616c
0021a1 6563
0021a2 203f
0021a3 2020
0021a4 2020
0021a5 2020
0021a6 2020
0021a7 2020
0021a8 2020
0021a9 2020
0021aa 2020
0021ab 2020
0021ac 2020
0021ad 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(109): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0021ae 0021                      	T6A: .db "7Where is located                       the driest place?                       !"
0021af 6641
0021b0 6972
0021b1 6163
0021b2 2020
0021b3 2020
0021b4 2021                      	T61: .db "Africa    ! "		//93
0021b5 7545
0021b6 6f72
0021b7 6570
0021b8 2020
0021b9 2020
0021ba 2021                      	T62: .db "Europe    ! "		//105
0021bb 6e41
0021bc 6174
0021bd 6372
0021be 6974
0021bf 6164
0021c0 2021                      	T63: .db "Antarctida! "		//117
0021c1 7341
0021c2 6169
0021c3 2020
0021c4 2020
0021c5 2020
0021c6 2021                      	T64: .db "Asia      ! "		//129
                                 	//question 8
0021c7 4838
0021c8 776f
0021c9 6d20
0021ca 6e61
0021cb 2079
0021cc 6f63
0021cd 6e75
0021ce 6972
0021cf 7365
0021d0 2020
0021d1 2020
0021d2 2020
0021d3 2020
0021d4 2020
0021d5 2020
0021d6 2020
0021d7 2020
0021d8 2020
0021d9 2020
0021da 2020
0021db 6e69
0021dc 7420
0021dd 6568
0021de 4520
0021df 3f55
0021e0 2020
0021e1 2020
0021e2 2020
0021e3 2020
0021e4 2020
0021e5 2020
0021e6 2020
0021e7 2020
0021e8 2020
0021e9 2020
0021ea 2020
0021eb 2020
0021ec 2020
0021ed 2020
0021ee 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(115): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0021ef 0021                      	T7A: .db "8How many counries                      in the EU?                              !"
0021f0 3033
0021f1 2020
0021f2 2020
0021f3 2020
0021f4 2020
0021f5 2021                      	T71: .db "30        ! "		//93
0021f6 3832
0021f7 2020
0021f8 2020
0021f9 2020
0021fa 2020
0021fb 2021                      	T72: .db "28        ! "		//105
0021fc 3432
0021fd 2020
0021fe 2020
0021ff 2020
002200 2020
002201 2021                      	T73: .db "24        ! "		//117
002202 2038
002203 2020
002204 2020
002205 2020
002206 2020
002207 2021                      	T74: .db "8         ! "		//129
                                 	//question 9
002208 4839
002209 776f
00220a 6d20
00220b 6e61
00220c 2079
00220d 6972
00220e 6576
00220f 7372
002210 2020
002211 2020
002212 2020
002213 2020
002214 2020
002215 2020
002216 2020
002217 2020
002218 2020
002219 2020
00221a 2020
00221b 2020
00221c 6e69
00221d 5320
00221e 4270
00221f 203f
002220 2020
002221 2020
002222 2020
002223 2020
002224 2020
002225 2020
002226 2020
002227 2020
002228 2020
002229 2020
00222a 2020
00222b 2020
00222c 2020
00222d 2020
00222e 2020
00222f 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(121): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002230 0021                      	T8A: .db "9How many rivers                        in SpB?                                 !"
002231 3837
002232 2020
002233 2020
002234 2020
002235 2020
002236 2021                      	T81: .db "78        ! "		//93
002237 3032
002238 2031
002239 2020
00223a 2020
00223b 2020
00223c 2021                      	T82: .db "201       ! "		//105
00223d 3938
00223e 2020
00223f 2020
002240 2020
002241 2020
002242 2021                      	T83: .db "89        ! "		//117
002243 3637
002244 2020
002245 2020
002246 2020
002247 2020
002248 2021                      	T84: .db "76        ! "		//129
                                 	//question 10
002249 3031
00224a 6854
00224b 2065
00224c 6564
00224d 7065
00224e 7365
00224f 2074
002250 656d
002251 7274
002252 206f
002253 2020
002254 2020
002255 2020
002256 2020
002257 2020
002258 2020
002259 2020
00225a 2020
00225b 2020
00225c 2020
00225d 7473
00225e 7461
00225f 6f69
002260 206e
002261 6f6c
002262 6163
002263 6574
002264 2e64
002265 202e
002266 2020
002267 2020
002268 2020
002269 2020
00226a 2020
00226b 2020
00226c 2020
00226d 2020
00226e 2020
00226f 2020
002270 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(127): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002271 0021                      	T9A: .db "10The deepest metro                     station located..                       !"
002272 7053
002273 2042
002274 2020
002275 2020
002276 2020
002277 2021                      	T91: .db "SpB       ! "		//93
002278 6f4d
002279 6373
00227a 776f
00227b 2020
00227c 2020
00227d 2021                      	T92: .db "Moscow    ! "		//105
00227e 694b
00227f 7665
002280 2020
002281 2020
002282 2020
002283 2021                      	T93: .db "Kiev      ! "		//117
002284 6f48
002285 676e
002286 6f6b
002287 676e
002288 2020
002289 2021                      	T94: .db "Hongkong  ! "		//129
00228a 0000
00228b 0100
00228c 0100
00228d 0102
00228e 0202
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(132): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00228f 0021                      	GR: .db 0,0,0,1,0,1,2,1,2,2,'!'
                                 	//History test
                                 //question 1
002290 5731
002291 6568
002292 206e
002293 6177
002294 2073
002295 654c
002296 696e
002297 206e
002298 2020
002299 2020
00229a 2020
00229b 2020
00229c 2020
00229d 2020
00229e 2020
00229f 2020
0022a0 2020
0022a1 2020
0022a2 2020
0022a3 2020
0022a4 6f62
0022a5 6e72
0022a6 203f
0022a7 2020
0022a8 2020
0022a9 2020
0022aa 2020
0022ab 2020
0022ac 2020
0022ad 2020
0022ae 2020
0022af 2020
0022b0 2020
0022b1 2020
0022b2 2020
0022b3 2020
0022b4 2020
0022b5 2020
0022b6 2020
0022b7 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(135): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0022b8 0021                      	H0A: .db "1When was Lenin                         born?                                   !" //81
0022b9 3831
0022ba 3537
0022bb 2020
0022bc 2020
0022bd 2020
0022be 2021                      	H01: .db "1875      ! "		//93
0022bf 3831
0022c0 3536
0022c1 2020
0022c2 2020
0022c3 2020
0022c4 2021                      	H02: .db "1865      ! "		//105
0022c5 3231
0022c6 3034
0022c7 2020
0022c8 2020
0022c9 2020
0022ca 2021                      	H03: .db "1240      ! "		//117
0022cb 3831
0022cc 3038
0022cd 2020
0022ce 2020
0022cf 2120
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(139): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0022d0 0020                      	H04: .db "1880     ! "		//129
                                 	//question 2
0022d1 4832
0022d2 776f
0022d3 6d20
0022d4 6e61
0022d5 2079
0022d6 6579
0022d7 7261
0022d8 2073
0022d9 6168
0022da 2073
0022db 2020
0022dc 2020
0022dd 2020
0022de 2020
0022df 2020
0022e0 2020
0022e1 2020
0022e2 2020
0022e3 2020
0022e4 2020
0022e5 3031
0022e6 2d30
0022e7 2079
0022e8 6177
0022e9 2072
0022ea 6f63
0022eb 746e
0022ec 6e69
0022ed 6575
0022ee 3f64
0022ef 2020
0022f0 2020
0022f1 2020
0022f2 2020
0022f3 2020
0022f4 2020
0022f5 2020
0022f6 2020
0022f7 2020
0022f8 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(141): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0022f9 0021                      	H1A: .db "2How many years has                     100-y war continued?                    !"
0022fa 3031
0022fb 3030
0022fc 2020
0022fd 2020
0022fe 2020
0022ff 2021                      	H11: .db "1000      ! "		//93
002300 3131
002301 2036
002302 2020
002303 2020
002304 2020
002305 2021                      	H12: .db "116       ! "		//105
002306 3031
002307 2020
002308 2020
002309 2020
00230a 2020
00230b 2021                      	H13: .db "10        ! "		//117
00230c 3939
00230d 2020
00230e 2020
00230f 2020
002310 2020
002311 2021                      	H14: .db "99        ! "		//129
                                 	//question 3
002312 5733
002313 6f68
002314 6c20
002315 7561
002316 636e
002317 6568
002318 2064
002319 6966
00231a 7372
00231b 2074
00231c 2020
00231d 2020
00231e 2020
00231f 2020
002320 2020
002321 2020
002322 2020
002323 2020
002324 2020
002325 2020
002326 6f72
002327 6b63
002328 7465
002329 6920
00232a 206e
00232b 7073
00232c 6361
00232d 3f65
00232e 2020
00232f 2020
002330 2020
002331 2020
002332 2020
002333 2020
002334 2020
002335 2020
002336 2020
002337 2020
002338 2020
002339 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(147): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00233a 0021                      	H2A: .db "3Who launched first                     rocket in space?                        !"
00233b 2e57
00233c 7242
00233d 7561
00233e 206e
00233f 2020
002340 2021                      	H21: .db "W.Braun   ! "		//93
002341 6f4b
002342 6f72
002343 656c
002344 2076
002345 2020
002346 2021                      	H22: .db "Korolev   ! "		//105
002347 654c
002348 696e
002349 206e
00234a 2020
00234b 2020
00234c 2021                      	H23: .db "Lenin     ! "		//117
00234d 6153
00234e 686b
00234f 7261
002350 766f
002351 2020
002352 2021                      	H24: .db "Sakharov  ! "		//129
                                 	//question 4
002353 5734
002354 6f68
002355 6920
002356 766e
002357 6e65
002358 6574
002359 2064
00235a 6966
00235b 7372
00235c 2074
00235d 2020
00235e 2020
00235f 2020
002360 2020
002361 2020
002362 2020
002363 2020
002364 2020
002365 2020
002366 2020
002367 7561
002368 6f74
002369 6163
00236a 3f72
00236b 2020
00236c 2020
00236d 2020
00236e 2020
00236f 2020
002370 2020
002371 2020
002372 2020
002373 2020
002374 2020
002375 2020
002376 2020
002377 2020
002378 2020
002379 2020
00237a 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(153): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00237b 0021                      	H3A: .db "4Who invented first                     autocar?                                !"
00237c 6953
00237d 6f6b
00237e 7372
00237f 696b
002380 2079
002381 2021                      	H31: .db "Sikorskiy ! "		//93
002382 6542
002383 7a6e
002384 2020
002385 2020
002386 2020
002387 2021                      	H32: .db "Benz      ! "		//105
002388 6f46
002389 6472
00238a 2020
00238b 2020
00238c 2020
00238d 2021                      	H33: .db "Ford      ! "		//117
00238e 6f50
00238f 7372
002390 6863
002391 2065
002392 2020
002393 2021                      	H34: .db "Porsche   ! "		//129
                                 	//question 5
002394 5735
002395 6568
002396 206e
002397 6177
002398 2073
002399 6874
00239a 2065
00239b 6963
00239c 6976
00239d 206c
00239e 2020
00239f 2020
0023a0 2020
0023a1 2020
0023a2 2020
0023a3 2020
0023a4 2020
0023a5 2020
0023a6 2020
0023a7 2020
0023a8 6e69
0023a9 5520
0023aa 4153
0023ab 203f
0023ac 2020
0023ad 2020
0023ae 2020
0023af 2020
0023b0 2020
0023b1 2020
0023b2 2020
0023b3 2020
0023b4 2020
0023b5 2020
0023b6 2020
0023b7 2020
0023b8 2020
0023b9 2020
0023ba 2020
0023bb 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(159): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0023bc 0021                      	H4A: .db "5When was the civil                     in USA?                                 !"
0023bd 3731
0023be 3638
0023bf 382d
0023c0 2039
0023c1 2020
0023c2 2021                      	H41: .db "1786-89   ! "		//93
0023c3 3831
0023c4 3535
0023c5 352d
0023c6 2038
0023c7 2020
0023c8 2021                      	H42: .db "1855-58   ! "		//105
0023c9 3831
0023ca 3136
0023cb 362d
0023cc 2035
0023cd 2020
0023ce 2021                      	H43: .db "1861-65   ! "		//117
0023cf 3831
0023d0 3838
0023d1 392d
0023d2 2033
0023d3 2020
0023d4 2021                      	H44: .db "1888-93   ! "		//129
                                 	//question 6
0023d5 5436
0023d6 6568
0023d7 6220
0023d8 6769
0023d9 6567
0023da 7473
0023db 6220
0023dc 7461
0023dd 6c74
0023de 2065
0023df 2020
0023e0 2020
0023e1 2020
0023e2 2020
0023e3 2020
0023e4 2020
0023e5 2020
0023e6 2020
0023e7 2020
0023e8 2020
0023e9 6e69
0023ea 5720
0023eb 4957
0023ec 2020
0023ed 2020
0023ee 2020
0023ef 2020
0023f0 2020
0023f1 2020
0023f2 2020
0023f3 2020
0023f4 2020
0023f5 2020
0023f6 2020
0023f7 2020
0023f8 2020
0023f9 2020
0023fa 2020
0023fb 2020
0023fc 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(165): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0023fd 0021                      	H5A: .db "6The biggest battle                     in WWI                                  !"
0023fe 6f53
0023ff 6d6d
002400 2061
002401 2020
002402 2020
002403 2021                      	H51: .db "Somma     ! "		//93
002404 6556
002405 6472
002406 6e75
002407 2020
002408 2020
002409 2021                      	H52: .db "Verdun    ! "		//105
00240a 6f4c
00240b 7a64
00240c 2020
00240d 2020
00240e 2020
00240f 2021                      	H53: .db "Lodz      ! "		//117
002410 7049
002411 6572
002412 2073
002413 2020
002414 2020
002415 2021                      	H54: .db "Ipres     ! "		//129
                                 	//question 7
002416 5737
002417 6568
002418 6572
002419 7320
00241a 6174
00241b 7472
00241c 6465
00241d 3120
00241e 7473
00241f 2020
002420 2020
002421 2020
002422 2020
002423 2020
002424 2020
002425 2020
002426 2020
002427 2020
002428 2020
002429 2020
00242a 6e69
00242b 2e64
00242c 7220
00242d 7665
00242e 6c6f
00242f 7475
002430 6f69
002431 3f6e
002432 2020
002433 2020
002434 2020
002435 2020
002436 2020
002437 2020
002438 2020
002439 2020
00243a 2020
00243b 2020
00243c 2020
00243d 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(171): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00243e 0021                      	H6A: .db "7Where started 1st                      ind. revolution?                        !"
00243f 5355
002440 2041
002441 2020
002442 2020
002443 2020
002444 2021                      	H61: .db "USA       ! "		//93
002445 7552
002446 2e73
002447 6d45
002448 2070
002449 2020
00244a 2021                      	H62: .db "Rus.Emp   ! "		//105
00244b 4b55
00244c 2020
00244d 2020
00244e 2020
00244f 2020
002450 2021                      	H63: .db "UK        ! "		//117
002451 7246
002452 6e61
002453 6563
002454 2020
002455 2020
002456 2021                      	H64: .db "France    ! "		//129
                                 	//question 8
002457 5738
002458 6548
002459 206e
00245a 5757
00245b 4949
00245c 7720
00245d 7361
00245e 2020
00245f 2020
002460 2020
002461 2020
002462 2020
002463 2020
002464 2020
002465 2020
002466 2020
002467 2020
002468 2020
002469 2020
00246a 2020
00246b 7473
00246c 7261
00246d 6574
00246e 3f64
00246f 2020
002470 2020
002471 2020
002472 2020
002473 2020
002474 2020
002475 2020
002476 2020
002477 2020
002478 2020
002479 2020
00247a 2020
00247b 2020
00247c 2020
00247d 2020
00247e 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(177): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00247f 0021                      	H7A: .db "8WHen WWII was                          started?                                !"
002480 3931
002481 3833
002482 2020
002483 2020
002484 2020
002485 2021                      	H71: .db "1938      ! "		//93
002486 3931
002487 3431
002488 2020
002489 2020
00248a 2020
00248b 2021                      	H72: .db "1914      ! "		//105
00248c 3032
00248d 3431
00248e 2020
00248f 2020
002490 2020
002491 2021                      	H73: .db "2014      ! "		//117
002492 3931
002493 3933
002494 2020
002495 2020
002496 2020
002497 2021                      	H74: .db "1939      ! "		//129
                                 	//question 9
002498 4839
002499 776f
00249a 6f20
00249b 646c
00249c 4120
00249d 656c
00249e 2078
00249f 2020
0024a0 2020
0024a1 2020
0024a2 2020
0024a3 2020
0024a4 2020
0024a5 2020
0024a6 2020
0024a7 2020
0024a8 2020
0024a9 2020
0024aa 2020
0024ab 2020
0024ac 614d
0024ad 6563
0024ae 6f64
0024af 696e
0024b0 6e61
0024b1 6420
0024b2 6569
0024b3 3f64
0024b4 2020
0024b5 2020
0024b6 2020
0024b7 2020
0024b8 2020
0024b9 2020
0024ba 2020
0024bb 2020
0024bc 2020
0024bd 2020
0024be 2020
0024bf 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(183): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0024c0 0021                      	H8A: .db "9How old Alex                           Macedonian died?                        !"
0024c1 3432
0024c2 2020
0024c3 2020
0024c4 2020
0024c5 2020
0024c6 2021                      	H81: .db "24        ! "		//93
0024c7 3135
0024c8 2020
0024c9 2020
0024ca 2020
0024cb 2020
0024cc 2021                      	H82: .db "51        ! "		//105
0024cd 3233
0024ce 2020
0024cf 2020
0024d0 2020
0024d1 2020
0024d2 2021                      	H83: .db "32        ! "		//117
0024d3 3831
0024d4 2020
0024d5 2020
0024d6 2020
0024d7 2020
0024d8 2021                      	H84: .db "18        ! "		//129
                                 	//question 10
0024d9 3031
0024da 6857
0024db 7265
0024dc 2065
0024dd 6177
0024de 2073
0024df 6554
0024e0 6c73
0024e1 2061
0024e2 2020
0024e3 2020
0024e4 2020
0024e5 2020
0024e6 2020
0024e7 2020
0024e8 2020
0024e9 2020
0024ea 2020
0024eb 2020
0024ec 2020
0024ed 6f62
0024ee 6e72
0024ef 203f
0024f0 2020
0024f1 2020
0024f2 2020
0024f3 2020
0024f4 2020
0024f5 2020
0024f6 2020
0024f7 2020
0024f8 2020
0024f9 2020
0024fa 2020
0024fb 2020
0024fc 2020
0024fd 2020
0024fe 2020
0024ff 2020
002500 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(189): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002501 0021                      	H9A: .db "10Where was Tesla                       born?                                   !"
002502 615a
002503 7267
002504 6265
002505 2020
002506 2020
002507 2021                      	H91: .db "Zagreb    ! "		//93
002508 6d53
002509 6c69
00250a 6179
00250b 206e
00250c 2020
00250d 2021                      	H92: .db "Smilyan   ! "		//105
00250e 6956
00250f 6e65
002510 616e
002511 2020
002512 2020
002513 2021                      	H93: .db "Vienna    ! "		//117
002514 6542
002515 676c
002516 6172
002517 2064
002518 2020
002519 2021                      	H94: .db "Belgrad   ! "		//129
00251a 0100
00251b 0100
00251c 0102
00251d 0302
00251e 0102                      	HR: .db 0,1,0,1,2,1,2,3,2,1
                                 	//physics test
                                 //question 1
00251f 4331
002520 7275
002521 6572
002522 746e
002523 7020
002524 776f
002525 7265
002526 2020
002527 2020
002528 2020
002529 2020
00252a 2020
00252b 2020
00252c 2020
00252d 2020
00252e 2020
00252f 2020
002530 2020
002531 2020
002532 2020
002533 656d
002534 7361
002535 7275
002536 6465
002537 6920
002538 2e6e
002539 202e
00253a 2020
00253b 2020
00253c 2020
00253d 2020
00253e 2020
00253f 2020
002540 2020
002541 2020
002542 2020
002543 2020
002544 2020
002545 2020
002546 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(197): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002547 0021                      	P0A: .db "1Current power                          measured in..                           !" //81
002548 6146
002549 6172
00254a 2064
00254b 2020
00254c 2020
00254d 2021                      	P01: .db "Farad     ! "		//93
00254e 6d41
00254f 6570
002550 2072
002551 2020
002552 2020
002553 2021                      	P02: .db "Amper     ! "		//105
002554 6157
002555 7474
002556 2020
002557 2020
002558 2020
002559 2021                      	P03: .db "Watt      ! "		//117
00255a 6150
00255b 6373
00255c 6c61
00255d 2020
00255e 2020
00255f 2021                      	P04: .db "Pascal    ! "		//129
                                 	//question 2
002560 2032
002561 3033
002562 742d
002563 2068
002564 6c65
002565 6d65
002566 6e65
002567 2074
002568 7266
002569 6d6f
00256a 2020
00256b 2020
00256c 2020
00256d 2020
00256e 2020
00256f 2020
002570 2020
002571 2020
002572 2020
002573 2020
002574 654d
002575 646e
002576 6c65
002577 6565
002578 2776
002579 2073
00257a 6174
00257b 6c62
00257c 2065
00257d 7369
00257e 2020
00257f 2020
002580 2020
002581 2020
002582 2020
002583 2020
002584 2020
002585 2020
002586 2020
002587 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(203): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002588 0021                      	P1A: .db "2 30-th element from                    Mendeleev's table is                    !"
002589 695a
00258a 636e
00258b 6d75
00258c 2020
00258d 2020
00258e 2021                      	P11: .db "Zincum    ! "		//93
00258f 7543
002590 7270
002591 6d75
002592 2020
002593 2020
002594 2021                      	P12: .db "Cuprum    ! "		//105
002595 7242
002596 6d6f
002597 2020
002598 2020
002599 2020
00259a 2021                      	P13: .db "Brom      ! "		//117
00259b 6143
00259c 6272
00259d 6e6f
00259e 2020
00259f 2020
0025a0 2021                      	P14: .db "Carbon    ! "		//129
                                 	//question 3
0025a1 4133
0025a2 6f74
0025a3 206d
0025a4 6577
0025a5 6769
0025a6 7468
0025a7 6f20
0025a8 2066
0025a9 2020
0025aa 2020
0025ab 2020
0025ac 2020
0025ad 2020
0025ae 2020
0025af 2020
0025b0 2020
0025b1 2020
0025b2 2020
0025b3 2020
0025b4 2020
0025b5 7255
0025b6 6e61
0025b7 7569
0025b8 206d
0025b9 2020
0025ba 2020
0025bb 2020
0025bc 2020
0025bd 2020
0025be 2020
0025bf 2020
0025c0 2020
0025c1 2020
0025c2 2020
0025c3 2020
0025c4 2020
0025c5 2020
0025c6 2020
0025c7 2020
0025c8 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(209): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0025c9 0021                      	P2A: .db "3Atom weight of                         Uranium                                 !"
0025ca 3332
0025cb 2038
0025cc 2020
0025cd 2020
0025ce 2020
0025cf 2021                      	P21: .db "238       ! "		//93
0025d0 3432
0025d1 2037
0025d2 2020
0025d3 2020
0025d4 2020
0025d5 2021                      	P22: .db "247       ! "		//105
0025d6 3332
0025d7 2036
0025d8 2020
0025d9 2020
0025da 2020
0025db 2021                      	P23: .db "236       ! "		//117
0025dc 3332
0025dd 2035
0025de 2020
0025df 2020
0025e0 2020
0025e1 2021                      	P24: .db "235       ! "		//129
                                 	//question 4
0025e2 4f34
0025e3 6d68
0025e4 7327
0025e5 6c20
0025e6 7761
0025e7 2020
0025e8 2020
0025e9 2020
0025ea 2020
0025eb 2020
0025ec 2020
0025ed 2020
0025ee 2020
0025ef 2020
0025f0 2020
0025f1 2020
0025f2 2020
0025f3 2020
0025f4 2020
0025f5 2020
0025f6 2020
0025f7 2020
0025f8 2020
0025f9 2020
0025fa 2020
0025fb 2020
0025fc 2020
0025fd 2020
0025fe 2020
0025ff 2020
002600 2020
002601 2020
002602 2020
002603 2020
002604 2020
002605 2020
002606 2020
002607 2020
002608 2020
002609 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(215): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00260a 0021                      	P3A: .db "4Ohm's law                                                                      !"
00260b 3d49
00260c 2a55
00260d 2052
00260e 2020
00260f 2020
002610 2021                      	P31: .db "I=U*R     ! "		//93
002611 3d55
002612 5e49
002613 2f32
002614 2052
002615 2020
002616 2021                      	P32: .db "U=I^2/R   ! "		//105
002617 3d49
002618 2f55
002619 2052
00261a 2020
00261b 2020
00261c 2021                      	P33: .db "I=U/R     ! "		//117
00261d 3d52
00261e 2f51
00261f 2055
002620 2020
002621 2020
002622 2021                      	P34: .db "R=Q/U     ! "		//129
                                 	//question 5
002623 5735
002624 6f68
002625 6320
002626 6572
002627 7461
002628 6465
002629 7220
00262a 6c65
00262b 202e
00262c 2020
00262d 2020
00262e 2020
00262f 2020
002630 2020
002631 2020
002632 2020
002633 2020
002634 2020
002635 2020
002636 2020
002637 6874
002638 6f65
002639 7972
00263a 203f
00263b 2020
00263c 2020
00263d 2020
00263e 2020
00263f 2020
002640 2020
002641 2020
002642 2020
002643 2020
002644 2020
002645 2020
002646 2020
002647 2020
002648 2020
002649 2020
00264a 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(221): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00264b 0021                      	P4A: .db "5Who created rel.                       theory?                                 !"
00264c 6f42
00264d 2072
00264e 2020
00264f 2020
002650 2020
002651 2021                      	P41: .db "Bor       ! "		//93
002652 6554
002653 6c73
002654 2061
002655 2020
002656 2020
002657 2021                      	P42: .db "Tesla     ! "		//105
002658 6945
002659 736e
00265a 6574
00265b 6e69
00265c 2020
00265d 2021                      	P43: .db "Einstein  ! "		//117
00265e 7543
00265f 6972
002660 2065
002661 2020
002662 2020
002663 2021                      	P44: .db "Curie     ! "		//129
                                 	//question 6
002664 4836
002665 776f
002666 6d20
002667 6e61
002668 2079
002669 654e
00266a 7477
00266b 6e6f
00266c 7327
00266d 2020
00266e 2020
00266f 2020
002670 2020
002671 2020
002672 2020
002673 2020
002674 2020
002675 2020
002676 2020
002677 2020
002678 616c
002679 7377
00267a 203f
00267b 2020
00267c 2020
00267d 2020
00267e 2020
00267f 2020
002680 2020
002681 2020
002682 2020
002683 2020
002684 2020
002685 2020
002686 2020
002687 2020
002688 2020
002689 2020
00268a 2020
00268b 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(227): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00268c 0021                      	P5A: .db "6How many Newton's                      laws?                                   !"
00268d 2032
00268e 2020
00268f 2020
002690 2020
002691 2020
002692 2021                      	P51: .db "2         ! "		//93
002693 2033
002694 2020
002695 2020
002696 2020
002697 2020
002698 2021                      	P52: .db "3         ! "		//105
002699 2034
00269a 2020
00269b 2020
00269c 2020
00269d 2020
00269e 2021                      	P53: .db "4         ! "		//117
00269f 2035
0026a0 2020
0026a1 2020
0026a2 2020
0026a3 2020
0026a4 2021                      	P54: .db "5         ! "		//129
                                 	//question 7
0026a5 2037
0026a6 2047
0026a7 6f63
0026a8 736e
0026a9 6174
0026aa 746e
0026ab 6920
0026ac 2073
0026ad 2020
0026ae 2020
0026af 2020
0026b0 2020
0026b1 2020
0026b2 2020
0026b3 2020
0026b4 2020
0026b5 2020
0026b6 2020
0026b7 6520
0026b8 7571
0026b9 6c61
0026ba 7420
0026bb 286f
0026bc 6e6f
0026bd 6520
0026be 7571
0026bf 7461
0026c0 726f
0026c1 2029
0026c2 2020
0026c3 2020
0026c4 2020
0026c5 2020
0026c6 2020
0026c7 2020
0026c8 2020
0026c9 2020
0026ca 2020
0026cb 2020
0026cc 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(233): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0026cd 0021                      	P6A: .db "7 G constant is                      equal to(on equator)                       !"
0026ce 2e39
0026cf 3837
0026d0 2036
0026d1 2020
0026d2 2020
0026d3 2021                      	P61: .db "9.786     ! "		//93
0026d4 2e39
0026d5 3837
0026d6 2032
0026d7 2020
0026d8 2020
0026d9 2021                      	P62: .db "9.782     ! "		//105
0026da 2e39
0026db 3937
0026dc 2030
0026dd 2020
0026de 2020
0026df 2021                      	P63: .db "9.790     ! "		//117
0026e0 2e39
0026e1 3837
0026e2 2030
0026e3 2020
0026e4 2020
0026e5 2021                      	P64: .db "9.780     ! "		//129
                                 	//question 8
0026e6 5738
0026e7 6f68
0026e8 7020
0026e9 6f72
0026ea 6f74
0026eb 6974
0026ec 6570
0026ed 2064
0026ee 6874
0026ef 2065
0026f0 2020
0026f1 2020
0026f2 2020
0026f3 2020
0026f4 2020
0026f5 2020
0026f6 2020
0026f7 2020
0026f8 6620
0026f9 7269
0026fa 7473
0026fb 7020
0026fc 7261
0026fd 6361
0026fe 7568
0026ff 6574
002700 203f
002701 2020
002702 2020
002703 2020
002704 2020
002705 2020
002706 2020
002707 2020
002708 2020
002709 2020
00270a 2020
00270b 2020
00270c 2020
00270d 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(239): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00270e 0021                      	P7A: .db "8Who prototiped the                  first parachute?                           !"
00270f 7257
002710 6769
002711 7468
002712 2020
002713 2020
002714 2021                      	P71: .db "Wright    ! "		//93
002715 6c57
002716 6665
002717 2074
002718 2020
002719 2020
00271a 2021                      	P72: .db "Wleft     ! "		//105
00271b 7554
00271c 6f70
00271d 656c
00271e 2076
00271f 2020
002720 2021                      	P73: .db "Tupolev   ! "		//117
002721 6144
002722 5620
002723 6e69
002724 6963
002725 2020
002726 2021                      	P74: .db "Da Vinci  ! "		//129
                                 	//question 9
002727 4d39
002728 6e65
002729 6564
00272a 656c
00272b 7665
00272c 432d
00272d 616c
00272e 7069
00272f 7265
002730 206f
002731 2020
002732 2020
002733 2020
002734 2020
002735 2020
002736 2020
002737 2020
002738 2020
002739 6e20
00273a 2065
00273b 6f66
00273c 6d72
00273d 6c75
00273e 3f65
00273f 2020
002740 2020
002741 2020
002742 2020
002743 2020
002744 2020
002745 2020
002746 2020
002747 2020
002748 2020
002749 2020
00274a 2020
00274b 2020
00274c 2020
00274d 2020
00274e 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(245): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00274f 0021                      	P8A: .db "9Mendeleev-Claipero                  ne formule?                                !"
002750 5650
002751 753d
002752 5452
002753 2020
002754 2020
002755 2021                      	P81: .db "PV=uRT    ! "		//93
002756 3d46
002757 616d
002758 2020
002759 2020
00275a 2020
00275b 2021                      	P82: .db "F=ma      ! "		//105
00275c 3d49
00275d 2f55
00275e 2052
00275f 2020
002760 2020
002761 2021                      	P83: .db "I=U/R     ! "		//117
002762 5450
002763 753d
002764 5652
002765 2020
002766 2020
002767 2021                      	P84: .db "PT=uRV    ! "		//129
                                 	//question 10
002768 3031
002769 6854
00276a 2065
00276b 6564
00276c 736e
00276d 7469
00276e 2079
00276f 666f
002770 2020
002771 2020
002772 2020
002773 2020
002774 2020
002775 2020
002776 2020
002777 2020
002778 2020
002779 2020
00277a 6d20
00277b 7265
00277c 7563
00277d 7972
00277e 6528
00277f 656c
002780 656d
002781 746e
002782 2029
002783 2020
002784 2020
002785 2020
002786 2020
002787 2020
002788 2020
002789 2020
00278a 2020
00278b 2020
00278c 2020
00278d 2020
00278e 2020
00278f 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(251): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002790 0021                      	P9A: .db "10The density of                     mercury(element)                           !"
002791 3331
002792 3036
002793 2030
002794 2020
002795 2020
002796 2021                      	P91: .db "13600     ! "		//93
002797 3538
002798 3030
002799 2020
00279a 2020
00279b 2020
00279c 2021                      	P92: .db "8500      ! "		//105
00279d 3431
00279e 3838
00279f 2020
0027a0 2020
0027a1 2020
0027a2 2021                      	P93: .db "1488      ! "		//117
0027a3 3838
0027a4 3030
0027a5 2020
0027a6 2020
0027a7 2020
0027a8 2021                      	P94: .db "8800      ! "		//129
0027a9 0001
0027aa 0200
0027ab 0102
0027ac 0301
0027ad 0000                      	PR:	.db 1,0,0,2,2,1,1,3,0,0
                                 //literature test
                                 //question 1
0027ae 5731
0027af 6f68
0027b0 6573
0027b1 7520
0027b2 6573
0027b3 2064
0027b4 6c61
0027b5 6569
0027b6 2073
0027b7 2020
0027b8 2020
0027b9 2020
0027ba 2020
0027bb 2020
0027bc 2020
0027bd 2020
0027be 2020
0027bf 2020
0027c0 4520
0027c1 6469
0027c2 5420
0027c3 7572
0027c4 2065
0027c5 6f47
0027c6 2064
0027c7 2020
0027c8 2020
0027c9 2020
0027ca 2020
0027cb 2020
0027cc 2020
0027cd 2020
0027ce 2020
0027cf 2020
0027d0 2020
0027d1 2020
0027d2 2020
0027d3 2020
0027d4 2020
0027d5 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(259): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0027d6 0021                      	L0A: .db "1Whose used alies                    Eid True God                               !" //81
0027d7 7550
0027d8 6873
0027d9 696b
0027da 206e
0027db 2020
0027dc 2021                      	L01: .db "Pushkin   ! "		//93
0027dd 654e
0027de 7477
0027df 6e6f
0027e0 2020
0027e1 2020
0027e2 2021                      	L02: .db "Newton    ! "		//105
0027e3 6164
0027e4 5620
0027e5 6e69
0027e6 6963
0027e7 2020
0027e8 2021                      	L03: .db "da Vinci  ! "		//117
0027e9 7246
0027ea 6d6f
0027eb 206d
0027ec 2020
0027ed 2020
0027ee 2021                      	L04: .db "Fromm     ! "		//129
                                 	//question 2
0027ef 5732
0027f0 6f68
0027f1 7720
0027f2 6f72
0027f3 6574
0027f4 2720
0027f5 754d
0027f6 756d
0027f7 3f27
0027f8 2020
0027f9 2020
0027fa 2020
0027fb 2020
0027fc 2020
0027fd 2020
0027fe 2020
0027ff 2020
002800 2020
002801 2020
002802 2020
002803 2020
002804 2020
002805 2020
002806 2020
002807 2020
002808 2020
002809 2020
00280a 2020
00280b 2020
00280c 2020
00280d 2020
00280e 2020
00280f 2020
002810 2020
002811 2020
002812 2020
002813 2020
002814 2020
002815 2020
002816 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(265): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002817 0021                      	L1A: .db "2Who wrote 'Mumu'?                                                              !"
002818 7554
002819 6772
00281a 6e65
00281b 7665
00281c 2020
00281d 2021                      	L11: .db "Turgenev  ! "		//93
00281e 6f54
00281f 736c
002820 6f74
002821 2069
002822 2020
002823 2021                      	L12: .db "Tolstoi   ! "		//105
002824 6f47
002825 6b72
002826 7969
002827 2020
002828 2020
002829 2021                      	L13: .db "Gorkiy    ! "		//117
00282a 6546
00282b 2074
00282c 2020
00282d 2020
00282e 2020
00282f 2021                      	L14: .db "Fet       ! "		//129
                                 	//question 3
002830 4833
002831 776f
002832 6f20
002833 646c
002834 4c20
002835 7265
002836 6f6d
002837 746e
002838 766f
002839 2020
00283a 2020
00283b 2020
00283c 2020
00283d 2020
00283e 2020
00283f 2020
002840 2020
002841 2020
002842 2020
002843 6964
002844 6465
002845 203f
002846 2020
002847 2020
002848 2020
002849 2020
00284a 2020
00284b 2020
00284c 2020
00284d 2020
00284e 2020
00284f 2020
002850 2020
002851 2020
002852 2020
002853 2020
002854 2020
002855 2020
002856 2020
002857 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(271): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002858 0021                      	L2A: .db "3How old Lermontov                    died?                                     !"
002859 3632
00285a 2020
00285b 2020
00285c 2020
00285d 2020
00285e 2021                      	L21: .db "26        ! "		//93
00285f 3832
002860 2020
002861 2020
002862 2020
002863 2020
002864 2021                      	L22: .db "28        ! "		//105
002865 3732
002866 2020
002867 2020
002868 2020
002869 2020
00286a 2021                      	L23: .db "27        ! "		//117
00286b 3932
00286c 2020
00286d 2020
00286e 2020
00286f 2020
002870 2021                      	L24: .db "29        ! "		//129
                                 	//question 4
002871 5734
002872 6f68
002873 7720
002874 6f72
002875 6574
002876 2720
002877 6c49
002878 696c
002879 6461
00287a 2761
00287b 2020
00287c 2020
00287d 2020
00287e 2020
00287f 2020
002880 2020
002881 2020
002882 2020
002883 2020
002884 2020
002885 2020
002886 2020
002887 2020
002888 2020
002889 2020
00288a 2020
00288b 2020
00288c 2020
00288d 2020
00288e 2020
00288f 2020
002890 2020
002891 2020
002892 2020
002893 2020
002894 2020
002895 2020
002896 2020
002897 2020
002898 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(277): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002899 0021                      	L3A: .db "4Who wrote 'Illiada'                                                            !"
00289a 6944
00289b 676f
00289c 6e65
00289d 2020
00289e 2020
00289f 2021                      	L31: .db "Diogen    ! "		//93
0028a0 6f48
0028a1 656d
0028a2 2072
0028a3 2020
0028a4 2020
0028a5 2021                      	L32: .db "Homer     ! "		//105
0028a6 6f53
0028a7 726b
0028a8 7461
0028a9 2020
0028aa 2020
0028ab 2021                      	L33: .db "Sokrat    ! "		//117
0028ac 644f
0028ad 7369
0028ae 6573
0028af 2079
0028b0 2020
0028b1 2021                      	L34: .db "Odissey   ! "		//129
                                 	//question 5
0028b2 4835
0028b3 776f
0028b4 6d20
0028b5 6e61
0028b6 2079
0028b7 6568
0028b8 6c6c
0028b9 7327
0028ba 2020
0028bb 2020
0028bc 2020
0028bd 2020
0028be 2020
0028bf 2020
0028c0 2020
0028c1 2020
0028c2 2020
0028c3 2020
0028c4 2020
0028c5 656c
0028c6 6576
0028c7 736c
0028c8 6920
0028c9 206e
0028ca 6f47
0028cb 2064
0028cc 6f63
0028cd 656d
0028ce 7964
0028cf 2020
0028d0 2020
0028d1 2020
0028d2 2020
0028d3 2020
0028d4 2020
0028d5 2020
0028d6 2020
0028d7 2020
0028d8 2020
0028d9 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(283): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0028da 0021                      	L4A: .db "5How many hell's                      levels in God comedy                      !"
0028db 2037
0028dc 2020
0028dd 2020
0028de 2020
0028df 2020
0028e0 2021                      	L41: .db "7         ! "		//93
0028e1 2033
0028e2 2020
0028e3 2020
0028e4 2020
0028e5 2020
0028e6 2021                      	L42: .db "3         ! "		//105
0028e7 2039
0028e8 2020
0028e9 2020
0028ea 2020
0028eb 2020
0028ec 2021                      	L43: .db "9         ! "		//117
0028ed 3331
0028ee 2020
0028ef 2020
0028f0 2020
0028f1 2020
0028f2 2021                      	L44: .db "13        ! "		//129
                                 	//question 6
0028f3 5736
0028f4 6968
0028f5 6863
0028f6 6120
0028f7 696c
0028f8 7361
0028f9 7520
0028fa 6573
0028fb 2020
0028fc 2020
0028fd 2020
0028fe 2020
0028ff 2020
002900 2020
002901 2020
002902 2020
002903 2020
002904 2020
002905 2020
002906 2e47
002907 2e53
002908 4320
002909 6168
00290a 7472
00290b 7369
00290c 7668
00290d 6c69
00290e 3f69
00290f 2020
002910 2020
002911 2020
002912 2020
002913 2020
002914 2020
002915 2020
002916 2020
002917 2020
002918 2020
002919 2020
00291a 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(289): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00291b 0021                      	L5A: .db "6Which alias use                      G.S. Chartishvili?                        !"
00291c 6b41
00291d 6e75
00291e 6e69
00291f 2020
002920 2020
002921 2021                      	L51: .db "Akunin    ! "		//93
002922 6550
002923 656c
002924 6976
002925 206e
002926 2020
002927 2021                      	L52: .db "Pelevin   ! "		//105
002928 6f44
002929 746e
00292a 6f73
00292b 6176
00292c 2020
00292d 2021                      	L53: .db "Dontsova  ! "		//117
00292e 614d
00292f 7472
002930 6e69
002931 2020
002932 2020
002933 2021                      	L54: .db "Martin    ! "		//129
                                 	//question 7
002934 4837
002935 776f
002936 6d20
002937 6e61
002938 2079
002939 6f62
00293a 6b6f
00293b 2073
00293c 6e69
00293d 2020
00293e 2020
00293f 2020
002940 2020
002941 2020
002942 2020
002943 2020
002944 2020
002945 2020
002946 2020
002947 6f53
002948 676e
002949 6f20
00294a 2066
00294b 6349
00294c 2065
00294d 6e61
00294e 2064
00294f 6946
002950 6572
002951 2020
002952 2020
002953 2020
002954 2020
002955 2020
002956 2020
002957 2020
002958 2020
002959 2020
00295a 2020
00295b 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(295): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00295c 0021                      	L6A: .db "7How many books in                    Song of Ice and Fire                      !"
00295d 2034
00295e 2020
00295f 2020
002960 2020
002961 2020
002962 2021                      	L61: .db "4         ! "		//93
002963 2033
002964 2020
002965 2020
002966 2020
002967 2020
002968 2021                      	L62: .db "3         ! "		//105
002969 2036
00296a 2020
00296b 2020
00296c 2020
00296d 2020
00296e 2021                      	L63: .db "6         ! "		//117
00296f 2035
002970 2020
002971 2020
002972 2020
002973 2020
002974 2021                      	L64: .db "5         ! "		//129
                                 	//question 8
002975 5738
002976 6568
002977 206e
002978 6177
002979 2073
00297a 7570
00297b 6c62
00297c 7369
00297d 6568
00297e 2064
00297f 2020
002980 2020
002981 2020
002982 2020
002983 2020
002984 2020
002985 2020
002986 2020
002987 2020
002988 6f62
002989 6b6f
00298a 5427
00298b 6568
00298c 4c20
00298d 7361
00298e 2074
00298f 6957
002990 6873
002991 3f27
002992 2020
002993 2020
002994 2020
002995 2020
002996 2020
002997 2020
002998 2020
002999 2020
00299a 2020
00299b 2020
00299c 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(301): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
00299d 0021                      	L7A: .db "8When was published                   book'The Last Wish'?                      !"
00299e 3931
00299f 3539
0029a0 2020
0029a1 2020
0029a2 2020
0029a3 2021                      	L71: .db "1995      ! "		//93
0029a4 3931
0029a5 3339
0029a6 2020
0029a7 2020
0029a8 2020
0029a9 2021                      	L72: .db "1993      ! "		//105
0029aa 3931
0029ab 3739
0029ac 2020
0029ad 2020
0029ae 2020
0029af 2021                      	L73: .db "1997      ! "		//117
0029b0 3032
0029b1 3030
0029b2 2020
0029b3 2020
0029b4 2020
0029b5 2021                      	L74: .db "2000      ! "		//129
                                 	//question 9
0029b6 4839
0029b7 776f
0029b8 6d20
0029b9 6e61
0029ba 2079
0029bb 6f77
0029bc 6472
0029bd 2073
0029be 6e69
0029bf 2020
0029c0 2020
0029c1 2020
0029c2 2020
0029c3 2020
0029c4 2020
0029c5 2020
0029c6 2020
0029c7 2020
0029c8 2020
0029c9 6157
0029ca 2072
0029cb 6e61
0029cc 2064
0029cd 6550
0029ce 6361
0029cf 3f65
0029d0 2020
0029d1 2020
0029d2 2020
0029d3 2020
0029d4 2020
0029d5 2020
0029d6 2020
0029d7 2020
0029d8 2020
0029d9 2020
0029da 2020
0029db 2020
0029dc 2020
0029dd 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(307): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
0029de 0021                      	L8A: .db "9How many words in                    War and Peace?                            !"//81
0029df 3637
0029e0 3330
0029e1 2020
0029e2 2020
0029e3 2020
0029e4 2021                      	L81: .db "7603      ! "		//93
0029e5 3233
0029e6 3531
0029e7 2034
0029e8 2020
0029e9 2020
0029ea 2021                      	L82: .db "32154     ! "		//105
0029eb 3831
0029ec 3038
0029ed 3838
0029ee 2020
0029ef 2020
0029f0 2021                      	L83: .db "188088    ! "		//117
0029f1 3234
0029f2 3632
0029f3 3635
0029f4 2020
0029f5 2020
0029f6 2021                      	L84: .db "422656    ! "		//129
                                 	//question 10
0029f7 3031
0029f8 6854
0029f9 2065
0029fa 616d
0029fb 6e69
0029fc 7620
0029fd 6c69
0029fe 616c
0029ff 6e69
002a00 2020
002a01 2020
002a02 2020
002a03 2020
002a04 2020
002a05 2020
002a06 2020
002a07 2020
002a08 2020
002a09 2020
002a0a 6e69
002a0b 4c20
002a0c 726f
002a0d 2064
002a0e 666f
002a0f 7420
002a10 6568
002a11 5220
002a12 6e69
002a13 7367
002a14 2020
002a15 2020
002a16 2020
002a17 2020
002a18 2020
002a19 2020
002a1a 2020
002a1b 2020
002a1c 2020
002a1d 2020
002a1e 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(313): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002a1f 0021                      	L9A: .db "10The main villain                    in Lord of the Rings                      !"
002a20 6547
002a21 646e
002a22 6c61
002a23 2066
002a24 2020
002a25 2021                      	L91: .db "Gendalf   ! "		//93
002a26 7246
002a27 646f
002a28 206f
002a29 2020
002a2a 2020
002a2b 2021                      	L92: .db "Frodo     ! "		//105
002a2c 654c
002a2d 7463
002a2e 726f
002a2f 2020
002a30 2020
002a31 2021                      	L93: .db "Lector    ! "		//117
002a32 6153
002a33 7275
002a34 6e6f
002a35 2020
002a36 2020
002a37 2021                      	L94: .db "Sauron    ! "		//129
002a38 0001
002a39 0101
002a3a 0003
002a3b 0103
002a3c 0302                      	LR: .db 1,0,1,1,3,0,3,1,2,3
                                 
002a3d 6f59
002a3e 7627
002a3f 2065
002a40 6f63
002a41 706d
002a42 656c
002a43 6574
002a44 2064
002a45 6874
002a46 2065
002a47 6552
002a48 7573
002a49 746c
002a4a 203a
002a4b 2020
002a4c 2020
002a4d 2020
002a4e 2020
002a4f 2020
002a50 2020
002a51 6574
002a52 7473
002a53 2020
002a54 2020
002a55 2020
002a56 2020
002a57 2020
002a58 2020
002a59 2020
002a5a 2020
002a5b 2020
002a5c 2020
002a5d 2020
002a5e 2020
002a5f 2020
002a60 2020
002a61 2020
002a62 2020
002a63 2020
002a64 2020
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(320): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002a65 0021                      RES: .db "Yo've completed the Result:             test                                    !"
002a66 0000
002a67 0000
002a68 0000
002a69 0000
002a6a 0000
002a6b 0000
002a6c 0000
002a6d 0000
002a6e 0000
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(321): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002a6f 0000                      	.db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
002a70 0000
002a71 0000
002a72 0000
002a73 0000
002a74 0000
002a75 0000
002a76 0000
002a77 0000
002a78 0000
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(322): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002a79 0000                      	.db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
002a7a 0000
002a7b 0000
002a7c 0000
002a7d 0000
002a7e 0000
002a7f 0000
002a80 0000
002a81 0000
002a82 0000
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm(323): warning: .cseg .db misalignment - padding zero byte
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(64): 'C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\Test.asm' included form here
002a83 0000                      	.db 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
002a84 0000
002a85 0000
002a86 0000
002a87 0000
002a88 0000
002a89 0000
002a8a 0000
002a8b 0000
002a8c 0000
C:\Users\User\Documents\Atmel Studio\7.0\MegaSymbol3\MegaSymbol3\main.asm(65): warning: .cseg .db misalignment - padding zero byte


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega2560" register use summary:
x  :   0 y  :   0 z  :   0 r0 : 154 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  10 r17: 190 r18:  66 r19:  12 r20: 267 
r21: 263 r22: 731 r23: 308 r24:  36 r25: 272 r26:   0 r27:   0 r28:   0 
r29:   0 r30: 512 r31: 435 
Registers used: 13 out of 35 (37.1%)

"ATmega2560" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   : 144 adiw  :   4 and   :   0 
andi  :  13 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  : 136 brcs  :   0 break :   0 breq  : 168 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  : 208 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  : 198 cbi   :  10 cbr   :   0 
clc   : 136 clh   :   0 cli   :   4 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   4 cpc   :   0 
cpi   : 370 cpse  :   0 dec   : 206 eicall:   0 eijmp :   0 elpm  :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   6 inc   : 289 jmp   : 125 ld    :   0 ldd   :   0 ldi   : 557 
lds   :  97 lpm   : 231 lsl   :   0 lsr   :   0 mov   : 170 movw  :   0 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   0 out   :   5 pop   : 528 push  : 528 rcall :   9 ret   :   7 
reti  :   0 rjmp  :  75 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :  10 sbic  :   0 sbis  :   0 sbiw  :   0 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   2 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   0 std   :   0 sts   :  17 sub   :   0 subi  :   0 swap  :   0 
tst   :   0 wdr   :   0 
Instructions used: 29 out of 116 (25.0%)

"ATmega2560" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x0000e4 0x00551c   9080   5508  14588  262144   5.6%
[.dseg] 0x000200 0x00020f      0     15     15    8192   0.2%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 57 warnings
