couldn't open "transcript": permission denied
# Reading pref.tcl
# reading modelsim.ini
# Loading project simulation
# Compile of cpu6502.sv failed with 2 errors.
# Compile of control_signals.sv was successful.
# Compile of cpu6502.test.sv was successful.
# Compile of control_unit.sv failed with 1 errors.
# 4 compiles, 2 failed with 3 errors.
# Compile of cpu6502.sv was successful.
# Compile of control_unit.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Error opening C:/Users/wilso/projects/u_ife_p/6502/quartus/simulation/(vlog-13069) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/control_unit.sv
# Path name 'C:/Users/wilso/projects/u_ife_p/6502/quartus/simulation/(vlog-13069) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/control_unit.sv' doesn't exist.
# Compile of control_unit.sv failed with 2 errors.
# Compile of control_unit.sv was successful.
vsim -gui work.control_unit
# vsim -gui work.control_unit 
# Start time: 15:34:48 on Jul 24,2024
# Loading sv_std.std
# Loading work.bus_sources
# Loading work.control_signals
# Loading work.instruction_set
# Loading work.control_unit
do wave.do
# Note: WLF file compression disabled.
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/clk'.
# Executing ONERROR command at macro ./wave.do line 3
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/reset'.
# Executing ONERROR command at macro ./wave.do line 4
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/READ_write'.
# Executing ONERROR command at macro ./wave.do line 5
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/data_in'.
# Executing ONERROR command at macro ./wave.do line 6
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/data_out'.
# Executing ONERROR command at macro ./wave.do line 7
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/address_out'.
# Executing ONERROR command at macro ./wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/cpu6502/ctrl_signals[0]'.
# Executing ONERROR command at macro ./wave.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/cpu6502/ctrl_signals[1]'.
# Executing ONERROR command at macro ./wave.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/cpu6502/ctrl_signals[2]'.
# Executing ONERROR command at macro ./wave.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/cpu6502/ctrl_signals[3]'.
# Executing ONERROR command at macro ./wave.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/cpu6502/ctrl_signals[4]'.
# Executing ONERROR command at macro ./wave.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/cpu6502/ctrl_signals[5]'.
# Executing ONERROR command at macro ./wave.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/cpu6502/ctrl_signals[6]'.
# Executing ONERROR command at macro ./wave.do line 15
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/cpu6502/ctrl_signals[7]'.
# Executing ONERROR command at macro ./wave.do line 16
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/cpu6502/instruction_register'.
# Executing ONERROR command at macro ./wave.do line 17
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/cpu6502/current_instr_state'.
# Executing ONERROR command at macro ./wave.do line 18
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/cpu6502/RegAccumulator/current_value'.
# Executing ONERROR command at macro ./wave.do line 19
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/cpu6502/ctrl_signals'.
# Executing ONERROR command at macro ./wave.do line 20
add wave -position end  sim:/control_unit/status_flags
# Paste insertion failed: FlagCarry: ** UI-Msg: (vish-4014) No objects found matching 'FlagCarry'.
add wave -position 0  sim:/control_unit/reset
vsim -gui work.cpu6502_test
# End time: 15:39:16 on Jul 24,2024, Elapsed time: 0:04:28
# Errors: 0, Warnings: 6
# vsim -gui work.cpu6502_test 
# Start time: 15:39:16 on Jul 24,2024
# Loading sv_std.std
# Loading work.instruction_set
# Loading work.cpu6502_test
# Loading work.bus_sources
# Loading work.control_signals
# Loading work.cpu6502
# Loading work.register
# ** Error: (vsim-13) Recompile work.alu because work.control_signals has changed.
# Error loading design
# End time: 15:39:17 on Jul 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim -gui work.cpu6502_test
# vsim -gui work.cpu6502_test 
# Start time: 15:39:47 on Jul 24,2024
# Loading sv_std.std
# Loading work.instruction_set
# Loading work.cpu6502_test
# Loading work.bus_sources
# Loading work.control_signals
# Loading work.cpu6502
# Loading work.register
# ** Error: (vsim-13) Recompile work.alu because work.control_signals has changed.
# Error loading design
# End time: 15:39:48 on Jul 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
vsim work.cpu6502_test
# vsim work.cpu6502_test 
# Start time: 15:40:13 on Jul 24,2024
# Loading sv_std.std
# Loading work.instruction_set
# Loading work.cpu6502_test
# Loading work.bus_sources
# Loading work.control_signals
# Loading work.cpu6502
# Loading work.register
# ** Error: (vsim-13) Recompile work.alu because work.control_signals has changed.
# Error loading design
# End time: 15:40:14 on Jul 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of alu.test.sv was successful.
# Compile of program_counter.test.sv was successful.
# Compile of alu.sv was successful.
# Compile of cpu6502.sv was successful.
# Compile of program_counter.sv was successful.
# Compile of register.sv was successful.
# Compile of status_register.sv was successful.
# Compile of control_signals.sv was successful.
# Compile of bus_sources.sv was successful.
# Compile of instruction_set.sv was successful.
# Compile of cpu6502.test.sv was successful.
# Compile of register.test.sv was successful.
# Compile of control_unit.sv was successful.
# 13 compiles, 0 failed with no errors.
vsim work.cpu6502_test
# vsim work.cpu6502_test 
# Start time: 15:40:44 on Jul 24,2024
# Loading sv_std.std
# Loading work.instruction_set
# Loading work.cpu6502_test
# Loading work.bus_sources
# Loading work.control_signals
# Loading work.cpu6502
# Loading work.register
# Loading work.alu
# Loading work.program_counter
# Loading work.status_register
# Loading work.control_unit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_carry'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_zero'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_negative'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_overflow'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control_unit'.  Expected 10, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/control_unit File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 138
# ** Error: (vsim-3906) Connection type 'reg$[0:9]' is incompatible with 'reg$[enum reg[31:0] control_signals::ctrl_signals_t]' for  port (ctrl_signals):  Assoc. array keys and elements must match.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/control_unit File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 138
# ** Warning: (vsim-3722) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv(138): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv(138): [TFMPC] - Missing connection for port 'reset'.
# Error loading design
# End time: 15:40:45 on Jul 24,2024, Elapsed time: 0:00:01
# Errors: 5, Warnings: 5
# Compile of control_unit.sv was successful.
vsim work.cpu6502_test
# vsim work.cpu6502_test 
# Start time: 15:41:38 on Jul 24,2024
# Loading sv_std.std
# Loading work.instruction_set
# Loading work.cpu6502_test
# Loading work.bus_sources
# Loading work.control_signals
# Loading work.cpu6502
# Loading work.register
# Loading work.alu
# Loading work.program_counter
# Loading work.status_register
# Loading work.control_unit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_carry'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_zero'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_negative'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_overflow'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control_unit'.  Expected 10, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/control_unit File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 138
# ** Warning: (vsim-3722) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv(138): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv(138): [TFMPC] - Missing connection for port 'reset'.
# Error loading design
# End time: 15:41:39 on Jul 24,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 5
# Compile of cpu6502.sv was successful.
vsim work.cpu6502_test
# vsim work.cpu6502_test 
# Start time: 15:43:10 on Jul 24,2024
# Loading sv_std.std
# Loading work.instruction_set
# Loading work.cpu6502_test
# Loading work.bus_sources
# Loading work.control_signals
# Loading work.cpu6502
# Loading work.register
# Loading work.alu
# Loading work.program_counter
# Loading work.status_register
# Loading work.control_unit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_carry'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_zero'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_negative'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_overflow'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control_unit'.  Expected 10, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/control_unit File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 138
# ** Error (suppressible): (vsim-12027) Array connection type 'reg$[0:7]' is incompatible with 'wire[7:0]' for  port (status_flags):  Can't mix packed and unpacked types.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/control_unit File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 138
# ** Warning: (vsim-3722) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv(138): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv(138): [TFMPC] - Missing connection for port 'reset'.
# Error loading design
# End time: 15:43:11 on Jul 24,2024, Elapsed time: 0:00:01
# Errors: 5, Warnings: 5
# Compile of status_register.sv was successful.
# Load canceled
vsim work.cpu6502_test
# vsim work.cpu6502_test 
# Start time: 15:44:26 on Jul 24,2024
# Loading sv_std.std
# Loading work.instruction_set
# Loading work.cpu6502_test
# Loading work.bus_sources
# Loading work.control_signals
# Loading work.cpu6502
# Loading work.register
# Loading work.alu
# Loading work.program_counter
# Loading work.status_register
# Loading work.control_unit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_carry'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_zero'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_negative'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_overflow'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 113
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control_unit'.  Expected 10, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/control_unit File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 138
# ** Error (suppressible): (vsim-12027) Array connection type 'reg$[0:7]' is incompatible with 'wire[7:0]' for  port (status_flags):  Can't mix packed and unpacked types.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/control_unit File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 138
# ** Warning: (vsim-3722) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv(138): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv(138): [TFMPC] - Missing connection for port 'reset'.
# Error loading design
# End time: 15:44:27 on Jul 24,2024, Elapsed time: 0:00:01
# Errors: 5, Warnings: 5
# Compile of cpu6502.sv was successful.
vsim work.cpu6502_test
# vsim work.cpu6502_test 
# Start time: 15:46:08 on Jul 24,2024
# Loading sv_std.std
# Loading work.instruction_set
# Loading work.cpu6502_test
# Loading work.bus_sources
# Loading work.control_signals
# Loading work.cpu6502
# Loading work.register
# Loading work.alu
# Loading work.program_counter
# Loading work.status_register
# Loading work.control_unit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_zero'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_negative'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'flag_overflow'.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/status_register File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 115
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control_unit'.  Expected 10, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/control_unit File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 140
# ** Error (suppressible): (vsim-12027) Array connection type 'reg$[0:7]' is incompatible with 'wire[7:0]' for  port (status_flags):  Can't mix packed and unpacked types.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/control_unit File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 140
# ** Warning: (vsim-3722) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv(140): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv(140): [TFMPC] - Missing connection for port 'reset'.
# Error loading design
# End time: 15:46:09 on Jul 24,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 5
# Compile of cpu6502.sv failed with 4 errors.
# Load canceled
# Compile of cpu6502.sv was successful.
vsim work.cpu6502_test
# vsim work.cpu6502_test 
# Start time: 15:50:34 on Jul 24,2024
# Loading sv_std.std
# Loading work.instruction_set
# Loading work.cpu6502_test
# Loading work.bus_sources
# Loading work.control_signals
# Loading work.cpu6502
# Loading work.register
# Loading work.alu
# Loading work.program_counter
# Loading work.status_register
# Loading work.control_unit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control_unit'.  Expected 10, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/control_unit File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 143
# ** Error (suppressible): (vsim-12027) Array connection type 'reg$[0:7]' is incompatible with 'wire[7:0]' for  port (status_flags):  Can't mix packed and unpacked types.
#    Time: 0 ns  Iteration: 0  Instance: /cpu6502_test/cpu6502/control_unit File: C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv Line: 143
# ** Warning: (vsim-3722) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv(143): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) C:/Users/wilso/projects/u_ife_p/6502/quartus/synthesis/cpu6502.sv(143): [TFMPC] - Missing connection for port 'reset'.
# Error loading design
# End time: 15:50:35 on Jul 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 6
# Compile of control_unit.sv was successful with warnings.
# Compile of cpu6502.sv failed with 1 errors.
# Compile of status_register.sv was successful.
# 2 compiles, 1 failed with 1 error.
# Load canceled
# Compile of cpu6502.sv was successful.
vsim work.cpu6502_test
# vsim work.cpu6502_test 
# Start time: 15:52:50 on Jul 24,2024
# Loading sv_std.std
# Loading work.instruction_set
# Loading work.cpu6502_test
# Loading work.bus_sources
# Loading work.control_signals
# Loading work.cpu6502
# Loading work.register
# Loading work.alu
# Loading work.program_counter
# Loading work.status_register
# Loading work.control_unit
do wave.do
# Note: WLF file compression disabled.
# ** UI-Msg: (vish-4014) No objects found matching '/cpu6502_test/cpu6502/current_instr_state'.
# Executing ONERROR command at macro ./wave.do line 18
add wave -position 0  sim:/cpu6502_test/cpu6502/control_unit/status_flags
add wave -position end  sim:/cpu6502_test/cpu6502/RegX/current_value
add wave -position end  sim:/cpu6502_test/cpu6502/RegY/current_value
add wave -position end  sim:/cpu6502_test/cpu6502/InputB/current_value
add wave -position end sim:/cpu6502_test/cpu6502/ProgramCounter/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/wilso/projects/u_ife_p/6502/quartus/simulation/wave.do
do wave.do
run -all
# ** Note: $stop    : C:/Users/wilso/projects/u_ife_p/6502/quartus/testbenches/cpu6502.test.sv(27)
#    Time: 220 ns  Iteration: 1  Instance: /cpu6502_test
# Break in Module cpu6502_test at C:/Users/wilso/projects/u_ife_p/6502/quartus/testbenches/cpu6502.test.sv line 27
add wave -position end  sim:/cpu6502_test/cpu6502/InstructionRegister/current_value
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Note: WLF file compression disabled.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/wilso/projects/u_ife_p/6502/quartus/testbenches/cpu6502.test.sv(27)
#    Time: 220 ns  Iteration: 1  Instance: /cpu6502_test
# Break in Module cpu6502_test at C:/Users/wilso/projects/u_ife_p/6502/quartus/testbenches/cpu6502.test.sv line 27
# Compile of control_unit.sv was successful with warnings.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.control_unit
# Note: WLF file compression disabled.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/wilso/projects/u_ife_p/6502/quartus/testbenches/cpu6502.test.sv(27)
#    Time: 220 ns  Iteration: 1  Instance: /cpu6502_test
# Break in Module cpu6502_test at C:/Users/wilso/projects/u_ife_p/6502/quartus/testbenches/cpu6502.test.sv line 27
add wave -position 10  sim:/cpu6502_test/cpu6502/status_register/flag_zero
add wave -position 11  sim:/cpu6502_test/cpu6502/status_register/flag_overflow
add wave -position 12  sim:/cpu6502_test/cpu6502/status_register/flag_negative
add wave -position 13  sim:/cpu6502_test/cpu6502/status_register/flag_carry
restart
# Note: WLF file compression disabled.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/wilso/projects/u_ife_p/6502/quartus/testbenches/cpu6502.test.sv(27)
#    Time: 220 ns  Iteration: 1  Instance: /cpu6502_test
# Break in Module cpu6502_test at C:/Users/wilso/projects/u_ife_p/6502/quartus/testbenches/cpu6502.test.sv line 27
# Compile of cpu6502.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu6502
# Note: WLF file compression disabled.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/wilso/projects/u_ife_p/6502/quartus/testbenches/cpu6502.test.sv(27)
#    Time: 220 ns  Iteration: 1  Instance: /cpu6502_test
# Break in Module cpu6502_test at C:/Users/wilso/projects/u_ife_p/6502/quartus/testbenches/cpu6502.test.sv line 27
