#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Apr 20 11:14:51 2024
# Process ID: 135319
# Current directory: /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.runs/synth_1
# Command line: vivado -log Main_Process.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_Process.tcl
# Log file: /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.runs/synth_1/Main_Process.vds
# Journal file: /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Main_Process.tcl -notrace
Command: synth_design -top Main_Process -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 135477 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1252.473 ; gain = 86.914 ; free physical = 217 ; free virtual = 5873
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_Process' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:46]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_decoder_0' of component 'Instruction_Decoder' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:171]
ERROR: [Synth 8-3493] module 'instruction_decoder' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Instruction_Decoder.vhd:34' does not have matching formal port for component port 'dec_en' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:171]
INFO: [Synth 8-3491] module 'Register_Bank' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:185]
ERROR: [Synth 8-3493] module 'register_bank' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:34' does not have matching formal port for component port 'dec_en' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:185]
INFO: [Synth 8-3491] module 'Mux_8_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:24' bound to instance 'Mux_8_W_4_b_0' of component 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:201]
INFO: [Synth 8-3491] module 'Mux_8_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd:24' bound to instance 'Mux_8_W_4_b_1' of component 'Mux_8_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:216]
INFO: [Synth 8-3491] module 'Add_Sub_Unit' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Add_Sub_Unit.vhd:34' bound to instance 'Add_Sub' of component 'Add_Sub_Unit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:229]
INFO: [Synth 8-3491] module 'Mux_2_W_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/2_W_4_B_Mux.vhd:34' bound to instance 'Mux_2_W_4_B_0' of component 'Mux_2_W_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:240]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Adder_4_bit.vhd:34' bound to instance 'Adder_3_b' of component 'Adder_3_bit' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:248]
INFO: [Synth 8-3491] module 'Mux_2_W_3_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_2_W_2_B.vhd:34' bound to instance 'Mux_2_w_3_b_0' of component 'Mux_2_W_3_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:255]
INFO: [Synth 8-3491] module 'Program_Counter' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_0' of component 'Program_Counter' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:263]
INFO: [Synth 8-3491] module 'Program_Rom' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/ProgramRom.vhd:34' bound to instance 'Pro_rom' of component 'Program_Rom' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:270]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_6/project_6.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'slow_clock' of component 'Slow_Clk' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:275]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_8/project_8_saved.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'Seg_display' of component 'LUT_16_7' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:280]
ERROR: [Synth 8-285] failed synthesizing module 'Main_Process' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Main_Process.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1298.082 ; gain = 132.523 ; free physical = 218 ; free virtual = 5874
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 11:15:21 2024...
