```verilog
module clkgenerator #(parameter PERIOD = 10) (
    output reg clk
);

    // Initialize the clock signal
    initial begin
        clk = 0;
    end

    // Always block to toggle clock every PERIOD/2 time units
    always begin
        #(PERIOD/2) clk = ~clk;
    end

endmodule
```
