{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710182396622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710182396623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 14:39:56 2024 " "Processing started: Mon Mar 11 14:39:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710182396623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710182396623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710182396623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710182397737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710182397737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ripple_carry_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file and_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_vals " "Found entity 1: and_vals" {  } { { "and_vals.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file or_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_vals " "Found entity 1: or_vals" {  } { { "or_vals.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_val.v 1 1 " "Found 1 design units, including 1 entities, in source file not_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_val " "Found entity 1: not_val" {  } { { "not_val.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_val.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_val " "Found entity 1: negate_val" {  } { { "negate_val.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_pair_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_pair_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_pair_mul " "Found entity 1: booth_pair_mul" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407165 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1710182407175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_reg " "Found entity 1: MDR_reg" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/reg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_substract_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_substract_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_substract_tb " "Found entity 1: add_substract_tb" {  } { { "add_substract_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/add_substract_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_tb " "Found entity 1: sll_tb" {  } { { "sll_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sll_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slr_tb " "Found entity 1: slr_tb" {  } { { "slr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slra_tb " "Found entity 1: slra_tb" {  } { { "slra_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_tb " "Found entity 1: negate_tb" {  } { { "negate_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "in_port.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0.v 1 1 " "Found 1 design units, including 1 entities, in source file r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 r0 " "Found entity 1: r0" {  } { { "r0.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/r0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407396 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "phase_2_tb.v(56) " "Verilog HDL information at phase_2_tb.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710182407403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRin irIn phase_2_tb.v(6) " "Verilog HDL Declaration information at phase_2_tb.v(6): object \"IRin\" differs only in case from object \"irIn\" in the same scope" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710182407404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_2_tb " "Found entity 1: phase_2_tb" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_encode_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file sel_encode_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_encode " "Found entity 1: sel_encode" {  } { { "sel_encode_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sel_encode_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "con_ff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/con_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.v 1 1 " "Found 1 design units, including 1 entities, in source file dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "dff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407439 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU_immediate_instr_tb.v(61) " "Verilog HDL information at ALU_immediate_instr_tb.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710182407446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRin irIn ALU_immediate_instr_tb.v(7) " "Verilog HDL Declaration information at ALU_immediate_instr_tb.v(7): object \"IRin\" differs only in case from object \"irIn\" in the same scope" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710182407447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_immediate_instr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_immediate_instr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_immediate_instr_tb " "Found entity 1: ALU_immediate_instr_tb" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710182407451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710182407451 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_flag ALU.v(24) " "Verilog HDL Implicit Net warning at ALU.v(24): created implicit net for \"carry_flag\"" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407451 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDataIn data_path.v(50) " "Verilog HDL Implicit Net warning at data_path.v(50): created implicit net for \"MDataIn\"" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407451 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin datapath_tb.v(22) " "Verilog HDL Implicit Net warning at datapath_tb.v(22): created implicit net for \"LOin\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407451 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPC datapath_tb.v(22) " "Verilog HDL Implicit Net warning at datapath_tb.v(22): created implicit net for \"InPC\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407451 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin add_substract_tb.v(21) " "Verilog HDL Implicit Net warning at add_substract_tb.v(21): created implicit net for \"LOin\"" {  } { { "add_substract_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/add_substract_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin and_tb.v(22) " "Verilog HDL Implicit Net warning at and_tb.v(22): created implicit net for \"LOin\"" {  } { { "and_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin or_tb.v(22) " "Verilog HDL Implicit Net warning at or_tb.v(22): created implicit net for \"LOin\"" {  } { { "or_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin sll_tb.v(22) " "Verilog HDL Implicit Net warning at sll_tb.v(22): created implicit net for \"LOin\"" {  } { { "sll_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sll_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin slr_tb.v(22) " "Verilog HDL Implicit Net warning at slr_tb.v(22): created implicit net for \"LOin\"" {  } { { "slr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slr_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin slra_tb.v(22) " "Verilog HDL Implicit Net warning at slra_tb.v(22): created implicit net for \"LOin\"" {  } { { "slra_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slra_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin rol_tb.v(22) " "Verilog HDL Implicit Net warning at rol_tb.v(22): created implicit net for \"LOin\"" {  } { { "rol_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rol_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ror_tb.v(22) " "Verilog HDL Implicit Net warning at ror_tb.v(22): created implicit net for \"LOin\"" {  } { { "ror_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ror_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin negate_tb.v(22) " "Verilog HDL Implicit Net warning at negate_tb.v(22): created implicit net for \"LOin\"" {  } { { "negate_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin not_tb.v(22) " "Verilog HDL Implicit Net warning at not_tb.v(22): created implicit net for \"LOin\"" {  } { { "not_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin phase_2_tb.v(25) " "Verilog HDL Implicit Net warning at phase_2_tb.v(25): created implicit net for \"LOin\"" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ALU_immediate_instr_tb.v(26) " "Verilog HDL Implicit Net warning at ALU_immediate_instr_tb.v(26): created implicit net for \"LOin\"" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_immediate_instr_tb " "Elaborating entity \"ALU_immediate_instr_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710182407526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zin ALU_immediate_instr_tb.v(7) " "Verilog HDL or VHDL warning at ALU_immediate_instr_tb.v(7): object \"Zin\" assigned a value but never read" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IRin ALU_immediate_instr_tb.v(7) " "Verilog HDL or VHDL warning at ALU_immediate_instr_tb.v(7): object \"IRin\" assigned a value but never read" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AND ALU_immediate_instr_tb.v(7) " "Verilog HDL or VHDL warning at ALU_immediate_instr_tb.v(7): object \"AND\" assigned a value but never read" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loin ALU_immediate_instr_tb.v(7) " "Verilog HDL or VHDL warning at ALU_immediate_instr_tb.v(7): object \"Loin\" assigned a value but never read" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mdatain ALU_immediate_instr_tb.v(12) " "Verilog HDL or VHDL warning at ALU_immediate_instr_tb.v(12): object \"Mdatain\" assigned a value but never read" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Clock ALU_immediate_instr_tb.v(41) " "Verilog HDL warning at ALU_immediate_instr_tb.v(41): assignments to Clock create a combinational loop" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 41 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ALU_immediate_instr_tb.v(45) " "Verilog HDL Case Statement information at ALU_immediate_instr_tb.v(45): all case item expressions in this case statement are onehot" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"Write\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "strobe ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"strobe\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAOut ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"BAOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407529 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zhighout ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"Zhighout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowout ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"Zlowout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIOut ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"HIOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InPortout ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"InPortout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yout ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"Yout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"PCin\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"Read\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZHighin ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"ZHighin\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowin ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"Zlowin\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "irIn ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"irIn\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cout ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"Cout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAMout ALU_immediate_instr_tb.v(61) " "Verilog HDL Always Construct warning at ALU_immediate_instr_tb.v(61): inferring latch(es) for variable \"RAMout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAMout ALU_immediate_instr_tb.v(61) " "Inferred latch for \"RAMout\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout ALU_immediate_instr_tb.v(61) " "Inferred latch for \"Cout\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[0\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[0\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[1\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[1\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[2\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[2\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[3\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[3\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[4\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[4\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[5\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[5\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[6\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[6\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[7\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[7\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[8\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[8\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407530 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[9\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[9\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[10\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[10\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[11\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[11\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[12\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[12\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[13\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[13\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[14\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[14\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[15\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[15\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[16\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[16\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[17\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[17\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[18\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[18\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[19\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[19\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[20\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[20\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[21\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[21\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[22\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[22\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[23\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[23\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[24\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[24\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[25\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[25\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[26\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[26\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[27\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[27\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[28\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[28\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[29\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[29\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[30\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[30\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irIn\[31\] ALU_immediate_instr_tb.v(61) " "Inferred latch for \"irIn\[31\]\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear ALU_immediate_instr_tb.v(61) " "Inferred latch for \"clear\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowin ALU_immediate_instr_tb.v(61) " "Inferred latch for \"Zlowin\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZHighin ALU_immediate_instr_tb.v(61) " "Inferred latch for \"ZHighin\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin ALU_immediate_instr_tb.v(61) " "Inferred latch for \"HIin\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read ALU_immediate_instr_tb.v(61) " "Inferred latch for \"Read\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC ALU_immediate_instr_tb.v(61) " "Inferred latch for \"IncPC\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin ALU_immediate_instr_tb.v(61) " "Inferred latch for \"Yin\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin ALU_immediate_instr_tb.v(61) " "Inferred latch for \"MDRin\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin ALU_immediate_instr_tb.v(61) " "Inferred latch for \"PCin\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin ALU_immediate_instr_tb.v(61) " "Inferred latch for \"MARin\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yout ALU_immediate_instr_tb.v(61) " "Inferred latch for \"Yout\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407531 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InPortout ALU_immediate_instr_tb.v(61) " "Inferred latch for \"InPortout\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout ALU_immediate_instr_tb.v(61) " "Inferred latch for \"LOout\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIOut ALU_immediate_instr_tb.v(61) " "Inferred latch for \"HIOut\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout ALU_immediate_instr_tb.v(61) " "Inferred latch for \"MDRout\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowout ALU_immediate_instr_tb.v(61) " "Inferred latch for \"Zlowout\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighout ALU_immediate_instr_tb.v(61) " "Inferred latch for \"Zhighout\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout ALU_immediate_instr_tb.v(61) " "Inferred latch for \"PCout\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout ALU_immediate_instr_tb.v(61) " "Inferred latch for \"Rout\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin ALU_immediate_instr_tb.v(61) " "Inferred latch for \"Rin\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc ALU_immediate_instr_tb.v(61) " "Inferred latch for \"Grc\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb ALU_immediate_instr_tb.v(61) " "Inferred latch for \"Grb\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra ALU_immediate_instr_tb.v(61) " "Inferred latch for \"Gra\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAOut ALU_immediate_instr_tb.v(61) " "Inferred latch for \"BAOut\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strobe ALU_immediate_instr_tb.v(61) " "Inferred latch for \"strobe\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write ALU_immediate_instr_tb.v(61) " "Inferred latch for \"Write\" at ALU_immediate_instr_tb.v(61)" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710182407532 "|ALU_immediate_instr_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:DUT " "Elaborating entity \"data_path\" for hierarchy \"data_path:DUT\"" {  } { { "ALU_immediate_instr_tb.v" "DUT" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710182407536 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "opcode data_path.v(83) " "Verilog HDL Port Connection error at data_path.v(83): output or inout port \"opcode\" must be connected to a structural net expression" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 83 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Design Software" 0 -1 1710182407541 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "data_path:DUT " "Can't elaborate user hierarchy \"data_path:DUT\"" {  } { { "ALU_immediate_instr_tb.v" "DUT" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1710182407543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg " "Generated suppressed messages file C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1710182407607 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 53 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 53 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710182407620 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 11 14:40:07 2024 " "Processing ended: Mon Mar 11 14:40:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710182407620 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710182407620 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710182407620 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710182407620 ""}
