
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tfmtodit_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d8 <.init>:
  4010d8:	stp	x29, x30, [sp, #-16]!
  4010dc:	mov	x29, sp
  4010e0:	bl	401c3c <feof@plt+0x86c>
  4010e4:	ldp	x29, x30, [sp], #16
  4010e8:	ret

Disassembly of section .plt:

00000000004010f0 <_Znam@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 417000 <_ZdlPvm@@Base+0x10bf8>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <_Znam@plt>:
  401110:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <fputs@plt>:
  401120:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <memcpy@plt>:
  401130:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <fread@plt>:
  401140:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <puts@plt>:
  401150:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <ungetc@plt>:
  401160:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <strlen@plt>:
  401170:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <fprintf@plt>:
  401180:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <putc@plt>:
  401190:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <fclose@plt>:
  4011a0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <strtol@plt>:
  4011b0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <free@plt>:
  4011c0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <memset@plt>:
  4011d0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <strchr@plt>:
  4011e0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <_exit@plt>:
  4011f0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <freopen@plt>:
  401200:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <strerror@plt>:
  401210:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <strtok@plt>:
  401220:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <atan2@plt>:
  401230:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <__libc_start_main@plt>:
  401240:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <getc@plt>:
  401250:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <strncmp@plt>:
  401260:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <fputc@plt>:
  401270:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <__ctype_b_loc@plt>:
  401280:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <__isoc99_sscanf@plt>:
  401290:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <fflush@plt>:
  4012a0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <strrchr@plt>:
  4012b0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <_ZdaPv@plt>:
  4012c0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <__errno_location@plt>:
  4012d0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <fopen@plt>:
  4012e0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <__cxa_throw_bad_array_new_length@plt>:
  4012f0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <strcmp@plt>:
  401300:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <fgets@plt>:
  401310:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <write@plt>:
  401320:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <malloc@plt>:
  401330:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <abort@plt>:
  401340:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <getenv@plt>:
  401350:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <__gxx_personality_v0@plt>:
  401360:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <exit@plt>:
  401370:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <fwrite@plt>:
  401380:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <_Unwind_Resume@plt>:
  401390:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <ferror@plt>:
  4013a0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

00000000004013b0 <__gmon_start__@plt>:
  4013b0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #336]
  4013b8:	add	x16, x16, #0x150
  4013bc:	br	x17

00000000004013c0 <printf@plt>:
  4013c0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #344]
  4013c8:	add	x16, x16, #0x158
  4013cc:	br	x17

00000000004013d0 <feof@plt>:
  4013d0:	adrp	x16, 418000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #352]
  4013d8:	add	x16, x16, #0x160
  4013dc:	br	x17

Disassembly of section .text:

00000000004013e0 <_Znwm@@Base-0x4fc0>:
  4013e0:	mov	x12, #0x1130                	// #4400
  4013e4:	sub	sp, sp, x12
  4013e8:	stp	x29, x30, [sp]
  4013ec:	mov	x29, sp
  4013f0:	stp	x27, x28, [sp, #80]
  4013f4:	adrp	x27, 418000 <_ZdlPvm@@Base+0x11bf8>
  4013f8:	adrp	x28, 406000 <feof@plt+0x4c30>
  4013fc:	add	x28, x28, #0x6f8
  401400:	stp	x19, x20, [sp, #16]
  401404:	mov	w20, w0
  401408:	mov	x19, x1
  40140c:	stp	x21, x22, [sp, #32]
  401410:	adrp	x22, 406000 <feof@plt+0x4c30>
  401414:	adrp	x21, 406000 <feof@plt+0x4c30>
  401418:	add	x22, x22, #0x8f8
  40141c:	add	x21, x21, #0x6f0
  401420:	stp	x23, x24, [sp, #48]
  401424:	adrp	x24, 418000 <_ZdlPvm@@Base+0x11bf8>
  401428:	add	x24, x24, #0xdb0
  40142c:	mov	w23, #0x0                   	// #0
  401430:	ldr	x0, [x1]
  401434:	str	x0, [x27, #3664]
  401438:	stp	x25, x26, [sp, #64]
  40143c:	mov	x25, #0x0                   	// #0
  401440:	mov	w26, #0xffffffff            	// #-1
  401444:	nop
  401448:	mov	x3, x22
  40144c:	mov	x2, x21
  401450:	mov	x1, x19
  401454:	mov	w0, w20
  401458:	mov	x4, #0x0                   	// #0
  40145c:	bl	406258 <feof@plt+0x4e88>
  401460:	cmn	w0, #0x1
  401464:	b.eq	401578 <feof@plt+0x1a8>  // b.none
  401468:	cmp	w0, #0x73
  40146c:	b.eq	401564 <feof@plt+0x194>  // b.none
  401470:	b.gt	4014c0 <feof@plt+0xf0>
  401474:	cmp	w0, #0x67
  401478:	b.eq	40153c <feof@plt+0x16c>  // b.none
  40147c:	cmp	w0, #0x6b
  401480:	b.ne	4014f0 <feof@plt+0x120>  // b.any
  401484:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  401488:	add	x1, sp, #0x930
  40148c:	mov	w2, #0x0                   	// #0
  401490:	ldr	x0, [x3, #3672]
  401494:	bl	4011b0 <strtol@plt>
  401498:	cbnz	x0, 401518 <feof@plt+0x148>
  40149c:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  4014a0:	ldr	x1, [sp, #2352]
  4014a4:	ldr	x2, [x3, #3672]
  4014a8:	cmp	x1, x2
  4014ac:	b.eq	401524 <feof@plt+0x154>  // b.none
  4014b0:	ldrb	w1, [x1]
  4014b4:	cbnz	w1, 401524 <feof@plt+0x154>
  4014b8:	mov	w26, w0
  4014bc:	b	401448 <feof@plt+0x78>
  4014c0:	cmp	w0, #0x76
  4014c4:	b.eq	401548 <feof@plt+0x178>  // b.none
  4014c8:	cmp	w0, #0x100
  4014cc:	b.ne	401448 <feof@plt+0x78>  // b.any
  4014d0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  4014d4:	adrp	x1, 406000 <feof@plt+0x4c30>
  4014d8:	ldr	x2, [x27, #3664]
  4014dc:	add	x1, x1, #0x738
  4014e0:	ldr	x0, [x0, #640]
  4014e4:	bl	401180 <fprintf@plt>
  4014e8:	mov	w0, #0x0                   	// #0
  4014ec:	bl	401370 <exit@plt>
  4014f0:	cmp	w0, #0x3f
  4014f4:	b.ne	401448 <feof@plt+0x78>  // b.any
  4014f8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  4014fc:	adrp	x1, 406000 <feof@plt+0x4c30>
  401500:	ldr	x2, [x27, #3664]
  401504:	add	x1, x1, #0x738
  401508:	ldr	x0, [x0, #648]
  40150c:	bl	401180 <fprintf@plt>
  401510:	mov	w0, #0x1                   	// #1
  401514:	bl	401370 <exit@plt>
  401518:	ldr	x1, [sp, #2352]
  40151c:	ldrb	w1, [x1]
  401520:	cbz	w1, 40156c <feof@plt+0x19c>
  401524:	mov	x3, x24
  401528:	mov	x2, x24
  40152c:	mov	x1, x24
  401530:	mov	x0, x28
  401534:	bl	4039f8 <feof@plt+0x2628>
  401538:	b	401448 <feof@plt+0x78>
  40153c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  401540:	ldr	x25, [x0, #3672]
  401544:	b	401448 <feof@plt+0x78>
  401548:	adrp	x1, 418000 <_ZdlPvm@@Base+0x11bf8>
  40154c:	adrp	x0, 406000 <feof@plt+0x4c30>
  401550:	add	x0, x0, #0x710
  401554:	ldr	x1, [x1, #608]
  401558:	bl	4013c0 <printf@plt>
  40155c:	mov	w0, #0x0                   	// #0
  401560:	bl	401370 <exit@plt>
  401564:	mov	w23, #0x1                   	// #1
  401568:	b	401448 <feof@plt+0x78>
  40156c:	cmp	x0, #0xff
  401570:	b.hi	401524 <feof@plt+0x154>  // b.pmore
  401574:	b	4014b8 <feof@plt+0xe8>
  401578:	adrp	x21, 418000 <_ZdlPvm@@Base+0x11bf8>
  40157c:	ldr	w0, [x21, #592]
  401580:	sub	w20, w20, w0
  401584:	cmp	w20, #0x3
  401588:	b.ne	4014f8 <feof@plt+0x128>  // b.any
  40158c:	add	x0, sp, #0x130
  401590:	mov	x2, #0x800                 	// #2048
  401594:	mov	w1, #0x0                   	// #0
  401598:	bl	4011d0 <memset@plt>
  40159c:	cbz	x25, 4015b0 <feof@plt+0x1e0>
  4015a0:	mov	x1, x25
  4015a4:	add	x0, sp, #0x130
  4015a8:	bl	402a40 <feof@plt+0x1670>
  4015ac:	cbz	w0, 401a00 <feof@plt+0x630>
  4015b0:	ldrsw	x1, [x21, #592]
  4015b4:	add	x28, sp, #0xc0
  4015b8:	movi	v0.4s, #0x0
  4015bc:	mov	x0, x28
  4015c0:	add	x2, x19, x1, lsl #3
  4015c4:	ldr	x1, [x19, x1, lsl #3]
  4015c8:	stp	q0, q0, [sp, #240]
  4015cc:	stp	q0, q0, [sp, #272]
  4015d0:	ldp	x20, x22, [x2, #8]
  4015d4:	bl	4021b0 <feof@plt+0xde0>
  4015d8:	cbnz	w0, 401610 <feof@plt+0x240>
  4015dc:	mov	w24, #0x1                   	// #1
  4015e0:	mov	x0, x28
  4015e4:	bl	4020b8 <feof@plt+0xce8>
  4015e8:	mov	w0, w24
  4015ec:	mov	x12, #0x1130                	// #4400
  4015f0:	ldp	x29, x30, [sp]
  4015f4:	ldp	x19, x20, [sp, #16]
  4015f8:	ldp	x21, x22, [sp, #32]
  4015fc:	ldp	x23, x24, [sp, #48]
  401600:	ldp	x25, x26, [sp, #64]
  401604:	ldp	x27, x28, [sp, #80]
  401608:	add	sp, sp, x12
  40160c:	ret
  401610:	mov	x0, x20
  401614:	add	x1, sp, #0x930
  401618:	bl	403160 <feof@plt+0x1d90>
  40161c:	cbz	w0, 4015dc <feof@plt+0x20c>
  401620:	bl	4012d0 <__errno_location@plt>
  401624:	mov	x20, x0
  401628:	adrp	x2, 418000 <_ZdlPvm@@Base+0x11bf8>
  40162c:	adrp	x1, 406000 <feof@plt+0x4c30>
  401630:	mov	x0, x22
  401634:	add	x1, x1, #0x780
  401638:	ldr	x2, [x2, #640]
  40163c:	str	wzr, [x20]
  401640:	bl	401200 <freopen@plt>
  401644:	mov	x1, x22
  401648:	cbz	x0, 401b64 <feof@plt+0x794>
  40164c:	adrp	x0, 406000 <feof@plt+0x4c30>
  401650:	add	x0, x0, #0x7c8
  401654:	bl	4013c0 <printf@plt>
  401658:	cbz	w23, 401678 <feof@plt+0x2a8>
  40165c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  401660:	mov	x2, #0x8                   	// #8
  401664:	mov	x1, #0x1                   	// #1
  401668:	ldr	x3, [x0, #640]
  40166c:	adrp	x0, 406000 <feof@plt+0x4c30>
  401670:	add	x0, x0, #0x7a8
  401674:	bl	401380 <fwrite@plt>
  401678:	ldrsw	x0, [x21, #592]
  40167c:	ldr	x0, [x19, x0, lsl #3]
  401680:	bl	406418 <_ZdlPvm@@Base+0x10>
  401684:	mov	x20, x0
  401688:	bl	401170 <strlen@plt>
  40168c:	cmp	w0, #0x4
  401690:	b.le	4016b4 <feof@plt+0x2e4>
  401694:	sxtw	x0, w0
  401698:	adrp	x1, 406000 <feof@plt+0x4c30>
  40169c:	sub	x19, x0, #0x4
  4016a0:	add	x1, x1, #0x7b8
  4016a4:	add	x0, x20, x19
  4016a8:	bl	401300 <strcmp@plt>
  4016ac:	cbnz	w0, 4016b4 <feof@plt+0x2e4>
  4016b0:	strb	wzr, [x20, x19]
  4016b4:	mov	x0, x20
  4016b8:	mov	w1, #0x2f                  	// #47
  4016bc:	bl	4012b0 <strrchr@plt>
  4016c0:	cbz	x0, 4016c8 <feof@plt+0x2f8>
  4016c4:	add	x20, x0, #0x1
  4016c8:	adrp	x0, 406000 <feof@plt+0x4c30>
  4016cc:	mov	x1, x20
  4016d0:	add	x0, x0, #0x7c0
  4016d4:	bl	4013c0 <printf@plt>
  4016d8:	ldr	w0, [sp, #224]
  4016dc:	cmp	w0, #0x1
  4016e0:	b.le	401b0c <feof@plt+0x73c>
  4016e4:	ldr	x2, [sp, #296]
  4016e8:	ldr	w1, [x2, #4]
  4016ec:	cmp	w1, #0x0
  4016f0:	b.gt	401afc <feof@plt+0x72c>
  4016f4:	ldr	w1, [x2]
  4016f8:	cbnz	w1, 401b1c <feof@plt+0x74c>
  4016fc:	cmp	w0, #0x4
  401700:	b.le	401af4 <feof@plt+0x724>
  401704:	ldr	x0, [sp, #296]
  401708:	ldr	w0, [x0, #16]
  40170c:	str	w0, [sp, #112]
  401710:	adrp	x25, 418000 <_ZdlPvm@@Base+0x11bf8>
  401714:	add	x25, x25, #0x178
  401718:	add	x23, x25, #0x80
  40171c:	add	x24, sp, #0x930
  401720:	mov	w21, #0x0                   	// #0
  401724:	nop
  401728:	ldr	x22, [x24]
  40172c:	cbz	x22, 401768 <feof@plt+0x398>
  401730:	mov	x20, x25
  401734:	nop
  401738:	ldr	x19, [x20]
  40173c:	mov	x27, x22
  401740:	ldr	x1, [x27]
  401744:	mov	x0, x19
  401748:	bl	401300 <strcmp@plt>
  40174c:	ldr	x27, [x27, #8]
  401750:	cbnz	w0, 401a08 <feof@plt+0x638>
  401754:	str	w21, [x20, #8]
  401758:	cbnz	x27, 401740 <feof@plt+0x370>
  40175c:	add	x20, x20, #0x10
  401760:	cmp	x20, x23
  401764:	b.ne	401738 <feof@plt+0x368>  // b.any
  401768:	add	w21, w21, #0x1
  40176c:	add	x24, x24, #0x8
  401770:	cmp	w21, #0x100
  401774:	b.ne	401728 <feof@plt+0x358>  // b.any
  401778:	adrp	x22, 406000 <feof@plt+0x4c30>
  40177c:	adrp	x21, 406000 <feof@plt+0x4c30>
  401780:	add	x22, x22, #0x808
  401784:	add	x21, x21, #0x7f8
  401788:	add	x19, x25, #0x80
  40178c:	mov	w8, #0x0                   	// #0
  401790:	mov	w20, #0x0                   	// #0
  401794:	ldrb	w1, [x19]
  401798:	ldrb	w2, [x19, #1]
  40179c:	ldrb	w0, [x19, #2]
  4017a0:	add	x1, x25, x1, lsl #4
  4017a4:	add	x2, x25, x2, lsl #4
  4017a8:	add	x0, x25, x0, lsl #4
  4017ac:	ldr	w1, [x1, #8]
  4017b0:	ldr	w2, [x2, #8]
  4017b4:	ldr	w9, [x0, #8]
  4017b8:	cmp	w1, #0x0
  4017bc:	ccmp	w2, #0x0, #0x1, ge  // ge = tcont
  4017c0:	ccmp	w9, #0x0, #0x1, ge  // ge = tcont
  4017c4:	b.ge	401aa8 <feof@plt+0x6d8>  // b.tcont
  4017c8:	add	w20, w20, #0x1
  4017cc:	add	x19, x19, #0x10
  4017d0:	cmp	w20, #0x5
  4017d4:	b.ne	401794 <feof@plt+0x3c4>  // b.any
  4017d8:	cbz	w8, 4017f8 <feof@plt+0x428>
  4017dc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  4017e0:	mov	x2, #0x3                   	// #3
  4017e4:	mov	x1, #0x1                   	// #1
  4017e8:	ldr	x3, [x0, #640]
  4017ec:	adrp	x0, 406000 <feof@plt+0x4c30>
  4017f0:	add	x0, x0, #0x810
  4017f4:	bl	401380 <fwrite@plt>
  4017f8:	ldr	w1, [sp, #228]
  4017fc:	adrp	x0, 406000 <feof@plt+0x4c30>
  401800:	add	x0, x0, #0x818
  401804:	bl	4013c0 <printf@plt>
  401808:	ldr	w1, [sp, #232]
  40180c:	adrp	x0, 406000 <feof@plt+0x4c30>
  401810:	add	x0, x0, #0x828
  401814:	bl	4013c0 <printf@plt>
  401818:	ldr	w1, [sp, #192]
  40181c:	adrp	x22, 406000 <feof@plt+0x4c30>
  401820:	adrp	x21, 406000 <feof@plt+0x4c30>
  401824:	mov	w0, #0xffffffff            	// #-1
  401828:	add	x22, x22, #0x838
  40182c:	add	x21, x21, #0x848
  401830:	mov	w15, #0x0                   	// #0
  401834:	str	x28, [sp, #136]
  401838:	stp	w1, w0, [sp, #144]
  40183c:	b	40184c <feof@plt+0x47c>
  401840:	ldrb	w0, [sp, #131]
  401844:	cmp	w0, w26
  401848:	b.ne	401a38 <feof@plt+0x668>  // b.any
  40184c:	add	x3, sp, #0x84
  401850:	add	x2, sp, #0x83
  401854:	add	x1, sp, #0x82
  401858:	add	x0, sp, #0x88
  40185c:	bl	401d10 <feof@plt+0x940>
  401860:	mov	w24, w0
  401864:	cbnz	w0, 401840 <feof@plt+0x470>
  401868:	adrp	x0, 406000 <feof@plt+0x4c30>
  40186c:	add	x0, x0, #0x858
  401870:	bl	401150 <puts@plt>
  401874:	adrp	x0, 406000 <feof@plt+0x4c30>
  401878:	add	x0, x0, #0x860
  40187c:	bl	406418 <_ZdlPvm@@Base+0x10>
  401880:	adrp	x22, 406000 <feof@plt+0x4c30>
  401884:	add	x23, sp, #0xa8
  401888:	add	x22, x22, #0x870
  40188c:	adrp	x1, 406000 <feof@plt+0x4c30>
  401890:	mov	x19, #0x0                   	// #0
  401894:	add	x1, x1, #0x868
  401898:	str	x1, [sp, #120]
  40189c:	stp	x0, xzr, [sp, #152]
  4018a0:	ldr	w0, [sp, #192]
  4018a4:	mov	w21, w19
  4018a8:	cmp	w0, w19
  4018ac:	b.gt	4019f0 <feof@plt+0x620>
  4018b0:	ldr	w1, [sp, #196]
  4018b4:	cmp	w1, w19
  4018b8:	b.lt	4019f0 <feof@plt+0x620>  // b.tstop
  4018bc:	sub	w0, w19, w0
  4018c0:	mov	w2, #0x6                   	// #6
  4018c4:	ldr	x1, [sp, #240]
  4018c8:	smull	x0, w0, w2
  4018cc:	add	x3, x1, x0
  4018d0:	ldrb	w0, [x1, x0]
  4018d4:	cbz	w0, 4019f0 <feof@plt+0x620>
  4018d8:	add	x1, sp, #0x930
  4018dc:	ldr	x25, [x1, x19, lsl #3]
  4018e0:	cbz	x25, 401a10 <feof@plt+0x640>
  4018e4:	ldp	x1, x7, [sp, #248]
  4018e8:	ubfiz	x0, x0, #2, #8
  4018ec:	add	x2, sp, #0x130
  4018f0:	add	x4, x2, x19, lsl #2
  4018f4:	ldp	x6, x5, [sp, #264]
  4018f8:	ldr	w2, [x1, x0]
  4018fc:	ldr	x1, [x25]
  401900:	str	w2, [sp, #168]
  401904:	ldr	x0, [sp, #120]
  401908:	ldrb	w8, [x3, #1]
  40190c:	ldr	w26, [x7, x8, lsl #2]
  401910:	add	x8, sp, #0x130
  401914:	str	w26, [sp, #172]
  401918:	ldr	w7, [x4, #1024]
  40191c:	ldrb	w4, [x3, #2]
  401920:	ldr	w8, [x8, x19, lsl #2]
  401924:	mov	w27, w7
  401928:	str	w8, [sp, #116]
  40192c:	ldr	w4, [x6, x4, lsl #2]
  401930:	str	w4, [sp, #176]
  401934:	str	w4, [sp, #108]
  401938:	ldrb	w3, [x3, #3]
  40193c:	ldr	w20, [x5, x3, lsl #2]
  401940:	stp	w20, w8, [sp, #180]
  401944:	str	w7, [sp, #188]
  401948:	bl	4013c0 <printf@plt>
  40194c:	cbnz	w27, 401a18 <feof@plt+0x648>
  401950:	ldr	w8, [sp, #116]
  401954:	cbnz	w8, 401a98 <feof@plt+0x6c8>
  401958:	cbnz	w20, 401a88 <feof@plt+0x6b8>
  40195c:	ldr	w0, [sp, #108]
  401960:	cbnz	w0, 401a28 <feof@plt+0x658>
  401964:	mov	w20, #0x1                   	// #1
  401968:	str	w20, [sp, #132]
  40196c:	cbz	w26, 401998 <feof@plt+0x5c8>
  401970:	mov	w0, #0x1                   	// #1
  401974:	nop
  401978:	ldr	w1, [x23, w0, sxtw #2]
  40197c:	mov	x0, x22
  401980:	bl	4013c0 <printf@plt>
  401984:	ldr	w0, [sp, #132]
  401988:	add	w0, w0, #0x1
  40198c:	str	w0, [sp, #132]
  401990:	cmp	w0, w20
  401994:	b.le	401978 <feof@plt+0x5a8>
  401998:	ldr	w0, [sp, #108]
  40199c:	cmp	w0, #0x0
  4019a0:	ldr	w0, [sp, #112]
  4019a4:	cset	w1, gt
  4019a8:	cmp	w26, w0
  4019ac:	b.le	4019b4 <feof@plt+0x5e4>
  4019b0:	add	w1, w1, #0x2
  4019b4:	adrp	x0, 406000 <feof@plt+0x4c30>
  4019b8:	mov	w2, w21
  4019bc:	add	x0, x0, #0x878
  4019c0:	bl	4013c0 <printf@plt>
  4019c4:	ldr	x20, [x25, #8]
  4019c8:	cbz	x20, 4019f0 <feof@plt+0x620>
  4019cc:	adrp	x21, 406000 <feof@plt+0x4c30>
  4019d0:	add	x21, x21, #0x888
  4019d4:	nop
  4019d8:	ldr	x1, [x20]
  4019dc:	mov	x0, x21
  4019e0:	bl	4013c0 <printf@plt>
  4019e4:	ldr	x20, [x20, #8]
  4019e8:	cbnz	x20, 4019d8 <feof@plt+0x608>
  4019ec:	nop
  4019f0:	add	x19, x19, #0x1
  4019f4:	cmp	x19, #0x100
  4019f8:	b.ne	4018a0 <feof@plt+0x4d0>  // b.any
  4019fc:	b	4015e0 <feof@plt+0x210>
  401a00:	mov	w24, #0x1                   	// #1
  401a04:	b	4015e8 <feof@plt+0x218>
  401a08:	cbnz	x27, 401740 <feof@plt+0x370>
  401a0c:	b	40175c <feof@plt+0x38c>
  401a10:	add	x25, sp, #0x98
  401a14:	b	4018e4 <feof@plt+0x514>
  401a18:	mov	w0, #0x1                   	// #1
  401a1c:	mov	w20, #0x5                   	// #5
  401a20:	str	w0, [sp, #132]
  401a24:	b	401970 <feof@plt+0x5a0>
  401a28:	mov	w0, #0x1                   	// #1
  401a2c:	mov	w20, #0x2                   	// #2
  401a30:	str	w0, [sp, #132]
  401a34:	b	401970 <feof@plt+0x5a0>
  401a38:	ldrb	w1, [sp, #130]
  401a3c:	add	x2, sp, #0x930
  401a40:	ldr	x23, [x2, w0, sxtw #3]
  401a44:	ldr	x20, [x2, x1, lsl #3]
  401a48:	cbz	x20, 40184c <feof@plt+0x47c>
  401a4c:	cbz	x23, 401a80 <feof@plt+0x6b0>
  401a50:	cbnz	w15, 401a5c <feof@plt+0x68c>
  401a54:	mov	x0, x22
  401a58:	bl	401150 <puts@plt>
  401a5c:	mov	x19, x23
  401a60:	ldr	w3, [sp, #132]
  401a64:	mov	x0, x21
  401a68:	ldr	x2, [x19]
  401a6c:	ldr	x1, [x20]
  401a70:	bl	4013c0 <printf@plt>
  401a74:	ldr	x19, [x19, #8]
  401a78:	cbnz	x19, 401a60 <feof@plt+0x690>
  401a7c:	mov	w15, #0x1                   	// #1
  401a80:	ldr	x20, [x20, #8]
  401a84:	b	401a48 <feof@plt+0x678>
  401a88:	mov	w0, #0x1                   	// #1
  401a8c:	mov	w20, #0x3                   	// #3
  401a90:	str	w0, [sp, #132]
  401a94:	b	401970 <feof@plt+0x5a0>
  401a98:	mov	w0, #0x1                   	// #1
  401a9c:	mov	w20, #0x4                   	// #4
  401aa0:	str	w0, [sp, #132]
  401aa4:	b	401970 <feof@plt+0x5a0>
  401aa8:	add	x3, sp, #0xa8
  401aac:	mov	x0, x28
  401ab0:	bl	401e98 <feof@plt+0xac8>
  401ab4:	cbz	w0, 4017c8 <feof@plt+0x3f8>
  401ab8:	ldrb	w0, [sp, #168]
  401abc:	cmp	w0, w9
  401ac0:	b.ne	4017c8 <feof@plt+0x3f8>  // b.any
  401ac4:	cbnz	w8, 401ae0 <feof@plt+0x710>
  401ac8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  401acc:	mov	x2, #0x9                   	// #9
  401ad0:	mov	x1, #0x1                   	// #1
  401ad4:	ldr	x3, [x0, #640]
  401ad8:	mov	x0, x21
  401adc:	bl	401380 <fwrite@plt>
  401ae0:	ldr	x1, [x19, #8]
  401ae4:	mov	x0, x22
  401ae8:	bl	4013c0 <printf@plt>
  401aec:	mov	w8, #0x1                   	// #1
  401af0:	b	4017c8 <feof@plt+0x3f8>
  401af4:	str	wzr, [sp, #112]
  401af8:	b	401710 <feof@plt+0x340>
  401afc:	adrp	x0, 406000 <feof@plt+0x4c30>
  401b00:	add	x0, x0, #0x7d8
  401b04:	bl	4013c0 <printf@plt>
  401b08:	ldr	w0, [sp, #224]
  401b0c:	cmp	w0, #0x0
  401b10:	b.le	4016fc <feof@plt+0x32c>
  401b14:	ldr	x2, [sp, #296]
  401b18:	b	4016f4 <feof@plt+0x324>
  401b1c:	scvtf	d0, w1
  401b20:	mov	x0, #0x3eb0000000000000    	// #4517110426252607488
  401b24:	fmov	d2, x0
  401b28:	fmov	d1, #1.000000000000000000e+00
  401b2c:	fmul	d0, d0, d2
  401b30:	bl	401230 <atan2@plt>
  401b34:	mov	x0, #0x800000000000        	// #140737488355328
  401b38:	movk	x0, #0x4066, lsl #48
  401b3c:	fmov	d1, x0
  401b40:	adrp	x0, 406000 <feof@plt+0x4c30>
  401b44:	fmul	d0, d0, d1
  401b48:	ldr	d2, [x0, #2288]
  401b4c:	adrp	x0, 406000 <feof@plt+0x4c30>
  401b50:	add	x0, x0, #0x7e8
  401b54:	fdiv	d0, d0, d2
  401b58:	bl	4013c0 <printf@plt>
  401b5c:	ldr	w0, [sp, #224]
  401b60:	b	4016fc <feof@plt+0x32c>
  401b64:	add	x0, sp, #0x98
  401b68:	bl	403778 <feof@plt+0x23a8>
  401b6c:	ldr	w0, [x20]
  401b70:	bl	401210 <strerror@plt>
  401b74:	mov	x1, x0
  401b78:	add	x0, sp, #0xa8
  401b7c:	bl	403778 <feof@plt+0x23a8>
  401b80:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  401b84:	adrp	x0, 406000 <feof@plt+0x4c30>
  401b88:	add	x2, sp, #0xa8
  401b8c:	add	x1, sp, #0x98
  401b90:	add	x3, x3, #0xdb0
  401b94:	add	x0, x0, #0x788
  401b98:	bl	4039f8 <feof@plt+0x2628>
  401b9c:	b	4015dc <feof@plt+0x20c>
  401ba0:	mov	x19, x0
  401ba4:	mov	x0, x28
  401ba8:	bl	4020b8 <feof@plt+0xce8>
  401bac:	mov	x0, x19
  401bb0:	bl	401390 <_Unwind_Resume@plt>
  401bb4:	nop
  401bb8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  401bbc:	add	x0, x0, #0x298
  401bc0:	b	403760 <feof@plt+0x2390>
  401bc4:	nop
  401bc8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  401bcc:	ldr	w0, [x0, #672]
  401bd0:	cbnz	w0, 401bd8 <feof@plt+0x808>
  401bd4:	b	403478 <feof@plt+0x20a8>
  401bd8:	ret
  401bdc:	nop
  401be0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  401be4:	str	wzr, [x0, #3504]
  401be8:	ret
  401bec:	mov	x29, #0x0                   	// #0
  401bf0:	mov	x30, #0x0                   	// #0
  401bf4:	mov	x5, x0
  401bf8:	ldr	x1, [sp]
  401bfc:	add	x2, sp, #0x8
  401c00:	mov	x6, sp
  401c04:	movz	x0, #0x0, lsl #48
  401c08:	movk	x0, #0x0, lsl #32
  401c0c:	movk	x0, #0x40, lsl #16
  401c10:	movk	x0, #0x13e0
  401c14:	movz	x3, #0x0, lsl #48
  401c18:	movk	x3, #0x0, lsl #32
  401c1c:	movk	x3, #0x40, lsl #16
  401c20:	movk	x3, #0x6470
  401c24:	movz	x4, #0x0, lsl #48
  401c28:	movk	x4, #0x0, lsl #32
  401c2c:	movk	x4, #0x40, lsl #16
  401c30:	movk	x4, #0x64f0
  401c34:	bl	401240 <__libc_start_main@plt>
  401c38:	bl	401340 <abort@plt>
  401c3c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x10bf8>
  401c40:	ldr	x0, [x0, #4064]
  401c44:	cbz	x0, 401c4c <feof@plt+0x87c>
  401c48:	b	4013b0 <__gmon_start__@plt>
  401c4c:	ret
  401c50:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  401c54:	add	x0, x0, #0x278
  401c58:	adrp	x1, 418000 <_ZdlPvm@@Base+0x11bf8>
  401c5c:	add	x1, x1, #0x278
  401c60:	cmp	x1, x0
  401c64:	b.eq	401c7c <feof@plt+0x8ac>  // b.none
  401c68:	adrp	x1, 406000 <feof@plt+0x4c30>
  401c6c:	ldr	x1, [x1, #1296]
  401c70:	cbz	x1, 401c7c <feof@plt+0x8ac>
  401c74:	mov	x16, x1
  401c78:	br	x16
  401c7c:	ret
  401c80:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  401c84:	add	x0, x0, #0x278
  401c88:	adrp	x1, 418000 <_ZdlPvm@@Base+0x11bf8>
  401c8c:	add	x1, x1, #0x278
  401c90:	sub	x1, x1, x0
  401c94:	lsr	x2, x1, #63
  401c98:	add	x1, x2, x1, asr #3
  401c9c:	cmp	xzr, x1, asr #1
  401ca0:	asr	x1, x1, #1
  401ca4:	b.eq	401cbc <feof@plt+0x8ec>  // b.none
  401ca8:	adrp	x2, 406000 <feof@plt+0x4c30>
  401cac:	ldr	x2, [x2, #1304]
  401cb0:	cbz	x2, 401cbc <feof@plt+0x8ec>
  401cb4:	mov	x16, x2
  401cb8:	br	x16
  401cbc:	ret
  401cc0:	stp	x29, x30, [sp, #-32]!
  401cc4:	mov	x29, sp
  401cc8:	str	x19, [sp, #16]
  401ccc:	adrp	x19, 418000 <_ZdlPvm@@Base+0x11bf8>
  401cd0:	ldrb	w0, [x19, #656]
  401cd4:	cbnz	w0, 401ce4 <feof@plt+0x914>
  401cd8:	bl	401c50 <feof@plt+0x880>
  401cdc:	mov	w0, #0x1                   	// #1
  401ce0:	strb	w0, [x19, #656]
  401ce4:	ldr	x19, [sp, #16]
  401ce8:	ldp	x29, x30, [sp], #32
  401cec:	ret
  401cf0:	b	401c80 <feof@plt+0x8b0>
  401cf4:	nop
  401cf8:	ldr	w3, [x1]
  401cfc:	mov	w2, #0xffffffff            	// #-1
  401d00:	str	x1, [x0]
  401d04:	stp	w3, w2, [x0, #8]
  401d08:	ret
  401d0c:	nop
  401d10:	ldr	x13, [x0]
  401d14:	mov	x14, x0
  401d18:	ldr	w8, [x0, #8]
  401d1c:	ldr	w11, [x13, #4]
  401d20:	cmp	w8, w11
  401d24:	b.gt	401dd0 <feof@plt+0xa00>
  401d28:	ldrsw	x4, [x13]
  401d2c:	sxtw	x9, w8
  401d30:	ldr	x0, [x13, #48]
  401d34:	sub	x9, x9, x4
  401d38:	mov	w12, #0xffffffff            	// #-1
  401d3c:	add	x9, x9, x9, lsl #1
  401d40:	add	x9, x0, x9, lsl #1
  401d44:	b	401d60 <feof@plt+0x990>
  401d48:	add	w8, w8, #0x1
  401d4c:	str	w8, [x14, #8]
  401d50:	cmp	w8, w11
  401d54:	add	x9, x9, #0x6
  401d58:	b.gt	401dd0 <feof@plt+0xa00>
  401d5c:	nop
  401d60:	ldrb	w4, [x9, #4]
  401d64:	cmp	w4, #0x1
  401d68:	b.ne	401d48 <feof@plt+0x978>  // b.any
  401d6c:	ldr	w5, [x14, #12]
  401d70:	ldr	x7, [x13, #88]
  401d74:	tbnz	w5, #31, 401dd8 <feof@plt+0xa08>
  401d78:	sbfiz	x0, x5, #2, #32
  401d7c:	add	x10, x7, x0
  401d80:	ldrb	w4, [x7, x0]
  401d84:	b	401db0 <feof@plt+0x9e0>
  401d88:	ldrsb	w10, [x10, #2]
  401d8c:	add	w6, w4, #0x1
  401d90:	add	w5, w5, w6
  401d94:	sbfiz	x6, x5, #2, #32
  401d98:	tbnz	w10, #31, 401e08 <feof@plt+0xa38>
  401d9c:	cmp	w4, #0x80
  401da0:	b.eq	401db8 <feof@plt+0x9e8>  // b.none
  401da4:	str	w5, [x14, #12]
  401da8:	add	x10, x7, x6
  401dac:	ldrb	w4, [x7, x6]
  401db0:	cmp	w4, #0x80
  401db4:	b.le	401d88 <feof@plt+0x9b8>
  401db8:	add	w8, w8, #0x1
  401dbc:	str	w8, [x14, #8]
  401dc0:	str	w12, [x14, #12]
  401dc4:	cmp	w8, w11
  401dc8:	add	x9, x9, #0x6
  401dcc:	b.le	401d60 <feof@plt+0x990>
  401dd0:	mov	w0, #0x0                   	// #0
  401dd4:	ret
  401dd8:	ldrb	w5, [x9, #5]
  401ddc:	str	w5, [x14, #12]
  401de0:	ubfiz	x0, x5, #2, #8
  401de4:	add	x10, x7, x0
  401de8:	ldrb	w4, [x7, x0]
  401dec:	cmp	w4, #0x80
  401df0:	b.ls	401db0 <feof@plt+0x9e0>  // b.plast
  401df4:	ldrb	w5, [x10, #2]
  401df8:	ldrb	w0, [x10, #3]
  401dfc:	add	w5, w0, w5, lsl #8
  401e00:	str	w5, [x14, #12]
  401e04:	b	401d78 <feof@plt+0x9a8>
  401e08:	strb	w8, [x1]
  401e0c:	cmp	w4, #0x80
  401e10:	ldr	x1, [x14]
  401e14:	ldrsw	x0, [x14, #12]
  401e18:	ldr	x1, [x1, #88]
  401e1c:	add	x0, x1, x0, lsl #2
  401e20:	ldrb	w0, [x0, #1]
  401e24:	strb	w0, [x2]
  401e28:	ldr	x0, [x14]
  401e2c:	ldrsw	x1, [x14, #12]
  401e30:	ldp	x5, x2, [x0, #88]
  401e34:	add	x1, x5, x1, lsl #2
  401e38:	ldrb	w0, [x1, #2]
  401e3c:	ldrb	w1, [x1, #3]
  401e40:	sub	w0, w0, #0x80
  401e44:	add	w0, w1, w0, lsl #8
  401e48:	ldr	w0, [x2, w0, sxtw #2]
  401e4c:	str	w0, [x3]
  401e50:	b.eq	401e6c <feof@plt+0xa9c>  // b.none
  401e54:	ldr	w1, [x14, #12]
  401e58:	add	w4, w4, #0x1
  401e5c:	mov	w0, #0x1                   	// #1
  401e60:	add	w4, w1, w4
  401e64:	str	w4, [x14, #12]
  401e68:	ret
  401e6c:	ldr	w1, [x14, #8]
  401e70:	mov	w2, #0xffffffff            	// #-1
  401e74:	mov	w0, #0x1                   	// #1
  401e78:	add	w1, w1, w0
  401e7c:	stp	w1, w2, [x14, #8]
  401e80:	ret
  401e84:	nop
  401e88:	movi	v0.4s, #0x0
  401e8c:	stp	q0, q0, [x0, #48]
  401e90:	stp	q0, q0, [x0, #80]
  401e94:	ret
  401e98:	ldr	w6, [x0]
  401e9c:	mov	x4, x0
  401ea0:	and	w2, w2, #0xff
  401ea4:	and	w5, w1, #0xff
  401ea8:	cmp	w6, w1, uxtb
  401eac:	b.gt	401f68 <feof@plt+0xb98>
  401eb0:	ldr	w1, [x4, #4]
  401eb4:	mov	w0, #0x0                   	// #0
  401eb8:	cmp	w5, w1
  401ebc:	b.gt	401ee8 <feof@plt+0xb18>
  401ec0:	sub	w5, w5, w6
  401ec4:	mov	w6, #0x6                   	// #6
  401ec8:	ldr	x1, [x4, #48]
  401ecc:	smull	x5, w5, w6
  401ed0:	add	x6, x1, x5
  401ed4:	ldrb	w1, [x1, x5]
  401ed8:	cbz	w1, 401ee8 <feof@plt+0xb18>
  401edc:	ldrb	w1, [x6, #4]
  401ee0:	cmp	w1, #0x1
  401ee4:	b.eq	401eec <feof@plt+0xb1c>  // b.none
  401ee8:	ret
  401eec:	ldrb	w5, [x6, #5]
  401ef0:	ldr	x7, [x4, #88]
  401ef4:	mov	w4, w5
  401ef8:	ubfiz	x1, x5, #2, #8
  401efc:	add	x6, x7, x1
  401f00:	ldrb	w1, [x7, x1]
  401f04:	cmp	w1, #0x80
  401f08:	b.ls	401f40 <feof@plt+0xb70>  // b.plast
  401f0c:	ldrb	w1, [x6, #3]
  401f10:	ldrb	w4, [x6, #2]
  401f14:	add	w4, w1, w4, lsl #8
  401f18:	sbfiz	x1, x4, #2, #32
  401f1c:	add	x6, x7, x1
  401f20:	ldrb	w1, [x7, x1]
  401f24:	cmp	w1, #0x80
  401f28:	b.le	401f40 <feof@plt+0xb70>
  401f2c:	b	401ee8 <feof@plt+0xb18>
  401f30:	ldrb	w1, [x7, x0]
  401f34:	add	x6, x7, x0
  401f38:	cmp	w1, #0x80
  401f3c:	b.gt	401f68 <feof@plt+0xb98>
  401f40:	ldrb	w5, [x6, #2]
  401f44:	add	w0, w1, #0x1
  401f48:	add	w4, w4, w0
  401f4c:	sbfiz	x0, x4, #2, #32
  401f50:	cbnz	w5, 401f60 <feof@plt+0xb90>
  401f54:	ldrb	w5, [x6, #1]
  401f58:	cmp	w5, w2
  401f5c:	b.eq	401f70 <feof@plt+0xba0>  // b.none
  401f60:	cmp	w1, #0x80
  401f64:	b.ne	401f30 <feof@plt+0xb60>  // b.any
  401f68:	mov	w0, #0x0                   	// #0
  401f6c:	ret
  401f70:	ldrb	w1, [x6, #3]
  401f74:	mov	w0, #0x1                   	// #1
  401f78:	strb	w1, [x3]
  401f7c:	ret
  401f80:	ldr	w3, [x0]
  401f84:	mov	x2, x0
  401f88:	mov	w0, #0x0                   	// #0
  401f8c:	cmp	w3, w1
  401f90:	b.gt	401fc0 <feof@plt+0xbf0>
  401f94:	ldr	w4, [x2, #4]
  401f98:	mov	w0, #0x0                   	// #0
  401f9c:	cmp	w4, w1
  401fa0:	b.lt	401fc0 <feof@plt+0xbf0>  // b.tstop
  401fa4:	sub	w1, w1, w3
  401fa8:	mov	w3, #0x6                   	// #6
  401fac:	ldr	x0, [x2, #48]
  401fb0:	smull	x1, w1, w3
  401fb4:	ldrb	w0, [x0, x1]
  401fb8:	cmp	w0, #0x0
  401fbc:	cset	w0, ne  // ne = any
  401fc0:	ret
  401fc4:	nop
  401fc8:	ldr	w4, [x0]
  401fcc:	mov	w3, #0x6                   	// #6
  401fd0:	ldp	x2, x0, [x0, #48]
  401fd4:	sub	w1, w1, w4
  401fd8:	smull	x1, w1, w3
  401fdc:	ldrb	w1, [x2, x1]
  401fe0:	ldr	w0, [x0, x1, lsl #2]
  401fe4:	ret
  401fe8:	ldr	w4, [x0]
  401fec:	mov	w3, #0x6                   	// #6
  401ff0:	ldr	x2, [x0, #48]
  401ff4:	sub	w1, w1, w4
  401ff8:	ldr	x0, [x0, #64]
  401ffc:	smaddl	x1, w1, w3, x2
  402000:	ldrb	w1, [x1, #1]
  402004:	ldr	w0, [x0, x1, lsl #2]
  402008:	ret
  40200c:	nop
  402010:	ldr	w4, [x0]
  402014:	mov	w3, #0x6                   	// #6
  402018:	ldr	x2, [x0, #48]
  40201c:	sub	w1, w1, w4
  402020:	ldr	x0, [x0, #72]
  402024:	smaddl	x1, w1, w3, x2
  402028:	ldrb	w1, [x1, #2]
  40202c:	ldr	w0, [x0, x1, lsl #2]
  402030:	ret
  402034:	nop
  402038:	ldr	w4, [x0]
  40203c:	mov	w3, #0x6                   	// #6
  402040:	ldr	x2, [x0, #48]
  402044:	sub	w1, w1, w4
  402048:	ldr	x0, [x0, #80]
  40204c:	smaddl	x1, w1, w3, x2
  402050:	ldrb	w1, [x1, #3]
  402054:	ldr	w0, [x0, x1, lsl #2]
  402058:	ret
  40205c:	nop
  402060:	cmp	w1, #0x0
  402064:	mov	x3, x0
  402068:	b.le	40209c <feof@plt+0xccc>
  40206c:	ldr	w4, [x3, #32]
  402070:	mov	w0, #0x0                   	// #0
  402074:	cmp	w4, w1
  402078:	b.ge	402080 <feof@plt+0xcb0>  // b.tcont
  40207c:	ret
  402080:	mov	x4, #0xfffffffffffffffc    	// #-4
  402084:	mov	w0, #0x1                   	// #1
  402088:	ldr	x3, [x3, #104]
  40208c:	add	x1, x4, w1, sxtw #2
  402090:	ldr	w1, [x3, x1]
  402094:	str	w1, [x2]
  402098:	ret
  40209c:	mov	w0, #0x0                   	// #0
  4020a0:	ret
  4020a4:	nop
  4020a8:	ldr	w0, [x0, #36]
  4020ac:	ret
  4020b0:	ldr	w0, [x0, #40]
  4020b4:	ret
  4020b8:	stp	x29, x30, [sp, #-32]!
  4020bc:	mov	x29, sp
  4020c0:	str	x19, [sp, #16]
  4020c4:	mov	x19, x0
  4020c8:	ldr	x0, [x0, #48]
  4020cc:	cbz	x0, 4020d4 <feof@plt+0xd04>
  4020d0:	bl	4012c0 <_ZdaPv@plt>
  4020d4:	ldr	x0, [x19, #56]
  4020d8:	cbz	x0, 4020e0 <feof@plt+0xd10>
  4020dc:	bl	4012c0 <_ZdaPv@plt>
  4020e0:	ldr	x0, [x19, #64]
  4020e4:	cbz	x0, 4020ec <feof@plt+0xd1c>
  4020e8:	bl	4012c0 <_ZdaPv@plt>
  4020ec:	ldr	x0, [x19, #72]
  4020f0:	cbz	x0, 4020f8 <feof@plt+0xd28>
  4020f4:	bl	4012c0 <_ZdaPv@plt>
  4020f8:	ldr	x0, [x19, #80]
  4020fc:	cbz	x0, 402104 <feof@plt+0xd34>
  402100:	bl	4012c0 <_ZdaPv@plt>
  402104:	ldr	x0, [x19, #88]
  402108:	cbz	x0, 402110 <feof@plt+0xd40>
  40210c:	bl	4012c0 <_ZdaPv@plt>
  402110:	ldr	x0, [x19, #96]
  402114:	cbz	x0, 40211c <feof@plt+0xd4c>
  402118:	bl	4012c0 <_ZdaPv@plt>
  40211c:	ldr	x0, [x19, #104]
  402120:	cbz	x0, 402130 <feof@plt+0xd60>
  402124:	ldr	x19, [sp, #16]
  402128:	ldp	x29, x30, [sp], #32
  40212c:	b	4012c0 <_ZdaPv@plt>
  402130:	ldr	x19, [sp, #16]
  402134:	ldp	x29, x30, [sp], #32
  402138:	ret
  40213c:	nop
  402140:	ldr	x1, [x0]
  402144:	mov	x2, x1
  402148:	add	x3, x1, #0x1
  40214c:	str	x3, [x0]
  402150:	ldrb	w3, [x2], #2
  402154:	str	x2, [x0]
  402158:	ldrb	w0, [x1, #1]
  40215c:	orr	w0, w0, w3, lsl #8
  402160:	ret
  402164:	nop
  402168:	ldr	x1, [x0]
  40216c:	mov	x3, x1
  402170:	add	x2, x1, #0x1
  402174:	str	x2, [x0]
  402178:	add	x6, x1, #0x3
  40217c:	add	x5, x1, #0x4
  402180:	ldrb	w2, [x3], #2
  402184:	str	x3, [x0]
  402188:	ldrb	w4, [x1, #1]
  40218c:	str	x6, [x0]
  402190:	ldrb	w3, [x1, #2]
  402194:	lsl	w4, w4, #16
  402198:	str	x5, [x0]
  40219c:	orr	w2, w4, w2, lsl #24
  4021a0:	ldrb	w0, [x1, #3]
  4021a4:	orr	w0, w0, w3, lsl #8
  4021a8:	orr	w0, w0, w2
  4021ac:	ret
  4021b0:	stp	x29, x30, [sp, #-112]!
  4021b4:	mov	x29, sp
  4021b8:	stp	x19, x20, [sp, #16]
  4021bc:	mov	x20, x0
  4021c0:	stp	x21, x22, [sp, #32]
  4021c4:	str	x25, [sp, #64]
  4021c8:	mov	x25, x1
  4021cc:	bl	4012d0 <__errno_location@plt>
  4021d0:	mov	x21, x0
  4021d4:	adrp	x1, 406000 <feof@plt+0x4c30>
  4021d8:	mov	x0, x25
  4021dc:	add	x1, x1, #0x520
  4021e0:	str	wzr, [x21]
  4021e4:	bl	4012e0 <fopen@plt>
  4021e8:	cbz	x0, 40285c <feof@plt+0x148c>
  4021ec:	mov	x19, x0
  4021f0:	bl	401250 <getc@plt>
  4021f4:	mov	w21, w0
  4021f8:	mov	x0, x19
  4021fc:	bl	401250 <getc@plt>
  402200:	cmn	w21, #0x1
  402204:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  402208:	b.eq	4027a0 <feof@plt+0x13d0>  // b.none
  40220c:	add	w21, w0, w21, lsl #8
  402210:	stp	x23, x24, [sp, #48]
  402214:	lsl	w22, w21, #2
  402218:	sub	w23, w22, #0x2
  40221c:	sxtw	x23, w23
  402220:	mov	x0, x23
  402224:	bl	401110 <_Znam@plt>
  402228:	mov	x2, x23
  40222c:	mov	x24, x0
  402230:	mov	x3, x19
  402234:	mov	x1, #0x1                   	// #1
  402238:	bl	401140 <fread@plt>
  40223c:	cmp	x23, x0
  402240:	mov	x0, x19
  402244:	b.ne	402744 <feof@plt+0x1374>  // b.any
  402248:	bl	4011a0 <fclose@plt>
  40224c:	cmp	w21, #0x5
  402250:	b.le	4028b0 <feof@plt+0x14e0>
  402254:	ldrh	w8, [x24, #2]
  402258:	ldrh	w7, [x24, #4]
  40225c:	ldrh	w19, [x24]
  402260:	rev16	w8, w8
  402264:	rev16	w7, w7
  402268:	and	w8, w8, #0xffff
  40226c:	and	w7, w7, #0xffff
  402270:	ldrh	w6, [x24, #6]
  402274:	rev16	w19, w19
  402278:	ldrh	w9, [x24, #8]
  40227c:	sub	w0, w7, w8
  402280:	and	w19, w19, #0xffff
  402284:	ldrh	w10, [x24, #10]
  402288:	add	w0, w0, #0x1
  40228c:	add	w1, w19, #0x6
  402290:	rev16	w6, w6
  402294:	and	w6, w6, #0xffff
  402298:	ldrh	w5, [x24, #12]
  40229c:	add	w1, w1, w0
  4022a0:	rev16	w9, w9
  4022a4:	and	w9, w9, #0xffff
  4022a8:	ldrh	w4, [x24, #14]
  4022ac:	add	w1, w1, w6
  4022b0:	rev16	w10, w10
  4022b4:	and	w10, w10, #0xffff
  4022b8:	ldrh	w3, [x24, #16]
  4022bc:	add	w1, w1, w9
  4022c0:	rev16	w5, w5
  4022c4:	and	w5, w5, #0xffff
  4022c8:	ldrh	w23, [x24, #18]
  4022cc:	add	w1, w1, w10
  4022d0:	rev16	w4, w4
  4022d4:	and	w4, w4, #0xffff
  4022d8:	ldrh	w2, [x24, #20]
  4022dc:	add	w1, w1, w5
  4022e0:	rev16	w3, w3
  4022e4:	and	w3, w3, #0xffff
  4022e8:	add	w1, w1, w4
  4022ec:	rev16	w23, w23
  4022f0:	add	w1, w1, w3
  4022f4:	and	w23, w23, #0xffff
  4022f8:	rev16	w2, w2
  4022fc:	and	w2, w2, #0xffff
  402300:	add	w1, w1, w23
  402304:	stp	w8, w7, [x20]
  402308:	add	w1, w1, w2
  40230c:	stp	w6, w9, [x20, #8]
  402310:	cmp	w1, w21
  402314:	stp	w10, w5, [x20, #16]
  402318:	stp	w4, w3, [x20, #24]
  40231c:	str	w2, [x20, #32]
  402320:	b.ne	402810 <feof@plt+0x1440>  // b.any
  402324:	cmp	w19, #0x1
  402328:	b.ls	402934 <feof@plt+0x1564>  // b.plast
  40232c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  402330:	movk	x1, #0x1555, lsl #48
  402334:	cmp	x1, w0, sxtw
  402338:	b.ls	402968 <feof@plt+0x1598>  // b.plast
  40233c:	mov	w1, #0x6                   	// #6
  402340:	mov	x21, #0x1ffffffffffffffe    	// #2305843009213693950
  402344:	smull	x0, w0, w1
  402348:	bl	401110 <_Znam@plt>
  40234c:	str	x0, [x20, #48]
  402350:	ldrsw	x1, [x20, #8]
  402354:	cmp	x1, x21
  402358:	b.hi	402968 <feof@plt+0x1598>  // b.pmore
  40235c:	lsl	x0, x1, #2
  402360:	bl	401110 <_Znam@plt>
  402364:	ldrsw	x1, [x20, #12]
  402368:	str	x0, [x20, #56]
  40236c:	cmp	x1, x21
  402370:	b.hi	402968 <feof@plt+0x1598>  // b.pmore
  402374:	lsl	x0, x1, #2
  402378:	bl	401110 <_Znam@plt>
  40237c:	ldrsw	x1, [x20, #16]
  402380:	str	x0, [x20, #64]
  402384:	cmp	x1, x21
  402388:	b.hi	402968 <feof@plt+0x1598>  // b.pmore
  40238c:	lsl	x0, x1, #2
  402390:	bl	401110 <_Znam@plt>
  402394:	ldrsw	x1, [x20, #20]
  402398:	mov	x21, #0x1ffffffffffffffe    	// #2305843009213693950
  40239c:	str	x0, [x20, #72]
  4023a0:	cmp	x1, x21
  4023a4:	b.hi	402968 <feof@plt+0x1598>  // b.pmore
  4023a8:	lsl	x0, x1, #2
  4023ac:	bl	401110 <_Znam@plt>
  4023b0:	ldrsw	x1, [x20, #24]
  4023b4:	str	x0, [x20, #80]
  4023b8:	cmp	x1, x21
  4023bc:	b.hi	402968 <feof@plt+0x1598>  // b.pmore
  4023c0:	lsl	x0, x1, #2
  4023c4:	bl	401110 <_Znam@plt>
  4023c8:	ldrsw	x1, [x20, #28]
  4023cc:	str	x0, [x20, #88]
  4023d0:	cmp	x1, x21
  4023d4:	b.hi	402968 <feof@plt+0x1598>  // b.pmore
  4023d8:	lsl	x0, x1, #2
  4023dc:	bl	401110 <_Znam@plt>
  4023e0:	ldrsw	x1, [x20, #32]
  4023e4:	str	x0, [x20, #96]
  4023e8:	cmp	x1, x21
  4023ec:	b.hi	402968 <feof@plt+0x1598>  // b.pmore
  4023f0:	lsl	x0, x1, #2
  4023f4:	bl	401110 <_Znam@plt>
  4023f8:	ldur	d0, [x24, #22]
  4023fc:	sub	w19, w19, #0x2
  402400:	ldp	w5, w2, [x20]
  402404:	lsl	w19, w19, #2
  402408:	rev32	v0.8b, v0.8b
  40240c:	str	x0, [x20, #104]
  402410:	add	x1, x24, #0x1e
  402414:	subs	w2, w2, w5
  402418:	add	x1, x1, w19, sxtw
  40241c:	stur	d0, [x20, #36]
  402420:	b.mi	402478 <feof@plt+0x10a8>  // b.first
  402424:	add	x5, x1, w2, sxtw #2
  402428:	ldr	x2, [x20, #48]
  40242c:	add	x5, x5, #0x4
  402430:	ldrb	w3, [x1]
  402434:	add	x1, x1, #0x4
  402438:	strb	w3, [x2]
  40243c:	add	x2, x2, #0x6
  402440:	ldurb	w3, [x1, #-3]
  402444:	and	w4, w3, #0xf
  402448:	sturb	w4, [x2, #-4]
  40244c:	asr	w3, w3, #4
  402450:	sturb	w3, [x2, #-5]
  402454:	ldurb	w3, [x1, #-2]
  402458:	cmp	x1, x5
  40245c:	and	w4, w3, #0x3
  402460:	sturb	w4, [x2, #-2]
  402464:	asr	w3, w3, #2
  402468:	sturb	w3, [x2, #-3]
  40246c:	ldurb	w3, [x1, #-1]
  402470:	sturb	w3, [x2, #-1]
  402474:	b.ne	402430 <feof@plt+0x1060>  // b.any
  402478:	ldr	w2, [x20, #8]
  40247c:	cmp	w2, #0x0
  402480:	b.le	4024ac <feof@plt+0x10dc>
  402484:	ldr	x4, [x20, #56]
  402488:	mov	x2, #0x0                   	// #0
  40248c:	nop
  402490:	ldr	w3, [x1], #4
  402494:	rev	w3, w3
  402498:	str	w3, [x4, x2, lsl #2]
  40249c:	add	x2, x2, #0x1
  4024a0:	ldr	w3, [x20, #8]
  4024a4:	cmp	w3, w2
  4024a8:	b.gt	402490 <feof@plt+0x10c0>
  4024ac:	ldr	w2, [x20, #12]
  4024b0:	cmp	w2, #0x0
  4024b4:	b.le	4024dc <feof@plt+0x110c>
  4024b8:	ldr	x4, [x20, #64]
  4024bc:	mov	x2, #0x0                   	// #0
  4024c0:	ldr	w3, [x1], #4
  4024c4:	rev	w3, w3
  4024c8:	str	w3, [x4, x2, lsl #2]
  4024cc:	add	x2, x2, #0x1
  4024d0:	ldr	w3, [x20, #12]
  4024d4:	cmp	w3, w2
  4024d8:	b.gt	4024c0 <feof@plt+0x10f0>
  4024dc:	ldr	w2, [x20, #16]
  4024e0:	cmp	w2, #0x0
  4024e4:	b.le	40250c <feof@plt+0x113c>
  4024e8:	ldr	x4, [x20, #72]
  4024ec:	mov	x2, #0x0                   	// #0
  4024f0:	ldr	w3, [x1], #4
  4024f4:	rev	w3, w3
  4024f8:	str	w3, [x4, x2, lsl #2]
  4024fc:	add	x2, x2, #0x1
  402500:	ldr	w3, [x20, #16]
  402504:	cmp	w3, w2
  402508:	b.gt	4024f0 <feof@plt+0x1120>
  40250c:	ldr	w2, [x20, #20]
  402510:	cmp	w2, #0x0
  402514:	b.le	40253c <feof@plt+0x116c>
  402518:	ldr	x4, [x20, #80]
  40251c:	mov	x2, #0x0                   	// #0
  402520:	ldr	w3, [x1], #4
  402524:	rev	w3, w3
  402528:	str	w3, [x4, x2, lsl #2]
  40252c:	add	x2, x2, #0x1
  402530:	ldr	w3, [x20, #20]
  402534:	cmp	w3, w2
  402538:	b.gt	402520 <feof@plt+0x1150>
  40253c:	ldr	w5, [x20, #24]
  402540:	cmp	w5, #0x0
  402544:	b.le	402634 <feof@plt+0x1264>
  402548:	ldr	x3, [x20, #88]
  40254c:	sub	w6, w5, #0x1
  402550:	add	x2, x3, #0xf
  402554:	sub	x2, x2, x1
  402558:	cmp	x2, #0x1e
  40255c:	ccmp	w6, #0x2, #0x0, hi  // hi = pmore
  402560:	b.ls	4028ec <feof@plt+0x151c>  // b.plast
  402564:	lsr	w4, w5, #2
  402568:	mov	x2, #0x0                   	// #0
  40256c:	lsl	x4, x4, #4
  402570:	ldr	q0, [x1, x2]
  402574:	str	q0, [x3, x2]
  402578:	add	x2, x2, #0x10
  40257c:	cmp	x2, x4
  402580:	b.ne	402570 <feof@plt+0x11a0>  // b.any
  402584:	and	x2, x5, #0xfffffffc
  402588:	mov	w8, w6
  40258c:	tst	x5, #0x3
  402590:	and	w7, w5, #0xfffffffc
  402594:	lsl	x2, x2, #2
  402598:	add	x4, x1, x2
  40259c:	b.eq	40262c <feof@plt+0x125c>  // b.none
  4025a0:	ldrb	w9, [x1, x2]
  4025a4:	add	x6, x3, x2
  4025a8:	strb	w9, [x3, x2]
  4025ac:	add	w9, w7, #0x1
  4025b0:	cmp	w9, w5
  4025b4:	ldrb	w9, [x4, #1]
  4025b8:	strb	w9, [x6, #1]
  4025bc:	ldrb	w9, [x4, #2]
  4025c0:	strb	w9, [x6, #2]
  4025c4:	ldrb	w9, [x4, #3]
  4025c8:	strb	w9, [x6, #3]
  4025cc:	b.ge	40262c <feof@plt+0x125c>  // b.tcont
  4025d0:	add	x6, x2, #0x4
  4025d4:	ldrb	w10, [x4, #4]
  4025d8:	add	x9, x3, x6
  4025dc:	add	w7, w7, #0x2
  4025e0:	cmp	w7, w5
  4025e4:	strb	w10, [x3, x6]
  4025e8:	ldrb	w5, [x4, #5]
  4025ec:	strb	w5, [x9, #1]
  4025f0:	ldrb	w5, [x4, #6]
  4025f4:	strb	w5, [x9, #2]
  4025f8:	ldrb	w5, [x4, #7]
  4025fc:	strb	w5, [x9, #3]
  402600:	b.ge	40262c <feof@plt+0x125c>  // b.tcont
  402604:	add	x2, x2, #0x8
  402608:	ldrb	w6, [x4, #8]
  40260c:	add	x5, x3, x2
  402610:	strb	w6, [x3, x2]
  402614:	ldrb	w2, [x4, #9]
  402618:	strb	w2, [x5, #1]
  40261c:	ldrb	w2, [x4, #10]
  402620:	strb	w2, [x5, #2]
  402624:	ldrb	w2, [x4, #11]
  402628:	strb	w2, [x5, #3]
  40262c:	add	x6, x8, #0x1
  402630:	add	x1, x1, x6, lsl #2
  402634:	ldr	w2, [x20, #28]
  402638:	cmp	w2, #0x0
  40263c:	b.le	402664 <feof@plt+0x1294>
  402640:	ldr	x4, [x20, #96]
  402644:	mov	x2, #0x0                   	// #0
  402648:	ldr	w3, [x1], #4
  40264c:	rev	w3, w3
  402650:	str	w3, [x4, x2, lsl #2]
  402654:	add	x2, x2, #0x1
  402658:	ldr	w3, [x20, #28]
  40265c:	cmp	w3, w2
  402660:	b.gt	402648 <feof@plt+0x1278>
  402664:	ldr	w4, [x20, #32]
  402668:	add	x1, x1, w23, uxth #2
  40266c:	cmp	w4, #0x0
  402670:	b.le	40270c <feof@plt+0x133c>
  402674:	sub	w5, w4, #0x1
  402678:	cmp	w5, #0x2
  40267c:	b.ls	40295c <feof@plt+0x158c>  // b.plast
  402680:	lsr	w3, w4, #2
  402684:	mov	x2, #0x0                   	// #0
  402688:	lsl	x3, x3, #4
  40268c:	nop
  402690:	ldr	q0, [x1, x2]
  402694:	rev32	v0.16b, v0.16b
  402698:	str	q0, [x0, x2]
  40269c:	add	x2, x2, #0x10
  4026a0:	cmp	x2, x3
  4026a4:	b.ne	402690 <feof@plt+0x12c0>  // b.any
  4026a8:	and	x2, x4, #0xfffffffc
  4026ac:	tst	x4, #0x3
  4026b0:	and	w3, w4, #0xfffffffc
  4026b4:	add	x2, x1, x2, lsl #2
  4026b8:	b.eq	402700 <feof@plt+0x1330>  // b.none
  4026bc:	ldr	w6, [x2]
  4026c0:	add	w7, w3, #0x1
  4026c4:	cmp	w7, w4
  4026c8:	sbfiz	x7, x3, #2, #32
  4026cc:	rev	w6, w6
  4026d0:	str	w6, [x0, w3, sxtw #2]
  4026d4:	b.ge	402700 <feof@plt+0x1330>  // b.tcont
  4026d8:	add	x0, x0, x7
  4026dc:	ldr	w6, [x2, #4]
  4026e0:	add	w3, w3, #0x2
  4026e4:	rev	w6, w6
  4026e8:	cmp	w3, w4
  4026ec:	str	w6, [x0, #4]
  4026f0:	b.ge	402700 <feof@plt+0x1330>  // b.tcont
  4026f4:	ldr	w2, [x2, #8]
  4026f8:	rev	w2, w2
  4026fc:	str	w2, [x0, #8]
  402700:	ubfiz	x5, x5, #2, #32
  402704:	add	x5, x5, #0x4
  402708:	add	x1, x1, x5
  40270c:	sxtw	x0, w22
  402710:	sub	x0, x0, #0x2
  402714:	add	x0, x24, x0
  402718:	cmp	x1, x0
  40271c:	b.ne	4028d8 <feof@plt+0x1508>  // b.any
  402720:	mov	x0, x24
  402724:	bl	4012c0 <_ZdaPv@plt>
  402728:	mov	w0, #0x1                   	// #1
  40272c:	ldp	x19, x20, [sp, #16]
  402730:	ldp	x21, x22, [sp, #32]
  402734:	ldp	x23, x24, [sp, #48]
  402738:	ldr	x25, [sp, #64]
  40273c:	ldp	x29, x30, [sp], #112
  402740:	ret
  402744:	bl	4013d0 <feof@plt>
  402748:	mov	x1, x25
  40274c:	cbnz	w0, 4027e8 <feof@plt+0x1418>
  402750:	add	x0, sp, #0x60
  402754:	bl	403778 <feof@plt+0x23a8>
  402758:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  40275c:	add	x3, x3, #0xdb0
  402760:	adrp	x0, 406000 <feof@plt+0x4c30>
  402764:	add	x1, sp, #0x60
  402768:	mov	x2, x3
  40276c:	add	x0, x0, #0x560
  402770:	bl	4039f8 <feof@plt+0x2628>
  402774:	mov	x0, x24
  402778:	bl	4012c0 <_ZdaPv@plt>
  40277c:	mov	x0, x19
  402780:	bl	4011a0 <fclose@plt>
  402784:	mov	w0, #0x0                   	// #0
  402788:	ldp	x19, x20, [sp, #16]
  40278c:	ldp	x21, x22, [sp, #32]
  402790:	ldp	x23, x24, [sp, #48]
  402794:	ldr	x25, [sp, #64]
  402798:	ldp	x29, x30, [sp], #112
  40279c:	ret
  4027a0:	mov	x0, x19
  4027a4:	bl	4011a0 <fclose@plt>
  4027a8:	mov	x1, x25
  4027ac:	add	x0, sp, #0x60
  4027b0:	bl	403778 <feof@plt+0x23a8>
  4027b4:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  4027b8:	add	x3, x3, #0xdb0
  4027bc:	add	x1, sp, #0x60
  4027c0:	mov	x2, x3
  4027c4:	adrp	x0, 406000 <feof@plt+0x4c30>
  4027c8:	add	x0, x0, #0x540
  4027cc:	bl	4039f8 <feof@plt+0x2628>
  4027d0:	mov	w0, #0x0                   	// #0
  4027d4:	ldp	x19, x20, [sp, #16]
  4027d8:	ldp	x21, x22, [sp, #32]
  4027dc:	ldr	x25, [sp, #64]
  4027e0:	ldp	x29, x30, [sp], #112
  4027e4:	ret
  4027e8:	add	x0, sp, #0x60
  4027ec:	bl	403778 <feof@plt+0x23a8>
  4027f0:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  4027f4:	add	x3, x3, #0xdb0
  4027f8:	add	x1, sp, #0x60
  4027fc:	mov	x2, x3
  402800:	adrp	x0, 406000 <feof@plt+0x4c30>
  402804:	add	x0, x0, #0x540
  402808:	bl	4039f8 <feof@plt+0x2628>
  40280c:	b	402774 <feof@plt+0x13a4>
  402810:	mov	x1, x25
  402814:	add	x0, sp, #0x60
  402818:	bl	403778 <feof@plt+0x23a8>
  40281c:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  402820:	add	x3, x3, #0xdb0
  402824:	adrp	x0, 406000 <feof@plt+0x4c30>
  402828:	add	x1, sp, #0x60
  40282c:	mov	x2, x3
  402830:	add	x0, x0, #0x5a0
  402834:	bl	4039f8 <feof@plt+0x2628>
  402838:	mov	x0, x24
  40283c:	bl	4012c0 <_ZdaPv@plt>
  402840:	mov	w0, #0x0                   	// #0
  402844:	ldp	x19, x20, [sp, #16]
  402848:	ldp	x21, x22, [sp, #32]
  40284c:	ldp	x23, x24, [sp, #48]
  402850:	ldr	x25, [sp, #64]
  402854:	ldp	x29, x30, [sp], #112
  402858:	ret
  40285c:	mov	x1, x25
  402860:	add	x0, sp, #0x50
  402864:	bl	403778 <feof@plt+0x23a8>
  402868:	ldr	w0, [x21]
  40286c:	bl	401210 <strerror@plt>
  402870:	mov	x1, x0
  402874:	add	x0, sp, #0x60
  402878:	bl	403778 <feof@plt+0x23a8>
  40287c:	add	x2, sp, #0x60
  402880:	add	x1, sp, #0x50
  402884:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  402888:	adrp	x0, 406000 <feof@plt+0x4c30>
  40288c:	add	x3, x3, #0xdb0
  402890:	add	x0, x0, #0x528
  402894:	bl	4039f8 <feof@plt+0x2628>
  402898:	mov	w0, #0x0                   	// #0
  40289c:	ldp	x19, x20, [sp, #16]
  4028a0:	ldp	x21, x22, [sp, #32]
  4028a4:	ldr	x25, [sp, #64]
  4028a8:	ldp	x29, x30, [sp], #112
  4028ac:	ret
  4028b0:	mov	x1, x25
  4028b4:	add	x0, sp, #0x60
  4028b8:	bl	403778 <feof@plt+0x23a8>
  4028bc:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  4028c0:	add	x3, x3, #0xdb0
  4028c4:	adrp	x0, 406000 <feof@plt+0x4c30>
  4028c8:	add	x1, sp, #0x60
  4028cc:	mov	x2, x3
  4028d0:	add	x0, x0, #0x578
  4028d4:	b	402834 <feof@plt+0x1464>
  4028d8:	adrp	x1, 406000 <feof@plt+0x4c30>
  4028dc:	mov	w0, #0x172                 	// #370
  4028e0:	add	x1, x1, #0x5f0
  4028e4:	bl	403418 <feof@plt+0x2048>
  4028e8:	b	402720 <feof@plt+0x1350>
  4028ec:	mov	w8, w6
  4028f0:	mov	x2, x3
  4028f4:	add	x5, x8, #0x1
  4028f8:	mov	x3, x1
  4028fc:	add	x5, x1, x5, lsl #2
  402900:	ldrb	w4, [x3]
  402904:	add	x3, x3, #0x4
  402908:	strb	w4, [x2]
  40290c:	add	x2, x2, #0x4
  402910:	ldurb	w4, [x3, #-3]
  402914:	sturb	w4, [x2, #-3]
  402918:	ldurb	w4, [x3, #-2]
  40291c:	cmp	x5, x3
  402920:	sturb	w4, [x2, #-2]
  402924:	ldurb	w4, [x3, #-1]
  402928:	sturb	w4, [x2, #-1]
  40292c:	b.ne	402900 <feof@plt+0x1530>  // b.any
  402930:	b	40262c <feof@plt+0x125c>
  402934:	mov	x1, x25
  402938:	add	x0, sp, #0x60
  40293c:	bl	403778 <feof@plt+0x23a8>
  402940:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  402944:	add	x3, x3, #0xdb0
  402948:	adrp	x0, 406000 <feof@plt+0x4c30>
  40294c:	add	x1, sp, #0x60
  402950:	mov	x2, x3
  402954:	add	x0, x0, #0x5c8
  402958:	b	402834 <feof@plt+0x1464>
  40295c:	mov	x2, x1
  402960:	mov	w3, #0x0                   	// #0
  402964:	b	4026bc <feof@plt+0x12ec>
  402968:	bl	4012f0 <__cxa_throw_bad_array_new_length@plt>
  40296c:	nop
  402970:	mov	x2, #0x800                 	// #2048
  402974:	mov	w1, #0x0                   	// #0
  402978:	b	4011d0 <memset@plt>
  40297c:	nop
  402980:	stp	x29, x30, [sp, #-32]!
  402984:	mov	x29, sp
  402988:	stp	x19, x20, [sp, #16]
  40298c:	mov	x19, x0
  402990:	mov	x20, x1
  402994:	mov	x0, x1
  402998:	bl	401250 <getc@plt>
  40299c:	mov	w2, w0
  4029a0:	mov	x0, x20
  4029a4:	cmp	w2, #0x7f
  4029a8:	sub	w1, w2, #0x100
  4029ac:	csel	w2, w1, w2, gt
  4029b0:	lsl	w2, w2, #8
  4029b4:	str	w2, [x19]
  4029b8:	bl	401250 <getc@plt>
  4029bc:	mov	w1, w0
  4029c0:	ldr	w2, [x19]
  4029c4:	mov	x0, x20
  4029c8:	orr	w1, w1, w2
  4029cc:	lsl	w1, w1, #8
  4029d0:	str	w1, [x19]
  4029d4:	bl	401250 <getc@plt>
  4029d8:	mov	w1, w0
  4029dc:	ldr	w2, [x19]
  4029e0:	mov	x0, x20
  4029e4:	orr	w1, w1, w2
  4029e8:	lsl	w1, w1, #8
  4029ec:	str	w1, [x19]
  4029f0:	bl	401250 <getc@plt>
  4029f4:	mov	w2, w0
  4029f8:	ldr	w1, [x19]
  4029fc:	mov	x0, x20
  402a00:	orr	w1, w1, w2
  402a04:	str	w1, [x19]
  402a08:	bl	4013a0 <ferror@plt>
  402a0c:	cbz	w0, 402a20 <feof@plt+0x1650>
  402a10:	mov	w0, #0x0                   	// #0
  402a14:	ldp	x19, x20, [sp, #16]
  402a18:	ldp	x29, x30, [sp], #32
  402a1c:	ret
  402a20:	mov	x0, x20
  402a24:	bl	4013d0 <feof@plt>
  402a28:	cmp	w0, #0x0
  402a2c:	cset	w0, eq  // eq = none
  402a30:	ldp	x19, x20, [sp, #16]
  402a34:	ldp	x29, x30, [sp], #32
  402a38:	ret
  402a3c:	nop
  402a40:	stp	x29, x30, [sp, #-368]!
  402a44:	mov	x29, sp
  402a48:	stp	x19, x20, [sp, #16]
  402a4c:	stp	x21, x22, [sp, #32]
  402a50:	mov	x21, x1
  402a54:	mov	x22, x0
  402a58:	stp	wzr, wzr, [sp, #88]
  402a5c:	bl	4012d0 <__errno_location@plt>
  402a60:	mov	x20, x0
  402a64:	adrp	x1, 406000 <feof@plt+0x4c30>
  402a68:	mov	x0, x21
  402a6c:	add	x1, x1, #0x520
  402a70:	str	wzr, [x20]
  402a74:	bl	4012e0 <fopen@plt>
  402a78:	cbz	x0, 402d68 <feof@plt+0x1998>
  402a7c:	mov	x19, x0
  402a80:	bl	401250 <getc@plt>
  402a84:	cmp	w0, #0xf7
  402a88:	b.eq	402ac0 <feof@plt+0x16f0>  // b.none
  402a8c:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  402a90:	add	x3, x3, #0xdb0
  402a94:	adrp	x0, 406000 <feof@plt+0x4c30>
  402a98:	mov	x2, x3
  402a9c:	mov	x1, x3
  402aa0:	add	x0, x0, #0x610
  402aa4:	mov	w20, #0x0                   	// #0
  402aa8:	bl	4039f8 <feof@plt+0x2628>
  402aac:	mov	w0, w20
  402ab0:	ldp	x19, x20, [sp, #16]
  402ab4:	ldp	x21, x22, [sp, #32]
  402ab8:	ldp	x29, x30, [sp], #368
  402abc:	ret
  402ac0:	mov	x0, x19
  402ac4:	bl	401250 <getc@plt>
  402ac8:	cmp	w0, #0x83
  402acc:	b.ne	402a8c <feof@plt+0x16bc>  // b.any
  402ad0:	mov	x0, x19
  402ad4:	bl	401250 <getc@plt>
  402ad8:	str	w0, [sp, #96]
  402adc:	mov	w20, w0
  402ae0:	cmn	w0, #0x1
  402ae4:	b.ne	402af8 <feof@plt+0x1728>  // b.any
  402ae8:	b	402bb0 <feof@plt+0x17e0>
  402aec:	bl	401250 <getc@plt>
  402af0:	cmn	w0, #0x1
  402af4:	b.eq	402bb0 <feof@plt+0x17e0>  // b.none
  402af8:	mov	x0, x19
  402afc:	subs	w20, w20, #0x1
  402b00:	b.pl	402aec <feof@plt+0x171c>  // b.nfrst
  402b04:	stp	x23, x24, [sp, #48]
  402b08:	mov	x24, #0x6461                	// #25697
  402b0c:	movk	x24, #0x756a, lsl #16
  402b10:	adrp	x21, 418000 <_ZdlPvm@@Base+0x11bf8>
  402b14:	movk	x24, #0x7473, lsl #32
  402b18:	add	x21, x21, #0xdb0
  402b1c:	mov	w23, #0x0                   	// #0
  402b20:	mov	w20, #0x0                   	// #0
  402b24:	movk	x24, #0x656d, lsl #48
  402b28:	stp	x25, x26, [sp, #64]
  402b2c:	nop
  402b30:	mov	x0, x19
  402b34:	bl	401250 <getc@plt>
  402b38:	cmn	w0, #0x1
  402b3c:	b.eq	402ba8 <feof@plt+0x17d8>  // b.none
  402b40:	cmp	w0, #0xf8
  402b44:	b.eq	402f50 <feof@plt+0x1b80>  // b.none
  402b48:	sub	w1, w0, #0x4a
  402b4c:	mov	w2, #0x3f                  	// #63
  402b50:	cmp	w1, #0xa4
  402b54:	ccmp	w0, w2, #0x0, hi  // hi = pmore
  402b58:	b.ls	402b30 <feof@plt+0x1760>  // b.plast
  402b5c:	cmp	w0, #0x49
  402b60:	b.eq	402dbc <feof@plt+0x19ec>  // b.none
  402b64:	b.gt	402c74 <feof@plt+0x18a4>
  402b68:	cmp	w0, #0x44
  402b6c:	b.eq	402ee4 <feof@plt+0x1b14>  // b.none
  402b70:	b.le	402be4 <feof@plt+0x1814>
  402b74:	cmp	w0, #0x47
  402b78:	b.eq	402b98 <feof@plt+0x17c8>  // b.none
  402b7c:	cmp	w0, #0x48
  402b80:	b.ne	402c44 <feof@plt+0x1874>  // b.any
  402b84:	mov	x0, x19
  402b88:	bl	401250 <getc@plt>
  402b8c:	cmn	w0, #0x1
  402b90:	b.eq	402ba8 <feof@plt+0x17d8>  // b.none
  402b94:	nop
  402b98:	mov	x0, x19
  402b9c:	bl	401250 <getc@plt>
  402ba0:	cmn	w0, #0x1
  402ba4:	b.ne	402b30 <feof@plt+0x1760>  // b.any
  402ba8:	ldp	x23, x24, [sp, #48]
  402bac:	ldp	x25, x26, [sp, #64]
  402bb0:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  402bb4:	add	x3, x3, #0xdb0
  402bb8:	mov	w20, #0x0                   	// #0
  402bbc:	mov	x2, x3
  402bc0:	mov	x1, x3
  402bc4:	adrp	x0, 406000 <feof@plt+0x4c30>
  402bc8:	add	x0, x0, #0x678
  402bcc:	bl	4039f8 <feof@plt+0x2628>
  402bd0:	mov	w0, w20
  402bd4:	ldp	x19, x20, [sp, #16]
  402bd8:	ldp	x21, x22, [sp, #32]
  402bdc:	ldp	x29, x30, [sp], #368
  402be0:	ret
  402be4:	cmp	w0, #0x42
  402be8:	b.eq	402dbc <feof@plt+0x19ec>  // b.none
  402bec:	b.le	402c30 <feof@plt+0x1860>
  402bf0:	cmp	w0, #0x43
  402bf4:	b.ne	402c4c <feof@plt+0x187c>  // b.any
  402bf8:	mov	x1, x19
  402bfc:	add	x0, sp, #0x70
  402c00:	bl	402980 <feof@plt+0x15b0>
  402c04:	cbz	w0, 402ba8 <feof@plt+0x17d8>
  402c08:	cbnz	w23, 402f38 <feof@plt+0x1b68>
  402c0c:	mov	w23, #0x14                  	// #20
  402c10:	mov	x0, x19
  402c14:	bl	401250 <getc@plt>
  402c18:	cmn	w0, #0x1
  402c1c:	b.eq	402ba8 <feof@plt+0x17d8>  // b.none
  402c20:	subs	w23, w23, #0x1
  402c24:	b.ne	402c10 <feof@plt+0x1840>  // b.any
  402c28:	mov	w23, #0x0                   	// #0
  402c2c:	b	402b30 <feof@plt+0x1760>
  402c30:	cmp	w0, #0x40
  402c34:	b.eq	402b98 <feof@plt+0x17c8>  // b.none
  402c38:	cmp	w0, #0x41
  402c3c:	b.eq	402b84 <feof@plt+0x17b4>  // b.none
  402c40:	b	402c4c <feof@plt+0x187c>
  402c44:	cmp	w0, #0x47
  402c48:	b.ne	402b30 <feof@plt+0x1760>  // b.any
  402c4c:	mov	w1, w0
  402c50:	add	x0, sp, #0x70
  402c54:	bl	4037a0 <feof@plt+0x23d0>
  402c58:	mov	x3, x21
  402c5c:	mov	x2, x21
  402c60:	add	x1, sp, #0x70
  402c64:	adrp	x0, 406000 <feof@plt+0x4c30>
  402c68:	add	x0, x0, #0x630
  402c6c:	bl	403c78 <feof@plt+0x28a8>
  402c70:	b	402b30 <feof@plt+0x1760>
  402c74:	cmp	w0, #0xf1
  402c78:	b.eq	402de0 <feof@plt+0x1a10>  // b.none
  402c7c:	b.le	402ccc <feof@plt+0x18fc>
  402c80:	cmp	w0, #0xf3
  402c84:	b.eq	402d44 <feof@plt+0x1974>  // b.none
  402c88:	cmp	w0, #0xf4
  402c8c:	b.eq	402b30 <feof@plt+0x1760>  // b.none
  402c90:	cmp	w0, #0xf2
  402c94:	b.ne	402c4c <feof@plt+0x187c>  // b.any
  402c98:	mov	x1, x19
  402c9c:	add	x0, sp, #0x60
  402ca0:	bl	402980 <feof@plt+0x15b0>
  402ca4:	cbz	w0, 402ba8 <feof@plt+0x17d8>
  402ca8:	ldr	w25, [sp, #96]
  402cac:	nop
  402cb0:	mov	x0, x19
  402cb4:	subs	w25, w25, #0x1
  402cb8:	b.mi	402b30 <feof@plt+0x1760>  // b.first
  402cbc:	bl	401250 <getc@plt>
  402cc0:	cmn	w0, #0x1
  402cc4:	b.ne	402cb0 <feof@plt+0x18e0>  // b.any
  402cc8:	b	402ba8 <feof@plt+0x17d8>
  402ccc:	cmp	w0, #0xef
  402cd0:	b.eq	402e64 <feof@plt+0x1a94>  // b.none
  402cd4:	cmp	w0, #0xf0
  402cd8:	b.ne	402c4c <feof@plt+0x187c>  // b.any
  402cdc:	mov	x0, x19
  402ce0:	bl	401250 <getc@plt>
  402ce4:	mov	w1, w0
  402ce8:	mov	x0, x19
  402cec:	lsl	w1, w1, #8
  402cf0:	str	w1, [sp, #96]
  402cf4:	bl	401250 <getc@plt>
  402cf8:	mov	w2, w0
  402cfc:	ldr	w1, [sp, #96]
  402d00:	mov	x0, x19
  402d04:	orr	w1, w1, w2
  402d08:	str	w1, [sp, #96]
  402d0c:	bl	4013a0 <ferror@plt>
  402d10:	cbnz	w0, 402ba8 <feof@plt+0x17d8>
  402d14:	mov	x0, x19
  402d18:	bl	4013d0 <feof@plt>
  402d1c:	cbnz	w0, 402ba8 <feof@plt+0x17d8>
  402d20:	ldr	w25, [sp, #96]
  402d24:	nop
  402d28:	mov	x0, x19
  402d2c:	subs	w25, w25, #0x1
  402d30:	b.mi	402b30 <feof@plt+0x1760>  // b.first
  402d34:	bl	401250 <getc@plt>
  402d38:	cmn	w0, #0x1
  402d3c:	b.ne	402d28 <feof@plt+0x1958>  // b.any
  402d40:	b	402ba8 <feof@plt+0x17d8>
  402d44:	mov	w25, #0x4                   	// #4
  402d48:	b	402d54 <feof@plt+0x1984>
  402d4c:	subs	w25, w25, #0x1
  402d50:	b.eq	402b30 <feof@plt+0x1760>  // b.none
  402d54:	mov	x0, x19
  402d58:	bl	401250 <getc@plt>
  402d5c:	cmn	w0, #0x1
  402d60:	b.ne	402d4c <feof@plt+0x197c>  // b.any
  402d64:	b	402ba8 <feof@plt+0x17d8>
  402d68:	mov	x1, x21
  402d6c:	add	x0, sp, #0x60
  402d70:	bl	403778 <feof@plt+0x23a8>
  402d74:	ldr	w0, [x20]
  402d78:	mov	w20, #0x0                   	// #0
  402d7c:	bl	401210 <strerror@plt>
  402d80:	mov	x1, x0
  402d84:	add	x0, sp, #0x70
  402d88:	bl	403778 <feof@plt+0x23a8>
  402d8c:	add	x2, sp, #0x70
  402d90:	add	x1, sp, #0x60
  402d94:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  402d98:	adrp	x0, 406000 <feof@plt+0x4c30>
  402d9c:	add	x3, x3, #0xdb0
  402da0:	add	x0, x0, #0x528
  402da4:	bl	4039f8 <feof@plt+0x2628>
  402da8:	mov	w0, w20
  402dac:	ldp	x19, x20, [sp, #16]
  402db0:	ldp	x21, x22, [sp, #32]
  402db4:	ldp	x29, x30, [sp], #368
  402db8:	ret
  402dbc:	mov	w25, #0x3                   	// #3
  402dc0:	b	402dcc <feof@plt+0x19fc>
  402dc4:	subs	w25, w25, #0x1
  402dc8:	b.eq	402b30 <feof@plt+0x1760>  // b.none
  402dcc:	mov	x0, x19
  402dd0:	bl	401250 <getc@plt>
  402dd4:	cmn	w0, #0x1
  402dd8:	b.ne	402dc4 <feof@plt+0x19f4>  // b.any
  402ddc:	b	402ba8 <feof@plt+0x17d8>
  402de0:	mov	x0, x19
  402de4:	bl	401250 <getc@plt>
  402de8:	mov	w1, w0
  402dec:	mov	x0, x19
  402df0:	lsl	w1, w1, #8
  402df4:	str	w1, [sp, #96]
  402df8:	bl	401250 <getc@plt>
  402dfc:	mov	w1, w0
  402e00:	ldr	w2, [sp, #96]
  402e04:	mov	x0, x19
  402e08:	orr	w1, w1, w2
  402e0c:	lsl	w1, w1, #8
  402e10:	str	w1, [sp, #96]
  402e14:	bl	401250 <getc@plt>
  402e18:	mov	w2, w0
  402e1c:	ldr	w1, [sp, #96]
  402e20:	mov	x0, x19
  402e24:	orr	w1, w1, w2
  402e28:	str	w1, [sp, #96]
  402e2c:	bl	4013a0 <ferror@plt>
  402e30:	cbnz	w0, 402ba8 <feof@plt+0x17d8>
  402e34:	mov	x0, x19
  402e38:	bl	4013d0 <feof@plt>
  402e3c:	cbnz	w0, 402ba8 <feof@plt+0x17d8>
  402e40:	ldr	w25, [sp, #96]
  402e44:	nop
  402e48:	mov	x0, x19
  402e4c:	subs	w25, w25, #0x1
  402e50:	b.mi	402b30 <feof@plt+0x1760>  // b.first
  402e54:	bl	401250 <getc@plt>
  402e58:	cmn	w0, #0x1
  402e5c:	b.ne	402e48 <feof@plt+0x1a78>  // b.any
  402e60:	b	402ba8 <feof@plt+0x17d8>
  402e64:	mov	x0, x19
  402e68:	bl	401250 <getc@plt>
  402e6c:	mov	w25, w0
  402e70:	cmn	w0, #0x1
  402e74:	b.eq	402ba8 <feof@plt+0x17d8>  // b.none
  402e78:	sxtw	x26, w0
  402e7c:	mov	x3, x19
  402e80:	mov	x2, x26
  402e84:	add	x0, sp, #0x70
  402e88:	mov	x1, #0x1                   	// #1
  402e8c:	bl	401140 <fread@plt>
  402e90:	cmp	x26, x0
  402e94:	b.ne	402ba8 <feof@plt+0x17d8>  // b.any
  402e98:	cmp	w25, #0xa
  402e9c:	b.ne	402b30 <feof@plt+0x1760>  // b.any
  402ea0:	ldr	x0, [sp, #112]
  402ea4:	cmp	x0, x24
  402ea8:	b.ne	402b30 <feof@plt+0x1760>  // b.any
  402eac:	ldrh	w1, [sp, #120]
  402eb0:	mov	w0, #0x746e                	// #29806
  402eb4:	cmp	w1, w0
  402eb8:	b.ne	402b30 <feof@plt+0x1760>  // b.any
  402ebc:	mov	x0, x19
  402ec0:	bl	401250 <getc@plt>
  402ec4:	mov	w1, w0
  402ec8:	cmp	w0, #0xf3
  402ecc:	b.eq	402f8c <feof@plt+0x1bbc>  // b.none
  402ed0:	cmn	w1, #0x1
  402ed4:	b.eq	402b30 <feof@plt+0x1760>  // b.none
  402ed8:	mov	x1, x19
  402edc:	bl	401160 <ungetc@plt>
  402ee0:	b	402b30 <feof@plt+0x1760>
  402ee4:	mov	x0, x19
  402ee8:	bl	401250 <getc@plt>
  402eec:	cmn	w0, #0x1
  402ef0:	b.eq	402ba8 <feof@plt+0x17d8>  // b.none
  402ef4:	cbnz	w23, 402f20 <feof@plt+0x1b50>
  402ef8:	mov	w23, #0x4                   	// #4
  402efc:	nop
  402f00:	mov	x0, x19
  402f04:	bl	401250 <getc@plt>
  402f08:	cmn	w0, #0x1
  402f0c:	b.eq	402ba8 <feof@plt+0x17d8>  // b.none
  402f10:	subs	w23, w23, #0x1
  402f14:	b.ne	402f00 <feof@plt+0x1b30>  // b.any
  402f18:	mov	w23, #0x0                   	// #0
  402f1c:	b	402b30 <feof@plt+0x1760>
  402f20:	add	x1, x22, w0, sxtw #2
  402f24:	ldr	w2, [sp, #88]
  402f28:	str	w2, [x22, w0, sxtw #2]
  402f2c:	ldr	w0, [sp, #92]
  402f30:	str	w0, [x1, #1024]
  402f34:	b	402ef8 <feof@plt+0x1b28>
  402f38:	ldrb	w0, [sp, #112]
  402f3c:	ldp	w3, w2, [sp, #88]
  402f40:	add	x1, x22, x0, lsl #2
  402f44:	str	w3, [x22, x0, lsl #2]
  402f48:	str	w2, [x1, #1024]
  402f4c:	b	402c0c <feof@plt+0x183c>
  402f50:	cbz	w20, 402f60 <feof@plt+0x1b90>
  402f54:	ldp	x23, x24, [sp, #48]
  402f58:	ldp	x25, x26, [sp, #64]
  402f5c:	b	402aac <feof@plt+0x16dc>
  402f60:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  402f64:	add	x3, x3, #0xdb0
  402f68:	mov	x2, x3
  402f6c:	mov	x1, x3
  402f70:	adrp	x0, 406000 <feof@plt+0x4c30>
  402f74:	mov	w20, #0x1                   	// #1
  402f78:	add	x0, x0, #0x650
  402f7c:	bl	403b28 <feof@plt+0x2758>
  402f80:	ldp	x23, x24, [sp, #48]
  402f84:	ldp	x25, x26, [sp, #64]
  402f88:	b	402aac <feof@plt+0x16dc>
  402f8c:	mov	x1, x19
  402f90:	add	x0, sp, #0x58
  402f94:	bl	402980 <feof@plt+0x15b0>
  402f98:	cbz	w0, 402ba8 <feof@plt+0x17d8>
  402f9c:	mov	x0, x19
  402fa0:	bl	401250 <getc@plt>
  402fa4:	mov	w1, w0
  402fa8:	cmp	w0, #0xf3
  402fac:	b.ne	402ed0 <feof@plt+0x1b00>  // b.any
  402fb0:	mov	x1, x19
  402fb4:	add	x0, sp, #0x5c
  402fb8:	bl	402980 <feof@plt+0x15b0>
  402fbc:	cbz	w0, 402ba8 <feof@plt+0x17d8>
  402fc0:	mov	w23, #0x1                   	// #1
  402fc4:	mov	w20, w23
  402fc8:	b	402b30 <feof@plt+0x1760>
  402fcc:	nop
  402fd0:	stp	x29, x30, [sp, #-32]!
  402fd4:	mov	x29, sp
  402fd8:	stp	x19, x20, [sp, #16]
  402fdc:	mov	x19, x0
  402fe0:	mov	x20, x1
  402fe4:	mov	x0, x1
  402fe8:	bl	401250 <getc@plt>
  402fec:	mov	w1, w0
  402ff0:	mov	x0, x20
  402ff4:	lsl	w1, w1, #8
  402ff8:	str	w1, [x19]
  402ffc:	bl	401250 <getc@plt>
  403000:	mov	w1, w0
  403004:	ldr	w2, [x19]
  403008:	mov	x0, x20
  40300c:	orr	w1, w1, w2
  403010:	lsl	w1, w1, #8
  403014:	str	w1, [x19]
  403018:	bl	401250 <getc@plt>
  40301c:	mov	w2, w0
  403020:	ldr	w1, [x19]
  403024:	mov	x0, x20
  403028:	orr	w1, w1, w2
  40302c:	str	w1, [x19]
  403030:	bl	4013a0 <ferror@plt>
  403034:	cbz	w0, 403048 <feof@plt+0x1c78>
  403038:	mov	w0, #0x0                   	// #0
  40303c:	ldp	x19, x20, [sp, #16]
  403040:	ldp	x29, x30, [sp], #32
  403044:	ret
  403048:	mov	x0, x20
  40304c:	bl	4013d0 <feof@plt>
  403050:	cmp	w0, #0x0
  403054:	cset	w0, eq  // eq = none
  403058:	ldp	x19, x20, [sp, #16]
  40305c:	ldp	x29, x30, [sp], #32
  403060:	ret
  403064:	nop
  403068:	stp	x29, x30, [sp, #-32]!
  40306c:	mov	x29, sp
  403070:	stp	x19, x20, [sp, #16]
  403074:	mov	x19, x1
  403078:	mov	x20, x0
  40307c:	mov	x0, x1
  403080:	bl	401250 <getc@plt>
  403084:	mov	w1, w0
  403088:	mov	x0, x19
  40308c:	lsl	w1, w1, #8
  403090:	str	w1, [x20]
  403094:	bl	401250 <getc@plt>
  403098:	mov	w2, w0
  40309c:	ldr	w1, [x20]
  4030a0:	mov	x0, x19
  4030a4:	orr	w1, w1, w2
  4030a8:	str	w1, [x20]
  4030ac:	bl	4013a0 <ferror@plt>
  4030b0:	cbz	w0, 4030c4 <feof@plt+0x1cf4>
  4030b4:	mov	w0, #0x0                   	// #0
  4030b8:	ldp	x19, x20, [sp, #16]
  4030bc:	ldp	x29, x30, [sp], #32
  4030c0:	ret
  4030c4:	mov	x0, x19
  4030c8:	bl	4013d0 <feof@plt>
  4030cc:	cmp	w0, #0x0
  4030d0:	cset	w0, eq  // eq = none
  4030d4:	ldp	x19, x20, [sp, #16]
  4030d8:	ldp	x29, x30, [sp], #32
  4030dc:	ret
  4030e0:	stp	x29, x30, [sp, #-32]!
  4030e4:	mov	x29, sp
  4030e8:	stp	x19, x20, [sp, #16]
  4030ec:	mov	w19, w0
  4030f0:	mov	x20, x1
  4030f4:	b	403104 <feof@plt+0x1d34>
  4030f8:	bl	401250 <getc@plt>
  4030fc:	cmn	w0, #0x1
  403100:	b.eq	403120 <feof@plt+0x1d50>  // b.none
  403104:	mov	x0, x20
  403108:	subs	w19, w19, #0x1
  40310c:	b.pl	4030f8 <feof@plt+0x1d28>  // b.nfrst
  403110:	mov	w0, #0x1                   	// #1
  403114:	ldp	x19, x20, [sp, #16]
  403118:	ldp	x29, x30, [sp], #32
  40311c:	ret
  403120:	mov	w0, #0x0                   	// #0
  403124:	ldp	x19, x20, [sp, #16]
  403128:	ldp	x29, x30, [sp], #32
  40312c:	ret
  403130:	stp	x29, x30, [sp, #-32]!
  403134:	mov	x29, sp
  403138:	stp	x19, x20, [sp, #16]
  40313c:	mov	x19, x0
  403140:	mov	x20, x2
  403144:	mov	x0, x1
  403148:	bl	406418 <_ZdlPvm@@Base+0x10>
  40314c:	stp	x0, x20, [x19]
  403150:	ldp	x19, x20, [sp, #16]
  403154:	ldp	x29, x30, [sp], #32
  403158:	ret
  40315c:	nop
  403160:	sub	sp, sp, #0x280
  403164:	stp	x29, x30, [sp]
  403168:	mov	x29, sp
  40316c:	stp	x19, x20, [sp, #16]
  403170:	stp	x21, x22, [sp, #32]
  403174:	mov	x21, x1
  403178:	stp	x25, x26, [sp, #64]
  40317c:	mov	x25, x0
  403180:	bl	4012d0 <__errno_location@plt>
  403184:	mov	x19, x0
  403188:	adrp	x1, 406000 <feof@plt+0x4c30>
  40318c:	mov	x0, x25
  403190:	add	x1, x1, #0x520
  403194:	str	wzr, [x19]
  403198:	bl	4012e0 <fopen@plt>
  40319c:	cbz	x0, 4033b8 <feof@plt+0x1fe8>
  4031a0:	adrp	x19, 418000 <_ZdlPvm@@Base+0x11bf8>
  4031a4:	adrp	x22, 406000 <feof@plt+0x4c30>
  4031a8:	add	x19, x19, #0x6b0
  4031ac:	add	x22, x22, #0x690
  4031b0:	stp	x23, x24, [sp, #48]
  4031b4:	mov	w23, #0x0                   	// #0
  4031b8:	mov	x24, x0
  4031bc:	mov	x2, #0x800                 	// #2048
  4031c0:	mov	x0, x21
  4031c4:	mov	w1, #0x0                   	// #0
  4031c8:	bl	4011d0 <memset@plt>
  4031cc:	nop
  4031d0:	mov	x2, x24
  4031d4:	add	x0, sp, #0x80
  4031d8:	mov	w1, #0x200                 	// #512
  4031dc:	bl	401310 <fgets@plt>
  4031e0:	cbz	x0, 4032ac <feof@plt+0x1edc>
  4031e4:	ldrb	w2, [sp, #128]
  4031e8:	add	w23, w23, #0x1
  4031ec:	ldrb	w0, [x19, w2, sxtw]
  4031f0:	cbz	w0, 4032d4 <feof@plt+0x1f04>
  4031f4:	add	x0, sp, #0x80
  4031f8:	ldrb	w2, [x0, #1]!
  4031fc:	ldrb	w3, [x19, w2, sxtw]
  403200:	cbnz	w3, 4031f8 <feof@plt+0x1e28>
  403204:	cmp	w2, #0x23
  403208:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40320c:	b.eq	4031d0 <feof@plt+0x1e00>  // b.none
  403210:	mov	x1, x22
  403214:	bl	401220 <strtok@plt>
  403218:	cbz	x0, 4031d0 <feof@plt+0x1e00>
  40321c:	add	x2, sp, #0x5c
  403220:	adrp	x1, 406000 <feof@plt+0x4c30>
  403224:	add	x1, x1, #0x698
  403228:	bl	401290 <__isoc99_sscanf@plt>
  40322c:	cmp	w0, #0x1
  403230:	b.ne	4032dc <feof@plt+0x1f0c>  // b.any
  403234:	ldr	w0, [sp, #92]
  403238:	cmp	w0, #0xff
  40323c:	b.hi	403338 <feof@plt+0x1f68>  // b.pmore
  403240:	mov	x1, x22
  403244:	mov	x0, #0x0                   	// #0
  403248:	bl	401220 <strtok@plt>
  40324c:	mov	x26, x0
  403250:	cbz	x0, 403378 <feof@plt+0x1fa8>
  403254:	nop
  403258:	mov	x0, #0x10                  	// #16
  40325c:	bl	4063a0 <_Znwm@@Base>
  403260:	ldrsw	x1, [sp, #92]
  403264:	mov	x20, x0
  403268:	mov	x0, x26
  40326c:	ldr	x26, [x21, x1, lsl #3]
  403270:	bl	406418 <_ZdlPvm@@Base+0x10>
  403274:	ldrsw	x2, [sp, #92]
  403278:	mov	x3, x0
  40327c:	mov	x1, x22
  403280:	mov	x0, #0x0                   	// #0
  403284:	stp	x3, x26, [x20]
  403288:	str	x20, [x21, x2, lsl #3]
  40328c:	bl	401220 <strtok@plt>
  403290:	mov	x26, x0
  403294:	cbnz	x0, 403258 <feof@plt+0x1e88>
  403298:	mov	x2, x24
  40329c:	add	x0, sp, #0x80
  4032a0:	mov	w1, #0x200                 	// #512
  4032a4:	bl	401310 <fgets@plt>
  4032a8:	cbnz	x0, 4031e4 <feof@plt+0x1e14>
  4032ac:	mov	x0, x24
  4032b0:	bl	4011a0 <fclose@plt>
  4032b4:	ldp	x23, x24, [sp, #48]
  4032b8:	mov	w0, #0x1                   	// #1
  4032bc:	ldp	x29, x30, [sp]
  4032c0:	ldp	x19, x20, [sp, #16]
  4032c4:	ldp	x21, x22, [sp, #32]
  4032c8:	ldp	x25, x26, [sp, #64]
  4032cc:	add	sp, sp, #0x280
  4032d0:	ret
  4032d4:	add	x0, sp, #0x80
  4032d8:	b	403204 <feof@plt+0x1e34>
  4032dc:	mov	x1, x25
  4032e0:	add	x0, sp, #0x60
  4032e4:	bl	403778 <feof@plt+0x23a8>
  4032e8:	mov	w1, w23
  4032ec:	add	x0, sp, #0x70
  4032f0:	bl	4037a0 <feof@plt+0x23d0>
  4032f4:	add	x2, sp, #0x70
  4032f8:	add	x1, sp, #0x60
  4032fc:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  403300:	add	x3, x3, #0xdb0
  403304:	adrp	x0, 406000 <feof@plt+0x4c30>
  403308:	add	x0, x0, #0x6a0
  40330c:	bl	4039f8 <feof@plt+0x2628>
  403310:	mov	x0, x24
  403314:	bl	4011a0 <fclose@plt>
  403318:	mov	w0, #0x0                   	// #0
  40331c:	ldp	x29, x30, [sp]
  403320:	ldp	x19, x20, [sp, #16]
  403324:	ldp	x21, x22, [sp, #32]
  403328:	ldp	x23, x24, [sp, #48]
  40332c:	ldp	x25, x26, [sp, #64]
  403330:	add	sp, sp, #0x280
  403334:	ret
  403338:	mov	x1, x25
  40333c:	add	x0, sp, #0x60
  403340:	bl	403778 <feof@plt+0x23a8>
  403344:	mov	w1, w23
  403348:	add	x0, sp, #0x70
  40334c:	bl	4037a0 <feof@plt+0x23d0>
  403350:	add	x2, sp, #0x70
  403354:	add	x1, sp, #0x60
  403358:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  40335c:	add	x3, x3, #0xdb0
  403360:	adrp	x0, 406000 <feof@plt+0x4c30>
  403364:	add	x0, x0, #0x6b8
  403368:	bl	4039f8 <feof@plt+0x2628>
  40336c:	mov	x0, x24
  403370:	bl	4011a0 <fclose@plt>
  403374:	b	403318 <feof@plt+0x1f48>
  403378:	mov	x1, x25
  40337c:	add	x0, sp, #0x60
  403380:	bl	403778 <feof@plt+0x23a8>
  403384:	mov	w1, w23
  403388:	add	x0, sp, #0x70
  40338c:	bl	4037a0 <feof@plt+0x23d0>
  403390:	add	x2, sp, #0x70
  403394:	add	x1, sp, #0x60
  403398:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  40339c:	add	x3, x3, #0xdb0
  4033a0:	adrp	x0, 406000 <feof@plt+0x4c30>
  4033a4:	add	x0, x0, #0x6d8
  4033a8:	bl	4039f8 <feof@plt+0x2628>
  4033ac:	mov	x0, x24
  4033b0:	bl	4011a0 <fclose@plt>
  4033b4:	b	403318 <feof@plt+0x1f48>
  4033b8:	mov	x1, x25
  4033bc:	add	x0, sp, #0x70
  4033c0:	bl	403778 <feof@plt+0x23a8>
  4033c4:	ldr	w0, [x19]
  4033c8:	bl	401210 <strerror@plt>
  4033cc:	mov	x1, x0
  4033d0:	add	x0, sp, #0x80
  4033d4:	bl	403778 <feof@plt+0x23a8>
  4033d8:	add	x2, sp, #0x80
  4033dc:	add	x1, sp, #0x70
  4033e0:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  4033e4:	adrp	x0, 406000 <feof@plt+0x4c30>
  4033e8:	add	x3, x3, #0xdb0
  4033ec:	add	x0, x0, #0x528
  4033f0:	bl	4039f8 <feof@plt+0x2628>
  4033f4:	mov	w0, #0x0                   	// #0
  4033f8:	b	4032bc <feof@plt+0x1eec>
  4033fc:	mov	x1, #0x10                  	// #16
  403400:	mov	x19, x0
  403404:	mov	x0, x20
  403408:	bl	406408 <_ZdlPvm@@Base>
  40340c:	mov	x0, x19
  403410:	bl	401390 <_Unwind_Resume@plt>
  403414:	nop
  403418:	stp	x29, x30, [sp, #-48]!
  40341c:	adrp	x2, 418000 <_ZdlPvm@@Base+0x11bf8>
  403420:	mov	x29, sp
  403424:	ldr	x2, [x2, #3664]
  403428:	stp	x19, x20, [sp, #16]
  40342c:	mov	w19, w0
  403430:	str	x21, [sp, #32]
  403434:	mov	x20, x1
  403438:	adrp	x21, 418000 <_ZdlPvm@@Base+0x11bf8>
  40343c:	cbz	x2, 403450 <feof@plt+0x2080>
  403440:	ldr	x0, [x21, #648]
  403444:	adrp	x1, 406000 <feof@plt+0x4c30>
  403448:	add	x1, x1, #0x958
  40344c:	bl	401180 <fprintf@plt>
  403450:	ldr	x0, [x21, #648]
  403454:	mov	x3, x20
  403458:	mov	w2, w19
  40345c:	adrp	x1, 406000 <feof@plt+0x4c30>
  403460:	add	x1, x1, #0x960
  403464:	bl	401180 <fprintf@plt>
  403468:	ldr	x0, [x21, #648]
  40346c:	bl	4012a0 <fflush@plt>
  403470:	bl	401340 <abort@plt>
  403474:	nop
  403478:	stp	x29, x30, [sp, #-128]!
  40347c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  403480:	mov	w1, #0x1                   	// #1
  403484:	mov	x29, sp
  403488:	stp	x21, x22, [sp, #32]
  40348c:	add	x22, x0, #0x2a0
  403490:	add	x4, x22, #0xa10
  403494:	add	x3, x22, #0x10
  403498:	add	x6, x22, #0x410
  40349c:	add	x5, x22, #0x610
  4034a0:	stp	x19, x20, [sp, #16]
  4034a4:	mov	w20, w1
  4034a8:	stp	x23, x24, [sp, #48]
  4034ac:	add	x24, x22, #0x210
  4034b0:	add	x23, x22, #0x810
  4034b4:	stp	x25, x26, [sp, #64]
  4034b8:	add	x26, x22, #0x510
  4034bc:	add	x25, x22, #0x710
  4034c0:	stp	x27, x28, [sp, #80]
  4034c4:	add	x28, x22, #0x110
  4034c8:	add	x27, x22, #0x310
  4034cc:	add	x22, x22, #0x910
  4034d0:	str	w1, [x0, #672]
  4034d4:	mov	x19, #0x0                   	// #0
  4034d8:	tst	w19, #0xffffff80
  4034dc:	mov	w21, w19
  4034e0:	b.ne	403628 <feof@plt+0x2258>  // b.any
  4034e4:	stp	x4, x3, [sp, #96]
  4034e8:	stp	x6, x5, [sp, #112]
  4034ec:	bl	401280 <__ctype_b_loc@plt>
  4034f0:	lsl	x1, x19, #1
  4034f4:	ldr	x2, [x0]
  4034f8:	ldp	x4, x3, [sp, #96]
  4034fc:	ldrh	w2, [x2, x1]
  403500:	ldp	x6, x5, [sp, #112]
  403504:	tbz	w2, #10, 403658 <feof@plt+0x2288>
  403508:	strb	w20, [x19, x4]
  40350c:	ldr	x2, [x0]
  403510:	ldrh	w2, [x2, x1]
  403514:	tbnz	w2, #8, 403668 <feof@plt+0x2298>
  403518:	strb	wzr, [x19, x3]
  40351c:	ldr	x2, [x0]
  403520:	ldrh	w2, [x2, x1]
  403524:	tbnz	w2, #9, 403678 <feof@plt+0x22a8>
  403528:	strb	wzr, [x19, x28]
  40352c:	sub	w21, w21, #0x30
  403530:	mov	w2, #0x0                   	// #0
  403534:	cmp	w21, #0xa
  403538:	csel	w2, w20, w2, cc  // cc = lo, ul, last
  40353c:	strb	w2, [x19, x24]
  403540:	ldr	x2, [x0]
  403544:	ldrh	w2, [x2, x1]
  403548:	tbnz	w2, #12, 403610 <feof@plt+0x2240>
  40354c:	strb	wzr, [x19, x27]
  403550:	ldr	x2, [x0]
  403554:	ldrh	w2, [x2, x1]
  403558:	tbnz	w2, #13, 403620 <feof@plt+0x2250>
  40355c:	strb	wzr, [x19, x6]
  403560:	ldr	x2, [x0]
  403564:	ldrh	w2, [x2, x1]
  403568:	tbnz	w2, #2, 4035d8 <feof@plt+0x2208>
  40356c:	strb	wzr, [x19, x26]
  403570:	ldr	x2, [x0]
  403574:	ldrh	w2, [x2, x1]
  403578:	tbnz	w2, #3, 4035e8 <feof@plt+0x2218>
  40357c:	strb	wzr, [x19, x5]
  403580:	ldr	x2, [x0]
  403584:	ldrh	w2, [x2, x1]
  403588:	tbnz	w2, #14, 4035f8 <feof@plt+0x2228>
  40358c:	strb	wzr, [x19, x25]
  403590:	ldr	x2, [x0]
  403594:	ldrsh	w2, [x2, x1]
  403598:	tbnz	w2, #31, 403608 <feof@plt+0x2238>
  40359c:	strb	wzr, [x19, x23]
  4035a0:	ldr	x0, [x0]
  4035a4:	ldrh	w0, [x0, x1]
  4035a8:	ubfx	x0, x0, #1, #1
  4035ac:	strb	w0, [x19, x22]
  4035b0:	add	x19, x19, #0x1
  4035b4:	cmp	x19, #0x100
  4035b8:	b.ne	4034d8 <feof@plt+0x2108>  // b.any
  4035bc:	ldp	x19, x20, [sp, #16]
  4035c0:	ldp	x21, x22, [sp, #32]
  4035c4:	ldp	x23, x24, [sp, #48]
  4035c8:	ldp	x25, x26, [sp, #64]
  4035cc:	ldp	x27, x28, [sp, #80]
  4035d0:	ldp	x29, x30, [sp], #128
  4035d4:	ret
  4035d8:	strb	w20, [x19, x26]
  4035dc:	ldr	x2, [x0]
  4035e0:	ldrh	w2, [x2, x1]
  4035e4:	tbz	w2, #3, 40357c <feof@plt+0x21ac>
  4035e8:	strb	w20, [x19, x5]
  4035ec:	ldr	x2, [x0]
  4035f0:	ldrh	w2, [x2, x1]
  4035f4:	tbz	w2, #14, 40358c <feof@plt+0x21bc>
  4035f8:	strb	w20, [x19, x25]
  4035fc:	ldr	x2, [x0]
  403600:	ldrsh	w2, [x2, x1]
  403604:	tbz	w2, #31, 40359c <feof@plt+0x21cc>
  403608:	strb	w20, [x19, x23]
  40360c:	b	4035a0 <feof@plt+0x21d0>
  403610:	strb	w20, [x19, x27]
  403614:	ldr	x2, [x0]
  403618:	ldrh	w2, [x2, x1]
  40361c:	tbz	w2, #13, 40355c <feof@plt+0x218c>
  403620:	strb	w20, [x19, x6]
  403624:	b	403560 <feof@plt+0x2190>
  403628:	mov	w0, #0x0                   	// #0
  40362c:	strb	wzr, [x19, x4]
  403630:	strb	wzr, [x19, x3]
  403634:	strb	wzr, [x19, x28]
  403638:	strb	wzr, [x19, x24]
  40363c:	strb	wzr, [x19, x27]
  403640:	strb	wzr, [x19, x6]
  403644:	strb	wzr, [x19, x26]
  403648:	strb	wzr, [x19, x5]
  40364c:	strb	wzr, [x19, x25]
  403650:	strb	wzr, [x19, x23]
  403654:	b	4035ac <feof@plt+0x21dc>
  403658:	strb	wzr, [x19, x4]
  40365c:	ldr	x2, [x0]
  403660:	ldrh	w2, [x2, x1]
  403664:	tbz	w2, #8, 403518 <feof@plt+0x2148>
  403668:	strb	w20, [x19, x3]
  40366c:	ldr	x2, [x0]
  403670:	ldrh	w2, [x2, x1]
  403674:	tbz	w2, #9, 403528 <feof@plt+0x2158>
  403678:	strb	w20, [x19, x28]
  40367c:	b	40352c <feof@plt+0x215c>
  403680:	mov	x2, #0x100                 	// #256
  403684:	mov	w1, #0x0                   	// #0
  403688:	b	4011d0 <memset@plt>
  40368c:	nop
  403690:	mov	x2, #0x100                 	// #256
  403694:	mov	w1, #0x0                   	// #0
  403698:	b	4011d0 <memset@plt>
  40369c:	nop
  4036a0:	stp	x29, x30, [sp, #-32]!
  4036a4:	mov	x2, #0x100                 	// #256
  4036a8:	mov	x29, sp
  4036ac:	stp	x19, x20, [sp, #16]
  4036b0:	mov	x19, x1
  4036b4:	mov	x20, x0
  4036b8:	mov	w1, #0x0                   	// #0
  4036bc:	bl	4011d0 <memset@plt>
  4036c0:	ldrb	w2, [x19]
  4036c4:	cbz	w2, 4036dc <feof@plt+0x230c>
  4036c8:	mov	w0, #0x1                   	// #1
  4036cc:	nop
  4036d0:	strb	w0, [x20, w2, sxtw]
  4036d4:	ldrb	w2, [x19, #1]!
  4036d8:	cbnz	w2, 4036d0 <feof@plt+0x2300>
  4036dc:	ldp	x19, x20, [sp, #16]
  4036e0:	ldp	x29, x30, [sp], #32
  4036e4:	ret
  4036e8:	stp	x29, x30, [sp, #-32]!
  4036ec:	mov	x2, #0x100                 	// #256
  4036f0:	mov	x29, sp
  4036f4:	stp	x19, x20, [sp, #16]
  4036f8:	mov	x19, x1
  4036fc:	mov	x20, x0
  403700:	mov	w1, #0x0                   	// #0
  403704:	bl	4011d0 <memset@plt>
  403708:	ldrb	w2, [x19]
  40370c:	cbz	w2, 403724 <feof@plt+0x2354>
  403710:	mov	w0, #0x1                   	// #1
  403714:	nop
  403718:	strb	w0, [x20, w2, sxtw]
  40371c:	ldrb	w2, [x19, #1]!
  403720:	cbnz	w2, 403718 <feof@plt+0x2348>
  403724:	ldp	x19, x20, [sp, #16]
  403728:	ldp	x29, x30, [sp], #32
  40372c:	ret
  403730:	ret
  403734:	nop
  403738:	mov	x2, #0x0                   	// #0
  40373c:	mov	w4, #0x1                   	// #1
  403740:	ldrb	w3, [x1, x2]
  403744:	cbz	w3, 40374c <feof@plt+0x237c>
  403748:	strb	w4, [x0, x2]
  40374c:	add	x2, x2, #0x1
  403750:	cmp	x2, #0x100
  403754:	b.ne	403740 <feof@plt+0x2370>  // b.any
  403758:	ret
  40375c:	nop
  403760:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  403764:	ldr	w0, [x0, #672]
  403768:	cbnz	w0, 403770 <feof@plt+0x23a0>
  40376c:	b	403478 <feof@plt+0x20a8>
  403770:	ret
  403774:	nop
  403778:	cmp	x1, #0x0
  40377c:	adrp	x2, 406000 <feof@plt+0x4c30>
  403780:	add	x2, x2, #0x990
  403784:	mov	w3, #0x1                   	// #1
  403788:	csel	x1, x2, x1, eq  // eq = none
  40378c:	str	w3, [x0]
  403790:	str	x1, [x0, #8]
  403794:	ret
  403798:	str	wzr, [x0]
  40379c:	ret
  4037a0:	mov	w2, #0x3                   	// #3
  4037a4:	str	w2, [x0]
  4037a8:	str	w1, [x0, #8]
  4037ac:	ret
  4037b0:	mov	w2, #0x4                   	// #4
  4037b4:	str	w2, [x0]
  4037b8:	str	w1, [x0, #8]
  4037bc:	ret
  4037c0:	mov	w2, #0x2                   	// #2
  4037c4:	str	w2, [x0]
  4037c8:	strb	w1, [x0, #8]
  4037cc:	ret
  4037d0:	mov	w1, #0x5                   	// #5
  4037d4:	str	w1, [x0]
  4037d8:	str	d0, [x0, #8]
  4037dc:	ret
  4037e0:	ldr	w0, [x0]
  4037e4:	cmp	w0, #0x0
  4037e8:	cset	w0, eq  // eq = none
  4037ec:	ret
  4037f0:	stp	x29, x30, [sp, #-16]!
  4037f4:	mov	x29, sp
  4037f8:	ldr	w1, [x0]
  4037fc:	cmp	w1, #0x3
  403800:	b.eq	403858 <feof@plt+0x2488>  // b.none
  403804:	b.ls	403834 <feof@plt+0x2464>  // b.plast
  403808:	cmp	w1, #0x4
  40380c:	b.eq	403870 <feof@plt+0x24a0>  // b.none
  403810:	cmp	w1, #0x5
  403814:	b.ne	403888 <feof@plt+0x24b8>  // b.any
  403818:	adrp	x2, 418000 <_ZdlPvm@@Base+0x11bf8>
  40381c:	ldr	d0, [x0, #8]
  403820:	ldp	x29, x30, [sp], #16
  403824:	adrp	x1, 406000 <feof@plt+0x4c30>
  403828:	ldr	x0, [x2, #648]
  40382c:	add	x1, x1, #0x998
  403830:	b	401180 <fprintf@plt>
  403834:	cmp	w1, #0x1
  403838:	b.eq	403890 <feof@plt+0x24c0>  // b.none
  40383c:	cmp	w1, #0x2
  403840:	b.ne	403888 <feof@plt+0x24b8>  // b.any
  403844:	ldp	x29, x30, [sp], #16
  403848:	adrp	x1, 418000 <_ZdlPvm@@Base+0x11bf8>
  40384c:	ldrb	w0, [x0, #8]
  403850:	ldr	x1, [x1, #648]
  403854:	b	401190 <putc@plt>
  403858:	ldr	w0, [x0, #8]
  40385c:	bl	406298 <feof@plt+0x4ec8>
  403860:	ldp	x29, x30, [sp], #16
  403864:	adrp	x1, 418000 <_ZdlPvm@@Base+0x11bf8>
  403868:	ldr	x1, [x1, #648]
  40386c:	b	401120 <fputs@plt>
  403870:	ldr	w0, [x0, #8]
  403874:	bl	406330 <feof@plt+0x4f60>
  403878:	ldp	x29, x30, [sp], #16
  40387c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x11bf8>
  403880:	ldr	x1, [x1, #648]
  403884:	b	401120 <fputs@plt>
  403888:	ldp	x29, x30, [sp], #16
  40388c:	ret
  403890:	ldp	x29, x30, [sp], #16
  403894:	adrp	x1, 418000 <_ZdlPvm@@Base+0x11bf8>
  403898:	ldr	x0, [x0, #8]
  40389c:	ldr	x1, [x1, #648]
  4038a0:	b	401120 <fputs@plt>
  4038a4:	nop
  4038a8:	stp	x29, x30, [sp, #-64]!
  4038ac:	mov	x29, sp
  4038b0:	stp	x19, x20, [sp, #16]
  4038b4:	mov	x19, x0
  4038b8:	stp	x21, x22, [sp, #32]
  4038bc:	stp	x23, x24, [sp, #48]
  4038c0:	cbz	x0, 4039dc <feof@plt+0x260c>
  4038c4:	mov	x4, x0
  4038c8:	adrp	x24, 406000 <feof@plt+0x4c30>
  4038cc:	mov	x21, x1
  4038d0:	mov	x22, x2
  4038d4:	mov	x23, x3
  4038d8:	add	x24, x24, #0x9a0
  4038dc:	ldrb	w0, [x4], #1
  4038e0:	adrp	x20, 418000 <_ZdlPvm@@Base+0x11bf8>
  4038e4:	cbnz	w0, 40392c <feof@plt+0x255c>
  4038e8:	b	40394c <feof@plt+0x257c>
  4038ec:	ldrb	w4, [x19, #1]
  4038f0:	add	x19, x19, #0x2
  4038f4:	cmp	w4, #0x32
  4038f8:	b.eq	40397c <feof@plt+0x25ac>  // b.none
  4038fc:	b.hi	403960 <feof@plt+0x2590>  // b.pmore
  403900:	cmp	w4, #0x25
  403904:	b.eq	4039a0 <feof@plt+0x25d0>  // b.none
  403908:	cmp	w4, #0x31
  40390c:	b.ne	403990 <feof@plt+0x25c0>  // b.any
  403910:	ldr	w0, [x21]
  403914:	cbz	w0, 4039ac <feof@plt+0x25dc>
  403918:	mov	x0, x21
  40391c:	bl	4037f0 <feof@plt+0x2420>
  403920:	mov	x4, x19
  403924:	ldrb	w0, [x4], #1
  403928:	cbz	w0, 40394c <feof@plt+0x257c>
  40392c:	cmp	w0, #0x25
  403930:	b.eq	4038ec <feof@plt+0x251c>  // b.none
  403934:	ldr	x1, [x20, #648]
  403938:	mov	x19, x4
  40393c:	bl	401190 <putc@plt>
  403940:	mov	x4, x19
  403944:	ldrb	w0, [x4], #1
  403948:	cbnz	w0, 40392c <feof@plt+0x255c>
  40394c:	ldp	x19, x20, [sp, #16]
  403950:	ldp	x21, x22, [sp, #32]
  403954:	ldp	x23, x24, [sp, #48]
  403958:	ldp	x29, x30, [sp], #64
  40395c:	ret
  403960:	cmp	w4, #0x33
  403964:	b.ne	403990 <feof@plt+0x25c0>  // b.any
  403968:	ldr	w0, [x23]
  40396c:	cbz	w0, 4039cc <feof@plt+0x25fc>
  403970:	mov	x0, x23
  403974:	bl	4037f0 <feof@plt+0x2420>
  403978:	b	403920 <feof@plt+0x2550>
  40397c:	ldr	w0, [x22]
  403980:	cbz	w0, 4039bc <feof@plt+0x25ec>
  403984:	mov	x0, x22
  403988:	bl	4037f0 <feof@plt+0x2420>
  40398c:	b	403920 <feof@plt+0x2550>
  403990:	mov	x1, x24
  403994:	mov	w0, #0x78                  	// #120
  403998:	bl	403418 <feof@plt+0x2048>
  40399c:	b	403920 <feof@plt+0x2550>
  4039a0:	ldr	x1, [x20, #648]
  4039a4:	bl	401270 <fputc@plt>
  4039a8:	b	403920 <feof@plt+0x2550>
  4039ac:	mov	x1, x24
  4039b0:	mov	w0, #0x6c                  	// #108
  4039b4:	bl	403418 <feof@plt+0x2048>
  4039b8:	b	403918 <feof@plt+0x2548>
  4039bc:	mov	x1, x24
  4039c0:	mov	w0, #0x70                  	// #112
  4039c4:	bl	403418 <feof@plt+0x2048>
  4039c8:	b	403984 <feof@plt+0x25b4>
  4039cc:	mov	x1, x24
  4039d0:	mov	w0, #0x74                  	// #116
  4039d4:	bl	403418 <feof@plt+0x2048>
  4039d8:	b	403970 <feof@plt+0x25a0>
  4039dc:	mov	w0, #0x62                  	// #98
  4039e0:	adrp	x1, 406000 <feof@plt+0x4c30>
  4039e4:	add	x1, x1, #0x9a0
  4039e8:	bl	403418 <feof@plt+0x2048>
  4039ec:	ldrb	w0, [x19]
  4039f0:	brk	#0x3e8
  4039f4:	nop
  4039f8:	stp	x29, x30, [sp, #-96]!
  4039fc:	adrp	x7, 418000 <_ZdlPvm@@Base+0x11bf8>
  403a00:	adrp	x6, 418000 <_ZdlPvm@@Base+0x11bf8>
  403a04:	adrp	x5, 418000 <_ZdlPvm@@Base+0x11bf8>
  403a08:	mov	x29, sp
  403a0c:	adrp	x4, 418000 <_ZdlPvm@@Base+0x11bf8>
  403a10:	stp	x25, x26, [sp, #64]
  403a14:	ldr	w26, [x6, #3656]
  403a18:	ldr	x25, [x7, #3528]
  403a1c:	stp	x19, x20, [sp, #16]
  403a20:	mov	x20, x0
  403a24:	ldr	x6, [x5, #3664]
  403a28:	cmp	x25, #0x0
  403a2c:	mvn	w5, w26
  403a30:	stp	x21, x22, [sp, #32]
  403a34:	adrp	x19, 418000 <_ZdlPvm@@Base+0x11bf8>
  403a38:	stp	x23, x24, [sp, #48]
  403a3c:	cset	w24, ne  // ne = any
  403a40:	mov	x21, x1
  403a44:	str	x27, [sp, #80]
  403a48:	mov	x22, x2
  403a4c:	ldr	x27, [x4, #3520]
  403a50:	mov	x23, x3
  403a54:	and	w24, w24, w5, lsr #31
  403a58:	cbz	x6, 403ac0 <feof@plt+0x26f0>
  403a5c:	ldr	x0, [x19, #648]
  403a60:	adrp	x1, 406000 <feof@plt+0x4c30>
  403a64:	mov	x2, x6
  403a68:	add	x1, x1, #0x9d8
  403a6c:	bl	401180 <fprintf@plt>
  403a70:	cbnz	w24, 403ac4 <feof@plt+0x26f4>
  403a74:	ldr	x1, [x19, #648]
  403a78:	mov	w0, #0x20                  	// #32
  403a7c:	bl	401270 <fputc@plt>
  403a80:	mov	x3, x23
  403a84:	mov	x2, x22
  403a88:	mov	x1, x21
  403a8c:	mov	x0, x20
  403a90:	bl	4038a8 <feof@plt+0x24d8>
  403a94:	ldr	x1, [x19, #648]
  403a98:	mov	w0, #0xa                   	// #10
  403a9c:	bl	401270 <fputc@plt>
  403aa0:	ldr	x0, [x19, #648]
  403aa4:	ldp	x19, x20, [sp, #16]
  403aa8:	ldp	x21, x22, [sp, #32]
  403aac:	ldp	x23, x24, [sp, #48]
  403ab0:	ldp	x25, x26, [sp, #64]
  403ab4:	ldr	x27, [sp, #80]
  403ab8:	ldp	x29, x30, [sp], #96
  403abc:	b	4012a0 <fflush@plt>
  403ac0:	cbz	w24, 403a80 <feof@plt+0x26b0>
  403ac4:	ldrb	w0, [x25]
  403ac8:	cmp	w0, #0x2d
  403acc:	b.eq	403af4 <feof@plt+0x2724>  // b.none
  403ad0:	ldr	x0, [x19, #648]
  403ad4:	cbz	x27, 403b10 <feof@plt+0x2740>
  403ad8:	mov	w4, w26
  403adc:	mov	x3, x27
  403ae0:	mov	x2, x25
  403ae4:	adrp	x1, 406000 <feof@plt+0x4c30>
  403ae8:	add	x1, x1, #0x9e0
  403aec:	bl	401180 <fprintf@plt>
  403af0:	b	403a74 <feof@plt+0x26a4>
  403af4:	ldrb	w1, [x25, #1]
  403af8:	adrp	x0, 406000 <feof@plt+0x4c30>
  403afc:	add	x0, x0, #0x9c0
  403b00:	cmp	w1, #0x0
  403b04:	csel	x25, x0, x25, eq  // eq = none
  403b08:	ldr	x0, [x19, #648]
  403b0c:	cbnz	x27, 403ad8 <feof@plt+0x2708>
  403b10:	mov	w3, w26
  403b14:	mov	x2, x25
  403b18:	adrp	x1, 406000 <feof@plt+0x4c30>
  403b1c:	add	x1, x1, #0x9f0
  403b20:	bl	401180 <fprintf@plt>
  403b24:	b	403a74 <feof@plt+0x26a4>
  403b28:	stp	x29, x30, [sp, #-96]!
  403b2c:	adrp	x7, 418000 <_ZdlPvm@@Base+0x11bf8>
  403b30:	adrp	x6, 418000 <_ZdlPvm@@Base+0x11bf8>
  403b34:	adrp	x5, 418000 <_ZdlPvm@@Base+0x11bf8>
  403b38:	mov	x29, sp
  403b3c:	adrp	x4, 418000 <_ZdlPvm@@Base+0x11bf8>
  403b40:	stp	x25, x26, [sp, #64]
  403b44:	ldr	w26, [x6, #3656]
  403b48:	ldr	x25, [x7, #3528]
  403b4c:	stp	x19, x20, [sp, #16]
  403b50:	adrp	x19, 418000 <_ZdlPvm@@Base+0x11bf8>
  403b54:	ldr	x6, [x5, #3664]
  403b58:	cmp	x25, #0x0
  403b5c:	mvn	w5, w26
  403b60:	stp	x21, x22, [sp, #32]
  403b64:	mov	x20, x0
  403b68:	stp	x23, x24, [sp, #48]
  403b6c:	cset	w24, ne  // ne = any
  403b70:	mov	x21, x1
  403b74:	str	x27, [sp, #80]
  403b78:	mov	x22, x2
  403b7c:	ldr	x0, [x19, #648]
  403b80:	mov	x23, x3
  403b84:	ldr	x27, [x4, #3520]
  403b88:	and	w24, w24, w5, lsr #31
  403b8c:	cbz	x6, 403c58 <feof@plt+0x2888>
  403b90:	adrp	x1, 406000 <feof@plt+0x4c30>
  403b94:	mov	x2, x6
  403b98:	add	x1, x1, #0x9d8
  403b9c:	bl	401180 <fprintf@plt>
  403ba0:	cbz	w24, 403be4 <feof@plt+0x2814>
  403ba4:	ldr	x0, [x19, #648]
  403ba8:	ldrb	w1, [x25]
  403bac:	cmp	w1, #0x2d
  403bb0:	b.ne	403bc8 <feof@plt+0x27f8>  // b.any
  403bb4:	ldrb	w2, [x25, #1]
  403bb8:	adrp	x1, 406000 <feof@plt+0x4c30>
  403bbc:	add	x1, x1, #0x9c0
  403bc0:	cmp	w2, #0x0
  403bc4:	csel	x25, x1, x25, eq  // eq = none
  403bc8:	cbz	x27, 403c60 <feof@plt+0x2890>
  403bcc:	adrp	x1, 406000 <feof@plt+0x4c30>
  403bd0:	mov	w4, w26
  403bd4:	mov	x3, x27
  403bd8:	mov	x2, x25
  403bdc:	add	x1, x1, #0x9e0
  403be0:	bl	401180 <fprintf@plt>
  403be4:	ldr	x1, [x19, #648]
  403be8:	mov	w0, #0x20                  	// #32
  403bec:	bl	401270 <fputc@plt>
  403bf0:	ldr	x0, [x19, #648]
  403bf4:	mov	x3, x0
  403bf8:	mov	x2, #0x8                   	// #8
  403bfc:	mov	x1, #0x1                   	// #1
  403c00:	adrp	x0, 406000 <feof@plt+0x4c30>
  403c04:	add	x0, x0, #0x9f8
  403c08:	bl	401380 <fwrite@plt>
  403c0c:	ldr	x1, [x19, #648]
  403c10:	mov	w0, #0x20                  	// #32
  403c14:	bl	401270 <fputc@plt>
  403c18:	mov	x3, x23
  403c1c:	mov	x2, x22
  403c20:	mov	x1, x21
  403c24:	mov	x0, x20
  403c28:	bl	4038a8 <feof@plt+0x24d8>
  403c2c:	ldr	x1, [x19, #648]
  403c30:	mov	w0, #0xa                   	// #10
  403c34:	bl	401270 <fputc@plt>
  403c38:	ldr	x0, [x19, #648]
  403c3c:	ldp	x19, x20, [sp, #16]
  403c40:	ldp	x21, x22, [sp, #32]
  403c44:	ldp	x23, x24, [sp, #48]
  403c48:	ldp	x25, x26, [sp, #64]
  403c4c:	ldr	x27, [sp, #80]
  403c50:	ldp	x29, x30, [sp], #96
  403c54:	b	4012a0 <fflush@plt>
  403c58:	cbnz	w24, 403ba8 <feof@plt+0x27d8>
  403c5c:	b	403bf4 <feof@plt+0x2824>
  403c60:	mov	w3, w26
  403c64:	mov	x2, x25
  403c68:	adrp	x1, 406000 <feof@plt+0x4c30>
  403c6c:	add	x1, x1, #0x9f0
  403c70:	bl	401180 <fprintf@plt>
  403c74:	b	403be4 <feof@plt+0x2814>
  403c78:	stp	x29, x30, [sp, #-96]!
  403c7c:	adrp	x7, 418000 <_ZdlPvm@@Base+0x11bf8>
  403c80:	adrp	x6, 418000 <_ZdlPvm@@Base+0x11bf8>
  403c84:	adrp	x5, 418000 <_ZdlPvm@@Base+0x11bf8>
  403c88:	mov	x29, sp
  403c8c:	adrp	x4, 418000 <_ZdlPvm@@Base+0x11bf8>
  403c90:	stp	x25, x26, [sp, #64]
  403c94:	ldr	w26, [x6, #3656]
  403c98:	ldr	x25, [x7, #3528]
  403c9c:	stp	x19, x20, [sp, #16]
  403ca0:	adrp	x19, 418000 <_ZdlPvm@@Base+0x11bf8>
  403ca4:	ldr	x6, [x5, #3664]
  403ca8:	cmp	x25, #0x0
  403cac:	mvn	w5, w26
  403cb0:	stp	x21, x22, [sp, #32]
  403cb4:	mov	x20, x0
  403cb8:	stp	x23, x24, [sp, #48]
  403cbc:	cset	w24, ne  // ne = any
  403cc0:	mov	x21, x1
  403cc4:	str	x27, [sp, #80]
  403cc8:	mov	x22, x2
  403ccc:	ldr	x0, [x19, #648]
  403cd0:	mov	x23, x3
  403cd4:	ldr	x27, [x4, #3520]
  403cd8:	and	w24, w24, w5, lsr #31
  403cdc:	cbz	x6, 403dac <feof@plt+0x29dc>
  403ce0:	adrp	x1, 406000 <feof@plt+0x4c30>
  403ce4:	mov	x2, x6
  403ce8:	add	x1, x1, #0x9d8
  403cec:	bl	401180 <fprintf@plt>
  403cf0:	cbz	w24, 403d34 <feof@plt+0x2964>
  403cf4:	ldr	x0, [x19, #648]
  403cf8:	ldrb	w1, [x25]
  403cfc:	cmp	w1, #0x2d
  403d00:	b.ne	403d18 <feof@plt+0x2948>  // b.any
  403d04:	ldrb	w2, [x25, #1]
  403d08:	adrp	x1, 406000 <feof@plt+0x4c30>
  403d0c:	add	x1, x1, #0x9c0
  403d10:	cmp	w2, #0x0
  403d14:	csel	x25, x1, x25, eq  // eq = none
  403d18:	cbz	x27, 403db4 <feof@plt+0x29e4>
  403d1c:	adrp	x1, 406000 <feof@plt+0x4c30>
  403d20:	mov	w4, w26
  403d24:	mov	x3, x27
  403d28:	mov	x2, x25
  403d2c:	add	x1, x1, #0x9e0
  403d30:	bl	401180 <fprintf@plt>
  403d34:	ldr	x1, [x19, #648]
  403d38:	mov	w0, #0x20                  	// #32
  403d3c:	bl	401270 <fputc@plt>
  403d40:	ldr	x0, [x19, #648]
  403d44:	mov	x3, x0
  403d48:	mov	x2, #0xc                   	// #12
  403d4c:	mov	x1, #0x1                   	// #1
  403d50:	adrp	x0, 406000 <feof@plt+0x4c30>
  403d54:	add	x0, x0, #0xa08
  403d58:	bl	401380 <fwrite@plt>
  403d5c:	ldr	x1, [x19, #648]
  403d60:	mov	w0, #0x20                  	// #32
  403d64:	bl	401270 <fputc@plt>
  403d68:	mov	x3, x23
  403d6c:	mov	x2, x22
  403d70:	mov	x1, x21
  403d74:	mov	x0, x20
  403d78:	bl	4038a8 <feof@plt+0x24d8>
  403d7c:	ldr	x1, [x19, #648]
  403d80:	mov	w0, #0xa                   	// #10
  403d84:	bl	401270 <fputc@plt>
  403d88:	ldr	x0, [x19, #648]
  403d8c:	bl	4012a0 <fflush@plt>
  403d90:	ldp	x19, x20, [sp, #16]
  403d94:	ldp	x21, x22, [sp, #32]
  403d98:	ldp	x23, x24, [sp, #48]
  403d9c:	ldp	x25, x26, [sp, #64]
  403da0:	ldr	x27, [sp, #80]
  403da4:	ldp	x29, x30, [sp], #96
  403da8:	b	404118 <feof@plt+0x2d48>
  403dac:	cbnz	w24, 403cf8 <feof@plt+0x2928>
  403db0:	b	403d44 <feof@plt+0x2974>
  403db4:	mov	w3, w26
  403db8:	mov	x2, x25
  403dbc:	adrp	x1, 406000 <feof@plt+0x4c30>
  403dc0:	add	x1, x1, #0x9f0
  403dc4:	bl	401180 <fprintf@plt>
  403dc8:	b	403d34 <feof@plt+0x2964>
  403dcc:	nop
  403dd0:	stp	x29, x30, [sp, #-80]!
  403dd4:	adrp	x6, 418000 <_ZdlPvm@@Base+0x11bf8>
  403dd8:	cmp	x0, #0x0
  403ddc:	mov	x29, sp
  403de0:	ldr	x7, [x6, #3664]
  403de4:	mvn	w6, w1
  403de8:	stp	x19, x20, [sp, #16]
  403dec:	mov	x20, x0
  403df0:	lsr	w6, w6, #31
  403df4:	stp	x21, x22, [sp, #32]
  403df8:	csel	w19, w6, wzr, ne  // ne = any
  403dfc:	mov	w22, w1
  403e00:	stp	x23, x24, [sp, #48]
  403e04:	adrp	x21, 418000 <_ZdlPvm@@Base+0x11bf8>
  403e08:	mov	x23, x2
  403e0c:	stp	x25, x26, [sp, #64]
  403e10:	mov	x24, x3
  403e14:	mov	x25, x4
  403e18:	mov	x26, x5
  403e1c:	cbz	x7, 403e80 <feof@plt+0x2ab0>
  403e20:	ldr	x0, [x21, #648]
  403e24:	adrp	x1, 406000 <feof@plt+0x4c30>
  403e28:	mov	x2, x7
  403e2c:	add	x1, x1, #0x9d8
  403e30:	bl	401180 <fprintf@plt>
  403e34:	cbnz	w19, 403e84 <feof@plt+0x2ab4>
  403e38:	ldr	x1, [x21, #648]
  403e3c:	mov	w0, #0x20                  	// #32
  403e40:	bl	401270 <fputc@plt>
  403e44:	mov	x3, x26
  403e48:	mov	x2, x25
  403e4c:	mov	x1, x24
  403e50:	mov	x0, x23
  403e54:	bl	4038a8 <feof@plt+0x24d8>
  403e58:	ldr	x1, [x21, #648]
  403e5c:	mov	w0, #0xa                   	// #10
  403e60:	bl	401270 <fputc@plt>
  403e64:	ldr	x0, [x21, #648]
  403e68:	ldp	x19, x20, [sp, #16]
  403e6c:	ldp	x21, x22, [sp, #32]
  403e70:	ldp	x23, x24, [sp, #48]
  403e74:	ldp	x25, x26, [sp, #64]
  403e78:	ldp	x29, x30, [sp], #80
  403e7c:	b	4012a0 <fflush@plt>
  403e80:	cbz	w19, 403e44 <feof@plt+0x2a74>
  403e84:	ldrb	w0, [x20]
  403e88:	cmp	w0, #0x2d
  403e8c:	b.eq	403eac <feof@plt+0x2adc>  // b.none
  403e90:	ldr	x0, [x21, #648]
  403e94:	mov	w3, w22
  403e98:	mov	x2, x20
  403e9c:	adrp	x1, 406000 <feof@plt+0x4c30>
  403ea0:	add	x1, x1, #0x9f0
  403ea4:	bl	401180 <fprintf@plt>
  403ea8:	b	403e38 <feof@plt+0x2a68>
  403eac:	ldrb	w1, [x20, #1]
  403eb0:	adrp	x0, 406000 <feof@plt+0x4c30>
  403eb4:	add	x0, x0, #0x9c0
  403eb8:	mov	w3, w22
  403ebc:	cmp	w1, #0x0
  403ec0:	adrp	x1, 406000 <feof@plt+0x4c30>
  403ec4:	csel	x20, x0, x20, eq  // eq = none
  403ec8:	add	x1, x1, #0x9f0
  403ecc:	ldr	x0, [x21, #648]
  403ed0:	mov	x2, x20
  403ed4:	bl	401180 <fprintf@plt>
  403ed8:	b	403e38 <feof@plt+0x2a68>
  403edc:	nop
  403ee0:	stp	x29, x30, [sp, #-80]!
  403ee4:	adrp	x6, 418000 <_ZdlPvm@@Base+0x11bf8>
  403ee8:	cmp	x0, #0x0
  403eec:	mov	x29, sp
  403ef0:	ldr	x6, [x6, #3664]
  403ef4:	stp	x19, x20, [sp, #16]
  403ef8:	mov	x20, x0
  403efc:	adrp	x19, 418000 <_ZdlPvm@@Base+0x11bf8>
  403f00:	mvn	w0, w1
  403f04:	stp	x21, x22, [sp, #32]
  403f08:	mov	w21, w1
  403f0c:	mov	x22, x2
  403f10:	stp	x23, x24, [sp, #48]
  403f14:	mov	x23, x3
  403f18:	mov	x24, x4
  403f1c:	stp	x25, x26, [sp, #64]
  403f20:	cset	w26, ne  // ne = any
  403f24:	and	w26, w26, w0, lsr #31
  403f28:	mov	x25, x5
  403f2c:	ldr	x0, [x19, #648]
  403f30:	cbz	x6, 403ff0 <feof@plt+0x2c20>
  403f34:	adrp	x1, 406000 <feof@plt+0x4c30>
  403f38:	mov	x2, x6
  403f3c:	add	x1, x1, #0x9d8
  403f40:	bl	401180 <fprintf@plt>
  403f44:	cbz	w26, 403f80 <feof@plt+0x2bb0>
  403f48:	ldr	x0, [x19, #648]
  403f4c:	ldrb	w1, [x20]
  403f50:	cmp	w1, #0x2d
  403f54:	b.ne	403f6c <feof@plt+0x2b9c>  // b.any
  403f58:	ldrb	w2, [x20, #1]
  403f5c:	adrp	x1, 406000 <feof@plt+0x4c30>
  403f60:	add	x1, x1, #0x9c0
  403f64:	cmp	w2, #0x0
  403f68:	csel	x20, x1, x20, eq  // eq = none
  403f6c:	adrp	x1, 406000 <feof@plt+0x4c30>
  403f70:	mov	w3, w21
  403f74:	mov	x2, x20
  403f78:	add	x1, x1, #0x9f0
  403f7c:	bl	401180 <fprintf@plt>
  403f80:	ldr	x1, [x19, #648]
  403f84:	mov	w0, #0x20                  	// #32
  403f88:	bl	401270 <fputc@plt>
  403f8c:	ldr	x0, [x19, #648]
  403f90:	mov	x3, x0
  403f94:	mov	x2, #0x8                   	// #8
  403f98:	mov	x1, #0x1                   	// #1
  403f9c:	adrp	x0, 406000 <feof@plt+0x4c30>
  403fa0:	add	x0, x0, #0x9f8
  403fa4:	bl	401380 <fwrite@plt>
  403fa8:	ldr	x1, [x19, #648]
  403fac:	mov	w0, #0x20                  	// #32
  403fb0:	bl	401270 <fputc@plt>
  403fb4:	mov	x3, x25
  403fb8:	mov	x2, x24
  403fbc:	mov	x1, x23
  403fc0:	mov	x0, x22
  403fc4:	bl	4038a8 <feof@plt+0x24d8>
  403fc8:	ldr	x1, [x19, #648]
  403fcc:	mov	w0, #0xa                   	// #10
  403fd0:	bl	401270 <fputc@plt>
  403fd4:	ldr	x0, [x19, #648]
  403fd8:	ldp	x19, x20, [sp, #16]
  403fdc:	ldp	x21, x22, [sp, #32]
  403fe0:	ldp	x23, x24, [sp, #48]
  403fe4:	ldp	x25, x26, [sp, #64]
  403fe8:	ldp	x29, x30, [sp], #80
  403fec:	b	4012a0 <fflush@plt>
  403ff0:	cbnz	w26, 403f4c <feof@plt+0x2b7c>
  403ff4:	b	403f90 <feof@plt+0x2bc0>
  403ff8:	stp	x29, x30, [sp, #-80]!
  403ffc:	adrp	x6, 418000 <_ZdlPvm@@Base+0x11bf8>
  404000:	cmp	x0, #0x0
  404004:	mov	x29, sp
  404008:	ldr	x6, [x6, #3664]
  40400c:	stp	x19, x20, [sp, #16]
  404010:	mov	x20, x0
  404014:	adrp	x19, 418000 <_ZdlPvm@@Base+0x11bf8>
  404018:	mvn	w0, w1
  40401c:	stp	x21, x22, [sp, #32]
  404020:	mov	w21, w1
  404024:	mov	x22, x2
  404028:	stp	x23, x24, [sp, #48]
  40402c:	mov	x23, x3
  404030:	mov	x24, x4
  404034:	stp	x25, x26, [sp, #64]
  404038:	cset	w26, ne  // ne = any
  40403c:	and	w26, w26, w0, lsr #31
  404040:	mov	x25, x5
  404044:	ldr	x0, [x19, #648]
  404048:	cbz	x6, 40410c <feof@plt+0x2d3c>
  40404c:	adrp	x1, 406000 <feof@plt+0x4c30>
  404050:	mov	x2, x6
  404054:	add	x1, x1, #0x9d8
  404058:	bl	401180 <fprintf@plt>
  40405c:	cbz	w26, 404098 <feof@plt+0x2cc8>
  404060:	ldr	x0, [x19, #648]
  404064:	ldrb	w1, [x20]
  404068:	cmp	w1, #0x2d
  40406c:	b.ne	404084 <feof@plt+0x2cb4>  // b.any
  404070:	ldrb	w2, [x20, #1]
  404074:	adrp	x1, 406000 <feof@plt+0x4c30>
  404078:	add	x1, x1, #0x9c0
  40407c:	cmp	w2, #0x0
  404080:	csel	x20, x1, x20, eq  // eq = none
  404084:	adrp	x1, 406000 <feof@plt+0x4c30>
  404088:	mov	w3, w21
  40408c:	mov	x2, x20
  404090:	add	x1, x1, #0x9f0
  404094:	bl	401180 <fprintf@plt>
  404098:	ldr	x1, [x19, #648]
  40409c:	mov	w0, #0x20                  	// #32
  4040a0:	bl	401270 <fputc@plt>
  4040a4:	ldr	x0, [x19, #648]
  4040a8:	mov	x3, x0
  4040ac:	mov	x2, #0xc                   	// #12
  4040b0:	mov	x1, #0x1                   	// #1
  4040b4:	adrp	x0, 406000 <feof@plt+0x4c30>
  4040b8:	add	x0, x0, #0xa08
  4040bc:	bl	401380 <fwrite@plt>
  4040c0:	ldr	x1, [x19, #648]
  4040c4:	mov	w0, #0x20                  	// #32
  4040c8:	bl	401270 <fputc@plt>
  4040cc:	mov	x3, x25
  4040d0:	mov	x2, x24
  4040d4:	mov	x1, x23
  4040d8:	mov	x0, x22
  4040dc:	bl	4038a8 <feof@plt+0x24d8>
  4040e0:	ldr	x1, [x19, #648]
  4040e4:	mov	w0, #0xa                   	// #10
  4040e8:	bl	401270 <fputc@plt>
  4040ec:	ldr	x0, [x19, #648]
  4040f0:	bl	4012a0 <fflush@plt>
  4040f4:	ldp	x19, x20, [sp, #16]
  4040f8:	ldp	x21, x22, [sp, #32]
  4040fc:	ldp	x23, x24, [sp, #48]
  404100:	ldp	x25, x26, [sp, #64]
  404104:	ldp	x29, x30, [sp], #80
  404108:	b	404118 <feof@plt+0x2d48>
  40410c:	cbnz	w26, 404064 <feof@plt+0x2c94>
  404110:	b	4040a8 <feof@plt+0x2cd8>
  404114:	nop
  404118:	stp	x29, x30, [sp, #-16]!
  40411c:	mov	w0, #0x3                   	// #3
  404120:	mov	x29, sp
  404124:	bl	401370 <exit@plt>
  404128:	ldp	w11, w5, [x1, #48]
  40412c:	ldr	w10, [x1]
  404130:	cmp	w11, w5
  404134:	ccmp	w5, w10, #0x0, lt  // lt = tstop
  404138:	b.ge	404308 <feof@plt+0x2f38>  // b.tcont
  40413c:	sbfiz	x8, x5, #3, #32
  404140:	sxtw	x13, w5
  404144:	add	x9, x8, #0x10
  404148:	add	x7, x0, x8
  40414c:	mov	w6, w10
  404150:	mov	w4, w11
  404154:	add	x12, x0, #0x8
  404158:	stp	x29, x30, [sp, #-16]!
  40415c:	mov	x29, sp
  404160:	sub	w16, w6, w5
  404164:	sub	w17, w5, w4
  404168:	cmp	w16, w17
  40416c:	b.le	40421c <feof@plt+0x2e4c>
  404170:	sxtw	x18, w4
  404174:	sub	w6, w6, w17
  404178:	add	x2, x18, #0x2
  40417c:	sub	w16, w17, #0x1
  404180:	sbfiz	x14, x6, #3, #32
  404184:	sxtw	x15, w6
  404188:	lsl	x2, x2, #3
  40418c:	add	x30, x14, #0x10
  404190:	sub	x3, x2, #0x10
  404194:	cmp	x3, x30
  404198:	ccmp	x14, x2, #0x0, lt  // lt = tstop
  40419c:	ccmp	w16, #0x4, #0x0, ge  // ge = tcont
  4041a0:	b.ls	4042d4 <feof@plt+0x2f04>  // b.plast
  4041a4:	lsr	w15, w17, #1
  4041a8:	add	x3, x0, x3
  4041ac:	add	x14, x0, x14
  4041b0:	mov	x2, #0x0                   	// #0
  4041b4:	lsl	x15, x15, #4
  4041b8:	ldr	q1, [x14, x2]
  4041bc:	ldr	q0, [x3, x2]
  4041c0:	str	q1, [x3, x2]
  4041c4:	str	q0, [x14, x2]
  4041c8:	add	x2, x2, #0x10
  4041cc:	cmp	x15, x2
  4041d0:	b.ne	4041b8 <feof@plt+0x2de8>  // b.any
  4041d4:	and	w2, w17, #0xfffffffe
  4041d8:	tbz	w17, #0, 4041fc <feof@plt+0x2e2c>
  4041dc:	add	w3, w2, w6
  4041e0:	add	w2, w2, w4
  4041e4:	sxtw	x3, w3
  4041e8:	sxtw	x2, w2
  4041ec:	ldr	x15, [x0, x3, lsl #3]
  4041f0:	ldr	x14, [x0, x2, lsl #3]
  4041f4:	str	x15, [x0, x2, lsl #3]
  4041f8:	str	x14, [x0, x3, lsl #3]
  4041fc:	cmp	w6, w5
  404200:	ccmp	w4, w5, #0x0, gt
  404204:	b.lt	404160 <feof@plt+0x2d90>  // b.tstop
  404208:	sub	w5, w10, w5
  40420c:	add	w11, w5, w11
  404210:	stp	w11, w10, [x1, #48]
  404214:	ldp	x29, x30, [sp], #16
  404218:	ret
  40421c:	sxtw	x14, w4
  404220:	sub	w2, w16, #0x1
  404224:	add	x3, x14, #0x2
  404228:	lsl	x3, x3, #3
  40422c:	cmp	x3, x8
  404230:	sub	x3, x3, #0x10
  404234:	ccmp	x9, x3, #0x4, gt
  404238:	ccmp	w2, #0x4, #0x0, le
  40423c:	b.ls	40429c <feof@plt+0x2ecc>  // b.plast
  404240:	lsr	w14, w16, #1
  404244:	add	x3, x0, x3
  404248:	mov	x2, #0x0                   	// #0
  40424c:	lsl	x14, x14, #4
  404250:	ldr	q1, [x7, x2]
  404254:	ldr	q0, [x3, x2]
  404258:	str	q1, [x3, x2]
  40425c:	str	q0, [x7, x2]
  404260:	add	x2, x2, #0x10
  404264:	cmp	x2, x14
  404268:	b.ne	404250 <feof@plt+0x2e80>  // b.any
  40426c:	and	w2, w16, #0xfffffffe
  404270:	tbz	w16, #0, 404294 <feof@plt+0x2ec4>
  404274:	add	w3, w5, w2
  404278:	add	w2, w4, w2
  40427c:	sxtw	x3, w3
  404280:	sxtw	x2, w2
  404284:	ldr	x15, [x0, x3, lsl #3]
  404288:	ldr	x14, [x0, x2, lsl #3]
  40428c:	str	x15, [x0, x2, lsl #3]
  404290:	str	x14, [x0, x3, lsl #3]
  404294:	add	w4, w4, w16
  404298:	b	4041fc <feof@plt+0x2e2c>
  40429c:	add	x15, x14, w2, uxtw
  4042a0:	add	x2, x0, x3
  4042a4:	sub	x3, x13, x14
  4042a8:	add	x14, x12, x15, lsl #3
  4042ac:	nop
  4042b0:	ldr	x17, [x2, x3, lsl #3]
  4042b4:	ldr	x15, [x2]
  4042b8:	str	x17, [x2]
  4042bc:	str	x15, [x2, x3, lsl #3]
  4042c0:	add	x2, x2, #0x8
  4042c4:	cmp	x2, x14
  4042c8:	b.ne	4042b0 <feof@plt+0x2ee0>  // b.any
  4042cc:	add	w4, w4, w16
  4042d0:	b	4041fc <feof@plt+0x2e2c>
  4042d4:	add	x14, x18, w16, uxtw
  4042d8:	add	x2, x0, x3
  4042dc:	sub	x3, x15, x18
  4042e0:	add	x14, x12, x14, lsl #3
  4042e4:	nop
  4042e8:	ldr	x16, [x2, x3, lsl #3]
  4042ec:	ldr	x15, [x2]
  4042f0:	str	x16, [x2]
  4042f4:	str	x15, [x2, x3, lsl #3]
  4042f8:	add	x2, x2, #0x8
  4042fc:	cmp	x14, x2
  404300:	b.ne	4042e8 <feof@plt+0x2f18>  // b.any
  404304:	b	4041fc <feof@plt+0x2e2c>
  404308:	sub	w5, w10, w5
  40430c:	add	w11, w5, w11
  404310:	stp	w11, w10, [x1, #48]
  404314:	ret
  404318:	stp	x29, x30, [sp, #-192]!
  40431c:	mov	x29, sp
  404320:	stp	x19, x20, [sp, #16]
  404324:	mov	w19, w0
  404328:	stp	x21, x22, [sp, #32]
  40432c:	mov	x21, x2
  404330:	ldrb	w0, [x2]
  404334:	ldr	w2, [x7, #4]
  404338:	cmp	w0, #0x3a
  40433c:	str	x3, [sp, #96]
  404340:	csel	w0, w2, wzr, ne  // ne = any
  404344:	str	w5, [sp, #108]
  404348:	str	x4, [sp, #112]
  40434c:	cmp	w19, #0x0
  404350:	str	w0, [sp, #128]
  404354:	b.le	404a88 <feof@plt+0x36b8>
  404358:	ldr	w0, [x7]
  40435c:	mov	x22, x7
  404360:	str	xzr, [x7, #16]
  404364:	mov	x20, x1
  404368:	stp	x27, x28, [sp, #80]
  40436c:	cbnz	w0, 404448 <feof@plt+0x3078>
  404370:	mov	w1, #0x1                   	// #1
  404374:	mov	w0, w1
  404378:	str	w1, [x7]
  40437c:	dup	v0.2s, w0
  404380:	str	xzr, [x22, #32]
  404384:	str	d0, [x22, #48]
  404388:	cbz	w6, 40455c <feof@plt+0x318c>
  40438c:	mov	w0, #0x1                   	// #1
  404390:	str	w0, [x22, #44]
  404394:	ldrb	w1, [x21]
  404398:	cmp	w1, #0x2d
  40439c:	b.eq	40488c <feof@plt+0x34bc>  // b.none
  4043a0:	cmp	w1, #0x2b
  4043a4:	b.eq	4048a0 <feof@plt+0x34d0>  // b.none
  4043a8:	str	w0, [x22, #24]
  4043ac:	str	wzr, [x22, #40]
  4043b0:	ldr	w1, [x22]
  4043b4:	ldr	w0, [x22, #52]
  4043b8:	cmp	w0, w1
  4043bc:	b.le	4043c4 <feof@plt+0x2ff4>
  4043c0:	str	w1, [x22, #52]
  4043c4:	ldr	w2, [x22, #48]
  4043c8:	cmp	w1, w2
  4043cc:	b.ge	4043d8 <feof@plt+0x3008>  // b.tcont
  4043d0:	mov	w2, w1
  4043d4:	str	w1, [x22, #48]
  4043d8:	ldr	w0, [x22, #40]
  4043dc:	cmp	w0, #0x1
  4043e0:	b.eq	4045b0 <feof@plt+0x31e0>  // b.none
  4043e4:	cmp	w19, w1
  4043e8:	b.eq	404594 <feof@plt+0x31c4>  // b.none
  4043ec:	ldr	x4, [x20, w1, sxtw #3]
  4043f0:	ldrb	w0, [x4]
  4043f4:	cmp	w0, #0x2d
  4043f8:	b.ne	404524 <feof@plt+0x3154>  // b.any
  4043fc:	ldrb	w0, [x4, #1]
  404400:	cmp	w0, #0x2d
  404404:	b.ne	404524 <feof@plt+0x3154>  // b.any
  404408:	ldrb	w0, [x4, #2]
  40440c:	cbnz	w0, 404524 <feof@plt+0x3154>
  404410:	ldp	w2, w0, [x22, #48]
  404414:	add	w1, w1, #0x1
  404418:	str	w1, [x22]
  40441c:	cmp	w2, w0
  404420:	b.eq	404a90 <feof@plt+0x36c0>  // b.none
  404424:	cmp	w1, w0
  404428:	b.eq	40443c <feof@plt+0x306c>  // b.none
  40442c:	mov	x0, x20
  404430:	mov	x1, x22
  404434:	bl	404128 <feof@plt+0x2d58>
  404438:	ldr	w2, [x22, #48]
  40443c:	str	w19, [x22]
  404440:	str	w19, [x22, #52]
  404444:	b	404598 <feof@plt+0x31c8>
  404448:	ldr	w1, [x7, #24]
  40444c:	cbz	w1, 40437c <feof@plt+0x2fac>
  404450:	ldr	x27, [x7, #32]
  404454:	cbz	x27, 4043b0 <feof@plt+0x2fe0>
  404458:	ldrb	w0, [x27]
  40445c:	cbz	w0, 4043b0 <feof@plt+0x2fe0>
  404460:	stp	x23, x24, [sp, #48]
  404464:	ldr	x0, [sp, #96]
  404468:	cbz	x0, 4044c0 <feof@plt+0x30f0>
  40446c:	ldr	w0, [x22]
  404470:	str	w0, [sp, #132]
  404474:	str	w0, [sp, #148]
  404478:	sxtw	x1, w0
  40447c:	sbfiz	x0, x0, #3, #32
  404480:	str	x0, [sp, #160]
  404484:	str	x1, [sp, #168]
  404488:	ldr	x0, [x20, x1, lsl #3]
  40448c:	str	x0, [sp, #152]
  404490:	ldrb	w1, [x0, #1]
  404494:	str	w1, [sp, #144]
  404498:	cmp	w1, #0x2d
  40449c:	b.eq	4047c4 <feof@plt+0x33f4>  // b.none
  4044a0:	ldr	w2, [sp, #108]
  4044a4:	cbz	w2, 4044c0 <feof@plt+0x30f0>
  4044a8:	ldrb	w0, [x0, #2]
  4044ac:	cbnz	w0, 4047c4 <feof@plt+0x33f4>
  4044b0:	mov	x0, x21
  4044b4:	bl	4011e0 <strchr@plt>
  4044b8:	cbz	x0, 4047c4 <feof@plt+0x33f4>
  4044bc:	nop
  4044c0:	add	x23, x27, #0x1
  4044c4:	str	x23, [x22, #32]
  4044c8:	mov	x0, x21
  4044cc:	ldrb	w24, [x27]
  4044d0:	mov	w1, w24
  4044d4:	bl	4011e0 <strchr@plt>
  4044d8:	ldrb	w2, [x27, #1]
  4044dc:	mov	x1, x0
  4044e0:	mov	w0, w24
  4044e4:	cbz	w2, 40464c <feof@plt+0x327c>
  4044e8:	cmp	w24, #0x3a
  4044ec:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4044f0:	b.eq	404920 <feof@plt+0x3550>  // b.none
  4044f4:	ldrb	w3, [x1]
  4044f8:	ldrb	w2, [x1, #1]
  4044fc:	cmp	w3, #0x57
  404500:	b.eq	40465c <feof@plt+0x328c>  // b.none
  404504:	cmp	w2, #0x3a
  404508:	b.eq	404778 <feof@plt+0x33a8>  // b.none
  40450c:	ldp	x19, x20, [sp, #16]
  404510:	ldp	x21, x22, [sp, #32]
  404514:	ldp	x23, x24, [sp, #48]
  404518:	ldp	x27, x28, [sp, #80]
  40451c:	ldp	x29, x30, [sp], #192
  404520:	ret
  404524:	ldrb	w0, [x4]
  404528:	cmp	w0, #0x2d
  40452c:	b.eq	404620 <feof@plt+0x3250>  // b.none
  404530:	ldr	w0, [x22, #40]
  404534:	cbz	w0, 404a84 <feof@plt+0x36b4>
  404538:	add	w1, w1, #0x1
  40453c:	mov	w0, #0x1                   	// #1
  404540:	ldp	x27, x28, [sp, #80]
  404544:	str	w1, [x22]
  404548:	str	x4, [x22, #16]
  40454c:	ldp	x19, x20, [sp, #16]
  404550:	ldp	x21, x22, [sp, #32]
  404554:	ldp	x29, x30, [sp], #192
  404558:	ret
  40455c:	adrp	x0, 406000 <feof@plt+0x4c30>
  404560:	add	x0, x0, #0xa18
  404564:	bl	401350 <getenv@plt>
  404568:	cbz	x0, 404750 <feof@plt+0x3380>
  40456c:	mov	w0, #0x1                   	// #1
  404570:	str	w0, [x22, #44]
  404574:	ldr	x27, [x22, #32]
  404578:	ldrb	w0, [x21]
  40457c:	cmp	w0, #0x2d
  404580:	b.eq	4047ac <feof@plt+0x33dc>  // b.none
  404584:	cmp	w0, #0x2b
  404588:	b.eq	404a18 <feof@plt+0x3648>  // b.none
  40458c:	str	wzr, [x22, #40]
  404590:	b	4047b8 <feof@plt+0x33e8>
  404594:	ldp	w2, w19, [x22, #48]
  404598:	cmp	w2, w19
  40459c:	b.eq	404a84 <feof@plt+0x36b4>  // b.none
  4045a0:	mov	w0, #0xffffffff            	// #-1
  4045a4:	ldp	x27, x28, [sp, #80]
  4045a8:	str	w2, [x22]
  4045ac:	b	40454c <feof@plt+0x317c>
  4045b0:	ldr	w0, [x22, #52]
  4045b4:	cmp	w0, w2
  4045b8:	b.eq	40473c <feof@plt+0x336c>  // b.none
  4045bc:	cmp	w1, w0
  4045c0:	b.eq	4045d4 <feof@plt+0x3204>  // b.none
  4045c4:	mov	x0, x20
  4045c8:	mov	x1, x22
  4045cc:	bl	404128 <feof@plt+0x2d58>
  4045d0:	ldr	w0, [x22]
  4045d4:	cmp	w19, w0
  4045d8:	b.le	404be4 <feof@plt+0x3814>
  4045dc:	sxtw	x0, w0
  4045e0:	b	4045f4 <feof@plt+0x3224>
  4045e4:	add	w1, w4, #0x1
  4045e8:	str	w1, [x22]
  4045ec:	cmp	w19, w0
  4045f0:	b.le	404618 <feof@plt+0x3248>
  4045f4:	ldr	x2, [x20, x0, lsl #3]
  4045f8:	mov	w4, w0
  4045fc:	mov	w1, w0
  404600:	add	x0, x0, #0x1
  404604:	ldrb	w3, [x2]
  404608:	cmp	w3, #0x2d
  40460c:	b.ne	4045e4 <feof@plt+0x3214>  // b.any
  404610:	ldrb	w2, [x2, #1]
  404614:	cbz	w2, 4045e4 <feof@plt+0x3214>
  404618:	str	w1, [x22, #52]
  40461c:	b	4043e4 <feof@plt+0x3014>
  404620:	ldrb	w0, [x4, #1]
  404624:	cbz	w0, 404530 <feof@plt+0x3160>
  404628:	cmp	w0, #0x2d
  40462c:	stp	x23, x24, [sp, #48]
  404630:	ldr	x0, [sp, #96]
  404634:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  404638:	cset	x0, ne  // ne = any
  40463c:	add	x0, x0, #0x1
  404640:	add	x27, x4, x0
  404644:	str	x27, [x22, #32]
  404648:	b	404464 <feof@plt+0x3094>
  40464c:	ldr	w2, [x22]
  404650:	add	w2, w2, #0x1
  404654:	str	w2, [x22]
  404658:	b	4044e8 <feof@plt+0x3118>
  40465c:	cmp	w2, #0x3b
  404660:	b.ne	404504 <feof@plt+0x3134>  // b.any
  404664:	ldrb	w1, [x27, #1]
  404668:	ldr	w0, [x22]
  40466c:	cbz	w1, 404bc4 <feof@plt+0x37f4>
  404670:	stp	x25, x26, [sp, #64]
  404674:	add	w0, w0, #0x1
  404678:	str	w0, [x22]
  40467c:	str	x23, [x22, #16]
  404680:	str	x23, [x22, #32]
  404684:	mov	x25, x23
  404688:	ldrb	w24, [x23]
  40468c:	cmp	w24, #0x3d
  404690:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  404694:	b.eq	4046a8 <feof@plt+0x32d8>  // b.none
  404698:	ldrb	w24, [x25, #1]!
  40469c:	cmp	w24, #0x3d
  4046a0:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  4046a4:	b.ne	404698 <feof@plt+0x32c8>  // b.any
  4046a8:	ldr	x0, [sp, #96]
  4046ac:	ldr	x28, [x0]
  4046b0:	cbz	x28, 404e70 <feof@plt+0x3aa0>
  4046b4:	sub	w1, w25, w23
  4046b8:	sub	x27, x25, x23
  4046bc:	mov	w3, #0x0                   	// #0
  4046c0:	mov	x2, #0x0                   	// #0
  4046c4:	mov	w26, #0x0                   	// #0
  4046c8:	str	wzr, [sp, #96]
  4046cc:	str	w24, [sp, #108]
  4046d0:	mov	x24, x0
  4046d4:	str	x25, [sp, #120]
  4046d8:	mov	x25, x2
  4046dc:	str	w19, [sp, #132]
  4046e0:	mov	x19, x28
  4046e4:	mov	x28, x1
  4046e8:	str	x20, [sp, #136]
  4046ec:	mov	w20, w3
  4046f0:	b	404704 <feof@plt+0x3334>
  4046f4:	mov	w20, #0x1                   	// #1
  4046f8:	ldr	x19, [x24, #32]!
  4046fc:	add	w26, w26, #0x1
  404700:	cbz	x19, 404ad8 <feof@plt+0x3708>
  404704:	mov	x1, x23
  404708:	mov	x2, x27
  40470c:	mov	x0, x19
  404710:	bl	401260 <strncmp@plt>
  404714:	mov	w1, w0
  404718:	mov	x0, x19
  40471c:	cbnz	w1, 4046f8 <feof@plt+0x3328>
  404720:	bl	401170 <strlen@plt>
  404724:	cmp	x28, x0
  404728:	b.eq	404d50 <feof@plt+0x3980>  // b.none
  40472c:	cbnz	x25, 4046f4 <feof@plt+0x3324>
  404730:	mov	x25, x24
  404734:	str	w26, [sp, #96]
  404738:	b	4046f8 <feof@plt+0x3328>
  40473c:	cmp	w1, w2
  404740:	b.eq	404fc0 <feof@plt+0x3bf0>  // b.none
  404744:	mov	w0, w1
  404748:	str	w1, [x22, #48]
  40474c:	b	4045d4 <feof@plt+0x3204>
  404750:	str	wzr, [x22, #44]
  404754:	ldr	x27, [x22, #32]
  404758:	ldrb	w0, [x21]
  40475c:	cmp	w0, #0x2d
  404760:	b.eq	4047ac <feof@plt+0x33dc>  // b.none
  404764:	cmp	w0, #0x2b
  404768:	b.eq	404a18 <feof@plt+0x3648>  // b.none
  40476c:	mov	w0, #0x1                   	// #1
  404770:	str	w0, [x22, #40]
  404774:	b	4047b8 <feof@plt+0x33e8>
  404778:	ldrb	w1, [x1, #2]
  40477c:	ldrb	w2, [x27, #1]
  404780:	cmp	w1, #0x3a
  404784:	b.eq	404a60 <feof@plt+0x3690>  // b.none
  404788:	ldr	w1, [x22]
  40478c:	cbz	w2, 404b6c <feof@plt+0x379c>
  404790:	add	w1, w1, #0x1
  404794:	str	w1, [x22]
  404798:	str	x23, [x22, #16]
  40479c:	ldp	x23, x24, [sp, #48]
  4047a0:	ldp	x27, x28, [sp, #80]
  4047a4:	str	xzr, [x22, #32]
  4047a8:	b	40454c <feof@plt+0x317c>
  4047ac:	add	x21, x21, #0x1
  4047b0:	mov	w0, #0x2                   	// #2
  4047b4:	str	w0, [x22, #40]
  4047b8:	mov	w0, #0x1                   	// #1
  4047bc:	str	w0, [x22, #24]
  4047c0:	b	404454 <feof@plt+0x3084>
  4047c4:	stp	x25, x26, [sp, #64]
  4047c8:	mov	x23, x27
  4047cc:	ldrb	w0, [x27]
  4047d0:	str	w0, [sp, #176]
  4047d4:	cmp	w0, #0x3d
  4047d8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4047dc:	b.eq	4047f0 <feof@plt+0x3420>  // b.none
  4047e0:	ldrb	w0, [x23, #1]!
  4047e4:	cmp	w0, #0x3d
  4047e8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4047ec:	b.ne	4047e0 <feof@plt+0x3410>  // b.any
  4047f0:	ldr	x26, [sp, #96]
  4047f4:	ldr	x25, [x26]
  4047f8:	cbz	x25, 404a34 <feof@plt+0x3664>
  4047fc:	ldr	w0, [sp, #108]
  404800:	sub	x24, x23, x27
  404804:	mov	w28, #0x0                   	// #0
  404808:	cbnz	w0, 4048b0 <feof@plt+0x34e0>
  40480c:	mov	w0, #0xffffffff            	// #-1
  404810:	str	w0, [sp, #120]
  404814:	mov	x0, #0x0                   	// #0
  404818:	str	wzr, [sp, #136]
  40481c:	str	w19, [sp, #180]
  404820:	mov	x19, x25
  404824:	mov	x25, x0
  404828:	b	404854 <feof@plt+0x3484>
  40482c:	ldr	w0, [x25, #8]
  404830:	ldr	w1, [x26, #8]
  404834:	cmp	w1, w0
  404838:	b.eq	404960 <feof@plt+0x3590>  // b.none
  40483c:	mov	w0, #0x1                   	// #1
  404840:	str	w0, [sp, #136]
  404844:	nop
  404848:	ldr	x19, [x26, #32]!
  40484c:	add	w28, w28, #0x1
  404850:	cbz	x19, 40498c <feof@plt+0x35bc>
  404854:	mov	x1, x27
  404858:	mov	x2, x24
  40485c:	mov	x0, x19
  404860:	bl	401260 <strncmp@plt>
  404864:	mov	w1, w0
  404868:	mov	x0, x19
  40486c:	cbnz	w1, 404848 <feof@plt+0x3478>
  404870:	bl	401170 <strlen@plt>
  404874:	cmp	w0, w24
  404878:	b.eq	404b48 <feof@plt+0x3778>  // b.none
  40487c:	cbnz	x25, 40482c <feof@plt+0x345c>
  404880:	mov	x25, x26
  404884:	str	w28, [sp, #120]
  404888:	b	404848 <feof@plt+0x3478>
  40488c:	mov	w1, #0x2                   	// #2
  404890:	add	x21, x21, #0x1
  404894:	str	w0, [x22, #24]
  404898:	str	w1, [x22, #40]
  40489c:	b	4043b0 <feof@plt+0x2fe0>
  4048a0:	add	x21, x21, #0x1
  4048a4:	str	w0, [x22, #24]
  4048a8:	str	wzr, [x22, #40]
  4048ac:	b	4043b0 <feof@plt+0x2fe0>
  4048b0:	mov	w0, #0xffffffff            	// #-1
  4048b4:	mov	w1, #0x0                   	// #0
  4048b8:	str	w0, [sp, #120]
  4048bc:	mov	x0, #0x0                   	// #0
  4048c0:	str	w19, [sp, #180]
  4048c4:	mov	x19, x25
  4048c8:	mov	x25, x0
  4048cc:	str	x20, [sp, #184]
  4048d0:	mov	w20, w1
  4048d4:	b	4048e8 <feof@plt+0x3518>
  4048d8:	mov	w20, #0x1                   	// #1
  4048dc:	ldr	x19, [x26, #32]!
  4048e0:	add	w28, w28, #0x1
  4048e4:	cbz	x19, 404a04 <feof@plt+0x3634>
  4048e8:	mov	x1, x27
  4048ec:	mov	x2, x24
  4048f0:	mov	x0, x19
  4048f4:	bl	401260 <strncmp@plt>
  4048f8:	mov	w1, w0
  4048fc:	mov	x0, x19
  404900:	cbnz	w1, 4048dc <feof@plt+0x350c>
  404904:	bl	401170 <strlen@plt>
  404908:	cmp	w24, w0
  40490c:	b.eq	404b58 <feof@plt+0x3788>  // b.none
  404910:	cbnz	x25, 4048d8 <feof@plt+0x3508>
  404914:	mov	x25, x26
  404918:	str	w28, [sp, #120]
  40491c:	b	4048dc <feof@plt+0x350c>
  404920:	ldr	w0, [sp, #128]
  404924:	cbz	w0, 40494c <feof@plt+0x357c>
  404928:	ldr	w1, [x22, #44]
  40492c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  404930:	ldr	x2, [x20]
  404934:	ldr	x0, [x0, #648]
  404938:	cbz	w1, 404b88 <feof@plt+0x37b8>
  40493c:	adrp	x1, 406000 <feof@plt+0x4c30>
  404940:	mov	w3, w24
  404944:	add	x1, x1, #0xb10
  404948:	bl	401180 <fprintf@plt>
  40494c:	mov	w0, #0x3f                  	// #63
  404950:	ldp	x27, x28, [sp, #80]
  404954:	str	w24, [x22, #8]
  404958:	ldp	x23, x24, [sp, #48]
  40495c:	b	40454c <feof@plt+0x317c>
  404960:	ldr	x0, [x25, #16]
  404964:	ldr	x1, [x26, #16]
  404968:	cmp	x1, x0
  40496c:	b.ne	40483c <feof@plt+0x346c>  // b.any
  404970:	ldr	w0, [x25, #24]
  404974:	ldr	w1, [x26, #24]
  404978:	cmp	w1, w0
  40497c:	ldr	w0, [sp, #136]
  404980:	csinc	w0, w0, wzr, eq  // eq = none
  404984:	str	w0, [sp, #136]
  404988:	b	404848 <feof@plt+0x3478>
  40498c:	ldr	w19, [sp, #180]
  404990:	mov	x24, x25
  404994:	ldr	w0, [sp, #136]
  404998:	cbnz	w0, 404a9c <feof@plt+0x36cc>
  40499c:	cbz	x24, 404a34 <feof@plt+0x3664>
  4049a0:	ldr	w0, [sp, #132]
  4049a4:	ldr	w1, [x24, #8]
  4049a8:	add	w0, w0, #0x1
  4049ac:	str	w0, [x22]
  4049b0:	ldrb	w2, [x23]
  4049b4:	cbnz	w2, 404a24 <feof@plt+0x3654>
  4049b8:	cmp	w1, #0x1
  4049bc:	b.eq	404b9c <feof@plt+0x37cc>  // b.none
  4049c0:	mov	x0, x27
  4049c4:	bl	401170 <strlen@plt>
  4049c8:	add	x0, x27, x0
  4049cc:	str	x0, [x22, #32]
  4049d0:	ldr	x0, [sp, #112]
  4049d4:	cbz	x0, 4049e0 <feof@plt+0x3610>
  4049d8:	ldr	w1, [sp, #120]
  4049dc:	str	w1, [x0]
  4049e0:	ldr	x1, [x24, #16]
  4049e4:	ldr	w0, [x24, #24]
  4049e8:	cbz	x1, 404b38 <feof@plt+0x3768>
  4049ec:	ldp	x23, x24, [sp, #48]
  4049f0:	ldp	x25, x26, [sp, #64]
  4049f4:	ldp	x27, x28, [sp, #80]
  4049f8:	str	w0, [x1]
  4049fc:	mov	w0, #0x0                   	// #0
  404a00:	b	40454c <feof@plt+0x317c>
  404a04:	ldr	w19, [sp, #180]
  404a08:	mov	x24, x25
  404a0c:	str	w20, [sp, #136]
  404a10:	ldr	x20, [sp, #184]
  404a14:	b	404994 <feof@plt+0x35c4>
  404a18:	add	x21, x21, #0x1
  404a1c:	str	wzr, [x22, #40]
  404a20:	b	4047b8 <feof@plt+0x33e8>
  404a24:	cbz	w1, 404c24 <feof@plt+0x3854>
  404a28:	add	x23, x23, #0x1
  404a2c:	str	x23, [x22, #16]
  404a30:	b	4049c0 <feof@plt+0x35f0>
  404a34:	ldr	w0, [sp, #108]
  404a38:	cbz	w0, 404c94 <feof@plt+0x38c4>
  404a3c:	ldr	w0, [sp, #144]
  404a40:	cmp	w0, #0x2d
  404a44:	b.eq	404de8 <feof@plt+0x3a18>  // b.none
  404a48:	ldr	w1, [sp, #176]
  404a4c:	mov	x0, x21
  404a50:	bl	4011e0 <strchr@plt>
  404a54:	cbz	x0, 404e44 <feof@plt+0x3a74>
  404a58:	ldp	x25, x26, [sp, #64]
  404a5c:	b	4044c0 <feof@plt+0x30f0>
  404a60:	cbz	w2, 404c1c <feof@plt+0x384c>
  404a64:	ldr	w1, [x22]
  404a68:	add	w1, w1, #0x1
  404a6c:	str	w1, [x22]
  404a70:	ldp	x27, x28, [sp, #80]
  404a74:	str	x23, [x22, #16]
  404a78:	str	xzr, [x22, #32]
  404a7c:	ldp	x23, x24, [sp, #48]
  404a80:	b	40454c <feof@plt+0x317c>
  404a84:	ldp	x27, x28, [sp, #80]
  404a88:	mov	w0, #0xffffffff            	// #-1
  404a8c:	b	40454c <feof@plt+0x317c>
  404a90:	mov	w2, w1
  404a94:	str	w1, [x22, #48]
  404a98:	b	40443c <feof@plt+0x306c>
  404a9c:	ldr	w0, [sp, #128]
  404aa0:	cbnz	w0, 404bf0 <feof@plt+0x3820>
  404aa4:	mov	x0, x27
  404aa8:	bl	401170 <strlen@plt>
  404aac:	add	x4, x27, x0
  404ab0:	ldr	w0, [sp, #132]
  404ab4:	ldp	x23, x24, [sp, #48]
  404ab8:	add	w1, w0, #0x1
  404abc:	mov	w0, #0x3f                  	// #63
  404ac0:	ldp	x25, x26, [sp, #64]
  404ac4:	ldp	x27, x28, [sp, #80]
  404ac8:	str	w1, [x22]
  404acc:	str	wzr, [x22, #8]
  404ad0:	str	x4, [x22, #32]
  404ad4:	b	40454c <feof@plt+0x317c>
  404ad8:	mov	x26, x25
  404adc:	mov	w0, w20
  404ae0:	ldr	w24, [sp, #108]
  404ae4:	ldr	w19, [sp, #132]
  404ae8:	ldr	x25, [sp, #120]
  404aec:	ldr	x20, [sp, #136]
  404af0:	cbnz	w0, 404db0 <feof@plt+0x39e0>
  404af4:	cbz	x26, 404e70 <feof@plt+0x3aa0>
  404af8:	ldr	w0, [x26, #8]
  404afc:	cbz	w24, 404d04 <feof@plt+0x3934>
  404b00:	cbz	w0, 404f2c <feof@plt+0x3b5c>
  404b04:	add	x28, x25, #0x1
  404b08:	str	x28, [x22, #16]
  404b0c:	mov	x0, x23
  404b10:	bl	401170 <strlen@plt>
  404b14:	add	x23, x23, x0
  404b18:	str	x23, [x22, #32]
  404b1c:	ldr	x0, [sp, #112]
  404b20:	cbz	x0, 404b2c <feof@plt+0x375c>
  404b24:	ldr	w1, [sp, #96]
  404b28:	str	w1, [x0]
  404b2c:	ldr	x1, [x26, #16]
  404b30:	ldr	w0, [x26, #24]
  404b34:	cbnz	x1, 4049ec <feof@plt+0x361c>
  404b38:	ldp	x23, x24, [sp, #48]
  404b3c:	ldp	x25, x26, [sp, #64]
  404b40:	ldp	x27, x28, [sp, #80]
  404b44:	b	40454c <feof@plt+0x317c>
  404b48:	ldr	w19, [sp, #180]
  404b4c:	mov	x24, x26
  404b50:	str	w28, [sp, #120]
  404b54:	b	4049a0 <feof@plt+0x35d0>
  404b58:	ldr	w19, [sp, #180]
  404b5c:	mov	x24, x26
  404b60:	str	w28, [sp, #120]
  404b64:	ldr	x20, [sp, #184]
  404b68:	b	4049a0 <feof@plt+0x35d0>
  404b6c:	cmp	w19, w1
  404b70:	b.eq	404d2c <feof@plt+0x395c>  // b.none
  404b74:	ldr	x2, [x20, w1, sxtw #3]
  404b78:	add	w1, w1, #0x1
  404b7c:	str	w1, [x22]
  404b80:	str	x2, [x22, #16]
  404b84:	b	40479c <feof@plt+0x33cc>
  404b88:	mov	w3, w24
  404b8c:	adrp	x1, 406000 <feof@plt+0x4c30>
  404b90:	add	x1, x1, #0xb30
  404b94:	bl	401180 <fprintf@plt>
  404b98:	b	40494c <feof@plt+0x357c>
  404b9c:	cmp	w0, w19
  404ba0:	b.ge	404d70 <feof@plt+0x39a0>  // b.tcont
  404ba4:	ldr	x0, [sp, #160]
  404ba8:	add	x20, x20, x0
  404bac:	ldr	w0, [sp, #132]
  404bb0:	add	w0, w0, #0x2
  404bb4:	str	w0, [x22]
  404bb8:	ldr	x0, [x20, #8]
  404bbc:	str	x0, [x22, #16]
  404bc0:	b	4049c0 <feof@plt+0x35f0>
  404bc4:	cmp	w19, w0
  404bc8:	b.eq	404e18 <feof@plt+0x3a48>  // b.none
  404bcc:	stp	x25, x26, [sp, #64]
  404bd0:	ldr	x23, [x20, w0, sxtw #3]
  404bd4:	add	w0, w0, #0x1
  404bd8:	str	w0, [x22]
  404bdc:	str	x23, [x22, #16]
  404be0:	b	404680 <feof@plt+0x32b0>
  404be4:	mov	w1, w0
  404be8:	str	w1, [x22, #52]
  404bec:	b	4043e4 <feof@plt+0x3014>
  404bf0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  404bf4:	adrp	x1, 406000 <feof@plt+0x4c30>
  404bf8:	ldr	x2, [x20]
  404bfc:	add	x1, x1, #0xa28
  404c00:	ldr	x0, [x0, #648]
  404c04:	ldr	x3, [sp, #152]
  404c08:	bl	401180 <fprintf@plt>
  404c0c:	ldr	w0, [x22]
  404c10:	str	w0, [sp, #132]
  404c14:	ldr	x27, [x22, #32]
  404c18:	b	404aa4 <feof@plt+0x36d4>
  404c1c:	mov	x23, #0x0                   	// #0
  404c20:	b	404a70 <feof@plt+0x36a0>
  404c24:	ldr	w0, [sp, #128]
  404c28:	cbz	w0, 404c64 <feof@plt+0x3894>
  404c2c:	ldr	x0, [sp, #168]
  404c30:	ldr	x2, [x20]
  404c34:	ldr	x1, [x20, x0, lsl #3]
  404c38:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  404c3c:	ldr	x4, [x24]
  404c40:	ldrb	w3, [x1, #1]
  404c44:	ldr	x0, [x0, #648]
  404c48:	cmp	w3, #0x2d
  404c4c:	b.eq	404eec <feof@plt+0x3b1c>  // b.none
  404c50:	ldrb	w3, [x1]
  404c54:	adrp	x1, 406000 <feof@plt+0x4c30>
  404c58:	add	x1, x1, #0xa78
  404c5c:	bl	401180 <fprintf@plt>
  404c60:	ldr	x27, [x22, #32]
  404c64:	mov	x0, x27
  404c68:	bl	401170 <strlen@plt>
  404c6c:	add	x4, x27, x0
  404c70:	mov	x1, x24
  404c74:	mov	w0, #0x3f                  	// #63
  404c78:	ldp	x23, x24, [sp, #48]
  404c7c:	ldr	w1, [x1, #24]
  404c80:	ldp	x25, x26, [sp, #64]
  404c84:	ldp	x27, x28, [sp, #80]
  404c88:	str	w1, [x22, #8]
  404c8c:	str	x4, [x22, #32]
  404c90:	b	40454c <feof@plt+0x317c>
  404c94:	ldr	w0, [sp, #128]
  404c98:	cbz	w0, 404cd4 <feof@plt+0x3904>
  404c9c:	ldr	w0, [sp, #144]
  404ca0:	cmp	w0, #0x2d
  404ca4:	b.eq	404df0 <feof@plt+0x3a20>  // b.none
  404ca8:	ldr	x1, [sp, #152]
  404cac:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  404cb0:	ldr	x2, [x20]
  404cb4:	mov	x4, x27
  404cb8:	ldrb	w3, [x1]
  404cbc:	adrp	x1, 406000 <feof@plt+0x4c30>
  404cc0:	ldr	x0, [x0, #648]
  404cc4:	add	x1, x1, #0xaf0
  404cc8:	bl	401180 <fprintf@plt>
  404ccc:	ldr	w0, [x22]
  404cd0:	str	w0, [sp, #148]
  404cd4:	ldr	w0, [sp, #148]
  404cd8:	adrp	x1, 406000 <feof@plt+0x4c30>
  404cdc:	add	x1, x1, #0x988
  404ce0:	add	w2, w0, #0x1
  404ce4:	mov	w0, #0x3f                  	// #63
  404ce8:	ldp	x23, x24, [sp, #48]
  404cec:	ldp	x25, x26, [sp, #64]
  404cf0:	ldp	x27, x28, [sp, #80]
  404cf4:	str	w2, [x22]
  404cf8:	str	wzr, [x22, #8]
  404cfc:	str	x1, [x22, #32]
  404d00:	b	40454c <feof@plt+0x317c>
  404d04:	cmp	w0, #0x1
  404d08:	b.ne	404b0c <feof@plt+0x373c>  // b.any
  404d0c:	ldr	w0, [x22]
  404d10:	cmp	w0, w19
  404d14:	b.ge	404e88 <feof@plt+0x3ab8>  // b.tcont
  404d18:	ldr	x1, [x20, w0, sxtw #3]
  404d1c:	add	w0, w0, #0x1
  404d20:	str	w0, [x22]
  404d24:	str	x1, [x22, #16]
  404d28:	b	404b0c <feof@plt+0x373c>
  404d2c:	ldr	w0, [sp, #128]
  404d30:	cbnz	w0, 404e50 <feof@plt+0x3a80>
  404d34:	str	w24, [x22, #8]
  404d38:	mov	w1, #0x3a                  	// #58
  404d3c:	mov	w0, #0x3f                  	// #63
  404d40:	ldrb	w2, [x21]
  404d44:	cmp	w2, w1
  404d48:	csel	w0, w1, w0, eq  // eq = none
  404d4c:	b	40479c <feof@plt+0x33cc>
  404d50:	mov	x0, x24
  404d54:	ldr	w19, [sp, #132]
  404d58:	ldr	w24, [sp, #108]
  404d5c:	str	w26, [sp, #96]
  404d60:	mov	x26, x0
  404d64:	ldr	x25, [sp, #120]
  404d68:	ldr	x20, [sp, #136]
  404d6c:	b	404af8 <feof@plt+0x3728>
  404d70:	ldr	w0, [sp, #128]
  404d74:	cbnz	w0, 404ec4 <feof@plt+0x3af4>
  404d78:	mov	x0, x27
  404d7c:	bl	401170 <strlen@plt>
  404d80:	ldr	w1, [x24, #24]
  404d84:	add	x0, x27, x0
  404d88:	str	w1, [x22, #8]
  404d8c:	str	x0, [x22, #32]
  404d90:	ldrb	w0, [x21]
  404d94:	cmp	w0, #0x3a
  404d98:	b.eq	404eb0 <feof@plt+0x3ae0>  // b.none
  404d9c:	mov	w0, #0x3f                  	// #63
  404da0:	ldp	x23, x24, [sp, #48]
  404da4:	ldp	x25, x26, [sp, #64]
  404da8:	ldp	x27, x28, [sp, #80]
  404dac:	b	40454c <feof@plt+0x317c>
  404db0:	ldr	w0, [sp, #128]
  404db4:	cbnz	w0, 404f04 <feof@plt+0x3b34>
  404db8:	mov	x0, x23
  404dbc:	bl	401170 <strlen@plt>
  404dc0:	ldr	w1, [x22]
  404dc4:	add	x23, x23, x0
  404dc8:	mov	w0, #0x3f                  	// #63
  404dcc:	add	w1, w1, #0x1
  404dd0:	ldp	x25, x26, [sp, #64]
  404dd4:	ldp	x27, x28, [sp, #80]
  404dd8:	str	w1, [x22]
  404ddc:	str	x23, [x22, #32]
  404de0:	ldp	x23, x24, [sp, #48]
  404de4:	b	40454c <feof@plt+0x317c>
  404de8:	ldr	w0, [sp, #128]
  404dec:	cbz	w0, 404cd4 <feof@plt+0x3904>
  404df0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  404df4:	mov	x3, x27
  404df8:	ldr	x2, [x20]
  404dfc:	adrp	x1, 406000 <feof@plt+0x4c30>
  404e00:	ldr	x0, [x0, #648]
  404e04:	add	x1, x1, #0xad0
  404e08:	bl	401180 <fprintf@plt>
  404e0c:	ldr	w0, [x22]
  404e10:	str	w0, [sp, #148]
  404e14:	b	404cd4 <feof@plt+0x3904>
  404e18:	ldr	w0, [sp, #128]
  404e1c:	cbnz	w0, 404f58 <feof@plt+0x3b88>
  404e20:	ldp	x27, x28, [sp, #80]
  404e24:	str	w24, [x22, #8]
  404e28:	mov	w1, #0x3a                  	// #58
  404e2c:	mov	w0, #0x3f                  	// #63
  404e30:	ldrb	w2, [x21]
  404e34:	ldp	x23, x24, [sp, #48]
  404e38:	cmp	w2, w1
  404e3c:	csel	w0, w1, w0, eq  // eq = none
  404e40:	b	40454c <feof@plt+0x317c>
  404e44:	ldr	w0, [sp, #128]
  404e48:	cbnz	w0, 404ca8 <feof@plt+0x38d8>
  404e4c:	b	404cd4 <feof@plt+0x3904>
  404e50:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  404e54:	mov	w3, w24
  404e58:	ldr	x2, [x20]
  404e5c:	adrp	x1, 406000 <feof@plt+0x4c30>
  404e60:	ldr	x0, [x0, #648]
  404e64:	add	x1, x1, #0xb50
  404e68:	bl	401180 <fprintf@plt>
  404e6c:	b	404d34 <feof@plt+0x3964>
  404e70:	mov	w0, #0x57                  	// #87
  404e74:	ldp	x23, x24, [sp, #48]
  404e78:	ldp	x25, x26, [sp, #64]
  404e7c:	ldp	x27, x28, [sp, #80]
  404e80:	str	xzr, [x22, #32]
  404e84:	b	40454c <feof@plt+0x317c>
  404e88:	ldr	w1, [sp, #128]
  404e8c:	cbnz	w1, 404f9c <feof@plt+0x3bcc>
  404e90:	ldr	x19, [x22, #32]
  404e94:	mov	x0, x19
  404e98:	bl	401170 <strlen@plt>
  404e9c:	add	x19, x19, x0
  404ea0:	str	x19, [x22, #32]
  404ea4:	ldrb	w0, [x21]
  404ea8:	cmp	w0, #0x3a
  404eac:	b.ne	404d9c <feof@plt+0x39cc>  // b.any
  404eb0:	mov	w0, #0x3a                  	// #58
  404eb4:	ldp	x23, x24, [sp, #48]
  404eb8:	ldp	x25, x26, [sp, #64]
  404ebc:	ldp	x27, x28, [sp, #80]
  404ec0:	b	40454c <feof@plt+0x317c>
  404ec4:	ldr	x2, [sp, #168]
  404ec8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  404ecc:	adrp	x1, 406000 <feof@plt+0x4c30>
  404ed0:	add	x1, x1, #0xaa8
  404ed4:	ldr	x0, [x0, #648]
  404ed8:	ldr	x3, [x20, x2, lsl #3]
  404edc:	ldr	x2, [x20]
  404ee0:	bl	401180 <fprintf@plt>
  404ee4:	ldr	x27, [x22, #32]
  404ee8:	b	404d78 <feof@plt+0x39a8>
  404eec:	mov	x3, x4
  404ef0:	adrp	x1, 406000 <feof@plt+0x4c30>
  404ef4:	add	x1, x1, #0xa48
  404ef8:	bl	401180 <fprintf@plt>
  404efc:	ldr	x27, [x22, #32]
  404f00:	b	404c64 <feof@plt+0x3894>
  404f04:	ldrsw	x3, [x22]
  404f08:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  404f0c:	ldr	x2, [x20]
  404f10:	adrp	x1, 406000 <feof@plt+0x4c30>
  404f14:	ldr	x0, [x0, #648]
  404f18:	add	x1, x1, #0xb78
  404f1c:	ldr	x3, [x20, x3, lsl #3]
  404f20:	bl	401180 <fprintf@plt>
  404f24:	ldr	x23, [x22, #32]
  404f28:	b	404db8 <feof@plt+0x39e8>
  404f2c:	ldr	w0, [sp, #128]
  404f30:	cbnz	w0, 404f78 <feof@plt+0x3ba8>
  404f34:	mov	x0, x23
  404f38:	bl	401170 <strlen@plt>
  404f3c:	add	x23, x23, x0
  404f40:	mov	w0, #0x3f                  	// #63
  404f44:	ldp	x25, x26, [sp, #64]
  404f48:	ldp	x27, x28, [sp, #80]
  404f4c:	str	x23, [x22, #32]
  404f50:	ldp	x23, x24, [sp, #48]
  404f54:	b	40454c <feof@plt+0x317c>
  404f58:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  404f5c:	mov	w3, w24
  404f60:	ldr	x2, [x20]
  404f64:	adrp	x1, 406000 <feof@plt+0x4c30>
  404f68:	ldr	x0, [x0, #648]
  404f6c:	add	x1, x1, #0xb50
  404f70:	bl	401180 <fprintf@plt>
  404f74:	b	404e20 <feof@plt+0x3a50>
  404f78:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  404f7c:	adrp	x1, 406000 <feof@plt+0x4c30>
  404f80:	ldr	x3, [x26]
  404f84:	add	x1, x1, #0xba0
  404f88:	ldr	x0, [x0, #648]
  404f8c:	ldr	x2, [x20]
  404f90:	bl	401180 <fprintf@plt>
  404f94:	ldr	x23, [x22, #32]
  404f98:	b	404f34 <feof@plt+0x3b64>
  404f9c:	add	x3, x20, w0, sxtw #3
  404fa0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  404fa4:	ldr	x2, [x20]
  404fa8:	adrp	x1, 406000 <feof@plt+0x4c30>
  404fac:	ldr	x0, [x0, #648]
  404fb0:	add	x1, x1, #0xaa8
  404fb4:	ldur	x3, [x3, #-8]
  404fb8:	bl	401180 <fprintf@plt>
  404fbc:	b	404e90 <feof@plt+0x3ac0>
  404fc0:	mov	w0, w2
  404fc4:	b	4045d4 <feof@plt+0x3204>
  404fc8:	stp	x29, x30, [sp, #-208]!
  404fcc:	mov	x29, sp
  404fd0:	stp	x21, x22, [sp, #32]
  404fd4:	mov	x21, x2
  404fd8:	stp	x23, x24, [sp, #48]
  404fdc:	adrp	x24, 418000 <_ZdlPvm@@Base+0x11bf8>
  404fe0:	add	x2, x24, #0x250
  404fe4:	stp	x19, x20, [sp, #16]
  404fe8:	adrp	x20, 418000 <_ZdlPvm@@Base+0x11bf8>
  404fec:	mov	w19, w0
  404ff0:	stp	x25, x26, [sp, #64]
  404ff4:	add	x26, x20, #0xdd0
  404ff8:	ldr	w23, [x2, #4]
  404ffc:	ldr	w25, [x24, #592]
  405000:	str	w25, [x20, #3536]
  405004:	str	w23, [x26, #4]
  405008:	stp	x27, x28, [sp, #80]
  40500c:	ldrb	w0, [x21]
  405010:	stp	x1, x3, [sp, #104]
  405014:	cmp	w0, #0x3a
  405018:	str	x4, [sp, #120]
  40501c:	csel	w23, w23, wzr, ne  // ne = any
  405020:	str	w5, [sp, #136]
  405024:	cmp	w19, #0x0
  405028:	b.le	405aa4 <feof@plt+0x46d4>
  40502c:	str	xzr, [x26, #16]
  405030:	cbnz	w25, 40511c <feof@plt+0x3d4c>
  405034:	mov	w0, #0x1                   	// #1
  405038:	mov	w25, w0
  40503c:	str	w0, [x20, #3536]
  405040:	dup	v0.2s, w25
  405044:	str	xzr, [x26, #32]
  405048:	str	d0, [x26, #48]
  40504c:	cbz	w6, 405248 <feof@plt+0x3e78>
  405050:	mov	w0, #0x1                   	// #1
  405054:	str	w0, [x26, #44]
  405058:	ldrb	w1, [x21]
  40505c:	cmp	w1, #0x2d
  405060:	b.eq	40558c <feof@plt+0x41bc>  // b.none
  405064:	cmp	w1, #0x2b
  405068:	b.eq	4055a0 <feof@plt+0x41d0>  // b.none
  40506c:	str	w0, [x26, #24]
  405070:	str	wzr, [x26, #40]
  405074:	ldr	w25, [x20, #3536]
  405078:	ldr	w0, [x26, #52]
  40507c:	cmp	w0, w25
  405080:	b.le	40508c <feof@plt+0x3cbc>
  405084:	mov	w0, w25
  405088:	str	w25, [x26, #52]
  40508c:	ldr	w1, [x26, #48]
  405090:	cmp	w25, w1
  405094:	b.ge	4050a0 <feof@plt+0x3cd0>  // b.tcont
  405098:	mov	w1, w25
  40509c:	str	w25, [x26, #48]
  4050a0:	ldr	w2, [x26, #40]
  4050a4:	cmp	w2, #0x1
  4050a8:	b.eq	4052a4 <feof@plt+0x3ed4>  // b.none
  4050ac:	cmp	w19, w25
  4050b0:	b.eq	405280 <feof@plt+0x3eb0>  // b.none
  4050b4:	ldr	x3, [sp, #104]
  4050b8:	ldr	x28, [x3, w25, sxtw #3]
  4050bc:	ldrb	w1, [x28]
  4050c0:	cmp	w1, #0x2d
  4050c4:	b.ne	4051ec <feof@plt+0x3e1c>  // b.any
  4050c8:	ldrb	w1, [x28, #1]
  4050cc:	cmp	w1, #0x2d
  4050d0:	b.ne	4051ec <feof@plt+0x3e1c>  // b.any
  4050d4:	ldrb	w1, [x28, #2]
  4050d8:	cbnz	w1, 4051ec <feof@plt+0x3e1c>
  4050dc:	ldr	w2, [x26, #48]
  4050e0:	add	w25, w25, #0x1
  4050e4:	str	w25, [x20, #3536]
  4050e8:	cmp	w2, w0
  4050ec:	b.eq	4057e8 <feof@plt+0x4418>  // b.none
  4050f0:	cmp	w25, w0
  4050f4:	b.eq	405108 <feof@plt+0x3d38>  // b.none
  4050f8:	mov	x0, x3
  4050fc:	mov	x1, x26
  405100:	bl	404128 <feof@plt+0x2d58>
  405104:	ldr	w2, [x26, #48]
  405108:	mov	w25, w19
  40510c:	mov	w0, w19
  405110:	str	w19, [x20, #3536]
  405114:	str	w19, [x26, #52]
  405118:	b	405284 <feof@plt+0x3eb4>
  40511c:	ldr	w0, [x26, #24]
  405120:	cbz	w0, 405040 <feof@plt+0x3c70>
  405124:	ldr	x22, [x26, #32]
  405128:	cbz	x22, 405074 <feof@plt+0x3ca4>
  40512c:	ldrb	w0, [x22]
  405130:	cbz	w0, 405074 <feof@plt+0x3ca4>
  405134:	ldr	x0, [sp, #112]
  405138:	cbz	x0, 405190 <feof@plt+0x3dc0>
  40513c:	ldr	w0, [x20, #3536]
  405140:	str	w0, [sp, #140]
  405144:	sxtw	x1, w0
  405148:	sbfiz	x0, x0, #3, #32
  40514c:	str	x0, [sp, #168]
  405150:	ldr	x0, [sp, #104]
  405154:	str	x1, [sp, #176]
  405158:	ldr	x0, [x0, x1, lsl #3]
  40515c:	str	x0, [sp, #160]
  405160:	ldrb	w1, [x0, #1]
  405164:	str	w1, [sp, #152]
  405168:	cmp	w1, #0x2d
  40516c:	b.eq	4054bc <feof@plt+0x40ec>  // b.none
  405170:	ldr	w2, [sp, #136]
  405174:	cbz	w2, 405190 <feof@plt+0x3dc0>
  405178:	ldrb	w0, [x0, #2]
  40517c:	cbnz	w0, 4054bc <feof@plt+0x40ec>
  405180:	mov	x0, x21
  405184:	bl	4011e0 <strchr@plt>
  405188:	cbz	x0, 4054bc <feof@plt+0x40ec>
  40518c:	nop
  405190:	add	x28, x22, #0x1
  405194:	str	x28, [x26, #32]
  405198:	mov	x0, x21
  40519c:	ldrb	w27, [x22]
  4051a0:	mov	w1, w27
  4051a4:	bl	4011e0 <strchr@plt>
  4051a8:	ldrb	w2, [x22, #1]
  4051ac:	mov	x1, x0
  4051b0:	mov	w0, w27
  4051b4:	cbz	w2, 405340 <feof@plt+0x3f70>
  4051b8:	cmp	w27, #0x3a
  4051bc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4051c0:	b.eq	405624 <feof@plt+0x4254>  // b.none
  4051c4:	ldrb	w3, [x1]
  4051c8:	ldrb	w2, [x1, #1]
  4051cc:	ldr	w25, [x20, #3536]
  4051d0:	cmp	w3, #0x57
  4051d4:	b.eq	405350 <feof@plt+0x3f80>  // b.none
  4051d8:	cmp	w2, #0x3a
  4051dc:	b.eq	405478 <feof@plt+0x40a8>  // b.none
  4051e0:	ldr	w1, [x26, #8]
  4051e4:	ldr	x28, [x26, #16]
  4051e8:	b	405214 <feof@plt+0x3e44>
  4051ec:	ldrb	w0, [x28]
  4051f0:	cmp	w0, #0x2d
  4051f4:	b.eq	405318 <feof@plt+0x3f48>  // b.none
  4051f8:	ldr	w0, [x26, #40]
  4051fc:	ldr	w1, [x26, #8]
  405200:	cbz	w0, 405980 <feof@plt+0x45b0>
  405204:	add	w25, w25, #0x1
  405208:	mov	w0, #0x1                   	// #1
  40520c:	str	w25, [x20, #3536]
  405210:	str	x28, [x26, #16]
  405214:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  405218:	add	x3, x3, #0x250
  40521c:	adrp	x2, 418000 <_ZdlPvm@@Base+0x11bf8>
  405220:	str	w25, [x24, #592]
  405224:	ldp	x19, x20, [sp, #16]
  405228:	str	x28, [x2, #3672]
  40522c:	ldp	x21, x22, [sp, #32]
  405230:	ldp	x23, x24, [sp, #48]
  405234:	ldp	x25, x26, [sp, #64]
  405238:	ldp	x27, x28, [sp, #80]
  40523c:	str	w1, [x3, #8]
  405240:	ldp	x29, x30, [sp], #208
  405244:	ret
  405248:	adrp	x0, 406000 <feof@plt+0x4c30>
  40524c:	add	x0, x0, #0xa18
  405250:	bl	401350 <getenv@plt>
  405254:	cbz	x0, 405450 <feof@plt+0x4080>
  405258:	mov	w0, #0x1                   	// #1
  40525c:	str	w0, [x26, #44]
  405260:	ldr	x22, [x26, #32]
  405264:	ldrb	w0, [x21]
  405268:	cmp	w0, #0x2d
  40526c:	b.eq	4054a4 <feof@plt+0x40d4>  // b.none
  405270:	cmp	w0, #0x2b
  405274:	b.eq	405724 <feof@plt+0x4354>  // b.none
  405278:	str	wzr, [x26, #40]
  40527c:	b	4054b0 <feof@plt+0x40e0>
  405280:	ldr	w2, [x26, #48]
  405284:	ldr	w1, [x26, #8]
  405288:	cmp	w0, w2
  40528c:	ldr	x28, [x26, #16]
  405290:	b.eq	4057e0 <feof@plt+0x4410>  // b.none
  405294:	mov	w25, w2
  405298:	str	w2, [x20, #3536]
  40529c:	mov	w0, #0xffffffff            	// #-1
  4052a0:	b	405214 <feof@plt+0x3e44>
  4052a4:	cmp	w0, w1
  4052a8:	b.eq	40543c <feof@plt+0x406c>  // b.none
  4052ac:	cmp	w25, w0
  4052b0:	b.eq	4052c4 <feof@plt+0x3ef4>  // b.none
  4052b4:	ldr	x0, [sp, #104]
  4052b8:	mov	x1, x26
  4052bc:	bl	404128 <feof@plt+0x2d58>
  4052c0:	ldr	w0, [x20, #3536]
  4052c4:	cmp	w19, w0
  4052c8:	b.le	405940 <feof@plt+0x4570>
  4052cc:	sxtw	x0, w0
  4052d0:	ldr	x4, [sp, #104]
  4052d4:	b	4052e8 <feof@plt+0x3f18>
  4052d8:	add	w25, w2, #0x1
  4052dc:	str	w25, [x26]
  4052e0:	cmp	w19, w0
  4052e4:	b.le	40530c <feof@plt+0x3f3c>
  4052e8:	ldr	x1, [x4, x0, lsl #3]
  4052ec:	mov	w2, w0
  4052f0:	mov	w25, w0
  4052f4:	add	x0, x0, #0x1
  4052f8:	ldrb	w3, [x1]
  4052fc:	cmp	w3, #0x2d
  405300:	b.ne	4052d8 <feof@plt+0x3f08>  // b.any
  405304:	ldrb	w1, [x1, #1]
  405308:	cbz	w1, 4052d8 <feof@plt+0x3f08>
  40530c:	mov	w0, w25
  405310:	str	w25, [x26, #52]
  405314:	b	4050ac <feof@plt+0x3cdc>
  405318:	ldrb	w0, [x28, #1]
  40531c:	cbz	w0, 4051f8 <feof@plt+0x3e28>
  405320:	cmp	w0, #0x2d
  405324:	ldr	x0, [sp, #112]
  405328:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40532c:	cset	x4, ne  // ne = any
  405330:	add	x4, x4, #0x1
  405334:	add	x22, x28, x4
  405338:	str	x22, [x26, #32]
  40533c:	b	405134 <feof@plt+0x3d64>
  405340:	ldr	w2, [x20, #3536]
  405344:	add	w2, w2, #0x1
  405348:	str	w2, [x20, #3536]
  40534c:	b	4051b8 <feof@plt+0x3de8>
  405350:	cmp	w2, #0x3b
  405354:	b.ne	4051d8 <feof@plt+0x3e08>  // b.any
  405358:	ldrb	w0, [x22, #1]
  40535c:	cbz	w0, 40591c <feof@plt+0x454c>
  405360:	mov	x27, x28
  405364:	add	w0, w25, #0x1
  405368:	str	w0, [x20, #3536]
  40536c:	str	x28, [x26, #16]
  405370:	str	w0, [sp, #160]
  405374:	str	x27, [x26, #32]
  405378:	ldrb	w25, [x27]
  40537c:	cmp	w25, #0x3d
  405380:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  405384:	b.eq	405b78 <feof@plt+0x47a8>  // b.none
  405388:	mov	x0, x27
  40538c:	nop
  405390:	ldrb	w25, [x0, #1]!
  405394:	cmp	w25, #0x3d
  405398:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  40539c:	b.ne	405390 <feof@plt+0x3fc0>  // b.any
  4053a0:	str	x0, [sp, #128]
  4053a4:	ldr	x0, [sp, #112]
  4053a8:	ldr	x22, [x0]
  4053ac:	cbz	x22, 405b80 <feof@plt+0x47b0>
  4053b0:	ldr	x1, [sp, #128]
  4053b4:	mov	x3, #0x0                   	// #0
  4053b8:	mov	w28, #0x0                   	// #0
  4053bc:	str	wzr, [sp, #112]
  4053c0:	sub	x2, x1, x27
  4053c4:	sub	w1, w1, w27
  4053c8:	stp	wzr, w23, [sp, #136]
  4053cc:	mov	x23, x2
  4053d0:	str	w25, [sp, #144]
  4053d4:	mov	x25, x3
  4053d8:	str	x21, [sp, #152]
  4053dc:	mov	x21, x22
  4053e0:	mov	x22, x1
  4053e4:	str	w19, [sp, #184]
  4053e8:	mov	x19, x0
  4053ec:	b	405404 <feof@plt+0x4034>
  4053f0:	mov	w0, #0x1                   	// #1
  4053f4:	str	w0, [sp, #112]
  4053f8:	ldr	x21, [x19, #32]!
  4053fc:	add	w28, w28, #0x1
  405400:	cbz	x21, 4058b8 <feof@plt+0x44e8>
  405404:	mov	x1, x27
  405408:	mov	x2, x23
  40540c:	mov	x0, x21
  405410:	bl	401260 <strncmp@plt>
  405414:	mov	w1, w0
  405418:	mov	x0, x21
  40541c:	cbnz	w1, 4053f8 <feof@plt+0x4028>
  405420:	bl	401170 <strlen@plt>
  405424:	cmp	x22, x0
  405428:	b.eq	405a8c <feof@plt+0x46bc>  // b.none
  40542c:	cbnz	x25, 4053f0 <feof@plt+0x4020>
  405430:	mov	x25, x19
  405434:	str	w28, [sp, #136]
  405438:	b	4053f8 <feof@plt+0x4028>
  40543c:	cmp	w25, w0
  405440:	b.eq	4052c4 <feof@plt+0x3ef4>  // b.none
  405444:	mov	w0, w25
  405448:	str	w25, [x26, #48]
  40544c:	b	4052c4 <feof@plt+0x3ef4>
  405450:	str	wzr, [x26, #44]
  405454:	ldr	x22, [x26, #32]
  405458:	ldrb	w0, [x21]
  40545c:	cmp	w0, #0x2d
  405460:	b.eq	4054a4 <feof@plt+0x40d4>  // b.none
  405464:	cmp	w0, #0x2b
  405468:	b.eq	405724 <feof@plt+0x4354>  // b.none
  40546c:	mov	w0, #0x1                   	// #1
  405470:	str	w0, [x26, #40]
  405474:	b	4054b0 <feof@plt+0x40e0>
  405478:	ldrb	w2, [x1, #2]
  40547c:	ldrb	w1, [x22, #1]
  405480:	cmp	w2, #0x3a
  405484:	b.eq	4057c4 <feof@plt+0x43f4>  // b.none
  405488:	cbz	w1, 405844 <feof@plt+0x4474>
  40548c:	add	w25, w25, #0x1
  405490:	ldr	w1, [x26, #8]
  405494:	str	w25, [x20, #3536]
  405498:	str	x28, [x26, #16]
  40549c:	str	xzr, [x26, #32]
  4054a0:	b	405214 <feof@plt+0x3e44>
  4054a4:	add	x21, x21, #0x1
  4054a8:	mov	w0, #0x2                   	// #2
  4054ac:	str	w0, [x26, #40]
  4054b0:	mov	w0, #0x1                   	// #1
  4054b4:	str	w0, [x26, #24]
  4054b8:	b	405128 <feof@plt+0x3d58>
  4054bc:	ldrb	w0, [x22]
  4054c0:	str	w0, [sp, #188]
  4054c4:	cmp	w0, #0x3d
  4054c8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4054cc:	b.eq	405870 <feof@plt+0x44a0>  // b.none
  4054d0:	mov	x1, x22
  4054d4:	nop
  4054d8:	ldrb	w0, [x1, #1]!
  4054dc:	cmp	w0, #0x3d
  4054e0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4054e4:	b.ne	4054d8 <feof@plt+0x4108>  // b.any
  4054e8:	str	x1, [sp, #144]
  4054ec:	ldr	x27, [sp, #112]
  4054f0:	ldr	x3, [x27]
  4054f4:	cbz	x3, 405740 <feof@plt+0x4370>
  4054f8:	ldr	x0, [sp, #144]
  4054fc:	sub	x25, x0, x22
  405500:	ldr	w0, [sp, #136]
  405504:	cbnz	w0, 4055b0 <feof@plt+0x41e0>
  405508:	mov	w0, #0xffffffff            	// #-1
  40550c:	mov	w28, #0x0                   	// #0
  405510:	str	w0, [sp, #128]
  405514:	mov	x0, #0x0                   	// #0
  405518:	str	wzr, [sp, #184]
  40551c:	stp	w23, w19, [sp, #192]
  405520:	mov	x23, x0
  405524:	mov	x19, x3
  405528:	b	405554 <feof@plt+0x4184>
  40552c:	ldr	w0, [x23, #8]
  405530:	ldr	w1, [x27, #8]
  405534:	cmp	w1, w0
  405538:	b.eq	405668 <feof@plt+0x4298>  // b.none
  40553c:	mov	w0, #0x1                   	// #1
  405540:	str	w0, [sp, #184]
  405544:	nop
  405548:	ldr	x19, [x27, #32]!
  40554c:	add	w28, w28, #0x1
  405550:	cbz	x19, 405694 <feof@plt+0x42c4>
  405554:	mov	x1, x22
  405558:	mov	x2, x25
  40555c:	mov	x0, x19
  405560:	bl	401260 <strncmp@plt>
  405564:	mov	w1, w0
  405568:	mov	x0, x19
  40556c:	cbnz	w1, 405548 <feof@plt+0x4178>
  405570:	bl	401170 <strlen@plt>
  405574:	cmp	w0, w25
  405578:	b.eq	405828 <feof@plt+0x4458>  // b.none
  40557c:	cbnz	x23, 40552c <feof@plt+0x415c>
  405580:	mov	x23, x27
  405584:	str	w28, [sp, #128]
  405588:	b	405548 <feof@plt+0x4178>
  40558c:	mov	w1, #0x2                   	// #2
  405590:	add	x21, x21, #0x1
  405594:	str	w0, [x26, #24]
  405598:	str	w1, [x26, #40]
  40559c:	b	405074 <feof@plt+0x3ca4>
  4055a0:	add	x21, x21, #0x1
  4055a4:	str	w0, [x26, #24]
  4055a8:	str	wzr, [x26, #40]
  4055ac:	b	405074 <feof@plt+0x3ca4>
  4055b0:	mov	w0, #0xffffffff            	// #-1
  4055b4:	mov	w1, #0x0                   	// #0
  4055b8:	mov	w28, #0x0                   	// #0
  4055bc:	str	w0, [sp, #128]
  4055c0:	mov	x0, #0x0                   	// #0
  4055c4:	stp	w23, w19, [sp, #192]
  4055c8:	mov	x23, x0
  4055cc:	mov	x19, x3
  4055d0:	str	x21, [sp, #200]
  4055d4:	mov	w21, w1
  4055d8:	b	4055ec <feof@plt+0x421c>
  4055dc:	mov	w21, #0x1                   	// #1
  4055e0:	ldr	x19, [x27, #32]!
  4055e4:	add	w28, w28, #0x1
  4055e8:	cbz	x19, 405710 <feof@plt+0x4340>
  4055ec:	mov	x1, x22
  4055f0:	mov	x2, x25
  4055f4:	mov	x0, x19
  4055f8:	bl	401260 <strncmp@plt>
  4055fc:	mov	w1, w0
  405600:	mov	x0, x19
  405604:	cbnz	w1, 4055e0 <feof@plt+0x4210>
  405608:	bl	401170 <strlen@plt>
  40560c:	cmp	w25, w0
  405610:	b.eq	405834 <feof@plt+0x4464>  // b.none
  405614:	cbnz	x23, 4055dc <feof@plt+0x420c>
  405618:	mov	x23, x27
  40561c:	str	w28, [sp, #128]
  405620:	b	4055e0 <feof@plt+0x4210>
  405624:	cbz	w23, 405650 <feof@plt+0x4280>
  405628:	ldr	w1, [x26, #44]
  40562c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  405630:	ldr	x2, [sp, #104]
  405634:	ldr	x0, [x0, #648]
  405638:	ldr	x2, [x2]
  40563c:	cbz	w1, 405878 <feof@plt+0x44a8>
  405640:	adrp	x1, 406000 <feof@plt+0x4c30>
  405644:	mov	w3, w27
  405648:	add	x1, x1, #0xb10
  40564c:	bl	401180 <fprintf@plt>
  405650:	ldr	w25, [x20, #3536]
  405654:	mov	w1, w27
  405658:	mov	w0, #0x3f                  	// #63
  40565c:	str	w27, [x26, #8]
  405660:	ldr	x28, [x26, #16]
  405664:	b	405214 <feof@plt+0x3e44>
  405668:	ldr	x0, [x23, #16]
  40566c:	ldr	x1, [x27, #16]
  405670:	cmp	x1, x0
  405674:	b.ne	40553c <feof@plt+0x416c>  // b.any
  405678:	ldr	w0, [x23, #24]
  40567c:	ldr	w1, [x27, #24]
  405680:	cmp	w1, w0
  405684:	ldr	w0, [sp, #184]
  405688:	csinc	w0, w0, wzr, eq  // eq = none
  40568c:	str	w0, [sp, #184]
  405690:	b	405548 <feof@plt+0x4178>
  405694:	mov	x27, x23
  405698:	ldp	w23, w19, [sp, #192]
  40569c:	ldr	w0, [sp, #184]
  4056a0:	cbnz	w0, 4057f4 <feof@plt+0x4424>
  4056a4:	cbz	x27, 405740 <feof@plt+0x4370>
  4056a8:	ldr	w0, [sp, #140]
  4056ac:	ldr	x2, [sp, #144]
  4056b0:	add	w25, w0, #0x1
  4056b4:	str	w25, [x20, #3536]
  4056b8:	ldr	w1, [x27, #8]
  4056bc:	ldrb	w0, [x2]
  4056c0:	cbnz	w0, 405730 <feof@plt+0x4360>
  4056c4:	cmp	w1, #0x1
  4056c8:	b.eq	40588c <feof@plt+0x44bc>  // b.none
  4056cc:	ldr	x28, [x26, #16]
  4056d0:	mov	x0, x22
  4056d4:	bl	401170 <strlen@plt>
  4056d8:	add	x4, x22, x0
  4056dc:	ldr	x0, [sp, #120]
  4056e0:	str	x4, [x26, #32]
  4056e4:	cbz	x0, 4056f0 <feof@plt+0x4320>
  4056e8:	ldr	w1, [sp, #128]
  4056ec:	str	w1, [x0]
  4056f0:	ldr	x1, [x27, #16]
  4056f4:	ldr	w0, [x27, #24]
  4056f8:	cbz	x1, 405704 <feof@plt+0x4334>
  4056fc:	str	w0, [x1]
  405700:	mov	w0, #0x0                   	// #0
  405704:	ldr	w25, [x20, #3536]
  405708:	ldr	w1, [x26, #8]
  40570c:	b	405214 <feof@plt+0x3e44>
  405710:	mov	x27, x23
  405714:	str	w21, [sp, #184]
  405718:	ldp	w23, w19, [sp, #192]
  40571c:	ldr	x21, [sp, #200]
  405720:	b	40569c <feof@plt+0x42cc>
  405724:	add	x21, x21, #0x1
  405728:	str	wzr, [x26, #40]
  40572c:	b	4054b0 <feof@plt+0x40e0>
  405730:	cbz	w1, 40598c <feof@plt+0x45bc>
  405734:	add	x28, x2, #0x1
  405738:	str	x28, [x26, #16]
  40573c:	b	4056d0 <feof@plt+0x4300>
  405740:	ldr	w0, [sp, #136]
  405744:	cbz	w0, 4059f4 <feof@plt+0x4624>
  405748:	ldr	w0, [sp, #152]
  40574c:	cmp	w0, #0x2d
  405750:	b.eq	405b1c <feof@plt+0x474c>  // b.none
  405754:	ldr	w1, [sp, #188]
  405758:	mov	x0, x21
  40575c:	bl	4011e0 <strchr@plt>
  405760:	cbnz	x0, 405190 <feof@plt+0x3dc0>
  405764:	cbz	w23, 405798 <feof@plt+0x43c8>
  405768:	ldr	x1, [sp, #160]
  40576c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  405770:	mov	x4, x22
  405774:	ldr	x0, [x0, #648]
  405778:	ldrb	w3, [x1]
  40577c:	ldr	x1, [sp, #104]
  405780:	ldr	x2, [x1]
  405784:	adrp	x1, 406000 <feof@plt+0x4c30>
  405788:	add	x1, x1, #0xaf0
  40578c:	bl	401180 <fprintf@plt>
  405790:	ldr	w0, [x20, #3536]
  405794:	str	w0, [sp, #140]
  405798:	ldr	w0, [sp, #140]
  40579c:	adrp	x2, 406000 <feof@plt+0x4c30>
  4057a0:	mov	w1, #0x0                   	// #0
  4057a4:	add	x2, x2, #0x988
  4057a8:	add	w25, w0, #0x1
  4057ac:	mov	w0, #0x3f                  	// #63
  4057b0:	str	w25, [x20, #3536]
  4057b4:	str	wzr, [x26, #8]
  4057b8:	str	x2, [x26, #32]
  4057bc:	ldr	x28, [x26, #16]
  4057c0:	b	405214 <feof@plt+0x3e44>
  4057c4:	cbz	w1, 405978 <feof@plt+0x45a8>
  4057c8:	add	w25, w25, #0x1
  4057cc:	str	w25, [x20, #3536]
  4057d0:	ldr	w1, [x26, #8]
  4057d4:	str	x28, [x26, #16]
  4057d8:	str	xzr, [x26, #32]
  4057dc:	b	405214 <feof@plt+0x3e44>
  4057e0:	mov	w0, #0xffffffff            	// #-1
  4057e4:	b	405214 <feof@plt+0x3e44>
  4057e8:	mov	w2, w25
  4057ec:	str	w25, [x26, #48]
  4057f0:	b	405108 <feof@plt+0x3d38>
  4057f4:	cbnz	w23, 405948 <feof@plt+0x4578>
  4057f8:	mov	x0, x22
  4057fc:	bl	401170 <strlen@plt>
  405800:	ldr	w1, [sp, #140]
  405804:	add	x4, x22, x0
  405808:	mov	w0, #0x3f                  	// #63
  40580c:	str	wzr, [x26, #8]
  405810:	add	w25, w1, #0x1
  405814:	mov	w1, #0x0                   	// #0
  405818:	str	w25, [x20, #3536]
  40581c:	str	x4, [x26, #32]
  405820:	ldr	x28, [x26, #16]
  405824:	b	405214 <feof@plt+0x3e44>
  405828:	ldp	w23, w19, [sp, #192]
  40582c:	str	w28, [sp, #128]
  405830:	b	4056a8 <feof@plt+0x42d8>
  405834:	ldp	w23, w19, [sp, #192]
  405838:	str	w28, [sp, #128]
  40583c:	ldr	x21, [sp, #200]
  405840:	b	4056a8 <feof@plt+0x42d8>
  405844:	cmp	w19, w25
  405848:	b.eq	405a60 <feof@plt+0x4690>  // b.none
  40584c:	ldr	x3, [sp, #104]
  405850:	add	w2, w25, #0x1
  405854:	ldr	w1, [x26, #8]
  405858:	ldr	x28, [x3, w25, sxtw #3]
  40585c:	mov	w25, w2
  405860:	str	w2, [x20, #3536]
  405864:	str	x28, [x26, #16]
  405868:	str	xzr, [x26, #32]
  40586c:	b	405214 <feof@plt+0x3e44>
  405870:	str	x22, [sp, #144]
  405874:	b	4054ec <feof@plt+0x411c>
  405878:	mov	w3, w27
  40587c:	adrp	x1, 406000 <feof@plt+0x4c30>
  405880:	add	x1, x1, #0xb30
  405884:	bl	401180 <fprintf@plt>
  405888:	b	405650 <feof@plt+0x4280>
  40588c:	cmp	w19, w25
  405890:	b.le	405ab4 <feof@plt+0x46e4>
  405894:	ldr	x0, [sp, #104]
  405898:	ldr	x1, [sp, #168]
  40589c:	add	x1, x0, x1
  4058a0:	ldr	w0, [sp, #140]
  4058a4:	add	w0, w0, #0x2
  4058a8:	str	w0, [x20, #3536]
  4058ac:	ldr	x28, [x1, #8]
  4058b0:	str	x28, [x26, #16]
  4058b4:	b	4056d0 <feof@plt+0x4300>
  4058b8:	ldr	w0, [sp, #112]
  4058bc:	mov	x22, x25
  4058c0:	ldr	w19, [sp, #184]
  4058c4:	ldp	w23, w25, [sp, #140]
  4058c8:	ldr	x21, [sp, #152]
  4058cc:	cbnz	w0, 405aec <feof@plt+0x471c>
  4058d0:	cbz	x22, 405b80 <feof@plt+0x47b0>
  4058d4:	ldr	w0, [x22, #8]
  4058d8:	cbz	w25, 405a30 <feof@plt+0x4660>
  4058dc:	cbz	w0, 405b98 <feof@plt+0x47c8>
  4058e0:	ldr	x0, [sp, #128]
  4058e4:	add	x28, x0, #0x1
  4058e8:	str	x28, [x26, #16]
  4058ec:	mov	x0, x27
  4058f0:	bl	401170 <strlen@plt>
  4058f4:	add	x27, x27, x0
  4058f8:	str	x27, [x26, #32]
  4058fc:	ldr	x0, [sp, #120]
  405900:	cbz	x0, 40590c <feof@plt+0x453c>
  405904:	ldr	w1, [sp, #136]
  405908:	str	w1, [x0]
  40590c:	ldr	x1, [x22, #16]
  405910:	ldr	w0, [x22, #24]
  405914:	cbnz	x1, 4056fc <feof@plt+0x432c>
  405918:	b	405704 <feof@plt+0x4334>
  40591c:	cmp	w19, w25
  405920:	b.eq	405b24 <feof@plt+0x4754>  // b.none
  405924:	ldr	x0, [sp, #104]
  405928:	ldr	x27, [x0, w25, sxtw #3]
  40592c:	add	w0, w25, #0x1
  405930:	str	w0, [x20, #3536]
  405934:	str	x27, [x26, #16]
  405938:	str	w0, [sp, #160]
  40593c:	b	405374 <feof@plt+0x3fa4>
  405940:	mov	w25, w0
  405944:	b	40530c <feof@plt+0x3f3c>
  405948:	ldr	x1, [sp, #104]
  40594c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  405950:	ldr	x3, [sp, #160]
  405954:	ldr	x0, [x0, #648]
  405958:	ldr	x2, [x1]
  40595c:	adrp	x1, 406000 <feof@plt+0x4c30>
  405960:	add	x1, x1, #0xa28
  405964:	bl	401180 <fprintf@plt>
  405968:	ldr	w0, [x20, #3536]
  40596c:	str	w0, [sp, #140]
  405970:	ldr	x22, [x26, #32]
  405974:	b	4057f8 <feof@plt+0x4428>
  405978:	mov	x28, #0x0                   	// #0
  40597c:	b	4057d0 <feof@plt+0x4400>
  405980:	mov	w0, #0xffffffff            	// #-1
  405984:	ldr	x28, [x26, #16]
  405988:	b	405214 <feof@plt+0x3e44>
  40598c:	cbz	w23, 4059d0 <feof@plt+0x4600>
  405990:	ldr	x2, [sp, #104]
  405994:	ldr	x0, [sp, #176]
  405998:	ldr	x4, [x27]
  40599c:	ldr	x1, [x2, x0, lsl #3]
  4059a0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  4059a4:	ldr	x2, [x2]
  4059a8:	ldrb	w3, [x1, #1]
  4059ac:	ldr	x0, [x0, #648]
  4059b0:	cmp	w3, #0x2d
  4059b4:	b.eq	405bf0 <feof@plt+0x4820>  // b.none
  4059b8:	ldrb	w3, [x1]
  4059bc:	adrp	x1, 406000 <feof@plt+0x4c30>
  4059c0:	add	x1, x1, #0xa78
  4059c4:	bl	401180 <fprintf@plt>
  4059c8:	ldr	w25, [x20, #3536]
  4059cc:	ldr	x22, [x26, #32]
  4059d0:	mov	x0, x22
  4059d4:	bl	401170 <strlen@plt>
  4059d8:	add	x4, x22, x0
  4059dc:	ldr	w1, [x27, #24]
  4059e0:	mov	w0, #0x3f                  	// #63
  4059e4:	str	w1, [x26, #8]
  4059e8:	str	x4, [x26, #32]
  4059ec:	ldr	x28, [x26, #16]
  4059f0:	b	405214 <feof@plt+0x3e44>
  4059f4:	cbz	w23, 405798 <feof@plt+0x43c8>
  4059f8:	ldr	w0, [sp, #152]
  4059fc:	cmp	w0, #0x2d
  405a00:	b.ne	405768 <feof@plt+0x4398>  // b.any
  405a04:	ldr	x1, [sp, #104]
  405a08:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  405a0c:	mov	x3, x22
  405a10:	ldr	x0, [x0, #648]
  405a14:	ldr	x2, [x1]
  405a18:	adrp	x1, 406000 <feof@plt+0x4c30>
  405a1c:	add	x1, x1, #0xad0
  405a20:	bl	401180 <fprintf@plt>
  405a24:	ldr	w0, [x20, #3536]
  405a28:	str	w0, [sp, #140]
  405a2c:	b	405798 <feof@plt+0x43c8>
  405a30:	cmp	w0, #0x1
  405a34:	mov	x28, x27
  405a38:	b.ne	4058ec <feof@plt+0x451c>  // b.any
  405a3c:	ldr	w0, [sp, #160]
  405a40:	cmp	w19, w0
  405a44:	b.le	405c44 <feof@plt+0x4874>
  405a48:	ldr	x1, [sp, #104]
  405a4c:	ldr	x28, [x1, w0, sxtw #3]
  405a50:	add	w0, w0, #0x1
  405a54:	str	w0, [x20, #3536]
  405a58:	str	x28, [x26, #16]
  405a5c:	b	4058ec <feof@plt+0x451c>
  405a60:	cbnz	w23, 405b50 <feof@plt+0x4780>
  405a64:	str	w27, [x26, #8]
  405a68:	mov	w2, #0x3a                  	// #58
  405a6c:	mov	w0, #0x3f                  	// #63
  405a70:	mov	w1, w27
  405a74:	ldrb	w3, [x21]
  405a78:	str	xzr, [x26, #32]
  405a7c:	cmp	w3, w2
  405a80:	csel	w0, w2, w0, eq  // eq = none
  405a84:	ldr	x28, [x26, #16]
  405a88:	b	405214 <feof@plt+0x3e44>
  405a8c:	mov	x22, x19
  405a90:	ldr	w19, [sp, #184]
  405a94:	ldp	w23, w25, [sp, #140]
  405a98:	str	w28, [sp, #136]
  405a9c:	ldr	x21, [sp, #152]
  405aa0:	b	4058d4 <feof@plt+0x4504>
  405aa4:	ldr	w1, [x26, #8]
  405aa8:	mov	w0, #0xffffffff            	// #-1
  405aac:	ldr	x28, [x26, #16]
  405ab0:	b	405214 <feof@plt+0x3e44>
  405ab4:	cbnz	w23, 405bc0 <feof@plt+0x47f0>
  405ab8:	mov	x0, x22
  405abc:	bl	401170 <strlen@plt>
  405ac0:	ldr	w1, [x27, #24]
  405ac4:	add	x4, x22, x0
  405ac8:	str	w1, [x26, #8]
  405acc:	mov	w2, #0x3a                  	// #58
  405ad0:	str	x4, [x26, #32]
  405ad4:	mov	w0, #0x3f                  	// #63
  405ad8:	ldr	x28, [x26, #16]
  405adc:	ldrb	w3, [x21]
  405ae0:	cmp	w3, w2
  405ae4:	csel	w0, w2, w0, eq  // eq = none
  405ae8:	b	405214 <feof@plt+0x3e44>
  405aec:	mov	x28, x27
  405af0:	cbnz	w23, 405c0c <feof@plt+0x483c>
  405af4:	mov	x0, x27
  405af8:	bl	401170 <strlen@plt>
  405afc:	ldr	w1, [sp, #160]
  405b00:	add	x27, x27, x0
  405b04:	mov	w0, #0x3f                  	// #63
  405b08:	str	x27, [x26, #32]
  405b0c:	add	w25, w1, #0x1
  405b10:	ldr	w1, [x26, #8]
  405b14:	str	w25, [x20, #3536]
  405b18:	b	405214 <feof@plt+0x3e44>
  405b1c:	cbnz	w23, 405a04 <feof@plt+0x4634>
  405b20:	b	405798 <feof@plt+0x43c8>
  405b24:	cbnz	w23, 405c80 <feof@plt+0x48b0>
  405b28:	str	w27, [x26, #8]
  405b2c:	mov	w2, #0x3a                  	// #58
  405b30:	mov	w0, #0x3f                  	// #63
  405b34:	ldr	w25, [x20, #3536]
  405b38:	ldrb	w3, [x21]
  405b3c:	mov	w1, w27
  405b40:	ldr	x28, [x26, #16]
  405b44:	cmp	w3, w2
  405b48:	csel	w0, w2, w0, eq  // eq = none
  405b4c:	b	405214 <feof@plt+0x3e44>
  405b50:	ldr	x2, [sp, #104]
  405b54:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  405b58:	mov	w3, w27
  405b5c:	adrp	x1, 406000 <feof@plt+0x4c30>
  405b60:	ldr	x0, [x0, #648]
  405b64:	add	x1, x1, #0xb50
  405b68:	ldr	x2, [x2]
  405b6c:	bl	401180 <fprintf@plt>
  405b70:	ldr	w25, [x20, #3536]
  405b74:	b	405a64 <feof@plt+0x4694>
  405b78:	str	x27, [sp, #128]
  405b7c:	b	4053a4 <feof@plt+0x3fd4>
  405b80:	ldr	w1, [x26, #8]
  405b84:	mov	x28, x27
  405b88:	ldr	w25, [sp, #160]
  405b8c:	mov	w0, #0x57                  	// #87
  405b90:	str	xzr, [x26, #32]
  405b94:	b	405214 <feof@plt+0x3e44>
  405b98:	mov	x28, x27
  405b9c:	cbnz	w23, 405ca4 <feof@plt+0x48d4>
  405ba0:	mov	x0, x27
  405ba4:	bl	401170 <strlen@plt>
  405ba8:	ldr	w1, [x26, #8]
  405bac:	add	x27, x27, x0
  405bb0:	ldr	w25, [sp, #160]
  405bb4:	mov	w0, #0x3f                  	// #63
  405bb8:	str	x27, [x26, #32]
  405bbc:	b	405214 <feof@plt+0x3e44>
  405bc0:	ldr	x2, [sp, #104]
  405bc4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  405bc8:	ldr	x3, [sp, #176]
  405bcc:	adrp	x1, 406000 <feof@plt+0x4c30>
  405bd0:	ldr	x0, [x0, #648]
  405bd4:	add	x1, x1, #0xaa8
  405bd8:	ldr	x3, [x2, x3, lsl #3]
  405bdc:	ldr	x2, [x2]
  405be0:	bl	401180 <fprintf@plt>
  405be4:	ldr	w25, [x20, #3536]
  405be8:	ldr	x22, [x26, #32]
  405bec:	b	405ab8 <feof@plt+0x46e8>
  405bf0:	mov	x3, x4
  405bf4:	adrp	x1, 406000 <feof@plt+0x4c30>
  405bf8:	add	x1, x1, #0xa48
  405bfc:	bl	401180 <fprintf@plt>
  405c00:	ldr	w25, [x20, #3536]
  405c04:	ldr	x22, [x26, #32]
  405c08:	b	4059d0 <feof@plt+0x4600>
  405c0c:	ldr	w3, [sp, #160]
  405c10:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  405c14:	ldr	x2, [sp, #104]
  405c18:	adrp	x1, 406000 <feof@plt+0x4c30>
  405c1c:	ldr	x0, [x0, #648]
  405c20:	add	x1, x1, #0xb78
  405c24:	ldr	x3, [x2, w3, sxtw #3]
  405c28:	ldr	x2, [x2]
  405c2c:	bl	401180 <fprintf@plt>
  405c30:	ldr	w0, [x20, #3536]
  405c34:	str	w0, [sp, #160]
  405c38:	ldr	x28, [x26, #16]
  405c3c:	ldr	x27, [x26, #32]
  405c40:	b	405af4 <feof@plt+0x4724>
  405c44:	cbnz	w23, 405cd8 <feof@plt+0x4908>
  405c48:	ldr	x19, [x26, #32]
  405c4c:	mov	x0, x19
  405c50:	bl	401170 <strlen@plt>
  405c54:	add	x19, x19, x0
  405c58:	str	x19, [x26, #32]
  405c5c:	mov	w2, #0x3a                  	// #58
  405c60:	mov	w0, #0x3f                  	// #63
  405c64:	ldrb	w3, [x21]
  405c68:	ldr	w25, [x20, #3536]
  405c6c:	cmp	w3, w2
  405c70:	ldr	w1, [x26, #8]
  405c74:	csel	w0, w2, w0, eq  // eq = none
  405c78:	ldr	x28, [x26, #16]
  405c7c:	b	405214 <feof@plt+0x3e44>
  405c80:	ldr	x2, [sp, #104]
  405c84:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  405c88:	mov	w3, w27
  405c8c:	adrp	x1, 406000 <feof@plt+0x4c30>
  405c90:	ldr	x0, [x0, #648]
  405c94:	add	x1, x1, #0xb50
  405c98:	ldr	x2, [x2]
  405c9c:	bl	401180 <fprintf@plt>
  405ca0:	b	405b28 <feof@plt+0x4758>
  405ca4:	ldr	x2, [sp, #104]
  405ca8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  405cac:	ldr	x3, [x22]
  405cb0:	adrp	x1, 406000 <feof@plt+0x4c30>
  405cb4:	ldr	x0, [x0, #648]
  405cb8:	add	x1, x1, #0xba0
  405cbc:	ldr	x2, [x2]
  405cc0:	bl	401180 <fprintf@plt>
  405cc4:	ldr	w0, [x20, #3536]
  405cc8:	str	w0, [sp, #160]
  405ccc:	ldr	x28, [x26, #16]
  405cd0:	ldr	x27, [x26, #32]
  405cd4:	b	405ba0 <feof@plt+0x47d0>
  405cd8:	ldr	x1, [sp, #104]
  405cdc:	ldr	x0, [sp, #160]
  405ce0:	ldr	x2, [x1]
  405ce4:	add	x3, x1, w0, sxtw #3
  405ce8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  405cec:	adrp	x1, 406000 <feof@plt+0x4c30>
  405cf0:	add	x1, x1, #0xaa8
  405cf4:	ldr	x0, [x0, #648]
  405cf8:	ldur	x3, [x3, #-8]
  405cfc:	bl	401180 <fprintf@plt>
  405d00:	b	405c48 <feof@plt+0x4878>
  405d04:	nop
  405d08:	stp	x29, x30, [sp, #-112]!
  405d0c:	mov	x29, sp
  405d10:	stp	x25, x26, [sp, #64]
  405d14:	adrp	x26, 418000 <_ZdlPvm@@Base+0x11bf8>
  405d18:	stp	x27, x28, [sp, #80]
  405d1c:	add	x28, x26, #0x250
  405d20:	stp	x19, x20, [sp, #16]
  405d24:	ldr	w20, [x26, #592]
  405d28:	stp	x23, x24, [sp, #48]
  405d2c:	adrp	x24, 418000 <_ZdlPvm@@Base+0x11bf8>
  405d30:	add	x19, x24, #0xdd0
  405d34:	stp	x21, x22, [sp, #32]
  405d38:	mov	x22, x2
  405d3c:	ldr	w2, [x28, #4]
  405d40:	str	w20, [x24, #3536]
  405d44:	mov	w21, w0
  405d48:	str	w2, [x19, #4]
  405d4c:	ldrb	w0, [x22]
  405d50:	cmp	w0, #0x3a
  405d54:	csel	w2, w2, wzr, ne  // ne = any
  405d58:	cmp	w21, #0x0
  405d5c:	b.le	4061c0 <feof@plt+0x4df0>
  405d60:	str	xzr, [x19, #16]
  405d64:	mov	x25, x1
  405d68:	cbz	w20, 405e28 <feof@plt+0x4a58>
  405d6c:	ldr	w0, [x19, #24]
  405d70:	cbnz	w0, 405eb8 <feof@plt+0x4ae8>
  405d74:	mov	w0, #0x1                   	// #1
  405d78:	str	xzr, [x19, #32]
  405d7c:	stp	w0, w20, [x19, #44]
  405d80:	str	w20, [x19, #52]
  405d84:	ldrb	w0, [x22]
  405d88:	cmp	w0, #0x2d
  405d8c:	b.eq	405e50 <feof@plt+0x4a80>  // b.none
  405d90:	cmp	w0, #0x2b
  405d94:	b.eq	406024 <feof@plt+0x4c54>  // b.none
  405d98:	mov	w1, #0x0                   	// #0
  405d9c:	str	wzr, [x19, #40]
  405da0:	mov	w0, w20
  405da4:	mov	w4, w20
  405da8:	mov	w3, #0x1                   	// #1
  405dac:	str	w3, [x19, #24]
  405db0:	mov	w3, w20
  405db4:	cmp	w1, #0x1
  405db8:	b.eq	405efc <feof@plt+0x4b2c>  // b.none
  405dbc:	cmp	w21, w4
  405dc0:	b.eq	405f78 <feof@plt+0x4ba8>  // b.none
  405dc4:	ldr	x23, [x25, w4, sxtw #3]
  405dc8:	ldrb	w0, [x23]
  405dcc:	cmp	w0, #0x2d
  405dd0:	b.ne	405e64 <feof@plt+0x4a94>  // b.any
  405dd4:	ldrb	w0, [x23, #1]
  405dd8:	cmp	w0, #0x2d
  405ddc:	b.ne	405e64 <feof@plt+0x4a94>  // b.any
  405de0:	ldrb	w0, [x23, #2]
  405de4:	cbnz	w0, 405e64 <feof@plt+0x4a94>
  405de8:	ldr	w20, [x19, #48]
  405dec:	add	w4, w4, #0x1
  405df0:	str	w4, [x24, #3536]
  405df4:	cmp	w20, w3
  405df8:	b.eq	406130 <feof@plt+0x4d60>  // b.none
  405dfc:	cmp	w4, w3
  405e00:	b.eq	405e14 <feof@plt+0x4a44>  // b.none
  405e04:	mov	x0, x25
  405e08:	mov	x1, x19
  405e0c:	bl	404128 <feof@plt+0x2d58>
  405e10:	ldr	w20, [x19, #48]
  405e14:	mov	w4, w21
  405e18:	mov	w3, w21
  405e1c:	str	w21, [x24, #3536]
  405e20:	str	w21, [x19, #52]
  405e24:	b	405f7c <feof@plt+0x4bac>
  405e28:	mov	w0, #0x1                   	// #1
  405e2c:	mov	w20, w0
  405e30:	str	w0, [x24, #3536]
  405e34:	mov	w0, #0x1                   	// #1
  405e38:	str	xzr, [x19, #32]
  405e3c:	stp	w0, w20, [x19, #44]
  405e40:	str	w20, [x19, #52]
  405e44:	ldrb	w0, [x22]
  405e48:	cmp	w0, #0x2d
  405e4c:	b.ne	405d90 <feof@plt+0x49c0>  // b.any
  405e50:	mov	w0, #0x2                   	// #2
  405e54:	add	x22, x22, #0x1
  405e58:	mov	w1, w0
  405e5c:	str	w0, [x19, #40]
  405e60:	b	405da0 <feof@plt+0x49d0>
  405e64:	ldrb	w0, [x23]
  405e68:	cmp	w0, #0x2d
  405e6c:	b.eq	405f98 <feof@plt+0x4bc8>  // b.none
  405e70:	ldr	w0, [x19, #40]
  405e74:	ldr	w2, [x19, #8]
  405e78:	cbz	w0, 4061b0 <feof@plt+0x4de0>
  405e7c:	add	w20, w4, #0x1
  405e80:	mov	w0, #0x1                   	// #1
  405e84:	str	w20, [x24, #3536]
  405e88:	str	x23, [x19, #16]
  405e8c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x11bf8>
  405e90:	str	w20, [x26, #592]
  405e94:	str	w2, [x28, #8]
  405e98:	str	x23, [x1, #3672]
  405e9c:	ldp	x19, x20, [sp, #16]
  405ea0:	ldp	x21, x22, [sp, #32]
  405ea4:	ldp	x23, x24, [sp, #48]
  405ea8:	ldp	x25, x26, [sp, #64]
  405eac:	ldp	x27, x28, [sp, #80]
  405eb0:	ldp	x29, x30, [sp], #112
  405eb4:	ret
  405eb8:	ldr	x27, [x19, #32]
  405ebc:	cbz	x27, 405ec8 <feof@plt+0x4af8>
  405ec0:	ldrb	w0, [x27]
  405ec4:	cbnz	w0, 405fa8 <feof@plt+0x4bd8>
  405ec8:	ldp	w0, w3, [x19, #48]
  405ecc:	ldr	w1, [x19, #40]
  405ed0:	cmp	w20, w3
  405ed4:	b.ge	405ee0 <feof@plt+0x4b10>  // b.tcont
  405ed8:	mov	w3, w20
  405edc:	str	w20, [x19, #52]
  405ee0:	cmp	w20, w0
  405ee4:	b.ge	406248 <feof@plt+0x4e78>  // b.tcont
  405ee8:	str	w20, [x19, #48]
  405eec:	mov	w0, w20
  405ef0:	mov	w4, w20
  405ef4:	cmp	w1, #0x1
  405ef8:	b.ne	405dbc <feof@plt+0x49ec>  // b.any
  405efc:	cmp	w0, w3
  405f00:	b.eq	406010 <feof@plt+0x4c40>  // b.none
  405f04:	cmp	w4, w3
  405f08:	b.eq	405f24 <feof@plt+0x4b54>  // b.none
  405f0c:	mov	x1, x19
  405f10:	mov	x0, x25
  405f14:	str	w2, [sp, #104]
  405f18:	bl	404128 <feof@plt+0x2d58>
  405f1c:	ldr	w3, [x24, #3536]
  405f20:	ldr	w2, [sp, #104]
  405f24:	cmp	w21, w3
  405f28:	b.le	40617c <feof@plt+0x4dac>
  405f2c:	sxtw	x3, w3
  405f30:	b	405f48 <feof@plt+0x4b78>
  405f34:	add	w4, w1, #0x1
  405f38:	str	w4, [x19]
  405f3c:	add	x3, x3, #0x1
  405f40:	cmp	w21, w3
  405f44:	b.le	405f68 <feof@plt+0x4b98>
  405f48:	ldr	x0, [x25, x3, lsl #3]
  405f4c:	mov	w1, w3
  405f50:	mov	w4, w3
  405f54:	ldrb	w5, [x0]
  405f58:	cmp	w5, #0x2d
  405f5c:	b.ne	405f34 <feof@plt+0x4b64>  // b.any
  405f60:	ldrb	w0, [x0, #1]
  405f64:	cbz	w0, 405f34 <feof@plt+0x4b64>
  405f68:	str	w4, [x19, #52]
  405f6c:	mov	w3, w4
  405f70:	cmp	w21, w4
  405f74:	b.ne	405dc4 <feof@plt+0x49f4>  // b.any
  405f78:	ldr	w20, [x19, #48]
  405f7c:	ldr	w2, [x19, #8]
  405f80:	cmp	w3, w20
  405f84:	ldr	x23, [x19, #16]
  405f88:	b.eq	406124 <feof@plt+0x4d54>  // b.none
  405f8c:	str	w20, [x24, #3536]
  405f90:	mov	w0, #0xffffffff            	// #-1
  405f94:	b	405e8c <feof@plt+0x4abc>
  405f98:	ldrb	w0, [x23, #1]
  405f9c:	cbz	w0, 405e70 <feof@plt+0x4aa0>
  405fa0:	add	x27, x23, #0x1
  405fa4:	mov	w20, w4
  405fa8:	add	x23, x27, #0x1
  405fac:	str	x23, [x19, #32]
  405fb0:	mov	x0, x22
  405fb4:	ldrb	w3, [x27]
  405fb8:	stp	w3, w2, [sp, #104]
  405fbc:	mov	w1, w3
  405fc0:	bl	4011e0 <strchr@plt>
  405fc4:	mov	x1, x0
  405fc8:	ldrb	w4, [x27, #1]
  405fcc:	ldp	w3, w2, [sp, #104]
  405fd0:	mov	w0, w3
  405fd4:	cbnz	w4, 405fe0 <feof@plt+0x4c10>
  405fd8:	add	w20, w20, #0x1
  405fdc:	str	w20, [x24, #3536]
  405fe0:	cmp	w3, #0x3a
  405fe4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405fe8:	b.eq	4060c8 <feof@plt+0x4cf8>  // b.none
  405fec:	ldrb	w5, [x1]
  405ff0:	ldrb	w4, [x1, #1]
  405ff4:	cmp	w5, #0x57
  405ff8:	b.eq	406034 <feof@plt+0x4c64>  // b.none
  405ffc:	cmp	w4, #0x3a
  406000:	b.eq	40608c <feof@plt+0x4cbc>  // b.none
  406004:	ldr	w2, [x19, #8]
  406008:	ldr	x23, [x19, #16]
  40600c:	b	405e8c <feof@plt+0x4abc>
  406010:	cmp	w4, w3
  406014:	b.eq	405f24 <feof@plt+0x4b54>  // b.none
  406018:	mov	w3, w4
  40601c:	str	w4, [x19, #48]
  406020:	b	405f24 <feof@plt+0x4b54>
  406024:	add	x22, x22, #0x1
  406028:	mov	w1, #0x0                   	// #0
  40602c:	str	wzr, [x19, #40]
  406030:	b	405da0 <feof@plt+0x49d0>
  406034:	cmp	w4, #0x3b
  406038:	b.ne	405ffc <feof@plt+0x4c2c>  // b.any
  40603c:	ldrb	w0, [x27, #1]
  406040:	cbnz	w0, 406050 <feof@plt+0x4c80>
  406044:	cmp	w21, w20
  406048:	b.eq	4061d0 <feof@plt+0x4e00>  // b.none
  40604c:	ldr	x23, [x25, w20, sxtw #3]
  406050:	add	w20, w20, #0x1
  406054:	str	w20, [x24, #3536]
  406058:	str	x23, [x19, #16]
  40605c:	str	x23, [x19, #32]
  406060:	ldrb	w0, [x23]
  406064:	cmp	w0, #0x3d
  406068:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40606c:	b.eq	406080 <feof@plt+0x4cb0>  // b.none
  406070:	ldrb	w0, [x23, #1]!
  406074:	cmp	w0, #0x3d
  406078:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40607c:	b.ne	406070 <feof@plt+0x4ca0>  // b.any
  406080:	mov	x0, #0x0                   	// #0
  406084:	ldr	x0, [x0]
  406088:	brk	#0x3e8
  40608c:	ldrb	w1, [x1, #2]
  406090:	ldrb	w4, [x27, #1]
  406094:	cmp	w1, #0x3a
  406098:	b.eq	40613c <feof@plt+0x4d6c>  // b.none
  40609c:	cbnz	w4, 40610c <feof@plt+0x4d3c>
  4060a0:	cmp	w21, w20
  4060a4:	b.eq	406184 <feof@plt+0x4db4>  // b.none
  4060a8:	add	w1, w20, #0x1
  4060ac:	ldr	w2, [x19, #8]
  4060b0:	ldr	x23, [x25, w20, sxtw #3]
  4060b4:	mov	w20, w1
  4060b8:	str	w1, [x24, #3536]
  4060bc:	str	x23, [x19, #16]
  4060c0:	str	xzr, [x19, #32]
  4060c4:	b	405e8c <feof@plt+0x4abc>
  4060c8:	cbz	w2, 4060f8 <feof@plt+0x4d28>
  4060cc:	ldr	w1, [x19, #44]
  4060d0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  4060d4:	ldr	x2, [x25]
  4060d8:	ldr	x0, [x0, #648]
  4060dc:	cbz	w1, 406158 <feof@plt+0x4d88>
  4060e0:	adrp	x1, 406000 <feof@plt+0x4c30>
  4060e4:	add	x1, x1, #0xb10
  4060e8:	str	w3, [sp, #104]
  4060ec:	bl	401180 <fprintf@plt>
  4060f0:	ldr	w3, [sp, #104]
  4060f4:	ldr	w20, [x24, #3536]
  4060f8:	mov	w2, w3
  4060fc:	mov	w0, #0x3f                  	// #63
  406100:	str	w3, [x19, #8]
  406104:	ldr	x23, [x19, #16]
  406108:	b	405e8c <feof@plt+0x4abc>
  40610c:	add	w20, w20, #0x1
  406110:	ldr	w2, [x19, #8]
  406114:	str	w20, [x24, #3536]
  406118:	str	x23, [x19, #16]
  40611c:	str	xzr, [x19, #32]
  406120:	b	405e8c <feof@plt+0x4abc>
  406124:	mov	w20, w4
  406128:	mov	w0, #0xffffffff            	// #-1
  40612c:	b	405e8c <feof@plt+0x4abc>
  406130:	mov	w20, w4
  406134:	str	w4, [x19, #48]
  406138:	b	405e14 <feof@plt+0x4a44>
  40613c:	cbz	w4, 406174 <feof@plt+0x4da4>
  406140:	add	w20, w20, #0x1
  406144:	str	w20, [x24, #3536]
  406148:	ldr	w2, [x19, #8]
  40614c:	str	x23, [x19, #16]
  406150:	str	xzr, [x19, #32]
  406154:	b	405e8c <feof@plt+0x4abc>
  406158:	adrp	x1, 406000 <feof@plt+0x4c30>
  40615c:	add	x1, x1, #0xb30
  406160:	str	w3, [sp, #104]
  406164:	bl	401180 <fprintf@plt>
  406168:	ldr	w3, [sp, #104]
  40616c:	ldr	w20, [x24, #3536]
  406170:	b	4060f8 <feof@plt+0x4d28>
  406174:	mov	x23, #0x0                   	// #0
  406178:	b	406148 <feof@plt+0x4d78>
  40617c:	mov	w4, w3
  406180:	b	405f68 <feof@plt+0x4b98>
  406184:	cbnz	w2, 4061fc <feof@plt+0x4e2c>
  406188:	str	w3, [x19, #8]
  40618c:	mov	w2, w3
  406190:	mov	w0, #0x3a                  	// #58
  406194:	mov	w1, #0x3f                  	// #63
  406198:	ldrb	w3, [x22]
  40619c:	str	xzr, [x19, #32]
  4061a0:	cmp	w3, w0
  4061a4:	csel	w0, w0, w1, eq  // eq = none
  4061a8:	ldr	x23, [x19, #16]
  4061ac:	b	405e8c <feof@plt+0x4abc>
  4061b0:	mov	w20, w4
  4061b4:	mov	w0, #0xffffffff            	// #-1
  4061b8:	ldr	x23, [x19, #16]
  4061bc:	b	405e8c <feof@plt+0x4abc>
  4061c0:	ldr	w2, [x19, #8]
  4061c4:	mov	w0, #0xffffffff            	// #-1
  4061c8:	ldr	x23, [x19, #16]
  4061cc:	b	405e8c <feof@plt+0x4abc>
  4061d0:	cbnz	w2, 406224 <feof@plt+0x4e54>
  4061d4:	str	w3, [x19, #8]
  4061d8:	mov	w2, w3
  4061dc:	mov	w0, #0x3a                  	// #58
  4061e0:	mov	w1, #0x3f                  	// #63
  4061e4:	ldrb	w3, [x22]
  4061e8:	ldr	w20, [x24, #3536]
  4061ec:	cmp	w3, w0
  4061f0:	csel	w0, w0, w1, eq  // eq = none
  4061f4:	ldr	x23, [x19, #16]
  4061f8:	b	405e8c <feof@plt+0x4abc>
  4061fc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  406200:	adrp	x1, 406000 <feof@plt+0x4c30>
  406204:	ldr	x2, [x25]
  406208:	add	x1, x1, #0xb50
  40620c:	ldr	x0, [x0, #648]
  406210:	str	w3, [sp, #104]
  406214:	bl	401180 <fprintf@plt>
  406218:	ldr	w20, [x24, #3536]
  40621c:	ldr	w3, [sp, #104]
  406220:	b	406188 <feof@plt+0x4db8>
  406224:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  406228:	adrp	x1, 406000 <feof@plt+0x4c30>
  40622c:	ldr	x2, [x25]
  406230:	add	x1, x1, #0xb50
  406234:	ldr	x0, [x0, #648]
  406238:	str	w3, [sp, #104]
  40623c:	bl	401180 <fprintf@plt>
  406240:	ldr	w3, [sp, #104]
  406244:	b	4061d4 <feof@plt+0x4e04>
  406248:	mov	w4, w20
  40624c:	mov	w20, w3
  406250:	b	405db0 <feof@plt+0x49e0>
  406254:	nop
  406258:	mov	w6, #0x0                   	// #0
  40625c:	mov	w5, #0x0                   	// #0
  406260:	b	404fc8 <feof@plt+0x3bf8>
  406264:	nop
  406268:	mov	x7, x5
  40626c:	mov	w6, #0x0                   	// #0
  406270:	mov	w5, #0x0                   	// #0
  406274:	b	404318 <feof@plt+0x2f48>
  406278:	mov	w6, #0x0                   	// #0
  40627c:	mov	w5, #0x1                   	// #1
  406280:	b	404fc8 <feof@plt+0x3bf8>
  406284:	nop
  406288:	mov	x7, x5
  40628c:	mov	w6, #0x0                   	// #0
  406290:	mov	w5, #0x1                   	// #1
  406294:	b	404318 <feof@plt+0x2f48>
  406298:	mov	w1, w0
  40629c:	tbz	w0, #31, 4062f0 <feof@plt+0x4f20>
  4062a0:	adrp	x3, 418000 <_ZdlPvm@@Base+0x11bf8>
  4062a4:	add	x3, x3, #0xe10
  4062a8:	mov	w6, #0x6667                	// #26215
  4062ac:	add	x3, x3, #0x14
  4062b0:	movk	w6, #0x6666, lsl #16
  4062b4:	mov	w5, #0x30                  	// #48
  4062b8:	smull	x0, w1, w6
  4062bc:	mov	x4, x3
  4062c0:	asr	x0, x0, #34
  4062c4:	sub	w0, w0, w1, asr #31
  4062c8:	add	w2, w0, w0, lsl #2
  4062cc:	sub	w2, w1, w2, lsl #1
  4062d0:	mov	w1, w0
  4062d4:	sub	w0, w5, w2
  4062d8:	strb	w0, [x3, #-1]!
  4062dc:	cbnz	w1, 4062b8 <feof@plt+0x4ee8>
  4062e0:	mov	w1, #0x2d                  	// #45
  4062e4:	sub	x0, x4, #0x2
  4062e8:	sturb	w1, [x3, #-1]
  4062ec:	ret
  4062f0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  4062f4:	add	x0, x0, #0xe10
  4062f8:	mov	w4, #0xcccd                	// #52429
  4062fc:	add	x0, x0, #0x14
  406300:	movk	w4, #0xcccc, lsl #16
  406304:	nop
  406308:	umull	x3, w1, w4
  40630c:	lsr	x3, x3, #35
  406310:	add	w2, w3, w3, lsl #2
  406314:	sub	w2, w1, w2, lsl #1
  406318:	mov	w1, w3
  40631c:	add	w2, w2, #0x30
  406320:	strb	w2, [x0, #-1]!
  406324:	cbnz	w3, 406308 <feof@plt+0x4f38>
  406328:	ret
  40632c:	nop
  406330:	adrp	x1, 418000 <_ZdlPvm@@Base+0x11bf8>
  406334:	add	x1, x1, #0xe10
  406338:	mov	w3, w0
  40633c:	mov	w4, #0xcccd                	// #52429
  406340:	add	x0, x1, #0x34
  406344:	movk	w4, #0xcccc, lsl #16
  406348:	umull	x2, w3, w4
  40634c:	cmp	w3, #0x9
  406350:	lsr	x2, x2, #35
  406354:	add	w1, w2, w2, lsl #2
  406358:	sub	w1, w3, w1, lsl #1
  40635c:	mov	w3, w2
  406360:	add	w1, w1, #0x30
  406364:	strb	w1, [x0, #-1]!
  406368:	b.hi	406348 <feof@plt+0x4f78>  // b.pmore
  40636c:	ret
  406370:	stp	x29, x30, [sp, #-32]!
  406374:	mov	x29, sp
  406378:	str	x19, [sp, #16]
  40637c:	mov	x19, x0
  406380:	bl	401170 <strlen@plt>
  406384:	mov	x2, x0
  406388:	mov	x1, x19
  40638c:	mov	w0, #0x2                   	// #2
  406390:	ldr	x19, [sp, #16]
  406394:	ldp	x29, x30, [sp], #32
  406398:	b	401320 <write@plt>
  40639c:	nop

00000000004063a0 <_Znwm@@Base>:
  4063a0:	cmp	x0, #0x0
  4063a4:	stp	x29, x30, [sp, #-16]!
  4063a8:	csinc	x0, x0, xzr, ne  // ne = any
  4063ac:	mov	x29, sp
  4063b0:	mov	w0, w0
  4063b4:	bl	401330 <malloc@plt>
  4063b8:	cbz	x0, 4063c4 <_Znwm@@Base+0x24>
  4063bc:	ldp	x29, x30, [sp], #16
  4063c0:	ret
  4063c4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x11bf8>
  4063c8:	ldr	x0, [x0, #3664]
  4063cc:	cbz	x0, 4063e0 <_Znwm@@Base+0x40>
  4063d0:	bl	406370 <feof@plt+0x4fa0>
  4063d4:	adrp	x0, 406000 <feof@plt+0x4c30>
  4063d8:	add	x0, x0, #0xbd0
  4063dc:	bl	406370 <feof@plt+0x4fa0>
  4063e0:	adrp	x0, 406000 <feof@plt+0x4c30>
  4063e4:	add	x0, x0, #0xbd8
  4063e8:	bl	406370 <feof@plt+0x4fa0>
  4063ec:	mov	w0, #0xffffffff            	// #-1
  4063f0:	bl	4011f0 <_exit@plt>
  4063f4:	nop

00000000004063f8 <_ZdlPv@@Base>:
  4063f8:	cbz	x0, 406400 <_ZdlPv@@Base+0x8>
  4063fc:	b	4011c0 <free@plt>
  406400:	ret
  406404:	nop

0000000000406408 <_ZdlPvm@@Base>:
  406408:	cbz	x0, 406410 <_ZdlPvm@@Base+0x8>
  40640c:	b	4011c0 <free@plt>
  406410:	ret
  406414:	nop
  406418:	stp	x29, x30, [sp, #-32]!
  40641c:	mov	x29, sp
  406420:	stp	x19, x20, [sp, #16]
  406424:	cbz	x0, 40645c <_ZdlPvm@@Base+0x54>
  406428:	mov	x19, x0
  40642c:	bl	401170 <strlen@plt>
  406430:	add	x20, x0, #0x1
  406434:	mov	x0, x20
  406438:	bl	401330 <malloc@plt>
  40643c:	mov	x2, x20
  406440:	mov	x1, x19
  406444:	mov	x19, x0
  406448:	bl	401130 <memcpy@plt>
  40644c:	mov	x0, x19
  406450:	ldp	x19, x20, [sp, #16]
  406454:	ldp	x29, x30, [sp], #32
  406458:	ret
  40645c:	mov	x19, #0x0                   	// #0
  406460:	mov	x0, x19
  406464:	ldp	x19, x20, [sp, #16]
  406468:	ldp	x29, x30, [sp], #32
  40646c:	ret
  406470:	stp	x29, x30, [sp, #-64]!
  406474:	mov	x29, sp
  406478:	stp	x19, x20, [sp, #16]
  40647c:	adrp	x20, 417000 <_ZdlPvm@@Base+0x10bf8>
  406480:	add	x20, x20, #0xdc0
  406484:	stp	x21, x22, [sp, #32]
  406488:	adrp	x21, 417000 <_ZdlPvm@@Base+0x10bf8>
  40648c:	add	x21, x21, #0xda0
  406490:	sub	x20, x20, x21
  406494:	mov	w22, w0
  406498:	stp	x23, x24, [sp, #48]
  40649c:	mov	x23, x1
  4064a0:	mov	x24, x2
  4064a4:	bl	4010d8 <_Znam@plt-0x38>
  4064a8:	cmp	xzr, x20, asr #3
  4064ac:	b.eq	4064d8 <_ZdlPvm@@Base+0xd0>  // b.none
  4064b0:	asr	x20, x20, #3
  4064b4:	mov	x19, #0x0                   	// #0
  4064b8:	ldr	x3, [x21, x19, lsl #3]
  4064bc:	mov	x2, x24
  4064c0:	add	x19, x19, #0x1
  4064c4:	mov	x1, x23
  4064c8:	mov	w0, w22
  4064cc:	blr	x3
  4064d0:	cmp	x20, x19
  4064d4:	b.ne	4064b8 <_ZdlPvm@@Base+0xb0>  // b.any
  4064d8:	ldp	x19, x20, [sp, #16]
  4064dc:	ldp	x21, x22, [sp, #32]
  4064e0:	ldp	x23, x24, [sp, #48]
  4064e4:	ldp	x29, x30, [sp], #64
  4064e8:	ret
  4064ec:	nop
  4064f0:	ret

Disassembly of section .fini:

00000000004064f4 <.fini>:
  4064f4:	stp	x29, x30, [sp, #-16]!
  4064f8:	mov	x29, sp
  4064fc:	ldp	x29, x30, [sp], #16
  406500:	ret
