Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Sep 25 12:39:15 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decrypt_top_timing_summary_routed.rpt -pb decrypt_top_timing_summary_routed.pb -rpx decrypt_top_timing_summary_routed.rpx -warn_on_violation
| Design       : decrypt_top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.196        0.000                      0                28396        0.027        0.000                      0                28396        1.691        0.000                       0                 16776  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.941}        5.882           170.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.196        0.000                      0                28396        0.027        0.000                      0                28396        1.691        0.000                       0                 16776  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 mem_x/mem_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            gf2mz/mul14/b_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.882ns  (clk rise@5.882ns - clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 2.606ns (46.844%)  route 2.957ns (53.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 10.420 - 5.882 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.719     4.946    mem_x/clk_IBUF_BUFG
    RAMB36_X6Y28         RAMB36E1                                     r  mem_x/mem_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      2.454     7.400 r  mem_x/mem_reg_3/DOBDO[23]
                         net (fo=4, routed)           2.957    10.358    mem_x/dob[131]
    SLICE_X137Y162       LUT2 (Prop_lut2_I0_O)        0.152    10.510 r  mem_x/b[34]_i_1__6/O
                         net (fo=1, routed)           0.000    10.510    gf2mz/mul14/mem_reg_4[48]
    SLICE_X137Y162       FDRE                                         r  gf2mz/mul14/b_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.882     5.882 r  
    U20                                               0.000     5.882 r  clk (IN)
                         net (fo=0)                   0.000     5.882    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.731 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.772    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.557    10.420    gf2mz/mul14/clk_IBUF_BUFG
    SLICE_X137Y162       FDRE                                         r  gf2mz/mul14/b_reg[34]/C
                         clock pessimism              0.246    10.666    
                         clock uncertainty           -0.035    10.631    
    SLICE_X137Y162       FDRE (Setup_fdre_C_D)        0.075    10.706    gf2mz/mul14/b_reg[34]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 RSR/CTRL/SA_mode_reg_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            RSR/SA/pivot_in_0_49_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.882ns  (clk rise@5.882ns - clk rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.580ns (10.726%)  route 4.828ns (89.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 10.400 - 5.882 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.835     5.063    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  RSR/CTRL/SA_mode_reg_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  RSR/CTRL/SA_mode_reg_rep__21/Q
                         net (fo=120, routed)         4.828    10.347    RSR/SA/AB_0_48/SA_mode_reg_rep__21
    SLICE_X74Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.471 r  RSR/SA/AB_0_48/pivot_in_0_49_i_1/O
                         net (fo=1, routed)           0.000    10.471    RSR/SA/pivot_out_0_48
    SLICE_X74Y100        FDRE                                         r  RSR/SA/pivot_in_0_49_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.882     5.882 r  
    U20                                               0.000     5.882 r  clk (IN)
                         net (fo=0)                   0.000     5.882    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.731 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.772    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.536    10.400    RSR/SA/clk_IBUF_BUFG
    SLICE_X74Y100        FDRE                                         r  RSR/SA/pivot_in_0_49_reg/C
                         clock pessimism              0.254    10.654    
                         clock uncertainty           -0.035    10.619    
    SLICE_X74Y100        FDRE (Setup_fdre_C_D)        0.079    10.698    RSR/SA/pivot_in_0_49_reg
  -------------------------------------------------------------------
                         required time                         10.698    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 RSR/CTRL/SA_mode_reg_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            RSR/SA/pivot_in_0_48_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.882ns  (clk rise@5.882ns - clk rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.580ns (10.726%)  route 4.828ns (89.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 10.400 - 5.882 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.835     5.063    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  RSR/CTRL/SA_mode_reg_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  RSR/CTRL/SA_mode_reg_rep__21/Q
                         net (fo=120, routed)         4.828    10.346    RSR/SA/AB_0_47/SA_mode_reg_rep__21
    SLICE_X74Y101        LUT6 (Prop_lut6_I4_O)        0.124    10.470 r  RSR/SA/AB_0_47/pivot_in_0_48_i_1/O
                         net (fo=1, routed)           0.000    10.470    RSR/SA/pivot_out_0_47
    SLICE_X74Y101        FDRE                                         r  RSR/SA/pivot_in_0_48_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.882     5.882 r  
    U20                                               0.000     5.882 r  clk (IN)
                         net (fo=0)                   0.000     5.882    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.731 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.772    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.536    10.400    RSR/SA/clk_IBUF_BUFG
    SLICE_X74Y101        FDRE                                         r  RSR/SA/pivot_in_0_48_reg/C
                         clock pessimism              0.254    10.654    
                         clock uncertainty           -0.035    10.619    
    SLICE_X74Y101        FDRE (Setup_fdre_C_D)        0.081    10.700    RSR/SA/pivot_in_0_48_reg
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 gf2mz/mul23/start_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            gf2mz/mul23/c_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.882ns  (clk rise@5.882ns - clk rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 0.518ns (9.819%)  route 4.757ns (90.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 10.391 - 5.882 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.654     4.882    gf2mz/mul23/clk_IBUF_BUFG
    SLICE_X72Y135        FDRE                                         r  gf2mz/mul23/start_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDRE (Prop_fdre_C_Q)         0.518     5.400 r  gf2mz/mul23/start_en_reg/Q
                         net (fo=167, routed)         4.757    10.157    gf2mz/mul23/start_en
    SLICE_X89Y189        FDRE                                         r  gf2mz/mul23/c_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.882     5.882 r  
    U20                                               0.000     5.882 r  clk (IN)
                         net (fo=0)                   0.000     5.882    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.731 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.772    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.528    10.391    gf2mz/mul23/clk_IBUF_BUFG
    SLICE_X89Y189        FDRE                                         r  gf2mz/mul23/c_reg[68]/C
                         clock pessimism              0.246    10.637    
                         clock uncertainty           -0.035    10.602    
    SLICE_X89Y189        FDRE (Setup_fdre_C_CE)      -0.205    10.397    gf2mz/mul23/c_reg[68]
  -------------------------------------------------------------------
                         required time                         10.397    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 gf2mz/mul23/start_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            gf2mz/mul23/c_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.882ns  (clk rise@5.882ns - clk rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.518ns (9.804%)  route 4.766ns (90.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 10.400 - 5.882 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.654     4.882    gf2mz/mul23/clk_IBUF_BUFG
    SLICE_X72Y135        FDRE                                         r  gf2mz/mul23/start_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDRE (Prop_fdre_C_Q)         0.518     5.400 r  gf2mz/mul23/start_en_reg/Q
                         net (fo=167, routed)         4.766    10.166    gf2mz/mul23/start_en
    SLICE_X93Y194        FDRE                                         r  gf2mz/mul23/c_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.882     5.882 r  
    U20                                               0.000     5.882 r  clk (IN)
                         net (fo=0)                   0.000     5.882    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.731 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.772    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.537    10.400    gf2mz/mul23/clk_IBUF_BUFG
    SLICE_X93Y194        FDRE                                         r  gf2mz/mul23/c_reg[74]/C
                         clock pessimism              0.246    10.646    
                         clock uncertainty           -0.035    10.611    
    SLICE_X93Y194        FDRE (Setup_fdre_C_CE)      -0.205    10.406    gf2mz/mul23/c_reg[74]
  -------------------------------------------------------------------
                         required time                         10.406    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            gf2mz/mul24/b_reg[79]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.882ns  (clk rise@5.882ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.456ns (8.614%)  route 4.837ns (91.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 10.414 - 5.882 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.647     4.875    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X87Y142        FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.456     5.331 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=1079, routed)        4.837    10.168    gf2mz/mul24/mul_start
    SLICE_X125Y182       FDRE                                         r  gf2mz/mul24/b_reg[79]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.882     5.882 r  
    U20                                               0.000     5.882 r  clk (IN)
                         net (fo=0)                   0.000     5.882    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.731 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.772    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.551    10.414    gf2mz/mul24/clk_IBUF_BUFG
    SLICE_X125Y182       FDRE                                         r  gf2mz/mul24/b_reg[79]/C
                         clock pessimism              0.246    10.660    
                         clock uncertainty           -0.035    10.625    
    SLICE_X125Y182       FDRE (Setup_fdre_C_CE)      -0.205    10.420    gf2mz/mul24/b_reg[79]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            gf2mz/mul24/b_reg[80]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.882ns  (clk rise@5.882ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.456ns (8.614%)  route 4.837ns (91.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 10.414 - 5.882 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.647     4.875    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X87Y142        FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.456     5.331 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=1079, routed)        4.837    10.168    gf2mz/mul24/mul_start
    SLICE_X125Y182       FDRE                                         r  gf2mz/mul24/b_reg[80]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.882     5.882 r  
    U20                                               0.000     5.882 r  clk (IN)
                         net (fo=0)                   0.000     5.882    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.731 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.772    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.551    10.414    gf2mz/mul24/clk_IBUF_BUFG
    SLICE_X125Y182       FDRE                                         r  gf2mz/mul24/b_reg[80]/C
                         clock pessimism              0.246    10.660    
                         clock uncertainty           -0.035    10.625    
    SLICE_X125Y182       FDRE (Setup_fdre_C_CE)      -0.205    10.420    gf2mz/mul24/b_reg[80]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            gf2mz/mul24/b_reg[81]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.882ns  (clk rise@5.882ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.456ns (8.614%)  route 4.837ns (91.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 10.414 - 5.882 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.647     4.875    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X87Y142        FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.456     5.331 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=1079, routed)        4.837    10.168    gf2mz/mul24/mul_start
    SLICE_X125Y182       FDRE                                         r  gf2mz/mul24/b_reg[81]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.882     5.882 r  
    U20                                               0.000     5.882 r  clk (IN)
                         net (fo=0)                   0.000     5.882    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.731 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.772    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.551    10.414    gf2mz/mul24/clk_IBUF_BUFG
    SLICE_X125Y182       FDRE                                         r  gf2mz/mul24/b_reg[81]/C
                         clock pessimism              0.246    10.660    
                         clock uncertainty           -0.035    10.625    
    SLICE_X125Y182       FDRE (Setup_fdre_C_CE)      -0.205    10.420    gf2mz/mul24/b_reg[81]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            gf2mz/mul24/b_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.882ns  (clk rise@5.882ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.456ns (8.614%)  route 4.837ns (91.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 10.414 - 5.882 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.647     4.875    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X87Y142        FDRE                                         r  gf2mz/ctrl/mul_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.456     5.331 r  gf2mz/ctrl/mul_start_reg/Q
                         net (fo=1079, routed)        4.837    10.168    gf2mz/mul24/mul_start
    SLICE_X125Y182       FDRE                                         r  gf2mz/mul24/b_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.882     5.882 r  
    U20                                               0.000     5.882 r  clk (IN)
                         net (fo=0)                   0.000     5.882    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.731 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.772    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.551    10.414    gf2mz/mul24/clk_IBUF_BUFG
    SLICE_X125Y182       FDRE                                         r  gf2mz/mul24/b_reg[82]/C
                         clock pessimism              0.246    10.660    
                         clock uncertainty           -0.035    10.625    
    SLICE_X125Y182       FDRE (Setup_fdre_C_CE)      -0.205    10.420    gf2mz/mul24/b_reg[82]
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 gf2mz/mul11/start_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            gf2mz/mul11/a_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.882ns  (clk rise@5.882ns - clk rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.774ns (13.982%)  route 4.762ns (86.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.543ns = ( 10.425 - 5.882 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.651     4.879    gf2mz/mul11/clk_IBUF_BUFG
    SLICE_X74Y137        FDRE                                         r  gf2mz/mul11/start_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478     5.357 r  gf2mz/mul11/start_en_reg/Q
                         net (fo=167, routed)         4.762    10.118    gf2mz/mul11/start_en
    SLICE_X126Y132       LUT4 (Prop_lut4_I2_O)        0.296    10.414 r  gf2mz/mul11/a[48]_i_1__15/O
                         net (fo=1, routed)           0.000    10.414    gf2mz/mul11/a[48]_i_1__15_n_0
    SLICE_X126Y132       FDRE                                         r  gf2mz/mul11/a_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.882     5.882 r  
    U20                                               0.000     5.882 r  clk (IN)
                         net (fo=0)                   0.000     5.882    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.731 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.772    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.561    10.425    gf2mz/mul11/clk_IBUF_BUFG
    SLICE_X126Y132       FDRE                                         r  gf2mz/mul11/a_reg[48]/C
                         clock pessimism              0.254    10.679    
                         clock uncertainty           -0.035    10.644    
    SLICE_X126Y132       FDRE (Setup_fdre_C_D)        0.031    10.675    gf2mz/mul11/a_reg[48]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  0.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 RSR/SA/swap_in_4_36_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            RSR/SA/swap_in_4_37_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.410%)  route 0.217ns (60.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.565     1.492    RSR/SA/clk_IBUF_BUFG
    SLICE_X83Y106        FDRE                                         r  RSR/SA/swap_in_4_36_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.141     1.633 r  RSR/SA/swap_in_4_36_reg/Q
                         net (fo=6, routed)           0.217     1.850    RSR/SA/swap_in_4_36
    SLICE_X85Y107        FDRE                                         r  RSR/SA/swap_in_4_37_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.835     2.014    RSR/SA/clk_IBUF_BUFG
    SLICE_X85Y107        FDRE                                         r  RSR/SA/swap_in_4_37_reg/C
                         clock pessimism             -0.257     1.757    
    SLICE_X85Y107        FDRE (Hold_fdre_C_D)         0.066     1.823    RSR/SA/swap_in_4_37_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 RSR/SA/data_col154_reg[154]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            RSR/SA/AB_0_154/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.029%)  route 0.255ns (54.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.653     1.581    RSR/SA/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  RSR/SA/data_col154_reg[154]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.164     1.745 r  RSR/SA/data_col154_reg[154]__0/Q
                         net (fo=5, routed)           0.255     2.000    RSR/SA/AB_0_154/data_in_0_154
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.045 r  RSR/SA/AB_0_154/r_i_1__814/O
                         net (fo=1, routed)           0.000     2.045    RSR/SA/AB_0_154/r_i_1__814_n_0
    SLICE_X49Y44         FDRE                                         r  RSR/SA/AB_0_154/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       1.002     2.181    RSR/SA/AB_0_154/clk_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  RSR/SA/AB_0_154/r_reg/C
                         clock pessimism             -0.260     1.921    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.091     2.012    RSR/SA/AB_0_154/r_reg
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/C_do_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            mem_S/mem_reg_2/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.571     1.498    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X89Y157        FDRE                                         r  gf2mz/ctrl/C_do_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y157        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  gf2mz/ctrl/C_do_reg[76]/Q
                         net (fo=1, routed)           0.106     1.745    mem_S/di[76]
    RAMB18_X5Y62         RAMB18E1                                     r  mem_S/mem_reg_2/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.883     2.062    mem_S/clk_IBUF_BUFG
    RAMB18_X5Y62         RAMB18E1                                     r  mem_S/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.505     1.557    
    RAMB18_X5Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.712    mem_S/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/C_do_reg[153]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            mem_S/mem_reg_4/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.570     1.497    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X77Y157        FDRE                                         r  gf2mz/ctrl/C_do_reg[153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y157        FDRE (Prop_fdre_C_Q)         0.141     1.638 r  gf2mz/ctrl/C_do_reg[153]/Q
                         net (fo=1, routed)           0.106     1.744    mem_S/di[153]
    RAMB18_X4Y63         RAMB18E1                                     r  mem_S/mem_reg_4/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.883     2.062    mem_S/clk_IBUF_BUFG
    RAMB18_X4Y63         RAMB18E1                                     r  mem_S/mem_reg_4/CLKARDCLK
                         clock pessimism             -0.506     1.556    
    RAMB18_X4Y63         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.155     1.711    mem_S/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            mem_x/mem_reg_3/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.586     1.513    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y143       FDRE                                         r  gf2mz/ctrl/B_dob_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y143       FDRE (Prop_fdre_C_Q)         0.141     1.654 r  gf2mz/ctrl/B_dob_reg[117]/Q
                         net (fo=1, routed)           0.106     1.760    mem_x/dib[117]
    RAMB36_X6Y28         RAMB36E1                                     r  mem_x/mem_reg_3/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.897     2.076    mem_x/clk_IBUF_BUFG
    RAMB36_X6Y28         RAMB36E1                                     r  mem_x/mem_reg_3/CLKBWRCLK
                         clock pessimism             -0.506     1.571    
    RAMB36_X6Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.726    mem_x/mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[280]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            mem_x/mem_reg_7/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.568     1.495    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X89Y132        FDRE                                         r  gf2mz/ctrl/B_doa_reg[280]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y132        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  gf2mz/ctrl/B_doa_reg[280]/Q
                         net (fo=1, routed)           0.107     1.743    mem_x/dia[280]
    RAMB36_X5Y26         RAMB36E1                                     r  mem_x/mem_reg_7/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.879     2.058    mem_x/clk_IBUF_BUFG
    RAMB36_X5Y26         RAMB36E1                                     r  mem_x/mem_reg_7/CLKARDCLK
                         clock pessimism             -0.506     1.553    
    RAMB36_X5Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.155     1.708    mem_x/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/C_do_reg[237]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            mem_S/mem_reg_6/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.573     1.500    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X77Y146        FDRE                                         r  gf2mz/ctrl/C_do_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y146        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  gf2mz/ctrl/C_do_reg[237]/Q
                         net (fo=1, routed)           0.108     1.749    mem_S/di[237]
    RAMB18_X4Y58         RAMB18E1                                     r  mem_S/mem_reg_6/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.886     2.065    mem_S/clk_IBUF_BUFG
    RAMB18_X4Y58         RAMB18E1                                     r  mem_S/mem_reg_6/CLKBWRCLK
                         clock pessimism             -0.507     1.559    
    RAMB18_X4Y58         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.714    mem_S/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[302]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            mem_x/mem_reg_8/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.564     1.491    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X89Y128        FDRE                                         r  gf2mz/ctrl/B_doa_reg[302]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  gf2mz/ctrl/B_doa_reg[302]/Q
                         net (fo=1, routed)           0.106     1.738    mem_x/dia[302]
    RAMB36_X5Y25         RAMB36E1                                     r  mem_x/mem_reg_8/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.874     2.053    mem_x/clk_IBUF_BUFG
    RAMB36_X5Y25         RAMB36E1                                     r  mem_x/mem_reg_8/CLKARDCLK
                         clock pessimism             -0.506     1.548    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     1.703    mem_x/mem_reg_8
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[305]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            mem_x/mem_reg_8/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.564     1.491    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X89Y127        FDRE                                         r  gf2mz/ctrl/B_doa_reg[305]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  gf2mz/ctrl/B_doa_reg[305]/Q
                         net (fo=1, routed)           0.106     1.738    mem_x/dia[305]
    RAMB36_X5Y25         RAMB36E1                                     r  mem_x/mem_reg_8/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.874     2.053    mem_x/clk_IBUF_BUFG
    RAMB36_X5Y25         RAMB36E1                                     r  mem_x/mem_reg_8/CLKARDCLK
                         clock pessimism             -0.506     1.548    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     1.703    mem_x/mem_reg_8
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 S1S2_dib_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Destination:            mem_S1S2/mem_reg_3/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.941ns period=5.882ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.644     1.572    clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  S1S2_dib_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  S1S2_dib_reg[122]/Q
                         net (fo=1, routed)           0.107     1.820    mem_S1S2/dib[122]
    RAMB36_X3Y17         RAMB36E1                                     r  mem_S1S2/mem_reg_3/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=16775, routed)       0.959     2.138    mem_S1S2/clk_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  mem_S1S2/mem_reg_3/CLKBWRCLK
                         clock pessimism             -0.510     1.628    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     1.783    mem_S1S2/mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.941 }
Period(ns):         5.882
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.882       2.938      RAMB18_X4Y49   mem_c/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.882       2.938      RAMB18_X4Y49   mem_c/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.882       2.938      RAMB18_X6Y44   mem_c/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.882       2.938      RAMB18_X6Y44   mem_c/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.882       2.938      RAMB36_X6Y25   mem_x/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.882       2.938      RAMB36_X6Y25   mem_x/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.882       2.938      RAMB18_X7Y52   mem_c/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.882       2.938      RAMB18_X7Y52   mem_c/mem_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.882       2.938      RAMB36_X6Y28   mem_x/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.882       2.938      RAMB36_X6Y28   mem_x/mem_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X64Y91   mem_finv/mem_reg_0_1_42_42/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X64Y91   mem_finv/mem_reg_0_1_43_43/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X64Y91   mem_finv/mem_reg_0_1_44_44/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X64Y91   mem_finv/mem_reg_0_1_45_45/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X48Y103  mem_finv/mem_reg_0_1_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X48Y103  mem_finv/mem_reg_0_1_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X48Y103  mem_finv/mem_reg_0_1_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X48Y103  mem_finv/mem_reg_0_1_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X60Y98   mem_finv/mem_reg_0_1_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X60Y98   mem_finv/mem_reg_0_1_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X60Y104  mem_finv/mem_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X60Y104  mem_finv/mem_reg_0_1_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X60Y104  mem_finv/mem_reg_0_1_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X60Y104  mem_finv/mem_reg_0_1_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X48Y98   mem_finv/mem_reg_0_1_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X48Y98   mem_finv/mem_reg_0_1_32_32/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X48Y98   mem_finv/mem_reg_0_1_33_33/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X48Y98   mem_finv/mem_reg_0_1_34_34/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X64Y98   mem_finv/mem_reg_0_1_35_35/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.941       1.691      SLICE_X64Y98   mem_finv/mem_reg_0_1_36_36/SP/CLK



