--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--	Grupo de Apoio ao Projeto de Hardware  - GAPH
--	Projeto X10GiGA - FINEP/PUCRS/TERACOM
--
--	Módulo:	Memória - Gerador de Frames - Prototipação
--	Autor:	Jeferson Camargo de Oliveira
--
-- 	FRAME:	0001
-- 	RAMB:	01
-- 	CONJ:	A
--
--	Módulo gerado em 17 de July de 2008 às 16h55min pelo
--	programa gerador de frames OTN do projeto X10GiGA.
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

----Pragma translate_off
library unisim ;
use unisim.vcomponents.all ;
----Pragma translate_on

entity FRAME0001_A1 is
port(
		addr	: in  std_logic_vector(9 downto 0);	-- Barramento de endereços da porta
		clk		: in  std_logic;					-- Entrada de clock para a porta
		dout	: out std_logic_vector(15 downto 0)	-- Saída de dados da porta
	);
end FRAME0001_A1;

architecture FRAME0001_A1 of FRAME0001_A1 is

	signal addrin	: std_logic_vector(9 downto 0);
	signal clkin	: std_logic;
	signal doutout	: std_logic_vector(15 downto 0);

	component RAMB16_S18 is
	generic(
		WRITE_MODE : string;
		INIT_00,INIT_01,INIT_02,INIT_03,INIT_04,INIT_05,INIT_06,INIT_07,
		INIT_08,INIT_09,INIT_0A,INIT_0B,INIT_0C,INIT_0D,INIT_0E,INIT_0F,
		INIT_10,INIT_11,INIT_12,INIT_13,INIT_14,INIT_15,INIT_16,INIT_17,
		INIT_18,INIT_19,INIT_1A,INIT_1B,INIT_1C,INIT_1D,INIT_1E,INIT_1F,
		INIT_20,INIT_21,INIT_22,INIT_23,INIT_24,INIT_25,INIT_26,INIT_27,
		INIT_28,INIT_29,INIT_2A,INIT_2B,INIT_2C,INIT_2D,INIT_2E,INIT_2F,
		INIT_30,INIT_31,INIT_32,INIT_33,INIT_34,INIT_35,INIT_36,INIT_37,
		INIT_38,INIT_39,INIT_3A,INIT_3B,INIT_3C,INIT_3D,INIT_3E,INIT_3F : bit_vector
	);
	port(
		DO   : out std_logic_vector(15 downto 0);	-- Port 16-bit Data Output
		DOP  : out std_logic_vector(1  downto 0);	-- Port 2-bit Parity Output
		ADDR : in  std_logic_vector(9  downto 0); 	-- Port 10-bit Address Input
		CLK  : in  std_logic;			 			-- Port Clock
		DI   : in  std_logic_vector(15 downto 0); 	-- Port 16-bit Data Input
		DIP  : in  std_logic_vector(1  downto 0); 	-- Port 2-bit parity Input
		EN   : in  std_logic;			 			-- Port RAM Enable Input
		SSR  : in  std_logic;			 			-- Port Synchronous Set/Reset Input
		WE   : in  std_logic			 			-- Port Write Enable Input
	);
	end component;

begin

	addrin <= addr;
	clkin  <= clk;
	dout   <= doutout;

	-- FRAME0001_RAMB01 instantiation
	FRAME0001_RAMB01 : RAMB16_S18
	generic map (

		-- The following generics are only necessary if you wish to change the default behavior.
		WRITE_MODE => "NO_CHANGE", 	-- WRITE_FIRST, READ_FIRST or NO_CHANGE

		-- The following generic INIT_xx declarations are only necessary
		-- if you wish to change the initial contents of the RAM to anything
		-- other than all zero's.
		INIT_00 => x"CC658C5F875D868B3E02EC71531B71F7E76289D4826D3373C3B1D36B05D2F628",
		INIT_01 => x"4B0BA83507372AA1BE92C145ACB6DA660A64E371D696DDF541116648A47049B8",
		INIT_02 => x"579203701AB01747EDEB76758C2182D7027ABAC068EAF8C516905BD0219BC13E",
		INIT_03 => x"DFA36C0AA085AE10364D165A8A37BA1BD415189C7A935F8CA69AD5EC39E21308",
		INIT_04 => x"F97A9597DC93D907AE47D1A32B465FC3C0D24D35CD80AD87633BD1BE69698661",
		INIT_05 => x"DA41348EBD57C7B1776EAD0880EBBEFB86BECD9B197DBB11A9BAC91E2E4E7F60",
		INIT_06 => x"B91D92BF36D63D929C2303AD642DCB95DA36654A69EE283857A7FFEF3E097388",
		INIT_07 => x"EE47EEDDE23118AD6446481635B4F92A1C341BF0AB3BFF6462EDAFE4B1D754FA",
		INIT_08 => x"CDE933AE4F188CCD5BFE6A307D499D5307347D3AA2EA592A29521DDAA9972A38",
		INIT_09 => x"EC7CD02F056E996DA56C3FB1EB8AF0985E16EFA970F5C4E8DC73FA6DDFD35EFC",
		INIT_0A => x"A9445B6B3C261A9E0C26565FA1212473FBBD1838061FC541DE145F9A2AC611C9",
		INIT_0B => x"9A28E55A22D0A14429559B6CCEA044558AF106444D0D0ADE1E3BBB4F0188D87A",
		INIT_0C => x"3611BDA965A8EFF92096A59019547DD123BBD79237E1EDDF942634D700CA10D8",
		INIT_0D => x"6F4D8709034011867F8F342399DB80805D5EA98EC8DC4667A4CDC7B495E3AC49",
		INIT_0E => x"FEFFC891AF1F89BE2140AE0F8A669AF395A49563F6DDF3EFB354AD0AC5199C04",
		INIT_0F => x"018342EDC71EF9648ABFE0B15E4C062157AFB68ABBE30F3B59D93A99CD98C980",
		INIT_10 => x"C39B8F101D6F528D3C36644F174713783C702D68FB1E1EACFAE42FAED8D72020",
		INIT_11 => x"9948BB46F5CB3234203F80BD196C5DC0F614E584A74366BCAE96353BB89B6DD1",
		INIT_12 => x"DE22982EB5975C342CA4C15FFB3376DED1986E02E490817031E0778409FAE743",
		INIT_13 => x"7FECC448DB4F536964F97F5F93975A15AB07880C66180F57A8E395DC21A522F7",
		INIT_14 => x"52F1BC5A7BABAD47155E0B55C1674A83156433C86173CDD16BAA8E0AD8B41A8E",
		INIT_15 => x"D19295E05BD2909E2B1640960978021AAC3E8C6DCB70F1FB5BC498E81FB6D52E",
		INIT_16 => x"EF9C181200E3E00B29EB66F36FE4D97992FB603FC3E7139046B7124799C25C24",
		INIT_17 => x"050DFE5379F377E29D193B069ABE1CEDB31441381EFC5C179B156354011A257C",
		INIT_18 => x"484CB283FA2592C30A466C4CDA691614CAF616AD92633AB854CA407FBB6FDF97",
		INIT_19 => x"4556F29BD9F7E8041958C1BA8E7F0F9EF4CAA8619FAFF21DB48351C394809681",
		INIT_1A => x"10EEB67952C3DC4C8C615F620A38617140CDE634A646672FC719713A4631B3CB",
		INIT_1B => x"2582C8FB7770A2218D94D365C9A931B49AB75D4BD09C4FF714C9B6DC9F455678",
		INIT_1C => x"3E7C661623F90F43F15703592E0D44C328E4056157AEED4CD0D17B42BDA9618C",
		INIT_1D => x"D9D22C23BCD5662300DD2C05B707BECD1AAB1A4A36445E657C88369D45622009",
		INIT_1E => x"E6B97F86B4886197C44BFF77B566740608D598A4239BB43D9EA600AB4BCDB209",
		INIT_1F => x"7452E9E61AE1ECF848E0321B47D8A4954495B4A367885BAB8C4705B7825E295C",
		INIT_20 => x"F1559BA75E14084BFE112951DF20A1787579701A6DBC17879B9F2E6D643EA416",
		INIT_21 => x"F25EDEC6DBEB3AEAD9A44B2D241A70B356C84248F99AB7C9D871651980D70406",
		INIT_22 => x"74178E4F1AD2FD6CF89915E0052F2CE2C973D45D110DA0E1DC0CE735B97A6929",
		INIT_23 => x"54ADDB3EB5464958239F4C8E541F6259870AF6ABD644BB4224E0A4BE561E1279",
		INIT_24 => x"50A2898A001F696351F5A12CED82B16BF56CBECB882EC0A741D9E039729CB53F",
		INIT_25 => x"149273A98F3CACFC1266C3DA5A36466F0869D7247DD143998A251CD31B5FFA6A",
		INIT_26 => x"AAB6A160C6676CAB250C852347FDD0280CC2285FA5803BB6CA062EB21CAC958E",
		INIT_27 => x"D5E86BB601A388D434B5EF11504CDF5806DFDCD97E67F8A6D78DB8A578084EB6",
		INIT_28 => x"94634A43D96FEA739BFEF383A13C4F3BF693158DCBE94A8D36EA791176DF8DF2",
		INIT_29 => x"6062E970419C3A2651DD6C4B940B291C5263B161AB586BD0AB5B0A07C657EA2D",
		INIT_2A => x"EFA32639EC65145B0B22F945ED273C1C7DC85908930B5D22274E0A2787E01B0F",
		INIT_2B => x"CA19B40C7E09D742A86BBB06515F3E19329B78033C9A6F6CDD066E0AE82457EF",
		INIT_2C => x"A34285EC42D7D4A2BCCC515662ABD57141F33BA3CF786E0F71E3E6015E15584A",
		INIT_2D => x"A9388BA98283B50D828442FB669B3C3E7749501414C4CCF339EC46B8B0657544",
		INIT_2E => x"A950D127733834E4412A2EB97E9AC70F960D8515054692B932DA50C69A480B2E",
		INIT_2F => x"50197954B145380576AAA55EBC31E305053491DED79199C6EC6D5AAD5B5A3D9F",
		INIT_30 => x"D0A1D213A4EA068352A0F728C508147A8B7ABA27850C7CDC30C02C35324B696B",
		INIT_31 => x"F67FA97BF85859296172F70ACD3795A2F3CAE59F69913E044C058B5502BEFCA1",
		INIT_32 => x"CCFC97611D0779E2CCDB84571319555DA6E991F069790473D2A4D2ABF4C0397A",
		INIT_33 => x"63E34A409EE3D3461D3F423BB23010E509D56F75142712FFC095573A7A58A436",
		INIT_34 => x"4FA4BE9276B68A51AFF8D6BB012C3F655D3DC9C87EDBB94D419778D5964CC199",
		INIT_35 => x"379512CBD011CA2BBB1AFBBCC715975395517BD8A115F4F93015AE8F5646D417",
		INIT_36 => x"CC6CF6DD70E21CB6668FC1F53ECE253EF32CDD5C7AEE454D71C2BA0C65D5826B",
		INIT_37 => x"4327AB9442A1A944B1B5D6987E44784939FB57A96CF9D570BBA5E6BC520B7A55",
		INIT_38 => x"B76763CE8C6591347DD74C9A9BBE536FAE3E0E45540CDA5175364F098ADB4E1F",
		INIT_39 => x"FA3CDE9244537FED0202BB34F5E22E143807DC49300EC320F2C1D3CFBBD5B3E2",
		INIT_3A => x"E2AF4E78F8BA89B2E653C4E16F39217221620F13C1867D79B4E52C2D3330A9A3",
		INIT_3B => x"C1AFDDB6C34EA0B19B873664A5FE87FEB1223400FEECD03ACB56D055DC6FB5C5",
		INIT_3C => x"4F2E867DF543F2B3FD6DE731AB59A2920A04AA86F1687CDBAFB69F6B8DD602B5",
		INIT_3D => x"4929D36132D4FD26A9297BE0F9432F353AE9BA0622347F9E03501EE44833DFAA",
		INIT_3E => x"8FD63031691D54CA2FF79E130DD6FAE4B74B82FA5BF3FFA6D97077885CA7E758",
		INIT_3F => x"04F31006CAF9B26DC0F9AE64543950F33907DEA45B67B163DAE0C8187093A377"
	)port map (
		DO   => doutout,			-- Port 16-bit Data Output
		DOP  => open,				-- Port 2-bit Parity Output
		ADDR => addrin,				-- Port 10-bit Address Input
		CLK  => clkin, 				-- Port Clock
		DI   => (others => '0'),	-- Port 16-bit Data Input
		DIP  => (others => '0'),	-- Port 2-bit parity Input
		EN   => '1',				-- Port RAM Enable Input
		SSR  => '0',				-- Port Synchronous Set/Reset Input
		WE   => '0'					-- Port Write Enable Input
	);
	-- End of FRAME0001_RAMB01 instantiation

end FRAME0001_A1;