// Seed: 986751709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_7;
  id_8(
      .id_0(1), .id_1(1 - id_5), .id_2(1 - 1)
  );
  assign id_5 = id_7;
  reg id_9;
  always #1
    @(id_3) begin : LABEL_0
      if (1'h0) id_5 <= 1'b0;
      else id_9 <= 1'b0;
    end
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri1 id_4,
    input logic id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    input wire id_9,
    output wand id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri1 id_13
);
  wor id_15, id_16;
  wire id_17;
  assign id_1 = 1 ? id_13 : id_6.id_7;
  wire id_18;
  always @(1) disable id_19;
  wire id_20;
  wire id_21;
  assign id_15 = 1;
  id_22 :
  assert property (@(posedge 1) 1 - 1)
  else id_19 <= id_5;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_20,
      id_18,
      id_19,
      id_21
  );
  assign modCall_1.id_9 = 0;
  wire id_23;
  wire id_24;
  always @(posedge 1);
endmodule
