{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716107507196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716107507196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 15:31:46 2024 " "Processing started: Sun May 19 15:31:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716107507196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107507196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_SingleCycleProcessor -c RISCV_SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_SingleCycleProcessor -c RISCV_SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107507196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716107507369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716107507369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ImmGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_instruction " "Found entity 1: Memory_instruction" {  } { { "Memory_instruction.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Memory_instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file add_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Fetch " "Found entity 1: Add_Fetch" {  } { { "Add_Fetch.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Add_Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_decoder " "Found entity 1: Main_decoder" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fetch " "Found entity 1: mux_fetch" {  } { { "mux_fetch.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/mux_fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_if.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_IF " "Found entity 1: stage_IF" {  } { { "stage_IF.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_id.v 2 2 " "Found 2 design units, including 2 entities, in source file stage_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_ID " "Found entity 1: stage_ID" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512912 ""} { "Info" "ISGN_ENTITY_NAME" "2 stage_ID_tb " "Found entity 2: stage_ID_tb" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512912 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMemory.v(19) " "Verilog HDL information at DataMemory.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "DataMemory.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/DataMemory.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716107512912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_EX " "Found entity 1: stage_EX" {  } { { "stage_EX.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc_imm.v 1 1 " "Found 1 design units, including 1 entities, in source file add_pc_imm.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_pc_imm " "Found entity 1: add_pc_imm" {  } { { "add_pc_imm.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/add_pc_imm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_singlecycleprocessor.v 2 2 " "Found 2 design units, including 2 entities, in source file riscv_singlecycleprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_SingleCycleProcessor " "Found entity 1: RISCV_SingleCycleProcessor" {  } { { "RISCV_SingleCycleProcessor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512914 ""} { "Info" "ISGN_ENTITY_NAME" "2 RISCV_SingleCycleProcessor_tb " "Found entity 2: RISCV_SingleCycleProcessor_tb" {  } { { "RISCV_SingleCycleProcessor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_WB " "Found entity 1: stage_WB" {  } { { "stage_WB.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716107512915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_rs1 stage_ID.v(103) " "Verilog HDL Implicit Net warning at stage_ID.v(103): created implicit net for \"addr_rs1\"" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716107512915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_rs2 stage_ID.v(104) " "Verilog HDL Implicit Net warning at stage_ID.v(104): created implicit net for \"addr_rs2\"" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716107512915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_rd stage_ID.v(105) " "Verilog HDL Implicit Net warning at stage_ID.v(105): created implicit net for \"addr_rd\"" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716107512915 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring local loop variables Memory_instruction.v(12) " "Verilog HDL error at Memory_instruction.v(12): declaring local loop variables is a SystemVerilog feature" {  } { { "Memory_instruction.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Memory_instruction.v" 12 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1716107512915 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/output_files/RISCV_SingleCycleProcessor.map.smsg " "Generated suppressed messages file D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/output_files/RISCV_SingleCycleProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512924 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716107512950 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 19 15:31:52 2024 " "Processing ended: Sun May 19 15:31:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716107512950 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716107512950 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716107512950 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107512950 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716107513507 ""}
