Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --rangecheck --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.vgapackage
Compiling package xil_defaultlib.components
Compiling package xil_defaultlib.bresenhampackage
Compiling architecture rtl of entity xil_defaultlib.Bresenham [bresenham_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot TB_behav
