INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/impl/timing/circuito_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module disp7
INFO: [VRFC 10-311] analyzing module fpga_basicIO
INFO: [VRFC 10-311] analyzing module glbl
