
---------- Begin Simulation Statistics ----------
final_tick                                28751525000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45275                       # Simulator instruction rate (inst/s)
host_mem_usage                                 846264                       # Number of bytes of host memory used
host_op_rate                                    86135                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   662.62                       # Real time elapsed on the host
host_tick_rate                               43390564                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000001                       # Number of instructions simulated
sim_ops                                      57074777                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028752                       # Number of seconds simulated
sim_ticks                                 28751525000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  36259781                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 22933150                       # number of cc regfile writes
system.cpu.committedInsts                    30000001                       # Number of Instructions Simulated
system.cpu.committedOps                      57074777                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.916768                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.916768                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2509278                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1993298                       # number of floating regfile writes
system.cpu.idleCycles                         4974686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               986977                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7741015                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.406274                       # Inst execution rate
system.cpu.iew.exec_refs                     19246777                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    7714050                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4296587                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              12748363                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               6352                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             78148                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              8618193                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            89889762                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              11532727                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1514600                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              80865030                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  16750                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1407756                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 901090                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1419130                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          15168                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       698496                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         288481                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  84329179                       # num instructions consuming a value
system.cpu.iew.wb_count                      79222684                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.651209                       # average fanout of values written-back
system.cpu.iew.wb_producers                  54915918                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.377713                       # insts written-back per cycle
system.cpu.iew.wb_sent                       80375049                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                114823473                       # number of integer regfile reads
system.cpu.int_regfile_writes                61029633                       # number of integer regfile writes
system.cpu.ipc                               0.521711                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.521711                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2050945      2.49%      2.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              60236522     73.12%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                49498      0.06%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 12053      0.01%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               45732      0.06%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6399      0.01%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                77192      0.09%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                37533      0.05%     75.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              131855      0.16%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4341      0.01%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             117      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             685      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              80      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            207      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10132296     12.30%     88.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5935892      7.21%     95.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1712289      2.08%     97.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1945758      2.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               82379630                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4491985                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8500951                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3923222                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7403952                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1666454                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020229                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  804301     48.26%     48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2673      0.16%     48.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    253      0.02%     48.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   225      0.01%     48.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     48.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     48.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   60      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 106928      6.42%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                267300     16.04%     70.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            406412     24.39%     95.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            78283      4.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               77503154                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          210587248                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     75299462                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         115315294                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   89860600                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  82379630                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               29162                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        32814985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            134120                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          20281                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     31702407                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      52528365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.568288                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.245224                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            29990067     57.09%     57.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4043380      7.70%     64.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3855664      7.34%     72.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3578460      6.81%     78.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3534288      6.73%     85.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2664007      5.07%     90.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2492847      4.75%     95.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1481943      2.82%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              887709      1.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        52528365                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.432613                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            606969                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           880423                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             12748363                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8618193                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                37353984                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         57503051                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          435524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   228                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91693                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        191579                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3603                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1321138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1056                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2644647                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1056                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                10947294                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8228647                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            960554                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4849981                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4184198                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             86.272462                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  591255                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          722748                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             159889                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           562859                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       117682                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        31585219                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            818915                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     47948160                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.190343                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.193188                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        31478475     65.65%     65.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4769623      9.95%     75.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2417751      5.04%     80.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3441022      7.18%     87.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1470522      3.07%     90.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          726752      1.52%     92.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          534781      1.12%     93.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          451820      0.94%     94.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2657414      5.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     47948160                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               57074777                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11951795                       # Number of memory references committed
system.cpu.commit.loads                       7407322                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        5668                       # Number of memory barriers committed
system.cpu.commit.branches                    6256849                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     942648                       # Number of committed floating point instructions.
system.cpu.commit.integer                    56281249                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                384261                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       542628      0.95%      0.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     44264784     77.56%     78.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        47135      0.08%     78.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        10742      0.02%     78.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        35556      0.06%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5216      0.01%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        57941      0.10%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        33024      0.06%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       123394      0.22%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1757      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           76      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          403      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           31      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           91      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7196387     12.61%     91.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4107835      7.20%     98.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       210935      0.37%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       436638      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     57074777                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2657414                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     14525426                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14525426                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     14918350                       # number of overall hits
system.cpu.dcache.overall_hits::total        14918350                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       442871                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         442871                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       449002                       # number of overall misses
system.cpu.dcache.overall_misses::total        449002                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11222379488                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11222379488                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11222379488                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11222379488                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14968297                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14968297                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15367352                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15367352                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029587                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029587                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029218                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029218                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25340.064010                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25340.064010                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24994.052338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24994.052338                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        62641                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          571                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2190                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.603196                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    47.583333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       214625                       # number of writebacks
system.cpu.dcache.writebacks::total            214625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       138509                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       138509                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       138509                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       138509                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       304362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       304362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       308497                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       308497                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7500810489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7500810489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7604585989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7604585989                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020334                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020334                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020075                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020075                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24644.372455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24644.372455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24650.437408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24650.437408                       # average overall mshr miss latency
system.cpu.dcache.replacements                 307230                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10059503                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10059503                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       363421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        363421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7638957000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7638957000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10422924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10422924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21019.580597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21019.580597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       135558                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       135558                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       227863                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       227863                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4052827000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4052827000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17786.244366                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17786.244366                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4465923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4465923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        79450                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79450                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3583422488                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3583422488                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017479                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017479                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45102.863285                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45102.863285                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2951                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2951                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76499                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76499                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3447983489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3447983489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45072.268775                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45072.268775                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       392924                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        392924                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6131                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6131                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       399055                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       399055                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    103775500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    103775500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010362                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010362                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25096.856106                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25096.856106                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.423704                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15227556                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            307742                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.481566                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.423704                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998874                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998874                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31042446                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31042446                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 24923302                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              11573624                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  14300287                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                830062                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 901090                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4048818                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                147849                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               97680682                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                640656                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    11542344                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7715972                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         71511                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         33628                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           26798226                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       53863508                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    10947294                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4935342                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24645693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2092164                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         26                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4211                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         33190                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          928                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   8488910                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                515803                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           52528365                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.993855                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.185484                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 35661380     67.89%     67.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   761074      1.45%     69.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1198870      2.28%     71.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1097736      2.09%     73.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1299223      2.47%     76.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1284373      2.45%     78.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1102550      2.10%     80.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   937434      1.78%     82.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  9185725     17.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             52528365                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.190378                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.936707                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      7397471                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7397471                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7397471                       # number of overall hits
system.cpu.icache.overall_hits::total         7397471                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1091433                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1091433                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1091433                       # number of overall misses
system.cpu.icache.overall_misses::total       1091433                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  16566756968                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16566756968                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  16566756968                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16566756968                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8488904                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8488904                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8488904                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8488904                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.128572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.128572                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.128572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.128572                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15178.904219                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15178.904219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15178.904219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15178.904219                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13397                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               588                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.784014                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1013849                       # number of writebacks
system.cpu.icache.writebacks::total           1013849                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        76363                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        76363                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        76363                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        76363                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      1015070                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1015070                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1015070                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1015070                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14674817976                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14674817976                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14674817976                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14674817976                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.119576                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.119576                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.119576                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.119576                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14456.951714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14456.951714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14456.951714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14456.951714                       # average overall mshr miss latency
system.cpu.icache.replacements                1013849                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7397471                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7397471                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1091433                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1091433                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  16566756968                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16566756968                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8488904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8488904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.128572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.128572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15178.904219                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15178.904219                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        76363                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        76363                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1015070                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1015070                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14674817976                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14674817976                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.119576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.119576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14456.951714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14456.951714                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.087334                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8412541                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1015070                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.287646                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.087334                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998217                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998217                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17992878                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17992878                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     8495981                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        109499                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      660460                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5341041                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 6024                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               15168                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                4073720                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                23742                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1612                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  28751525000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 901090                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 25563441                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6417512                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4899                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  14359837                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5281586                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               94549550                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 45349                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 348076                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  49382                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4784904                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              18                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           101880801                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   232324921                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                138917147                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2766320                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63900066                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 37980730                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     107                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  98                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3118874                       # count of insts added to the skid buffer
system.cpu.rob.reads                        133047580                       # The number of ROB reads
system.cpu.rob.writes                       181922160                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   57074777                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               976772                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               245357                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1222129                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              976772                       # number of overall hits
system.l2.overall_hits::.cpu.data              245357                       # number of overall hits
system.l2.overall_hits::total                 1222129                       # number of overall hits
system.l2.demand_misses::.cpu.inst              37501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              62385                       # number of demand (read+write) misses
system.l2.demand_misses::total                  99886                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             37501                       # number of overall misses
system.l2.overall_misses::.cpu.data             62385                       # number of overall misses
system.l2.overall_misses::total                 99886                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2806261000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4524082500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7330343500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2806261000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4524082500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7330343500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1014273                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           307742                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1322015                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1014273                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          307742                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1322015                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.036973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.202719                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075556                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.036973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.202719                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075556                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74831.631157                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72518.754508                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73387.096290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74831.631157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72518.754508                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73387.096290                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46061                       # number of writebacks
system.l2.writebacks::total                     46061                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         37501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         62385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             99886                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        37501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        62385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            99886                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2423940500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3887393250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6311333750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2423940500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3887393250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6311333750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.036973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.202719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075556                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.036973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.202719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075556                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64636.689688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62312.947824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63185.368820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64636.689688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62312.947824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63185.368820                       # average overall mshr miss latency
system.l2.replacements                          92473                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       214625                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           214625                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       214625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       214625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1013492                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1013492                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1013492                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1013492                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              756                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  756                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          756                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              756                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             33211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33211                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42628                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2972268000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2972268000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.562085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.562085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69725.720184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69725.720184                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2536458750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2536458750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.562085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.562085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59502.175800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59502.175800                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         976772                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             976772                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        37501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2806261000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2806261000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1014273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1014273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.036973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.036973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74831.631157                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74831.631157                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        37501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2423940500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2423940500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.036973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.036973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64636.689688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64636.689688                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        212146                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            212146                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1551814500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1551814500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       231903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        231903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.085195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78545.047325                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78545.047325                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1350934500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1350934500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.085195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.085195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68377.511768                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68377.511768                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8115.468224                       # Cycle average of tags in use
system.l2.tags.total_refs                     2643197                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100665                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.257359                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     100.326176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3782.534754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4232.607293                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.461735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.516676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990658                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1863                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21247289                       # Number of tag accesses
system.l2.tags.data_accesses                 21247289                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     46061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     37501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     62252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001084935500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2738                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2738                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              249190                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43337                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46061                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99886                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46061                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    133                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99886                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46061                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   85945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.430241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.365536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.930702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2736     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2738                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.814828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.783919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1650     60.26%     60.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      1.10%     61.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              989     36.12%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      2.12%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.29%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2738                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    8512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6392704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2947904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    222.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28750647500                       # Total gap between requests
system.mem_ctrls.avgGap                     196993.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2400064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3984128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2946496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 83476059.095995783806                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 138571014.928773343563                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 102481381.422376722097                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        37501                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        62385                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        46061                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1186385250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1829925250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 680214730500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31636.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29332.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14767693.50                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2400064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3992640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6392704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2400064                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2400064                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2947904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2947904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        37501                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        62385                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          99886                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        46061                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         46061                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     83476059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    138867069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        222343128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     83476059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     83476059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    102530353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       102530353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    102530353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     83476059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    138867069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       324873481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                99753                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               46039                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         8035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5656                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5223                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5922                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3445                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2507                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2958                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2851                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1145941750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             498765000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3016310500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11487.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30237.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               70984                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27722                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.21                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        47084                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   198.160224                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.905751                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   236.294960                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23139     49.14%     49.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13034     27.68%     76.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4094      8.70%     85.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1974      4.19%     89.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1201      2.55%     92.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          749      1.59%     93.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          564      1.20%     95.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          369      0.78%     95.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1960      4.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        47084                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6384192                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2946496                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              222.047074                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              102.481381                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       171124380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        90954765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      365153880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     121354560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2269250880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8579931270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3815380320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15413150055                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.081132                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9829977000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    959920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17961628000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       165069660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        87729015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      347082540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     118969020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2269250880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8637145590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3767199840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15392446545                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   535.361048                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9705054750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    959920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  18086550250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              57258                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46061                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45632                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42628                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         57258                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       291465                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       291465                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 291465                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9340608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9340608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9340608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             99886                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   99886    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               99886                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            93955750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          124857500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1246973                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       260686                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1013849                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          139017                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             756                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            756                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75839                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75839                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1015070                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       231903                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3043192                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       924226                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3967418                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    129799808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     33431488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              163231296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           93270                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2998912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1416041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003294                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057296                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1411377     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4664      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1416041                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  28751525000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2550797500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1522968771                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         462189103                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
