$date
	Fri May 05 20:39:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module a1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # carryIn $end
$var wire 1 $ carryOut $end
$var wire 1 % sum $end
$var wire 1 & w0 $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1%
1#
#2
1&
0#
1"
#3
1$
0%
1(
1#
#4
0$
1%
0(
0#
0"
1!
#5
1$
0%
1)
1#
#6
0)
0&
1'
0#
1"
#7
1%
1(
1)
1#
#8
