Analysis & Synthesis report for lab2_2
Wed Oct 19 03:05:41 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Oct 19 03:05:41 2022   ;
; Quartus II Version          ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name               ; lab2_2                                  ;
; Top-level Entity Name       ; sv27_4cmp                               ;
; Family                      ; MAX II                                  ;
; Total logic elements        ; 10                                      ;
; Total pins                  ; 14                                      ;
; Total virtual pins          ; 0                                       ;
; UFM blocks                  ; 0 / 1 ( 0 % )                           ;
+-----------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EPM240T100C5       ;                    ;
; Top-level entity name                                          ; sv27_4cmp          ; lab2_2             ;
; Family name                                                    ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                             ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------+
; s27_4cmp.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/s27_4cmp.bdf  ;
; v27_4cmp.v                       ; yes             ; User Verilog HDL File              ; C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v27_4cmp.v    ;
; sv27_4cmp.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/sv27_4cmp.bdf ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 10                      ;
;     -- Combinational with no register       ; 10                      ;
;     -- Register only                        ; 0                       ;
;     -- Combinational with a register        ; 0                       ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 7                       ;
;     -- 3 input functions                    ; 2                       ;
;     -- 2 input functions                    ; 1                       ;
;     -- 1 input functions                    ; 0                       ;
;     -- 0 input functions                    ; 0                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 10                      ;
;     -- arithmetic mode                      ; 0                       ;
;     -- qfbk mode                            ; 0                       ;
;     -- register cascade mode                ; 0                       ;
;     -- synchronous clear/load mode          ; 0                       ;
;     -- asynchronous clear/load mode         ; 0                       ;
;                                             ;                         ;
; Total registers                             ; 0                       ;
; I/O pins                                    ; 14                      ;
; Maximum fan-out node                        ; s27_4cmp:inst|inst14~52 ;
; Maximum fan-out                             ; 4                       ;
; Total fan-out                               ; 42                      ;
; Average fan-out                             ; 1.75                    ;
+---------------------------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                        ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name       ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------+--------------+
; |sv27_4cmp                 ; 10 (0)      ; 0            ; 0          ; 14   ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |sv27_4cmp                ; work         ;
;    |s27_4cmp:inst|         ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |sv27_4cmp|s27_4cmp:inst  ; work         ;
;    |v27_4cmp:inst1|        ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |sv27_4cmp|v27_4cmp:inst1 ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Oct 19 03:05:39 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_2 -c lab2_2
Info: Found 1 design units, including 1 entities, in source file s22_sum.bdf
    Info: Found entity 1: s22_sum
Info: Found 1 design units, including 1 entities, in source file v23_sum.v
    Info: Found entity 1: v23_sum
Info: Found 1 design units, including 1 entities, in source file sv23_sum.bdf
    Info: Found entity 1: sv23_sum
Info: Found 1 design units, including 1 entities, in source file s21_hs.bdf
    Info: Found entity 1: s21_hs
Info: Found 1 design units, including 1 entities, in source file s24_4sum.bdf
    Info: Found entity 1: s24_4sum
Info: Found 1 design units, including 1 entities, in source file v24_sum.v
    Info: Found entity 1: v24_sum
Info: Found 1 design units, including 1 entities, in source file sv24_sum.bdf
    Info: Found entity 1: sv24_sum
Info: Found 1 design units, including 1 entities, in source file s25_inc.bdf
    Info: Found entity 1: s25_inc
Info: Found 1 design units, including 1 entities, in source file v25_inc.v
    Info: Found entity 1: v25_inc
Info: Found 1 design units, including 1 entities, in source file sv25_inc.bdf
    Info: Found entity 1: sv25_inc
Info: Found 1 design units, including 1 entities, in source file s26_lsr.bdf
    Info: Found entity 1: s26_lsr
Info: Found 1 design units, including 1 entities, in source file v26_lsr.v
    Info: Found entity 1: v26_lsr
Info: Found 1 design units, including 1 entities, in source file sv26_lsr.bdf
    Info: Found entity 1: sv26_lsr
Info: Found 1 design units, including 1 entities, in source file s27_4cmp.bdf
    Info: Found entity 1: s27_4cmp
Info: Found 1 design units, including 1 entities, in source file v27_4cmp.v
    Info: Found entity 1: v27_4cmp
Info: Found 1 design units, including 1 entities, in source file sv27_4cmp.bdf
    Info: Found entity 1: sv27_4cmp
Info: Found 1 design units, including 1 entities, in source file v28_sum.v
    Info: Found entity 1: sum
Info: Found 1 design units, including 1 entities, in source file v28_hs.v
    Info: Found entity 1: hs
Warning: Can't analyze file -- file C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v_29_mul.v is missing
Info: Found 1 design units, including 1 entities, in source file v29_mul.v
    Info: Found entity 1: v29_mul
Info: Found 1 design units, including 1 entities, in source file s29_mul.bdf
    Info: Found entity 1: s29_mul
Info: Found 1 design units, including 1 entities, in source file v210_mul.v
    Info: Found entity 1: v210_mul
Info: Elaborating entity "sv27_4cmp" for the top level hierarchy
Info: Elaborating entity "s27_4cmp" for hierarchy "s27_4cmp:inst"
Info: Elaborating entity "v27_4cmp" for hierarchy "v27_4cmp:inst1"
Info: Implemented 24 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 6 output pins
    Info: Implemented 10 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 218 megabytes
    Info: Processing ended: Wed Oct 19 03:05:41 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


