ARM GAS  /tmp/ccTKQZMy.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"hall_detection.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Hall_start_detection,"ax",%progbits
  18              		.align	1
  19              		.global	Hall_start_detection
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Hall_start_detection:
  27              	.LFB235:
  28              		.file 1 "Core/Src/hall_detection.c"
   1:Core/Src/hall_detection.c **** /*
   2:Core/Src/hall_detection.c ****  * hall_detection.c
   3:Core/Src/hall_detection.c ****  *
   4:Core/Src/hall_detection.c ****  *  Created on: Jan 30, 2024
   5:Core/Src/hall_detection.c ****  *      Author: javier.munoz.saez@upc.edu
   6:Core/Src/hall_detection.c ****  */
   7:Core/Src/hall_detection.c **** 
   8:Core/Src/hall_detection.c **** #include "hall_detection.h" 		/*!< contains all enums, structs and includes neccesary for this .c, 
   9:Core/Src/hall_detection.c **** 
  10:Core/Src/hall_detection.c **** //Uncomment only one
  11:Core/Src/hall_detection.c **** //#define REAL_PHASES_A_B_calculated_C		/*!< our ADC is reading real current signals A and B, C=-A-
  12:Core/Src/hall_detection.c **** #define REAL_PHASES_A_C_calculated_B		/*!< our ADC is reading real current signals A and C, B=-A-C 
  13:Core/Src/hall_detection.c **** //#define REAL_PHASES_B_C_calculated_A		/*!< our ADC is reading real current signals B and C, A=-B-
  14:Core/Src/hall_detection.c **** 
  15:Core/Src/hall_detection.c **** #define TESTuart
  16:Core/Src/hall_detection.c **** #define TESTnodelay
  17:Core/Src/hall_detection.c **** 
  18:Core/Src/hall_detection.c **** #ifdef TESTuart
  19:Core/Src/hall_detection.c **** #include "usart.h"
  20:Core/Src/hall_detection.c **** #endif
  21:Core/Src/hall_detection.c **** 
  22:Core/Src/hall_detection.c **** #define MAXTICKs 1*888888		/*!< timeout for the algorithm, measured in 0.05s ticks , so 1000*0.05=5
  23:Core/Src/hall_detection.c **** #define lowpassfilter_ticks 15 						/*!< minimum number of ticks that should have passed in betwee
  24:Core/Src/hall_detection.c **** #define currentAplusBplusC (uint32_t)(3*(4096)/2)	/*!< the sum of the average of each currents shou
  25:Core/Src/hall_detection.c **** #define currentADCoffset (float) 0.0				/*!< as we are using already processed filtered currents, n
  26:Core/Src/hall_detection.c **** #define TOLERANCE_FACTOR_FOR_STATIONARY_CURRENTS 0.1
  27:Core/Src/hall_detection.c **** #define WAITING_STATIONARY_MAXZEROCROSSINGS 3
  28:Core/Src/hall_detection.c **** #define NUMBER_OF_VALID_MATCHING_RESULTS 3
  29:Core/Src/hall_detection.c **** 
  30:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/ccTKQZMy.s 			page 2


  31:Core/Src/hall_detection.c **** 
  32:Core/Src/hall_detection.c **** 
  33:Core/Src/hall_detection.c **** //LOCAL VARIABLES (only declared inside this .c file)
  34:Core/Src/hall_detection.c **** uint32_t ticks; 								/*!< ticks are the time measurement unit of this algorithm, each run of the
  35:Core/Src/hall_detection.c **** detection_state_enum detection_state=detection_DISABLED;	/*!< main enable disable variable, when it
  36:Core/Src/hall_detection.c **** hall_detection_general_struct general={0};
  37:Core/Src/hall_detection.c **** const hall_detection_general_struct empty_general={0};
  38:Core/Src/hall_detection.c **** 
  39:Core/Src/hall_detection.c **** 
  40:Core/Src/hall_detection.c **** 
  41:Core/Src/hall_detection.c **** 
  42:Core/Src/hall_detection.c **** 
  43:Core/Src/hall_detection.c **** 
  44:Core/Src/hall_detection.c **** 
  45:Core/Src/hall_detection.c **** 
  46:Core/Src/hall_detection.c **** 
  47:Core/Src/hall_detection.c **** //PUBLIC FUNCTIONS (also declared in the .h file)
  48:Core/Src/hall_detection.c **** void Hall_start_detection();
  49:Core/Src/hall_detection.c **** uint32_t Hall_is_detection_finished();
  50:Core/Src/hall_detection.c **** void Hall_Identification_Test_measurement(
  51:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
  52:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
  53:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
  54:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
  55:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
  56:Core/Src/hall_detection.c **** 		);
  57:Core/Src/hall_detection.c **** 
  58:Core/Src/hall_detection.c **** 
  59:Core/Src/hall_detection.c **** 
  60:Core/Src/hall_detection.c **** //PRIVATE FUNCTIONS (only declared inside this .c file)
  61:Core/Src/hall_detection.c **** //state machine
  62:Core/Src/hall_detection.c **** void resetVariables					(hall_detection_general_struct *gen);
  63:Core/Src/hall_detection.c **** void wait_for_the_current_stationary(detection_state_enum* state,hall_detection_general_struct *gen
  64:Core/Src/hall_detection.c **** void adquisition					(detection_state_enum* state,hall_detection_general_struct *gen,hall_pin_info*
  65:Core/Src/hall_detection.c **** void interpretation					(detection_state_enum* state,hall_detection_general_struct *gen);
  66:Core/Src/hall_detection.c **** void validation						(detection_state_enum* state,hall_detection_general_struct *gen);
  67:Core/Src/hall_detection.c **** void present_and_finish				(detection_state_enum* state,hall_detection_general_struct *gen);
  68:Core/Src/hall_detection.c **** 
  69:Core/Src/hall_detection.c **** void fill_buffers(
  70:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
  71:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
  72:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
  73:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
  74:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
  75:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
  76:Core/Src/hall_detection.c **** 		);
  77:Core/Src/hall_detection.c **** detection_YES_NO detect_N_zerocrossings	(hall_detection_general_struct *gen,uint32_t N);
  78:Core/Src/hall_detection.c **** void detect_N_current_zerocrossings	(uint32_t ticks,current_or_hall_measurements_struct* currx,uint
  79:Core/Src/hall_detection.c **** void detect_N_hall_zerocrossings	(uint32_t ticks,current_or_hall_measurements_struct* hallx,uint32_
  80:Core/Src/hall_detection.c **** void calculateElectricPeriod_inTicks(hall_detection_general_struct *gen, uint32_t samples);
  81:Core/Src/hall_detection.c **** detection_YES_NO is_deviation_from_period_acceptable(hall_detection_general_struct *gen, float tole
  82:Core/Src/hall_detection.c **** detection_YES_NO are_all_periods_stable(hall_detection_general_struct *gen, uint32_t samples);
  83:Core/Src/hall_detection.c **** int32_t absolute(int32_t x);
  84:Core/Src/hall_detection.c **** void assign_closest_phase_to_hall(hall_detection_general_struct *gen);
  85:Core/Src/hall_detection.c **** void assign_polarity(hall_detection_general_struct *gen);
  86:Core/Src/hall_detection.c **** 
  87:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/ccTKQZMy.s 			page 3


  88:Core/Src/hall_detection.c **** 
  89:Core/Src/hall_detection.c **** 
  90:Core/Src/hall_detection.c **** 
  91:Core/Src/hall_detection.c **** 
  92:Core/Src/hall_detection.c **** 
  93:Core/Src/hall_detection.c **** 
  94:Core/Src/hall_detection.c **** 
  95:Core/Src/hall_detection.c **** 
  96:Core/Src/hall_detection.c **** /**
  97:Core/Src/hall_detection.c **** * \brief public function , this should me called by anyone otside this .c .h to start the hall dete
  98:Core/Src/hall_detection.c **** */
  99:Core/Src/hall_detection.c **** void Hall_start_detection(){
  29              		.loc 1 99 28 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 100:Core/Src/hall_detection.c **** 	detection_state=detection_ENABLED;
  34              		.loc 1 100 2 view .LVU1
  35              		.loc 1 100 17 is_stmt 0 view .LVU2
  36 0000 014B     		ldr	r3, .L2
  37 0002 0122     		movs	r2, #1
  38 0004 1A70     		strb	r2, [r3]
 101:Core/Src/hall_detection.c **** }
  39              		.loc 1 101 1 view .LVU3
  40 0006 7047     		bx	lr
  41              	.L3:
  42              		.align	2
  43              	.L2:
  44 0008 00000000 		.word	.LANCHOR0
  45              		.cfi_endproc
  46              	.LFE235:
  48              		.section	.text.Hall_is_detection_finished,"ax",%progbits
  49              		.align	1
  50              		.global	Hall_is_detection_finished
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  54              		.fpu fpv4-sp-d16
  56              	Hall_is_detection_finished:
  57              	.LFB236:
 102:Core/Src/hall_detection.c **** 
 103:Core/Src/hall_detection.c **** /**
 104:Core/Src/hall_detection.c **** * \brief public function , this should me called by anyone otside this .c .h to figure out if the d
 105:Core/Src/hall_detection.c **** */
 106:Core/Src/hall_detection.c **** uint32_t Hall_is_detection_finished(){
  58              		.loc 1 106 38 is_stmt 1 view -0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
 107:Core/Src/hall_detection.c **** 	if(detection_state==detection_DISABLED){
  63              		.loc 1 107 2 view .LVU5
  64              		.loc 1 107 20 is_stmt 0 view .LVU6
  65 0000 034B     		ldr	r3, .L7
  66 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  67              		.loc 1 107 4 view .LVU7
ARM GAS  /tmp/ccTKQZMy.s 			page 4


  68 0004 0BB9     		cbnz	r3, .L6
 108:Core/Src/hall_detection.c **** 		return YES;
  69              		.loc 1 108 10 view .LVU8
  70 0006 0120     		movs	r0, #1
  71 0008 7047     		bx	lr
  72              	.L6:
 109:Core/Src/hall_detection.c **** 	}else{
 110:Core/Src/hall_detection.c **** 		return NO;
  73              		.loc 1 110 10 view .LVU9
  74 000a 0020     		movs	r0, #0
 111:Core/Src/hall_detection.c **** 	}
 112:Core/Src/hall_detection.c **** }
  75              		.loc 1 112 1 view .LVU10
  76 000c 7047     		bx	lr
  77              	.L8:
  78 000e 00BF     		.align	2
  79              	.L7:
  80 0010 00000000 		.word	.LANCHOR0
  81              		.cfi_endproc
  82              	.LFE236:
  84              		.section	.text.resetVariables,"ax",%progbits
  85              		.align	1
  86              		.global	resetVariables
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	resetVariables:
  93              	.LVL0:
  94              	.LFB238:
 113:Core/Src/hall_detection.c **** 
 114:Core/Src/hall_detection.c **** //https://dot-to-ascii.ggerganov.com/
 115:Core/Src/hall_detection.c **** /*
 116:Core/Src/hall_detection.c ****  *
 117:Core/Src/hall_detection.c **** +-------------------------+
 118:Core/Src/hall_detection.c **** |          start          |
 119:Core/Src/hall_detection.c **** +-------------------------+
 120:Core/Src/hall_detection.c ****   |
 121:Core/Src/hall_detection.c ****   |
 122:Core/Src/hall_detection.c ****   v
 123:Core/Src/hall_detection.c **** +-------------------------+
 124:Core/Src/hall_detection.c **** |                         | ---+
 125:Core/Src/hall_detection.c **** | WAIT_CURRENT_STATIONARY |    | still not stationary
 126:Core/Src/hall_detection.c **** |                         | <--+
 127:Core/Src/hall_detection.c **** +-------------------------+
 128:Core/Src/hall_detection.c ****   |
 129:Core/Src/hall_detection.c ****   |	the openloop stabilished
 130:Core/Src/hall_detection.c ****   v
 131:Core/Src/hall_detection.c **** +-------------------------+
 132:Core/Src/hall_detection.c **** |       ADQUISITION       | <+
 133:Core/Src/hall_detection.c **** +-------------------------+  |
 134:Core/Src/hall_detection.c ****   |                          |
 135:Core/Src/hall_detection.c ****   | zerocrossings detected   |
 136:Core/Src/hall_detection.c ****   v                          |
 137:Core/Src/hall_detection.c **** +-------------------------+  | still not 3 matching X!X!X! type results
 138:Core/Src/hall_detection.c **** |     INTERPRETATION      |  |
 139:Core/Src/hall_detection.c **** +-------------------------+  |
ARM GAS  /tmp/ccTKQZMy.s 			page 5


 140:Core/Src/hall_detection.c ****   |                          |
 141:Core/Src/hall_detection.c ****   | X!X!X! type result       |
 142:Core/Src/hall_detection.c ****   v                          |
 143:Core/Src/hall_detection.c **** +-------------------------+  |
 144:Core/Src/hall_detection.c **** |       VALIDATION        | -+
 145:Core/Src/hall_detection.c **** +-------------------------+
 146:Core/Src/hall_detection.c ****   |
 147:Core/Src/hall_detection.c ****   |	3 matching results, we are confident now
 148:Core/Src/hall_detection.c ****   v
 149:Core/Src/hall_detection.c **** +-------------------------+
 150:Core/Src/hall_detection.c **** |   PRESENTATION_FINISH   |
 151:Core/Src/hall_detection.c **** +-------------------------+
 152:Core/Src/hall_detection.c ****   |
 153:Core/Src/hall_detection.c ****   |
 154:Core/Src/hall_detection.c ****   v
 155:Core/Src/hall_detection.c **** +-------------------------+
 156:Core/Src/hall_detection.c **** |           end           |
 157:Core/Src/hall_detection.c **** +-------------------------+
 158:Core/Src/hall_detection.c **** 
 159:Core/Src/hall_detection.c **** */
 160:Core/Src/hall_detection.c **** /**
 161:Core/Src/hall_detection.c **** * \brief public function, to be included inside a 20Khz interruption routine, it manages the state 
 162:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 163:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 164:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 165:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 166:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 167:Core/Src/hall_detection.c **** */
 168:Core/Src/hall_detection.c **** void Hall_Identification_Test_measurement(
 169:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 170:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 171:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 172:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 173:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 174:Core/Src/hall_detection.c **** 		){
 175:Core/Src/hall_detection.c **** 	switch (detection_state) {
 176:Core/Src/hall_detection.c **** 		case detection_ENABLED:
 177:Core/Src/hall_detection.c **** 			ticks=0;
 178:Core/Src/hall_detection.c **** 			resetVariables(&general);
 179:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 180:Core/Src/hall_detection.c **** 			break;
 181:Core/Src/hall_detection.c **** 		case detection_WAIT_CURRENT_STATIONARY:
 182:Core/Src/hall_detection.c **** 			wait_for_the_current_stationary(&detection_state,&general,H1_gpio,H2_gpio,H3_gpio,ADCcurr1,ADCcu
 183:Core/Src/hall_detection.c **** 			ticks++;
 184:Core/Src/hall_detection.c **** 			break;
 185:Core/Src/hall_detection.c **** 		case detection_ADQUISITION:
 186:Core/Src/hall_detection.c **** 			adquisition(&detection_state,&general,H1_gpio,H2_gpio,H3_gpio,ADCcurr1,ADCcurr2);
 187:Core/Src/hall_detection.c **** 			ticks++;
 188:Core/Src/hall_detection.c **** 			break;
 189:Core/Src/hall_detection.c **** 		case detection_INTERPRETATION:
 190:Core/Src/hall_detection.c **** 			interpretation(&detection_state, &general);
 191:Core/Src/hall_detection.c **** 			ticks++;
 192:Core/Src/hall_detection.c **** 			break;
 193:Core/Src/hall_detection.c **** 		case detection_VALIDATION:
 194:Core/Src/hall_detection.c **** 			ticks++;
 195:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 196:Core/Src/hall_detection.c **** 			ticks++;
ARM GAS  /tmp/ccTKQZMy.s 			page 6


 197:Core/Src/hall_detection.c **** 			break;
 198:Core/Src/hall_detection.c **** 		case detection_PRESENTATION_FINISH:
 199:Core/Src/hall_detection.c **** 			present_and_finish(&detection_state,&general);
 200:Core/Src/hall_detection.c **** 			ticks++;
 201:Core/Src/hall_detection.c **** 			break;
 202:Core/Src/hall_detection.c **** 		case detection_ERROR_OR_TIMEOUT:
 203:Core/Src/hall_detection.c **** 			detection_state=detection_DISABLED;
 204:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 205:Core/Src/hall_detection.c **** 		default:
 206:Core/Src/hall_detection.c **** 			break;
 207:Core/Src/hall_detection.c **** 	}
 208:Core/Src/hall_detection.c **** }
 209:Core/Src/hall_detection.c **** 
 210:Core/Src/hall_detection.c **** /**
 211:Core/Src/hall_detection.c **** * \brief just resets to 0 the huge structure used by the detection
 212:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, pointer to the huge structure.
 213:Core/Src/hall_detection.c **** */
 214:Core/Src/hall_detection.c **** void resetVariables(hall_detection_general_struct *gen){
  95              		.loc 1 214 56 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 214 56 is_stmt 0 view .LVU12
 100 0000 08B5     		push	{r3, lr}
 101              	.LCFI0:
 102              		.cfi_def_cfa_offset 8
 103              		.cfi_offset 3, -8
 104              		.cfi_offset 14, -4
 215:Core/Src/hall_detection.c **** 	*gen=empty_general;		//i dont want to use memset, so we sacrifice flash memory space filled with 0
 105              		.loc 1 215 2 is_stmt 1 view .LVU13
 106              		.loc 1 215 6 is_stmt 0 view .LVU14
 107 0002 4FF4E272 		mov	r2, #452
 108 0006 0021     		movs	r1, #0
 109 0008 FFF7FEFF 		bl	memset
 110              	.LVL1:
 216:Core/Src/hall_detection.c **** }
 111              		.loc 1 216 1 view .LVU15
 112 000c 08BD     		pop	{r3, pc}
 113              		.cfi_endproc
 114              	.LFE238:
 116              		.section	.text.validation,"ax",%progbits
 117              		.align	1
 118              		.global	validation
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 122              		.fpu fpv4-sp-d16
 124              	validation:
 125              	.LVL2:
 126              	.LFB242:
 217:Core/Src/hall_detection.c **** 
 218:Core/Src/hall_detection.c **** 
 219:Core/Src/hall_detection.c **** /**
 220:Core/Src/hall_detection.c **** * \brief the motor running in open loop control needs a bit of time to lock in place so current sig
 221:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 222:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 223:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
ARM GAS  /tmp/ccTKQZMy.s 			page 7


 224:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 225:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 226:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 227:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 228:Core/Src/hall_detection.c **** */
 229:Core/Src/hall_detection.c **** void wait_for_the_current_stationary(detection_state_enum* state,hall_detection_general_struct *gen
 230:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 231:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 232:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 233:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 234:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 235:Core/Src/hall_detection.c **** 		){
 236:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 237:Core/Src/hall_detection.c **** 	fill_buffers(gen, H1_gpio, H2_gpio, H3_gpio, ADCcurr1, ADCcurr2);
 238:Core/Src/hall_detection.c **** 	//timeout
 239:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 240:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 241:Core/Src/hall_detection.c **** 		return;
 242:Core/Src/hall_detection.c **** 	}
 243:Core/Src/hall_detection.c **** 
 244:Core/Src/hall_detection.c ****     //endofadquisition
 245:Core/Src/hall_detection.c **** 	if(ticks>general.start_adquisition_ticks+2){//run alone signals_adquisition() to pre-fill the buff
 246:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 247:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 248:Core/Src/hall_detection.c **** 				resetVariables(gen);
 249:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 250:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 251:Core/Src/hall_detection.c **** 				return;
 252:Core/Src/hall_detection.c **** 			}else{
 253:Core/Src/hall_detection.c **** 				resetVariables(gen);
 254:Core/Src/hall_detection.c **** 			}
 255:Core/Src/hall_detection.c **** 		}
 256:Core/Src/hall_detection.c **** 	}
 257:Core/Src/hall_detection.c **** }
 258:Core/Src/hall_detection.c **** 
 259:Core/Src/hall_detection.c **** /**
 260:Core/Src/hall_detection.c **** * \brief similar to wait_for_the_current_stationary(), but this time we mean it, we are adquiring t
 261:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 262:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 263:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 264:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 265:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 266:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 267:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 268:Core/Src/hall_detection.c **** */
 269:Core/Src/hall_detection.c **** void adquisition(
 270:Core/Src/hall_detection.c **** 		detection_state_enum* state,
 271:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
 272:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 273:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 274:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 275:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 276:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 277:Core/Src/hall_detection.c **** 		){
 278:Core/Src/hall_detection.c **** 
 279:Core/Src/hall_detection.c **** 	fill_buffers(gen, H1_gpio, H2_gpio, H3_gpio, ADCcurr1, ADCcurr2);
 280:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/ccTKQZMy.s 			page 8


 281:Core/Src/hall_detection.c **** 	//timeout
 282:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 283:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 284:Core/Src/hall_detection.c **** 		return;
 285:Core/Src/hall_detection.c **** 	}
 286:Core/Src/hall_detection.c **** 
 287:Core/Src/hall_detection.c **** 	if(ticks>general.start_adquisition_ticks+2){//run alone signals_adquisition() to pre-fill the buff
 288:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 289:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 290:Core/Src/hall_detection.c **** 			*state=detection_INTERPRETATION;
 291:Core/Src/hall_detection.c **** 		}
 292:Core/Src/hall_detection.c **** 	}
 293:Core/Src/hall_detection.c **** }
 294:Core/Src/hall_detection.c **** 
 295:Core/Src/hall_detection.c **** /**
 296:Core/Src/hall_detection.c **** * \brief once we adquired the data we are trying to make sense out of it.
 297:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 298:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 299:Core/Src/hall_detection.c **** */
 300:Core/Src/hall_detection.c **** void interpretation(detection_state_enum* state,hall_detection_general_struct *gen){
 301:Core/Src/hall_detection.c **** 
 302:Core/Src/hall_detection.c **** 	//timeout
 303:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 304:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 305:Core/Src/hall_detection.c **** 		return;
 306:Core/Src/hall_detection.c **** 	}
 307:Core/Src/hall_detection.c **** 
 308:Core/Src/hall_detection.c **** 	assign_closest_phase_to_hall(gen);
 309:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 310:Core/Src/hall_detection.c **** 	gen->numberOfresults++;
 311:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 312:Core/Src/hall_detection.c **** 
 313:Core/Src/hall_detection.c **** 
 314:Core/Src/hall_detection.c **** }
 315:Core/Src/hall_detection.c **** 
 316:Core/Src/hall_detection.c **** /**
 317:Core/Src/hall_detection.c **** * \brief once we interpreted enough data, we validate results
 318:Core/Src/hall_detection.c **** * this function has a cyclomatic complexity of 19, that should be improved
 319:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 320:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 321:Core/Src/hall_detection.c **** */
 322:Core/Src/hall_detection.c **** void validation(detection_state_enum* state,hall_detection_general_struct *gen){
 127              		.loc 1 322 80 is_stmt 1 view -0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 0
 130              		@ frame_needed = 0, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 323:Core/Src/hall_detection.c **** 
 324:Core/Src/hall_detection.c **** 	//timeout or 	//reached results buffer full capacity
 325:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs || gen->numberOfresults>TOTAL_NUMBEROFRESULTS){
 132              		.loc 1 325 2 view .LVU17
 133              		.loc 1 325 11 is_stmt 0 view .LVU18
 134 0000 4C4B     		ldr	r3, .L41
 135 0002 1A68     		ldr	r2, [r3]
 136              		.loc 1 325 4 view .LVU19
 137 0004 4C4B     		ldr	r3, .L41+4
 138 0006 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccTKQZMy.s 			page 9


 139 0008 00F29180 		bhi	.L32
 322:Core/Src/hall_detection.c **** 
 140              		.loc 1 322 80 discriminator 1 view .LVU20
 141 000c F0B4     		push	{r4, r5, r6, r7}
 142              	.LCFI1:
 143              		.cfi_def_cfa_offset 16
 144              		.cfi_offset 4, -16
 145              		.cfi_offset 5, -12
 146              		.cfi_offset 6, -8
 147              		.cfi_offset 7, -4
 148              		.loc 1 325 27 discriminator 1 view .LVU21
 149 000e D1F85461 		ldr	r6, [r1, #340]
 150              		.loc 1 325 21 discriminator 1 view .LVU22
 151 0012 062E     		cmp	r6, #6
 152 0014 02D8     		bhi	.L35
 153              	.LBB2:
 326:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 327:Core/Src/hall_detection.c **** 		return;
 328:Core/Src/hall_detection.c **** 	}
 329:Core/Src/hall_detection.c **** 
 330:Core/Src/hall_detection.c **** 	uint32_t all_phases_not_repeated=0;
 331:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < NUMBEROFPHASES; ++ i) {
 154              		.loc 1 331 16 view .LVU23
 155 0016 0022     		movs	r2, #0
 156              	.LBE2:
 330:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < NUMBEROFPHASES; ++ i) {
 157              		.loc 1 330 11 view .LVU24
 158 0018 1446     		mov	r4, r2
 159 001a 08E0     		b	.L13
 160              	.L35:
 326:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 161              		.loc 1 326 3 is_stmt 1 view .LVU25
 326:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 162              		.loc 1 326 9 is_stmt 0 view .LVU26
 163 001c 0723     		movs	r3, #7
 164 001e 0370     		strb	r3, [r0]
 327:Core/Src/hall_detection.c **** 	}
 165              		.loc 1 327 3 is_stmt 1 view .LVU27
 166              	.L11:
 332:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 333:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 334:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 335:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 336:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 337:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 338:Core/Src/hall_detection.c **** 		}
 339:Core/Src/hall_detection.c **** 	}
 340:Core/Src/hall_detection.c **** 
 341:Core/Src/hall_detection.c **** 	if(all_phases_not_repeated==((1<<hall_A)+(1<<hall_B)+(1<<hall_C))){
 342:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 343:Core/Src/hall_detection.c **** 	}else{
 344:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=NO;
 345:Core/Src/hall_detection.c **** 	}
 346:Core/Src/hall_detection.c **** 
 347:Core/Src/hall_detection.c **** 
 348:Core/Src/hall_detection.c **** 
 349:Core/Src/hall_detection.c **** 	if(gen->numberOfresults>=NUMBER_OF_VALID_MATCHING_RESULTS){			//only if enough adquisitions were m
ARM GAS  /tmp/ccTKQZMy.s 			page 10


 350:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 351:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 352:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 353:Core/Src/hall_detection.c **** 				for (uint32_t j = i+1; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 354:Core/Src/hall_detection.c **** 					if(
 355:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 356:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 357:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 358:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 359:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 360:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 361:Core/Src/hall_detection.c **** 							){//do they match?
 362:Core/Src/hall_detection.c **** 							number_of_results_matching++;
 363:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS-1){
 364:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 365:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 366:Core/Src/hall_detection.c **** 							return;
 367:Core/Src/hall_detection.c **** 						}
 368:Core/Src/hall_detection.c **** 					}
 369:Core/Src/hall_detection.c **** 				}
 370:Core/Src/hall_detection.c **** 			}
 371:Core/Src/hall_detection.c **** 
 372:Core/Src/hall_detection.c **** 		}
 373:Core/Src/hall_detection.c **** 	}else{
 374:Core/Src/hall_detection.c **** 		*state=detection_ADQUISITION;
 375:Core/Src/hall_detection.c **** 		return;
 376:Core/Src/hall_detection.c **** 	}
 377:Core/Src/hall_detection.c **** }
 167              		.loc 1 377 1 is_stmt 0 view .LVU28
 168 0020 F0BC     		pop	{r4, r5, r6, r7}
 169              	.LCFI2:
 170              		.cfi_remember_state
 171              		.cfi_restore 7
 172              		.cfi_restore 6
 173              		.cfi_restore 5
 174              		.cfi_restore 4
 175              		.cfi_def_cfa_offset 0
 176 0022 7047     		bx	lr
 177              	.LVL3:
 178              	.L15:
 179              	.LCFI3:
 180              		.cfi_restore_state
 181              	.LBB3:
 334:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 182              		.loc 1 334 9 is_stmt 1 view .LVU29
 334:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 183              		.loc 1 334 11 is_stmt 0 view .LVU30
 184 0024 012B     		cmp	r3, #1
 185 0026 0FD0     		beq	.L36
 336:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 186              		.loc 1 336 9 is_stmt 1 view .LVU31
 336:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 187              		.loc 1 336 11 is_stmt 0 view .LVU32
 188 0028 022B     		cmp	r3, #2
 189 002a 10D0     		beq	.L37
 190              	.L16:
 331:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
ARM GAS  /tmp/ccTKQZMy.s 			page 11


 191              		.loc 1 331 44 discriminator 2 view .LVU33
 192 002c 0132     		adds	r2, r2, #1
 193              	.LVL4:
 194              	.L13:
 331:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 195              		.loc 1 331 2 discriminator 1 view .LVU34
 196 002e 022A     		cmp	r2, #2
 197 0030 10D8     		bhi	.L38
 332:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 198              		.loc 1 332 3 is_stmt 1 view .LVU35
 332:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 199              		.loc 1 332 39 is_stmt 0 view .LVU36
 200 0032 731E     		subs	r3, r6, #1
 332:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 201              		.loc 1 332 53 view .LVU37
 202 0034 01EB0313 		add	r3, r1, r3, lsl #4
 203 0038 1344     		add	r3, r3, r2
 204 003a 93F86431 		ldrb	r3, [r3, #356]	@ zero_extendqisi2
 332:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 205              		.loc 1 332 5 view .LVU38
 206 003e 002B     		cmp	r3, #0
 207 0040 F0D1     		bne	.L15
 333:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 208              		.loc 1 333 4 is_stmt 1 view .LVU39
 333:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 209              		.loc 1 333 27 is_stmt 0 view .LVU40
 210 0042 44F00104 		orr	r4, r4, #1
 211              	.LVL5:
 333:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 212              		.loc 1 333 27 view .LVU41
 213 0046 F1E7     		b	.L16
 214              	.L36:
 335:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 215              		.loc 1 335 4 is_stmt 1 view .LVU42
 335:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 216              		.loc 1 335 27 is_stmt 0 view .LVU43
 217 0048 44F00204 		orr	r4, r4, #2
 218              	.LVL6:
 335:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 219              		.loc 1 335 27 view .LVU44
 220 004c EEE7     		b	.L16
 221              	.L37:
 337:Core/Src/hall_detection.c **** 		}
 222              		.loc 1 337 4 is_stmt 1 view .LVU45
 337:Core/Src/hall_detection.c **** 		}
 223              		.loc 1 337 27 is_stmt 0 view .LVU46
 224 004e 44F00404 		orr	r4, r4, #4
 225              	.LVL7:
 337:Core/Src/hall_detection.c **** 		}
 226              		.loc 1 337 27 view .LVU47
 227 0052 EBE7     		b	.L16
 228              	.L38:
 337:Core/Src/hall_detection.c **** 		}
 229              		.loc 1 337 27 view .LVU48
 230              	.LBE3:
 341:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 231              		.loc 1 341 2 is_stmt 1 view .LVU49
ARM GAS  /tmp/ccTKQZMy.s 			page 12


 341:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 232              		.loc 1 341 4 is_stmt 0 view .LVU50
 233 0054 072C     		cmp	r4, #7
 234 0056 09D0     		beq	.L39
 344:Core/Src/hall_detection.c **** 	}
 235              		.loc 1 344 3 is_stmt 1 view .LVU51
 344:Core/Src/hall_detection.c **** 	}
 236              		.loc 1 344 36 is_stmt 0 view .LVU52
 237 0058 731E     		subs	r3, r6, #1
 344:Core/Src/hall_detection.c **** 	}
 238              		.loc 1 344 48 view .LVU53
 239 005a 01EB0313 		add	r3, r1, r3, lsl #4
 240 005e 0022     		movs	r2, #0
 241              	.LVL8:
 344:Core/Src/hall_detection.c **** 	}
 242              		.loc 1 344 48 view .LVU54
 243 0060 83F85C21 		strb	r2, [r3, #348]
 244              	.L20:
 349:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 245              		.loc 1 349 2 is_stmt 1 view .LVU55
 349:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 246              		.loc 1 349 4 is_stmt 0 view .LVU56
 247 0064 022E     		cmp	r6, #2
 248 0066 5FD9     		bls	.L40
 249              	.LBB4:
 350:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 250              		.loc 1 350 17 view .LVU57
 251 0068 0024     		movs	r4, #0
 252              	.LVL9:
 350:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 253              		.loc 1 350 17 view .LVU58
 254 006a 52E0     		b	.L21
 255              	.LVL10:
 256              	.L39:
 350:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 257              		.loc 1 350 17 view .LVU59
 258              	.LBE4:
 342:Core/Src/hall_detection.c **** 	}else{
 259              		.loc 1 342 3 is_stmt 1 view .LVU60
 342:Core/Src/hall_detection.c **** 	}else{
 260              		.loc 1 342 36 is_stmt 0 view .LVU61
 261 006c 731E     		subs	r3, r6, #1
 342:Core/Src/hall_detection.c **** 	}else{
 262              		.loc 1 342 48 view .LVU62
 263 006e 01EB0313 		add	r3, r1, r3, lsl #4
 264 0072 0122     		movs	r2, #1
 265              	.LVL11:
 342:Core/Src/hall_detection.c **** 	}else{
 266              		.loc 1 342 48 view .LVU63
 267 0074 83F85C21 		strb	r2, [r3, #348]
 268 0078 F4E7     		b	.L20
 269              	.LVL12:
 270              	.L25:
 271              	.LBB10:
 272              	.LBB5:
 273              	.LBB6:
 353:Core/Src/hall_detection.c **** 					if(
ARM GAS  /tmp/ccTKQZMy.s 			page 13


 274              		.loc 1 353 54 discriminator 2 view .LVU64
 275 007a 0133     		adds	r3, r3, #1
 276              	.LVL13:
 277              	.L24:
 353:Core/Src/hall_detection.c **** 					if(
 278              		.loc 1 353 5 discriminator 1 view .LVU65
 279 007c 9E42     		cmp	r6, r3
 280 007e 47D9     		bls	.L23
 354:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 281              		.loc 1 354 6 is_stmt 1 view .LVU66
 355:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 282              		.loc 1 355 34 is_stmt 0 view .LVU67
 283 0080 04F11602 		add	r2, r4, #22
 284 0084 01EB0212 		add	r2, r1, r2, lsl #4
 285 0088 1579     		ldrb	r5, [r2, #4]	@ zero_extendqisi2
 355:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 286              		.loc 1 355 65 view .LVU68
 287 008a 03F11602 		add	r2, r3, #22
 288 008e 01EB0212 		add	r2, r1, r2, lsl #4
 289 0092 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 354:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 290              		.loc 1 354 8 view .LVU69
 291 0094 9542     		cmp	r5, r2
 292 0096 F0D1     		bne	.L25
 356:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 293              		.loc 1 356 34 view .LVU70
 294 0098 01EB0412 		add	r2, r1, r4, lsl #4
 295 009c 92F86551 		ldrb	r5, [r2, #357]	@ zero_extendqisi2
 356:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 296              		.loc 1 356 65 view .LVU71
 297 00a0 01EB0312 		add	r2, r1, r3, lsl #4
 298 00a4 92F86521 		ldrb	r2, [r2, #357]	@ zero_extendqisi2
 355:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 299              		.loc 1 355 69 view .LVU72
 300 00a8 9542     		cmp	r5, r2
 301 00aa E6D1     		bne	.L25
 357:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 302              		.loc 1 357 34 view .LVU73
 303 00ac 01EB0412 		add	r2, r1, r4, lsl #4
 304 00b0 92F86651 		ldrb	r5, [r2, #358]	@ zero_extendqisi2
 357:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 305              		.loc 1 357 65 view .LVU74
 306 00b4 01EB0312 		add	r2, r1, r3, lsl #4
 307 00b8 92F86621 		ldrb	r2, [r2, #358]	@ zero_extendqisi2
 356:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 308              		.loc 1 356 69 view .LVU75
 309 00bc 9542     		cmp	r5, r2
 310 00be DCD1     		bne	.L25
 358:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 311              		.loc 1 358 37 view .LVU76
 312 00c0 04F11602 		add	r2, r4, #22
 313 00c4 01EB0212 		add	r2, r1, r2, lsl #4
 314 00c8 D579     		ldrb	r5, [r2, #7]	@ zero_extendqisi2
 358:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 315              		.loc 1 358 71 view .LVU77
 316 00ca 03F11602 		add	r2, r3, #22
 317 00ce 01EB0212 		add	r2, r1, r2, lsl #4
ARM GAS  /tmp/ccTKQZMy.s 			page 14


 318 00d2 D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 357:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 319              		.loc 1 357 69 view .LVU78
 320 00d4 9542     		cmp	r5, r2
 321 00d6 D0D1     		bne	.L25
 359:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 322              		.loc 1 359 37 view .LVU79
 323 00d8 01EB0412 		add	r2, r1, r4, lsl #4
 324 00dc 92F86851 		ldrb	r5, [r2, #360]	@ zero_extendqisi2
 359:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 325              		.loc 1 359 71 view .LVU80
 326 00e0 01EB0312 		add	r2, r1, r3, lsl #4
 327 00e4 92F86821 		ldrb	r2, [r2, #360]	@ zero_extendqisi2
 358:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 328              		.loc 1 358 75 view .LVU81
 329 00e8 9542     		cmp	r5, r2
 330 00ea C6D1     		bne	.L25
 360:Core/Src/hall_detection.c **** 							){//do they match?
 331              		.loc 1 360 37 view .LVU82
 332 00ec 01EB0412 		add	r2, r1, r4, lsl #4
 333 00f0 92F86951 		ldrb	r5, [r2, #361]	@ zero_extendqisi2
 360:Core/Src/hall_detection.c **** 							){//do they match?
 334              		.loc 1 360 71 view .LVU83
 335 00f4 01EB0312 		add	r2, r1, r3, lsl #4
 336 00f8 92F86921 		ldrb	r2, [r2, #361]	@ zero_extendqisi2
 359:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 337              		.loc 1 359 75 view .LVU84
 338 00fc 9542     		cmp	r5, r2
 339 00fe BCD1     		bne	.L25
 362:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS-1){
 340              		.loc 1 362 8 is_stmt 1 view .LVU85
 362:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS-1){
 341              		.loc 1 362 34 is_stmt 0 view .LVU86
 342 0100 0137     		adds	r7, r7, #1
 343              	.LVL14:
 363:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 344              		.loc 1 363 7 is_stmt 1 view .LVU87
 363:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 345              		.loc 1 363 9 is_stmt 0 view .LVU88
 346 0102 012F     		cmp	r7, #1
 347 0104 B9D9     		bls	.L25
 364:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 348              		.loc 1 364 8 is_stmt 1 view .LVU89
 364:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 349              		.loc 1 364 33 is_stmt 0 view .LVU90
 350 0106 C1F85841 		str	r4, [r1, #344]
 365:Core/Src/hall_detection.c **** 							return;
 351              		.loc 1 365 8 is_stmt 1 view .LVU91
 365:Core/Src/hall_detection.c **** 							return;
 352              		.loc 1 365 14 is_stmt 0 view .LVU92
 353 010a 0623     		movs	r3, #6
 354              	.LVL15:
 365:Core/Src/hall_detection.c **** 							return;
 355              		.loc 1 365 14 view .LVU93
 356 010c 0370     		strb	r3, [r0]
 366:Core/Src/hall_detection.c **** 						}
 357              		.loc 1 366 8 is_stmt 1 view .LVU94
ARM GAS  /tmp/ccTKQZMy.s 			page 15


 358 010e 87E7     		b	.L11
 359              	.LVL16:
 360              	.L23:
 366:Core/Src/hall_detection.c **** 						}
 361              		.loc 1 366 8 is_stmt 0 view .LVU95
 362              	.LBE6:
 363              	.LBE5:
 350:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 364              		.loc 1 350 50 discriminator 2 view .LVU96
 365 0110 0134     		adds	r4, r4, #1
 366              	.LVL17:
 367              	.L21:
 350:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 368              		.loc 1 350 3 discriminator 1 view .LVU97
 369 0112 A642     		cmp	r6, r4
 370 0114 84D9     		bls	.L11
 351:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 371              		.loc 1 351 4 is_stmt 1 view .LVU98
 351:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 372              		.loc 1 351 22 is_stmt 0 view .LVU99
 373 0116 01EB0413 		add	r3, r1, r4, lsl #4
 374 011a 93F85C31 		ldrb	r3, [r3, #348]	@ zero_extendqisi2
 351:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 375              		.loc 1 351 6 view .LVU100
 376 011e 012B     		cmp	r3, #1
 377 0120 F6D1     		bne	.L23
 378              	.LBB9:
 352:Core/Src/hall_detection.c **** 				for (uint32_t j = i+1; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 379              		.loc 1 352 5 is_stmt 1 view .LVU101
 380              	.LVL18:
 353:Core/Src/hall_detection.c **** 					if(
 381              		.loc 1 353 5 view .LVU102
 382              	.LBB7:
 353:Core/Src/hall_detection.c **** 					if(
 383              		.loc 1 353 10 view .LVU103
 353:Core/Src/hall_detection.c **** 					if(
 384              		.loc 1 353 19 is_stmt 0 view .LVU104
 385 0122 631C     		adds	r3, r4, #1
 386              	.LVL19:
 353:Core/Src/hall_detection.c **** 					if(
 387              		.loc 1 353 19 view .LVU105
 388              	.LBE7:
 352:Core/Src/hall_detection.c **** 				for (uint32_t j = i+1; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 389              		.loc 1 352 14 view .LVU106
 390 0124 0027     		movs	r7, #0
 391              	.LBB8:
 353:Core/Src/hall_detection.c **** 					if(
 392              		.loc 1 353 5 view .LVU107
 393 0126 A9E7     		b	.L24
 394              	.LVL20:
 395              	.L40:
 353:Core/Src/hall_detection.c **** 					if(
 396              		.loc 1 353 5 view .LVU108
 397              	.LBE8:
 398              	.LBE9:
 399              	.LBE10:
 374:Core/Src/hall_detection.c **** 		return;
ARM GAS  /tmp/ccTKQZMy.s 			page 16


 400              		.loc 1 374 3 is_stmt 1 view .LVU109
 374:Core/Src/hall_detection.c **** 		return;
 401              		.loc 1 374 9 is_stmt 0 view .LVU110
 402 0128 0323     		movs	r3, #3
 403 012a 0370     		strb	r3, [r0]
 375:Core/Src/hall_detection.c **** 	}
 404              		.loc 1 375 3 is_stmt 1 view .LVU111
 405 012c 78E7     		b	.L11
 406              	.LVL21:
 407              	.L32:
 408              	.LCFI4:
 409              		.cfi_def_cfa_offset 0
 410              		.cfi_restore 4
 411              		.cfi_restore 5
 412              		.cfi_restore 6
 413              		.cfi_restore 7
 326:Core/Src/hall_detection.c **** 		return;
 414              		.loc 1 326 3 view .LVU112
 326:Core/Src/hall_detection.c **** 		return;
 415              		.loc 1 326 9 is_stmt 0 view .LVU113
 416 012e 0723     		movs	r3, #7
 417 0130 0370     		strb	r3, [r0]
 327:Core/Src/hall_detection.c **** 	}
 418              		.loc 1 327 3 is_stmt 1 view .LVU114
 419 0132 7047     		bx	lr
 420              	.L42:
 421              		.align	2
 422              	.L41:
 423 0134 00000000 		.word	ticks
 424 0138 38900D00 		.word	888888
 425              		.cfi_endproc
 426              	.LFE242:
 428              		.section	.text.present_and_finish,"ax",%progbits
 429              		.align	1
 430              		.global	present_and_finish
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 434              		.fpu fpv4-sp-d16
 436              	present_and_finish:
 437              	.LVL22:
 438              	.LFB243:
 378:Core/Src/hall_detection.c **** 
 379:Core/Src/hall_detection.c **** /**
 380:Core/Src/hall_detection.c **** * \brief if the resutls are validated, lets present the data, load the ASCII message for uart and/o
 381:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 382:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 383:Core/Src/hall_detection.c **** */
 384:Core/Src/hall_detection.c **** void present_and_finish(detection_state_enum* state,hall_detection_general_struct *gen){
 439              		.loc 1 384 88 view -0
 440              		.cfi_startproc
 441              		@ args = 0, pretend = 0, frame = 0
 442              		@ frame_needed = 0, uses_anonymous_args = 0
 443              		.loc 1 384 88 is_stmt 0 view .LVU116
 444 0000 38B5     		push	{r3, r4, r5, lr}
 445              	.LCFI5:
 446              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccTKQZMy.s 			page 17


 447              		.cfi_offset 3, -16
 448              		.cfi_offset 4, -12
 449              		.cfi_offset 5, -8
 450              		.cfi_offset 14, -4
 451 0002 0446     		mov	r4, r0
 385:Core/Src/hall_detection.c **** 
 386:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < messageLength; ++i) {
 452              		.loc 1 386 2 is_stmt 1 view .LVU117
 453              	.LBB11:
 454              		.loc 1 386 7 view .LVU118
 455              	.LVL23:
 456              		.loc 1 386 16 is_stmt 0 view .LVU119
 457 0004 0023     		movs	r3, #0
 458              		.loc 1 386 2 view .LVU120
 459 0006 04E0     		b	.L44
 460              	.LVL24:
 461              	.L45:
 387:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 462              		.loc 1 387 3 is_stmt 1 discriminator 3 view .LVU121
 463              		.loc 1 387 18 is_stmt 0 discriminator 3 view .LVU122
 464 0008 CA18     		adds	r2, r1, r3
 465 000a 2020     		movs	r0, #32
 466 000c 82F8BC01 		strb	r0, [r2, #444]
 386:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 467              		.loc 1 386 42 discriminator 3 view .LVU123
 468 0010 0133     		adds	r3, r3, #1
 469              	.LVL25:
 470              	.L44:
 386:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 471              		.loc 1 386 2 discriminator 1 view .LVU124
 472 0012 072B     		cmp	r3, #7
 473 0014 F8D9     		bls	.L45
 474              	.LBE11:
 475              	.LBB12:
 388:Core/Src/hall_detection.c **** 	}
 389:Core/Src/hall_detection.c **** 
 390:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 476              		.loc 1 390 16 view .LVU125
 477 0016 0023     		movs	r3, #0
 478              	.LVL26:
 479              		.loc 1 390 16 view .LVU126
 480 0018 19E0     		b	.L46
 481              	.LVL27:
 482              	.L47:
 391:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 392:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 393:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 483              		.loc 1 393 9 is_stmt 1 view .LVU127
 484              		.loc 1 393 62 is_stmt 0 view .LVU128
 485 001a 01EB0210 		add	r0, r1, r2, lsl #4
 486 001e 1844     		add	r0, r0, r3
 487 0020 90F86401 		ldrb	r0, [r0, #356]	@ zero_extendqisi2
 488              		.loc 1 393 11 view .LVU129
 489 0024 0128     		cmp	r0, #1
 490 0026 08D0     		beq	.L54
 394:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 395:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_C){
ARM GAS  /tmp/ccTKQZMy.s 			page 18


 491              		.loc 1 395 9 is_stmt 1 view .LVU130
 492              		.loc 1 395 11 is_stmt 0 view .LVU131
 493 0028 0228     		cmp	r0, #2
 494 002a 21D1     		bne	.L48
 396:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='C';
 495              		.loc 1 396 4 is_stmt 1 view .LVU132
 496              		.loc 1 396 19 is_stmt 0 view .LVU133
 497 002c 5800     		lsls	r0, r3, #1
 498              		.loc 1 396 22 view .LVU134
 499 002e 0130     		adds	r0, r0, #1
 500              		.loc 1 396 25 view .LVU135
 501 0030 0844     		add	r0, r0, r1
 502 0032 4325     		movs	r5, #67
 503 0034 80F8BC51 		strb	r5, [r0, #444]
 504 0038 1AE0     		b	.L48
 505              	.L54:
 394:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 506              		.loc 1 394 4 is_stmt 1 view .LVU136
 394:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 507              		.loc 1 394 19 is_stmt 0 view .LVU137
 508 003a 5800     		lsls	r0, r3, #1
 394:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 509              		.loc 1 394 22 view .LVU138
 510 003c 0130     		adds	r0, r0, #1
 394:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 511              		.loc 1 394 25 view .LVU139
 512 003e 0844     		add	r0, r0, r1
 513 0040 4225     		movs	r5, #66
 514 0042 80F8BC51 		strb	r5, [r0, #444]
 515 0046 13E0     		b	.L48
 516              	.L50:
 397:Core/Src/hall_detection.c **** 		}
 398:Core/Src/hall_detection.c **** 
 399:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_direct){
 400:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 401:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 517              		.loc 1 401 9 is_stmt 1 view .LVU140
 518              		.loc 1 401 11 is_stmt 0 view .LVU141
 519 0048 012A     		cmp	r2, #1
 520 004a 1ED0     		beq	.L55
 521              	.L51:
 390:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 522              		.loc 1 390 43 discriminator 2 view .LVU142
 523 004c 0133     		adds	r3, r3, #1
 524              	.LVL28:
 525              	.L46:
 390:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 526              		.loc 1 390 2 discriminator 1 view .LVU143
 527 004e 022B     		cmp	r3, #2
 528 0050 21D8     		bhi	.L56
 391:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 529              		.loc 1 391 3 is_stmt 1 view .LVU144
 391:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 530              		.loc 1 391 22 is_stmt 0 view .LVU145
 531 0052 D1F85821 		ldr	r2, [r1, #344]
 391:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 532              		.loc 1 391 56 view .LVU146
ARM GAS  /tmp/ccTKQZMy.s 			page 19


 533 0056 01EB0210 		add	r0, r1, r2, lsl #4
 534 005a 1844     		add	r0, r0, r3
 535 005c 90F86401 		ldrb	r0, [r0, #356]	@ zero_extendqisi2
 391:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 536              		.loc 1 391 5 view .LVU147
 537 0060 0028     		cmp	r0, #0
 538 0062 DAD1     		bne	.L47
 392:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 539              		.loc 1 392 4 is_stmt 1 view .LVU148
 392:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 540              		.loc 1 392 19 is_stmt 0 view .LVU149
 541 0064 5800     		lsls	r0, r3, #1
 392:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 542              		.loc 1 392 22 view .LVU150
 543 0066 0130     		adds	r0, r0, #1
 392:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 544              		.loc 1 392 25 view .LVU151
 545 0068 0844     		add	r0, r0, r1
 546 006a 4125     		movs	r5, #65
 547 006c 80F8BC51 		strb	r5, [r0, #444]
 548              	.L48:
 399:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 549              		.loc 1 399 3 is_stmt 1 view .LVU152
 399:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 550              		.loc 1 399 59 is_stmt 0 view .LVU153
 551 0070 01EB0212 		add	r2, r1, r2, lsl #4
 552 0074 1A44     		add	r2, r2, r3
 553 0076 92F86721 		ldrb	r2, [r2, #359]	@ zero_extendqisi2
 399:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 554              		.loc 1 399 5 view .LVU154
 555 007a 002A     		cmp	r2, #0
 556 007c E4D1     		bne	.L50
 400:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 557              		.loc 1 400 4 is_stmt 1 view .LVU155
 400:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 558              		.loc 1 400 21 is_stmt 0 view .LVU156
 559 007e 01EB4302 		add	r2, r1, r3, lsl #1
 560 0082 2020     		movs	r0, #32
 561 0084 82F8BC01 		strb	r0, [r2, #444]
 562 0088 E0E7     		b	.L51
 563              	.L55:
 402:Core/Src/hall_detection.c **** 			gen->message[i*2]='!';
 564              		.loc 1 402 4 is_stmt 1 view .LVU157
 565              		.loc 1 402 21 is_stmt 0 view .LVU158
 566 008a 01EB4302 		add	r2, r1, r3, lsl #1
 567 008e 2120     		movs	r0, #33
 568 0090 82F8BC01 		strb	r0, [r2, #444]
 569 0094 DAE7     		b	.L51
 570              	.L56:
 571              		.loc 1 402 21 view .LVU159
 572              	.LBE12:
 403:Core/Src/hall_detection.c **** 		}
 404:Core/Src/hall_detection.c **** 	}
 405:Core/Src/hall_detection.c **** 
 406:Core/Src/hall_detection.c **** 	gen->message[messageLength-2]='\n';//two last characters
 573              		.loc 1 406 2 is_stmt 1 view .LVU160
 574              		.loc 1 406 31 is_stmt 0 view .LVU161
ARM GAS  /tmp/ccTKQZMy.s 			page 20


 575 0096 0A23     		movs	r3, #10
 576              	.LVL29:
 577              		.loc 1 406 31 view .LVU162
 578 0098 81F8C231 		strb	r3, [r1, #450]
 407:Core/Src/hall_detection.c **** 	gen->message[messageLength-1]='\r';
 579              		.loc 1 407 2 is_stmt 1 view .LVU163
 580              		.loc 1 407 31 is_stmt 0 view .LVU164
 581 009c 0D23     		movs	r3, #13
 582 009e 81F8C331 		strb	r3, [r1, #451]
 408:Core/Src/hall_detection.c **** 
 409:Core/Src/hall_detection.c **** #ifdef TESTuart
 410:Core/Src/hall_detection.c **** 	HAL_UART_Transmit(&huart2, (const uint8_t *)&general.message, messageLength,100);
 583              		.loc 1 410 2 is_stmt 1 view .LVU165
 584 00a2 6423     		movs	r3, #100
 585 00a4 0822     		movs	r2, #8
 586 00a6 0349     		ldr	r1, .L57
 587              	.LVL30:
 588              		.loc 1 410 2 is_stmt 0 view .LVU166
 589 00a8 0348     		ldr	r0, .L57+4
 590 00aa FFF7FEFF 		bl	HAL_UART_Transmit
 591              	.LVL31:
 411:Core/Src/hall_detection.c **** #endif
 412:Core/Src/hall_detection.c **** 
 413:Core/Src/hall_detection.c **** 	*state=detection_DISABLED;
 592              		.loc 1 413 2 is_stmt 1 view .LVU167
 593              		.loc 1 413 8 is_stmt 0 view .LVU168
 594 00ae 0023     		movs	r3, #0
 595 00b0 2370     		strb	r3, [r4]
 414:Core/Src/hall_detection.c **** }
 596              		.loc 1 414 1 view .LVU169
 597 00b2 38BD     		pop	{r3, r4, r5, pc}
 598              	.LVL32:
 599              	.L58:
 600              		.loc 1 414 1 view .LVU170
 601              		.align	2
 602              	.L57:
 603 00b4 BC010000 		.word	.LANCHOR1+444
 604 00b8 00000000 		.word	huart2
 605              		.cfi_endproc
 606              	.LFE243:
 608              		.section	.text.fill_buffers,"ax",%progbits
 609              		.align	1
 610              		.global	fill_buffers
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 614              		.fpu fpv4-sp-d16
 616              	fill_buffers:
 617              	.LVL33:
 618              	.LFB244:
 415:Core/Src/hall_detection.c **** 
 416:Core/Src/hall_detection.c **** /**
 417:Core/Src/hall_detection.c **** * \brief these buffers need to be filled, not much to this function, manages the "circularity" of t
 418:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 419:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 420:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 421:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
ARM GAS  /tmp/ccTKQZMy.s 			page 21


 422:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 423:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 424:Core/Src/hall_detection.c **** */
 425:Core/Src/hall_detection.c **** void fill_buffers(
 426:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
 427:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 428:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 429:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 430:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 431:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 432:Core/Src/hall_detection.c **** 		){
 619              		.loc 1 432 4 is_stmt 1 view -0
 620              		.cfi_startproc
 621              		@ args = 8, pretend = 0, frame = 0
 622              		@ frame_needed = 0, uses_anonymous_args = 0
 623              		@ link register save eliminated.
 624              		.loc 1 432 4 is_stmt 0 view .LVU172
 625 0000 70B4     		push	{r4, r5, r6}
 626              	.LCFI6:
 627              		.cfi_def_cfa_offset 12
 628              		.cfi_offset 4, -12
 629              		.cfi_offset 5, -8
 630              		.cfi_offset 6, -4
 631 0002 039D     		ldr	r5, [sp, #12]
 632 0004 049C     		ldr	r4, [sp, #16]
 433:Core/Src/hall_detection.c **** 
 434:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_A_B_calculated_C
 435:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 436:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= *ADCcurr1; //i suspect ADC measurements are one sample late, bec
 437:Core/Src/hall_detection.c **** 
 438:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 439:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= *ADCcurr2;
 440:Core/Src/hall_detection.c **** 	//c=-a-b, NO REAL MEASUREMENT OF CURRENT C, assuming ABC currents ortogonality:
 441:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 442:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= currentAplusBplusC-*ADCcurr1-*ADCcurr2;
 443:Core/Src/hall_detection.c **** #endif
 444:Core/Src/hall_detection.c **** 
 445:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_A_C_calculated_B
 446:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 633              		.loc 1 446 2 is_stmt 1 view .LVU173
 634              		.loc 1 446 64 is_stmt 0 view .LVU174
 635 0006 4668     		ldr	r6, [r0, #4]	@ float
 636              		.loc 1 446 34 view .LVU175
 637 0008 8660     		str	r6, [r0, #8]	@ float
 447:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= *ADCcurr1;
 638              		.loc 1 447 2 is_stmt 1 view .LVU176
 639              		.loc 1 447 36 is_stmt 0 view .LVU177
 640 000a 2E68     		ldr	r6, [r5]	@ float
 641              		.loc 1 447 34 view .LVU178
 642 000c 4660     		str	r6, [r0, #4]	@ float
 448:Core/Src/hall_detection.c **** 	//b=-a-c, NO REAL MEASUREMENT OF CURRENT B, assuming ABC currents ortogonality:
 449:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 643              		.loc 1 449 2 is_stmt 1 view .LVU179
 644              		.loc 1 449 64 is_stmt 0 view .LVU180
 645 000e 066B     		ldr	r6, [r0, #48]	@ float
 646              		.loc 1 449 34 view .LVU181
 647 0010 4663     		str	r6, [r0, #52]	@ float
ARM GAS  /tmp/ccTKQZMy.s 			page 22


 450:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= -*ADCcurr1-*ADCcurr2;
 648              		.loc 1 450 2 is_stmt 1 view .LVU182
 649              		.loc 1 450 37 is_stmt 0 view .LVU183
 650 0012 D5ED007A 		vldr.32	s15, [r5]
 651              		.loc 1 450 36 view .LVU184
 652 0016 F1EE677A 		vneg.f32	s15, s15
 653              		.loc 1 450 47 view .LVU185
 654 001a 94ED007A 		vldr.32	s14, [r4]
 655              		.loc 1 450 46 view .LVU186
 656 001e 77EEC77A 		vsub.f32	s15, s15, s14
 657              		.loc 1 450 34 view .LVU187
 658 0022 C0ED0C7A 		vstr.32	s15, [r0, #48]
 451:Core/Src/hall_detection.c **** 
 452:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 659              		.loc 1 452 2 is_stmt 1 view .LVU188
 660              		.loc 1 452 64 is_stmt 0 view .LVU189
 661 0026 C56D     		ldr	r5, [r0, #92]	@ float
 662              		.loc 1 452 34 view .LVU190
 663 0028 0566     		str	r5, [r0, #96]	@ float
 453:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= *ADCcurr2;
 664              		.loc 1 453 2 is_stmt 1 view .LVU191
 665              		.loc 1 453 36 is_stmt 0 view .LVU192
 666 002a 2468     		ldr	r4, [r4]	@ float
 667              		.loc 1 453 34 view .LVU193
 668 002c C465     		str	r4, [r0, #92]	@ float
 454:Core/Src/hall_detection.c **** #endif
 455:Core/Src/hall_detection.c **** 
 456:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_B_C_calculated_A
 457:Core/Src/hall_detection.c **** 	//a=-b-bc, NO REAL MEASUREMENT OF CURRENT A, assuming ABC currents ortogonality:
 458:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 459:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= currentAplusBplusC-*ADCcurr1-*ADCcurr2;
 460:Core/Src/hall_detection.c **** 
 461:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 462:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= *ADCcurr1;
 463:Core/Src/hall_detection.c **** 
 464:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 465:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= *ADCcurr2;
 466:Core/Src/hall_detection.c **** #endif
 467:Core/Src/hall_detection.c **** 
 468:Core/Src/hall_detection.c **** 
 469:Core/Src/hall_detection.c **** 	gen->hallA.two_samples_buffer[1]=gen->hallA.two_samples_buffer[0];
 669              		.loc 1 469 2 is_stmt 1 view .LVU194
 670              		.loc 1 469 64 is_stmt 0 view .LVU195
 671 002e D0F88840 		ldr	r4, [r0, #136]	@ float
 672              		.loc 1 469 34 view .LVU196
 673 0032 C0F88C40 		str	r4, [r0, #140]	@ float
 470:Core/Src/hall_detection.c **** 	gen->hallA.two_samples_buffer[0]=(float) H1_gpio->state;
 674              		.loc 1 470 2 is_stmt 1 view .LVU197
 675              		.loc 1 470 50 is_stmt 0 view .LVU198
 676 0036 C979     		ldrb	r1, [r1, #7]	@ zero_extendqisi2
 677              	.LVL34:
 678              		.loc 1 470 50 view .LVU199
 679 0038 07EE901A 		vmov	s15, r1	@ int
 680              		.loc 1 470 35 view .LVU200
 681 003c F8EE677A 		vcvt.f32.u32	s15, s15
 682              		.loc 1 470 34 view .LVU201
 683 0040 C0ED227A 		vstr.32	s15, [r0, #136]
ARM GAS  /tmp/ccTKQZMy.s 			page 23


 471:Core/Src/hall_detection.c **** 
 472:Core/Src/hall_detection.c **** 	gen->hallB.two_samples_buffer[1]=gen->hallB.two_samples_buffer[0];
 684              		.loc 1 472 2 is_stmt 1 view .LVU202
 685              		.loc 1 472 64 is_stmt 0 view .LVU203
 686 0044 D0F8B410 		ldr	r1, [r0, #180]	@ float
 687              		.loc 1 472 34 view .LVU204
 688 0048 C0F8B810 		str	r1, [r0, #184]	@ float
 473:Core/Src/hall_detection.c **** 	gen->hallB.two_samples_buffer[0]=(float) H2_gpio->state;
 689              		.loc 1 473 2 is_stmt 1 view .LVU205
 690              		.loc 1 473 50 is_stmt 0 view .LVU206
 691 004c D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 692              	.LVL35:
 693              		.loc 1 473 50 view .LVU207
 694 004e 07EE902A 		vmov	s15, r2	@ int
 695              		.loc 1 473 35 view .LVU208
 696 0052 F8EE677A 		vcvt.f32.u32	s15, s15
 697              		.loc 1 473 34 view .LVU209
 698 0056 C0ED2D7A 		vstr.32	s15, [r0, #180]
 474:Core/Src/hall_detection.c **** 
 475:Core/Src/hall_detection.c **** 	gen->hallC.two_samples_buffer[1]=gen->hallC.two_samples_buffer[0];
 699              		.loc 1 475 2 is_stmt 1 view .LVU210
 700              		.loc 1 475 64 is_stmt 0 view .LVU211
 701 005a D0F8E020 		ldr	r2, [r0, #224]	@ float
 702              		.loc 1 475 34 view .LVU212
 703 005e C0F8E420 		str	r2, [r0, #228]	@ float
 476:Core/Src/hall_detection.c **** 	gen->hallC.two_samples_buffer[0]=(float) H3_gpio->state;
 704              		.loc 1 476 2 is_stmt 1 view .LVU213
 705              		.loc 1 476 50 is_stmt 0 view .LVU214
 706 0062 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 707              	.LVL36:
 708              		.loc 1 476 50 view .LVU215
 709 0064 07EE903A 		vmov	s15, r3	@ int
 710              		.loc 1 476 35 view .LVU216
 711 0068 F8EE677A 		vcvt.f32.u32	s15, s15
 712              		.loc 1 476 34 view .LVU217
 713 006c C0ED387A 		vstr.32	s15, [r0, #224]
 477:Core/Src/hall_detection.c **** }
 714              		.loc 1 477 1 view .LVU218
 715 0070 70BC     		pop	{r4, r5, r6}
 716              	.LCFI7:
 717              		.cfi_restore 6
 718              		.cfi_restore 5
 719              		.cfi_restore 4
 720              		.cfi_def_cfa_offset 0
 721              	.LVL37:
 722              		.loc 1 477 1 view .LVU219
 723 0072 7047     		bx	lr
 724              		.cfi_endproc
 725              	.LFE244:
 727              		.section	.text.detect_N_current_zerocrossings,"ax",%progbits
 728              		.align	1
 729              		.global	detect_N_current_zerocrossings
 730              		.syntax unified
 731              		.thumb
 732              		.thumb_func
 733              		.fpu fpv4-sp-d16
 735              	detect_N_current_zerocrossings:
ARM GAS  /tmp/ccTKQZMy.s 			page 24


 736              	.LVL38:
 737              	.LFB246:
 478:Core/Src/hall_detection.c **** 
 479:Core/Src/hall_detection.c **** /**
 480:Core/Src/hall_detection.c **** * \brief reading the buffers we just filled detects if a zero crossing happened in between them, it
 481:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 482:Core/Src/hall_detection.c **** * \return YES//done detecting or NO//still ongoing
 483:Core/Src/hall_detection.c **** */
 484:Core/Src/hall_detection.c **** detection_YES_NO detect_N_zerocrossings(hall_detection_general_struct *gen,uint32_t N){
 485:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 486:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 487:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSIN
 488:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 489:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 490:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 491:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 492:Core/Src/hall_detection.c **** 	}
 493:Core/Src/hall_detection.c **** 	if(//if all buffers are full
 494:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 495:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 496:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 497:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 498:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 499:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 500:Core/Src/hall_detection.c **** 			){
 501:Core/Src/hall_detection.c **** 		return YES;//done detecting
 502:Core/Src/hall_detection.c **** 	}else{
 503:Core/Src/hall_detection.c **** 		return NO;//still ongoing
 504:Core/Src/hall_detection.c **** 	}
 505:Core/Src/hall_detection.c **** }
 506:Core/Src/hall_detection.c **** 
 507:Core/Src/hall_detection.c **** /**
 508:Core/Src/hall_detection.c **** * \brief reading the current buffers detects 0 crossings and takes notes of the tick number.
 509:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 510:Core/Src/hall_detection.c **** */
 511:Core/Src/hall_detection.c **** void detect_N_current_zerocrossings(uint32_t ticks,current_or_hall_measurements_struct* currx,uint3
 738              		.loc 1 511 106 is_stmt 1 view -0
 739              		.cfi_startproc
 740              		@ args = 0, pretend = 0, frame = 0
 741              		@ frame_needed = 0, uses_anonymous_args = 0
 742              		@ link register save eliminated.
 512:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 743              		.loc 1 512 2 view .LVU221
 744              		.loc 1 512 37 is_stmt 0 view .LVU222
 745 0000 D1ED007A 		vldr.32	s15, [r1]
 513:Core/Src/hall_detection.c **** 			 (currx->two_samples_buffer[1]-currentADCoffset))<=0)
 746              		.loc 1 513 31 view .LVU223
 747 0004 91ED017A 		vldr.32	s14, [r1, #4]
 512:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 748              		.loc 1 512 58 view .LVU224
 749 0008 67EE877A 		vmul.f32	s15, s15, s14
 512:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 750              		.loc 1 512 4 view .LVU225
 751 000c F5EEC07A 		vcmpe.f32	s15, #0
 752 0010 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 753 0014 00D9     		bls	.L76
 754              	.LVL39:
ARM GAS  /tmp/ccTKQZMy.s 			page 25


 755              	.L61:
 514:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 515:Core/Src/hall_detection.c **** 			){
 516:Core/Src/hall_detection.c **** 
 517:Core/Src/hall_detection.c **** 		if(currx->numberof_zerocrossings==0){			//only if this is the first zerocrossing detected
 518:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 519:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 520:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 521:Core/Src/hall_detection.c **** 					}else{
 522:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 523:Core/Src/hall_detection.c **** 					}
 524:Core/Src/hall_detection.c **** 					currx->numberof_zerocrossings++;
 525:Core/Src/hall_detection.c **** 		}else{
 526:Core/Src/hall_detection.c **** 			if((int32_t)(ticks-(currx->zerocrossings_tick[currx->numberof_zerocrossings-1]))>lowpassfilter_t
 527:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 528:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 529:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 530:Core/Src/hall_detection.c **** 					}else{
 531:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 532:Core/Src/hall_detection.c **** 					}
 533:Core/Src/hall_detection.c **** 					currx->numberof_zerocrossings++;
 534:Core/Src/hall_detection.c **** 			}
 535:Core/Src/hall_detection.c **** 		}
 536:Core/Src/hall_detection.c **** 	}
 537:Core/Src/hall_detection.c **** }
 756              		.loc 1 537 1 view .LVU226
 757 0016 7047     		bx	lr
 758              	.LVL40:
 759              	.L76:
 514:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 760              		.loc 1 514 13 view .LVU227
 761 0018 8B6A     		ldr	r3, [r1, #40]
 514:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 762              		.loc 1 514 5 view .LVU228
 763 001a 9342     		cmp	r3, r2
 764 001c FBD2     		bcs	.L61
 517:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 765              		.loc 1 517 3 is_stmt 1 view .LVU229
 517:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 766              		.loc 1 517 5 is_stmt 0 view .LVU230
 767 001e BBB9     		cbnz	r3, .L64
 518:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 768              		.loc 1 518 6 is_stmt 1 view .LVU231
 518:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 769              		.loc 1 518 62 is_stmt 0 view .LVU232
 770 0020 9A1C     		adds	r2, r3, #2
 771              	.LVL41:
 518:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 772              		.loc 1 518 62 view .LVU233
 773 0022 41F82200 		str	r0, [r1, r2, lsl #2]
 519:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 774              		.loc 1 519 6 is_stmt 1 view .LVU234
 519:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 775              		.loc 1 519 34 is_stmt 0 view .LVU235
 776 0026 91ED007A 		vldr.32	s14, [r1]
 519:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 777              		.loc 1 519 63 view .LVU236
ARM GAS  /tmp/ccTKQZMy.s 			page 26


 778 002a D1ED017A 		vldr.32	s15, [r1, #4]
 519:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 779              		.loc 1 519 8 view .LVU237
 780 002e B4EEE77A 		vcmpe.f32	s14, s15
 781 0032 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 782 0036 06DD     		ble	.L74
 520:Core/Src/hall_detection.c **** 					}else{
 783              		.loc 1 520 7 is_stmt 1 view .LVU238
 520:Core/Src/hall_detection.c **** 					}else{
 784              		.loc 1 520 67 is_stmt 0 view .LVU239
 785 0038 CA18     		adds	r2, r1, r3
 786 003a 0020     		movs	r0, #0
 787              	.LVL42:
 520:Core/Src/hall_detection.c **** 					}else{
 788              		.loc 1 520 67 view .LVU240
 789 003c 82F82000 		strb	r0, [r2, #32]
 790              	.LVL43:
 791              	.L67:
 524:Core/Src/hall_detection.c **** 		}else{
 792              		.loc 1 524 6 is_stmt 1 view .LVU241
 524:Core/Src/hall_detection.c **** 		}else{
 793              		.loc 1 524 35 is_stmt 0 view .LVU242
 794 0040 0133     		adds	r3, r3, #1
 795 0042 8B62     		str	r3, [r1, #40]
 796 0044 7047     		bx	lr
 797              	.LVL44:
 798              	.L74:
 522:Core/Src/hall_detection.c **** 					}
 799              		.loc 1 522 7 is_stmt 1 view .LVU243
 522:Core/Src/hall_detection.c **** 					}
 800              		.loc 1 522 67 is_stmt 0 view .LVU244
 801 0046 CA18     		adds	r2, r1, r3
 802 0048 0120     		movs	r0, #1
 803              	.LVL45:
 522:Core/Src/hall_detection.c **** 					}
 804              		.loc 1 522 67 view .LVU245
 805 004a 82F82000 		strb	r0, [r2, #32]
 806              	.LVL46:
 522:Core/Src/hall_detection.c **** 					}
 807              		.loc 1 522 67 view .LVU246
 808 004e F7E7     		b	.L67
 809              	.LVL47:
 810              	.L64:
 526:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 811              		.loc 1 526 4 is_stmt 1 view .LVU247
 526:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 812              		.loc 1 526 49 is_stmt 0 view .LVU248
 813 0050 5A1C     		adds	r2, r3, #1
 814              	.LVL48:
 526:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 815              		.loc 1 526 49 view .LVU249
 816 0052 51F82220 		ldr	r2, [r1, r2, lsl #2]
 526:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 817              		.loc 1 526 22 view .LVU250
 818 0056 821A     		subs	r2, r0, r2
 526:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 819              		.loc 1 526 6 view .LVU251
ARM GAS  /tmp/ccTKQZMy.s 			page 27


 820 0058 0F2A     		cmp	r2, #15
 821 005a DCDD     		ble	.L61
 527:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 822              		.loc 1 527 6 is_stmt 1 view .LVU252
 527:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 823              		.loc 1 527 62 is_stmt 0 view .LVU253
 824 005c 9A1C     		adds	r2, r3, #2
 825 005e 41F82200 		str	r0, [r1, r2, lsl #2]
 528:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 826              		.loc 1 528 6 is_stmt 1 view .LVU254
 528:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 827              		.loc 1 528 34 is_stmt 0 view .LVU255
 828 0062 91ED007A 		vldr.32	s14, [r1]
 528:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 829              		.loc 1 528 63 view .LVU256
 830 0066 D1ED017A 		vldr.32	s15, [r1, #4]
 528:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 831              		.loc 1 528 8 view .LVU257
 832 006a B4EEE77A 		vcmpe.f32	s14, s15
 833 006e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 834 0072 06DD     		ble	.L75
 529:Core/Src/hall_detection.c **** 					}else{
 835              		.loc 1 529 7 is_stmt 1 view .LVU258
 529:Core/Src/hall_detection.c **** 					}else{
 836              		.loc 1 529 67 is_stmt 0 view .LVU259
 837 0074 CA18     		adds	r2, r1, r3
 838 0076 0020     		movs	r0, #0
 839              	.LVL49:
 529:Core/Src/hall_detection.c **** 					}else{
 840              		.loc 1 529 67 view .LVU260
 841 0078 82F82000 		strb	r0, [r2, #32]
 842              	.LVL50:
 843              	.L70:
 533:Core/Src/hall_detection.c **** 			}
 844              		.loc 1 533 6 is_stmt 1 view .LVU261
 533:Core/Src/hall_detection.c **** 			}
 845              		.loc 1 533 35 is_stmt 0 view .LVU262
 846 007c 0133     		adds	r3, r3, #1
 847 007e 8B62     		str	r3, [r1, #40]
 848              		.loc 1 537 1 view .LVU263
 849 0080 C9E7     		b	.L61
 850              	.LVL51:
 851              	.L75:
 531:Core/Src/hall_detection.c **** 					}
 852              		.loc 1 531 7 is_stmt 1 view .LVU264
 531:Core/Src/hall_detection.c **** 					}
 853              		.loc 1 531 67 is_stmt 0 view .LVU265
 854 0082 CA18     		adds	r2, r1, r3
 855 0084 0120     		movs	r0, #1
 856              	.LVL52:
 531:Core/Src/hall_detection.c **** 					}
 857              		.loc 1 531 67 view .LVU266
 858 0086 82F82000 		strb	r0, [r2, #32]
 859              	.LVL53:
 531:Core/Src/hall_detection.c **** 					}
 860              		.loc 1 531 67 view .LVU267
 861 008a F7E7     		b	.L70
ARM GAS  /tmp/ccTKQZMy.s 			page 28


 862              		.cfi_endproc
 863              	.LFE246:
 865              		.section	.text.detect_N_hall_zerocrossings,"ax",%progbits
 866              		.align	1
 867              		.global	detect_N_hall_zerocrossings
 868              		.syntax unified
 869              		.thumb
 870              		.thumb_func
 871              		.fpu fpv4-sp-d16
 873              	detect_N_hall_zerocrossings:
 874              	.LVL54:
 875              	.LFB247:
 538:Core/Src/hall_detection.c **** 
 539:Core/Src/hall_detection.c **** /**
 540:Core/Src/hall_detection.c **** * \brief similar to detect_N_current_zerocrossings() reading the hall buffers detects logic changes
 541:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 542:Core/Src/hall_detection.c **** */
 543:Core/Src/hall_detection.c **** void detect_N_hall_zerocrossings(uint32_t ticks,current_or_hall_measurements_struct* hallx,uint32_t
 876              		.loc 1 543 103 is_stmt 1 view -0
 877              		.cfi_startproc
 878              		@ args = 0, pretend = 0, frame = 0
 879              		@ frame_needed = 0, uses_anonymous_args = 0
 880              		@ link register save eliminated.
 544:Core/Src/hall_detection.c **** 	if(
 881              		.loc 1 544 2 view .LVU269
 545:Core/Src/hall_detection.c **** 		hallx->two_samples_buffer[0]!=hallx->two_samples_buffer[1]
 882              		.loc 1 545 28 is_stmt 0 view .LVU270
 883 0000 91ED007A 		vldr.32	s14, [r1]
 884              		.loc 1 545 58 view .LVU271
 885 0004 D1ED017A 		vldr.32	s15, [r1, #4]
 544:Core/Src/hall_detection.c **** 	if(
 886              		.loc 1 544 4 view .LVU272
 887 0008 B4EE677A 		vcmp.f32	s14, s15
 888 000c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 889 0010 12D0     		beq	.L77
 546:Core/Src/hall_detection.c **** 		&& hallx->numberof_zerocrossings<N)
 890              		.loc 1 546 11 view .LVU273
 891 0012 8B6A     		ldr	r3, [r1, #40]
 892              		.loc 1 546 3 view .LVU274
 893 0014 9342     		cmp	r3, r2
 894 0016 0FD2     		bcs	.L77
 547:Core/Src/hall_detection.c **** 	{
 548:Core/Src/hall_detection.c **** 			hallx->zerocrossings_tick[hallx->numberof_zerocrossings]=ticks;
 895              		.loc 1 548 4 is_stmt 1 view .LVU275
 896              		.loc 1 548 60 is_stmt 0 view .LVU276
 897 0018 9A1C     		adds	r2, r3, #2
 898              	.LVL55:
 899              		.loc 1 548 60 view .LVU277
 900 001a 41F82200 		str	r0, [r1, r2, lsl #2]
 549:Core/Src/hall_detection.c **** 			if(hallx->two_samples_buffer[0]!=0){
 901              		.loc 1 549 4 is_stmt 1 view .LVU278
 902              		.loc 1 549 32 is_stmt 0 view .LVU279
 903 001e D1ED007A 		vldr.32	s15, [r1]
 904              		.loc 1 549 6 view .LVU280
 905 0022 F5EE407A 		vcmp.f32	s15, #0
 906 0026 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 907 002a 06D0     		beq	.L79
ARM GAS  /tmp/ccTKQZMy.s 			page 29


 550:Core/Src/hall_detection.c **** 				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=rising_polarity;
 908              		.loc 1 550 5 is_stmt 1 view .LVU281
 909              		.loc 1 550 65 is_stmt 0 view .LVU282
 910 002c CA18     		adds	r2, r1, r3
 911 002e 0020     		movs	r0, #0
 912              	.LVL56:
 913              		.loc 1 550 65 view .LVU283
 914 0030 82F82000 		strb	r0, [r2, #32]
 915              	.LVL57:
 916              	.L80:
 551:Core/Src/hall_detection.c **** 			}else{
 552:Core/Src/hall_detection.c **** 				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=falling_polarity;
 553:Core/Src/hall_detection.c **** 			}
 554:Core/Src/hall_detection.c **** 			hallx->numberof_zerocrossings++;
 917              		.loc 1 554 4 is_stmt 1 view .LVU284
 918              		.loc 1 554 33 is_stmt 0 view .LVU285
 919 0034 0133     		adds	r3, r3, #1
 920 0036 8B62     		str	r3, [r1, #40]
 921              	.L77:
 555:Core/Src/hall_detection.c **** 	}
 556:Core/Src/hall_detection.c **** }
 922              		.loc 1 556 1 view .LVU286
 923 0038 7047     		bx	lr
 924              	.LVL58:
 925              	.L79:
 552:Core/Src/hall_detection.c **** 			}
 926              		.loc 1 552 5 is_stmt 1 view .LVU287
 552:Core/Src/hall_detection.c **** 			}
 927              		.loc 1 552 65 is_stmt 0 view .LVU288
 928 003a CA18     		adds	r2, r1, r3
 929 003c 0120     		movs	r0, #1
 930              	.LVL59:
 552:Core/Src/hall_detection.c **** 			}
 931              		.loc 1 552 65 view .LVU289
 932 003e 82F82000 		strb	r0, [r2, #32]
 933              	.LVL60:
 552:Core/Src/hall_detection.c **** 			}
 934              		.loc 1 552 65 view .LVU290
 935 0042 F7E7     		b	.L80
 936              		.cfi_endproc
 937              	.LFE247:
 939              		.section	.text.detect_N_zerocrossings,"ax",%progbits
 940              		.align	1
 941              		.global	detect_N_zerocrossings
 942              		.syntax unified
 943              		.thumb
 944              		.thumb_func
 945              		.fpu fpv4-sp-d16
 947              	detect_N_zerocrossings:
 948              	.LVL61:
 949              	.LFB245:
 484:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 950              		.loc 1 484 87 is_stmt 1 view -0
 951              		.cfi_startproc
 952              		@ args = 0, pretend = 0, frame = 0
 953              		@ frame_needed = 0, uses_anonymous_args = 0
 484:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
ARM GAS  /tmp/ccTKQZMy.s 			page 30


 954              		.loc 1 484 87 is_stmt 0 view .LVU292
 955 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 956              	.LCFI8:
 957              		.cfi_def_cfa_offset 24
 958              		.cfi_offset 3, -24
 959              		.cfi_offset 4, -20
 960              		.cfi_offset 5, -16
 961              		.cfi_offset 6, -12
 962              		.cfi_offset 7, -8
 963              		.cfi_offset 14, -4
 964 0002 0446     		mov	r4, r0
 965 0004 0D46     		mov	r5, r1
 485:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 966              		.loc 1 485 2 is_stmt 1 view .LVU293
 485:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 967              		.loc 1 485 19 is_stmt 0 view .LVU294
 968 0006 2D4B     		ldr	r3, .L92
 969 0008 1B68     		ldr	r3, [r3]
 485:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 970              		.loc 1 485 11 view .LVU295
 971 000a 2D4A     		ldr	r2, .L92+4
 972 000c 1068     		ldr	r0, [r2]
 973              	.LVL62:
 485:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 974              		.loc 1 485 11 view .LVU296
 975 000e C01A     		subs	r0, r0, r3
 485:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 976              		.loc 1 485 4 view .LVU297
 977 0010 0228     		cmp	r0, #2
 978 0012 17D8     		bhi	.L91
 979              	.LVL63:
 980              	.L82:
 493:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 981              		.loc 1 493 2 is_stmt 1 view .LVU298
 494:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 982              		.loc 1 494 15 is_stmt 0 view .LVU299
 983 0014 E36A     		ldr	r3, [r4, #44]
 493:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 984              		.loc 1 493 4 view .LVU300
 985 0016 AB42     		cmp	r3, r5
 986 0018 43D3     		bcc	.L84
 495:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 987              		.loc 1 495 15 view .LVU301
 988 001a A36D     		ldr	r3, [r4, #88]
 494:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 989              		.loc 1 494 43 view .LVU302
 990 001c AB42     		cmp	r3, r5
 991 001e 42D3     		bcc	.L85
 496:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 992              		.loc 1 496 15 view .LVU303
 993 0020 D4F88430 		ldr	r3, [r4, #132]
 495:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 994              		.loc 1 495 43 view .LVU304
 995 0024 AB42     		cmp	r3, r5
 996 0026 40D3     		bcc	.L86
 497:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 997              		.loc 1 497 15 view .LVU305
ARM GAS  /tmp/ccTKQZMy.s 			page 31


 998 0028 D4F8B030 		ldr	r3, [r4, #176]
 496:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 999              		.loc 1 496 43 view .LVU306
 1000 002c AB42     		cmp	r3, r5
 1001 002e 3ED3     		bcc	.L87
 498:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 1002              		.loc 1 498 15 view .LVU307
 1003 0030 D4F8DC30 		ldr	r3, [r4, #220]
 497:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 1004              		.loc 1 497 43 view .LVU308
 1005 0034 AB42     		cmp	r3, r5
 1006 0036 3CD3     		bcc	.L88
 499:Core/Src/hall_detection.c **** 			){
 1007              		.loc 1 499 15 view .LVU309
 1008 0038 D4F80831 		ldr	r3, [r4, #264]
 498:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 1009              		.loc 1 498 43 view .LVU310
 1010 003c AB42     		cmp	r3, r5
 1011 003e 3AD2     		bcs	.L89
 503:Core/Src/hall_detection.c **** 	}
 1012              		.loc 1 503 10 view .LVU311
 1013 0040 0020     		movs	r0, #0
 1014 0042 2FE0     		b	.L83
 1015              	.LVL64:
 1016              	.L91:
 486:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSIN
 1017              		.loc 1 486 3 is_stmt 1 view .LVU312
 1018 0044 0622     		movs	r2, #6
 1019 0046 211D     		adds	r1, r4, #4
 1020              	.LVL65:
 486:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSIN
 1021              		.loc 1 486 3 is_stmt 0 view .LVU313
 1022 0048 FFF7FEFF 		bl	detect_N_current_zerocrossings
 1023              	.LVL66:
 487:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 1024              		.loc 1 487 3 is_stmt 1 view .LVU314
 487:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 1025              		.loc 1 487 48 is_stmt 0 view .LVU315
 1026 004c 1B4F     		ldr	r7, .L92
 1027 004e 3B68     		ldr	r3, [r7]
 487:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 1028              		.loc 1 487 3 view .LVU316
 1029 0050 1B4E     		ldr	r6, .L92+4
 1030 0052 3068     		ldr	r0, [r6]
 1031 0054 0622     		movs	r2, #6
 1032 0056 04F13001 		add	r1, r4, #48
 1033 005a C01A     		subs	r0, r0, r3
 1034 005c FFF7FEFF 		bl	detect_N_current_zerocrossings
 1035              	.LVL67:
 488:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 1036              		.loc 1 488 3 is_stmt 1 view .LVU317
 488:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 1037              		.loc 1 488 48 is_stmt 0 view .LVU318
 1038 0060 3B68     		ldr	r3, [r7]
 488:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 1039              		.loc 1 488 3 view .LVU319
 1040 0062 3068     		ldr	r0, [r6]
ARM GAS  /tmp/ccTKQZMy.s 			page 32


 1041 0064 0622     		movs	r2, #6
 1042 0066 04F15C01 		add	r1, r4, #92
 1043 006a C01A     		subs	r0, r0, r3
 1044 006c FFF7FEFF 		bl	detect_N_current_zerocrossings
 1045              	.LVL68:
 489:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 1046              		.loc 1 489 3 is_stmt 1 view .LVU320
 489:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 1047              		.loc 1 489 46 is_stmt 0 view .LVU321
 1048 0070 3B68     		ldr	r3, [r7]
 489:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 1049              		.loc 1 489 3 view .LVU322
 1050 0072 3068     		ldr	r0, [r6]
 1051 0074 0622     		movs	r2, #6
 1052 0076 04F18801 		add	r1, r4, #136
 1053 007a C01A     		subs	r0, r0, r3
 1054 007c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1055              	.LVL69:
 490:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 1056              		.loc 1 490 3 is_stmt 1 view .LVU323
 490:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 1057              		.loc 1 490 46 is_stmt 0 view .LVU324
 1058 0080 3B68     		ldr	r3, [r7]
 490:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 1059              		.loc 1 490 3 view .LVU325
 1060 0082 3068     		ldr	r0, [r6]
 1061 0084 0622     		movs	r2, #6
 1062 0086 04F1B401 		add	r1, r4, #180
 1063 008a C01A     		subs	r0, r0, r3
 1064 008c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1065              	.LVL70:
 491:Core/Src/hall_detection.c **** 	}
 1066              		.loc 1 491 3 is_stmt 1 view .LVU326
 491:Core/Src/hall_detection.c **** 	}
 1067              		.loc 1 491 46 is_stmt 0 view .LVU327
 1068 0090 3B68     		ldr	r3, [r7]
 491:Core/Src/hall_detection.c **** 	}
 1069              		.loc 1 491 3 view .LVU328
 1070 0092 3068     		ldr	r0, [r6]
 1071 0094 0622     		movs	r2, #6
 1072 0096 04F1E001 		add	r1, r4, #224
 1073 009a C01A     		subs	r0, r0, r3
 1074 009c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1075              	.LVL71:
 1076 00a0 B8E7     		b	.L82
 1077              	.L84:
 503:Core/Src/hall_detection.c **** 	}
 1078              		.loc 1 503 10 view .LVU329
 1079 00a2 0020     		movs	r0, #0
 1080              	.L83:
 505:Core/Src/hall_detection.c **** 
 1081              		.loc 1 505 1 view .LVU330
 1082 00a4 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1083              	.LVL72:
 1084              	.L85:
 503:Core/Src/hall_detection.c **** 	}
 1085              		.loc 1 503 10 view .LVU331
ARM GAS  /tmp/ccTKQZMy.s 			page 33


 1086 00a6 0020     		movs	r0, #0
 1087 00a8 FCE7     		b	.L83
 1088              	.L86:
 1089 00aa 0020     		movs	r0, #0
 1090 00ac FAE7     		b	.L83
 1091              	.L87:
 1092 00ae 0020     		movs	r0, #0
 1093 00b0 F8E7     		b	.L83
 1094              	.L88:
 1095 00b2 0020     		movs	r0, #0
 1096 00b4 F6E7     		b	.L83
 1097              	.L89:
 501:Core/Src/hall_detection.c **** 	}else{
 1098              		.loc 1 501 10 view .LVU332
 1099 00b6 0120     		movs	r0, #1
 1100 00b8 F4E7     		b	.L83
 1101              	.L93:
 1102 00ba 00BF     		.align	2
 1103              	.L92:
 1104 00bc 00000000 		.word	.LANCHOR1
 1105 00c0 00000000 		.word	ticks
 1106              		.cfi_endproc
 1107              	.LFE245:
 1109              		.section	.text.calculateElectricPeriod_inTicks,"ax",%progbits
 1110              		.align	1
 1111              		.global	calculateElectricPeriod_inTicks
 1112              		.syntax unified
 1113              		.thumb
 1114              		.thumb_func
 1115              		.fpu fpv4-sp-d16
 1117              	calculateElectricPeriod_inTicks:
 1118              	.LVL73:
 1119              	.LFB248:
 557:Core/Src/hall_detection.c **** 
 558:Core/Src/hall_detection.c **** /**
 559:Core/Src/hall_detection.c **** * \brief reading differences between noted ticks zerocrossigns averages our motor electric period
 560:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 561:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 562:Core/Src/hall_detection.c **** */
 563:Core/Src/hall_detection.c **** void calculateElectricPeriod_inTicks(hall_detection_general_struct *gen, uint32_t samples){
 1120              		.loc 1 563 91 is_stmt 1 view -0
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 0
 1123              		@ frame_needed = 0, uses_anonymous_args = 0
 1124              		@ link register save eliminated.
 1125              		.loc 1 563 91 is_stmt 0 view .LVU334
 1126 0000 30B4     		push	{r4, r5}
 1127              	.LCFI9:
 1128              		.cfi_def_cfa_offset 8
 1129              		.cfi_offset 4, -8
 1130              		.cfi_offset 5, -4
 564:Core/Src/hall_detection.c **** 	uint32_t averagedsemiPeriod=0;
 1131              		.loc 1 564 2 is_stmt 1 view .LVU335
 1132              	.LVL74:
 565:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < samples-1; ++i) {
 1133              		.loc 1 565 2 view .LVU336
 1134              	.LBB13:
ARM GAS  /tmp/ccTKQZMy.s 			page 34


 1135              		.loc 1 565 7 view .LVU337
 1136              		.loc 1 565 16 is_stmt 0 view .LVU338
 1137 0002 0023     		movs	r3, #0
 1138              	.LBE13:
 564:Core/Src/hall_detection.c **** 	uint32_t averagedsemiPeriod=0;
 1139              		.loc 1 564 11 view .LVU339
 1140 0004 1A46     		mov	r2, r3
 1141              	.LVL75:
 1142              	.L95:
 1143              	.LBB14:
 1144              		.loc 1 565 34 discriminator 1 view .LVU340
 1145 0006 4C1E     		subs	r4, r1, #1
 1146              		.loc 1 565 2 discriminator 1 view .LVU341
 1147 0008 9C42     		cmp	r4, r3
 1148 000a 35D9     		bls	.L98
 566:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1149              		.loc 1 566 3 is_stmt 1 discriminator 3 view .LVU342
 1150              		.loc 1 566 53 is_stmt 0 discriminator 3 view .LVU343
 1151 000c DC1C     		adds	r4, r3, #3
 1152 000e 00EB8404 		add	r4, r0, r4, lsl #2
 1153 0012 6468     		ldr	r4, [r4, #4]
 1154              		.loc 1 566 88 discriminator 3 view .LVU344
 1155 0014 9D1C     		adds	r5, r3, #2
 1156 0016 00EB8505 		add	r5, r0, r5, lsl #2
 1157 001a 6D68     		ldr	r5, [r5, #4]
 1158              		.loc 1 566 58 discriminator 3 view .LVU345
 1159 001c 641B     		subs	r4, r4, r5
 1160              		.loc 1 566 21 discriminator 3 view .LVU346
 1161 001e 2244     		add	r2, r2, r4
 1162              	.LVL76:
 567:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currB.zerocrossings_tick[i+1]-gen->currB.zerocrossings_tick[i]);
 1163              		.loc 1 567 3 is_stmt 1 discriminator 3 view .LVU347
 1164              		.loc 1 567 53 is_stmt 0 discriminator 3 view .LVU348
 1165 0020 03F10F04 		add	r4, r3, #15
 1166 0024 50F82440 		ldr	r4, [r0, r4, lsl #2]
 1167              		.loc 1 567 88 discriminator 3 view .LVU349
 1168 0028 03F10E05 		add	r5, r3, #14
 1169 002c 50F82550 		ldr	r5, [r0, r5, lsl #2]
 1170              		.loc 1 567 58 discriminator 3 view .LVU350
 1171 0030 641B     		subs	r4, r4, r5
 1172              		.loc 1 567 21 discriminator 3 view .LVU351
 1173 0032 2244     		add	r2, r2, r4
 1174              	.LVL77:
 568:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallA.zerocrossings_tick[i+1]-gen->hallA.zerocrossings_tick[i]);
 1175              		.loc 1 568 3 is_stmt 1 discriminator 3 view .LVU352
 1176              		.loc 1 568 53 is_stmt 0 discriminator 3 view .LVU353
 1177 0034 03F12504 		add	r4, r3, #37
 1178 0038 50F82440 		ldr	r4, [r0, r4, lsl #2]
 1179              		.loc 1 568 88 discriminator 3 view .LVU354
 1180 003c 03F12405 		add	r5, r3, #36
 1181 0040 50F82550 		ldr	r5, [r0, r5, lsl #2]
 1182              		.loc 1 568 58 discriminator 3 view .LVU355
 1183 0044 641B     		subs	r4, r4, r5
 1184              		.loc 1 568 21 discriminator 3 view .LVU356
 1185 0046 1444     		add	r4, r4, r2
 1186              	.LVL78:
 569:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallB.zerocrossings_tick[i+1]-gen->hallB.zerocrossings_tick[i]);
ARM GAS  /tmp/ccTKQZMy.s 			page 35


 1187              		.loc 1 569 3 is_stmt 1 discriminator 3 view .LVU357
 1188              		.loc 1 569 53 is_stmt 0 discriminator 3 view .LVU358
 1189 0048 03F12F02 		add	r2, r3, #47
 1190 004c 00EB8202 		add	r2, r0, r2, lsl #2
 1191 0050 5268     		ldr	r2, [r2, #4]
 1192              		.loc 1 569 88 discriminator 3 view .LVU359
 1193 0052 03F12E05 		add	r5, r3, #46
 1194 0056 00EB8505 		add	r5, r0, r5, lsl #2
 1195 005a 6D68     		ldr	r5, [r5, #4]
 1196              		.loc 1 569 58 discriminator 3 view .LVU360
 1197 005c 521B     		subs	r2, r2, r5
 1198              		.loc 1 569 21 discriminator 3 view .LVU361
 1199 005e 1444     		add	r4, r4, r2
 1200              	.LVL79:
 570:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallC.zerocrossings_tick[i+1]-gen->hallC.zerocrossings_tick[i]);
 1201              		.loc 1 570 3 is_stmt 1 discriminator 3 view .LVU362
 1202              		.loc 1 570 53 is_stmt 0 discriminator 3 view .LVU363
 1203 0060 03F13B02 		add	r2, r3, #59
 1204 0064 50F82220 		ldr	r2, [r0, r2, lsl #2]
 1205              		.loc 1 570 88 discriminator 3 view .LVU364
 1206 0068 03F13A05 		add	r5, r3, #58
 1207 006c 50F82550 		ldr	r5, [r0, r5, lsl #2]
 1208              		.loc 1 570 58 discriminator 3 view .LVU365
 1209 0070 521B     		subs	r2, r2, r5
 1210              		.loc 1 570 21 discriminator 3 view .LVU366
 1211 0072 2244     		add	r2, r2, r4
 1212              	.LVL80:
 565:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1213              		.loc 1 565 38 discriminator 3 view .LVU367
 1214 0074 0133     		adds	r3, r3, #1
 1215              	.LVL81:
 565:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1216              		.loc 1 565 38 discriminator 3 view .LVU368
 1217 0076 C6E7     		b	.L95
 1218              	.L98:
 565:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1219              		.loc 1 565 38 discriminator 3 view .LVU369
 1220              	.LBE14:
 571:Core/Src/hall_detection.c **** 	}
 572:Core/Src/hall_detection.c **** 
 573:Core/Src/hall_detection.c **** 	averagedsemiPeriod/=(samples-1);
 1221              		.loc 1 573 2 is_stmt 1 view .LVU370
 1222              		.loc 1 573 20 is_stmt 0 view .LVU371
 1223 0078 B2FBF4F3 		udiv	r3, r2, r4
 1224              	.LVL82:
 574:Core/Src/hall_detection.c **** 	averagedsemiPeriod/=5;
 1225              		.loc 1 574 2 is_stmt 1 view .LVU372
 1226              		.loc 1 574 20 is_stmt 0 view .LVU373
 1227 007c 064A     		ldr	r2, .L99
 1228 007e A2FB0323 		umull	r2, r3, r2, r3
 1229              	.LVL83:
 1230              		.loc 1 574 20 view .LVU374
 1231 0082 9B08     		lsrs	r3, r3, #2
 1232              	.LVL84:
 575:Core/Src/hall_detection.c **** 
 576:Core/Src/hall_detection.c **** 	gen->results[gen->numberOfresults].electricPeriod_ticks=averagedsemiPeriod*2; //FOR torrot emulate
 1233              		.loc 1 576 2 is_stmt 1 view .LVU375
ARM GAS  /tmp/ccTKQZMy.s 			page 36


 1234              		.loc 1 576 18 is_stmt 0 view .LVU376
 1235 0084 D0F85421 		ldr	r2, [r0, #340]
 1236              		.loc 1 576 76 view .LVU377
 1237 0088 5B00     		lsls	r3, r3, #1
 1238              	.LVL85:
 1239              		.loc 1 576 57 view .LVU378
 1240 008a 00EB0210 		add	r0, r0, r2, lsl #4
 1241              	.LVL86:
 1242              		.loc 1 576 57 view .LVU379
 1243 008e C0F86031 		str	r3, [r0, #352]
 577:Core/Src/hall_detection.c **** }
 1244              		.loc 1 577 1 view .LVU380
 1245 0092 30BC     		pop	{r4, r5}
 1246              	.LCFI10:
 1247              		.cfi_restore 5
 1248              		.cfi_restore 4
 1249              		.cfi_def_cfa_offset 0
 1250 0094 7047     		bx	lr
 1251              	.L100:
 1252 0096 00BF     		.align	2
 1253              	.L99:
 1254 0098 CDCCCCCC 		.word	-858993459
 1255              		.cfi_endproc
 1256              	.LFE248:
 1258              		.section	.text.adquisition,"ax",%progbits
 1259              		.align	1
 1260              		.global	adquisition
 1261              		.syntax unified
 1262              		.thumb
 1263              		.thumb_func
 1264              		.fpu fpv4-sp-d16
 1266              	adquisition:
 1267              	.LVL87:
 1268              	.LFB240:
 277:Core/Src/hall_detection.c **** 
 1269              		.loc 1 277 4 is_stmt 1 view -0
 1270              		.cfi_startproc
 1271              		@ args = 12, pretend = 0, frame = 0
 1272              		@ frame_needed = 0, uses_anonymous_args = 0
 277:Core/Src/hall_detection.c **** 
 1273              		.loc 1 277 4 is_stmt 0 view .LVU382
 1274 0000 30B5     		push	{r4, r5, lr}
 1275              	.LCFI11:
 1276              		.cfi_def_cfa_offset 12
 1277              		.cfi_offset 4, -12
 1278              		.cfi_offset 5, -8
 1279              		.cfi_offset 14, -4
 1280 0002 83B0     		sub	sp, sp, #12
 1281              	.LCFI12:
 1282              		.cfi_def_cfa_offset 24
 1283 0004 0546     		mov	r5, r0
 1284 0006 0C46     		mov	r4, r1
 1285 0008 1146     		mov	r1, r2
 1286              	.LVL88:
 277:Core/Src/hall_detection.c **** 
 1287              		.loc 1 277 4 view .LVU383
 1288 000a 1A46     		mov	r2, r3
ARM GAS  /tmp/ccTKQZMy.s 			page 37


 1289              	.LVL89:
 279:Core/Src/hall_detection.c **** 
 1290              		.loc 1 279 2 is_stmt 1 view .LVU384
 1291 000c 089B     		ldr	r3, [sp, #32]
 1292              	.LVL90:
 279:Core/Src/hall_detection.c **** 
 1293              		.loc 1 279 2 is_stmt 0 view .LVU385
 1294 000e 0193     		str	r3, [sp, #4]
 1295 0010 079B     		ldr	r3, [sp, #28]
 1296 0012 0093     		str	r3, [sp]
 1297 0014 069B     		ldr	r3, [sp, #24]
 1298 0016 2046     		mov	r0, r4
 1299              	.LVL91:
 279:Core/Src/hall_detection.c **** 
 1300              		.loc 1 279 2 view .LVU386
 1301 0018 FFF7FEFF 		bl	fill_buffers
 1302              	.LVL92:
 282:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1303              		.loc 1 282 2 is_stmt 1 view .LVU387
 282:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1304              		.loc 1 282 11 is_stmt 0 view .LVU388
 1305 001c 0D4B     		ldr	r3, .L107
 1306 001e 1B68     		ldr	r3, [r3]
 282:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1307              		.loc 1 282 4 view .LVU389
 1308 0020 0D4A     		ldr	r2, .L107+4
 1309 0022 9342     		cmp	r3, r2
 1310 0024 06D8     		bhi	.L105
 287:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1311              		.loc 1 287 2 is_stmt 1 view .LVU390
 287:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1312              		.loc 1 287 18 is_stmt 0 view .LVU391
 1313 0026 0D4A     		ldr	r2, .L107+8
 1314 0028 1268     		ldr	r2, [r2]
 287:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1315              		.loc 1 287 42 view .LVU392
 1316 002a 0232     		adds	r2, r2, #2
 287:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1317              		.loc 1 287 4 view .LVU393
 1318 002c 9342     		cmp	r3, r2
 1319 002e 04D8     		bhi	.L106
 1320              	.L101:
 293:Core/Src/hall_detection.c **** 
 1321              		.loc 1 293 1 view .LVU394
 1322 0030 03B0     		add	sp, sp, #12
 1323              	.LCFI13:
 1324              		.cfi_remember_state
 1325              		.cfi_def_cfa_offset 12
 1326              		@ sp needed
 1327 0032 30BD     		pop	{r4, r5, pc}
 1328              	.LVL93:
 1329              	.L105:
 1330              	.LCFI14:
 1331              		.cfi_restore_state
 283:Core/Src/hall_detection.c **** 		return;
 1332              		.loc 1 283 3 is_stmt 1 view .LVU395
 283:Core/Src/hall_detection.c **** 		return;
ARM GAS  /tmp/ccTKQZMy.s 			page 38


 1333              		.loc 1 283 9 is_stmt 0 view .LVU396
 1334 0034 0723     		movs	r3, #7
 1335 0036 2B70     		strb	r3, [r5]
 284:Core/Src/hall_detection.c **** 	}
 1336              		.loc 1 284 3 is_stmt 1 view .LVU397
 1337 0038 FAE7     		b	.L101
 1338              	.L106:
 288:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1339              		.loc 1 288 3 view .LVU398
 288:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1340              		.loc 1 288 6 is_stmt 0 view .LVU399
 1341 003a 0621     		movs	r1, #6
 1342 003c 2046     		mov	r0, r4
 1343 003e FFF7FEFF 		bl	detect_N_zerocrossings
 1344              	.LVL94:
 288:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1345              		.loc 1 288 5 view .LVU400
 1346 0042 0128     		cmp	r0, #1
 1347 0044 F4D1     		bne	.L101
 289:Core/Src/hall_detection.c **** 			*state=detection_INTERPRETATION;
 1348              		.loc 1 289 4 is_stmt 1 view .LVU401
 1349 0046 0621     		movs	r1, #6
 1350 0048 2046     		mov	r0, r4
 1351 004a FFF7FEFF 		bl	calculateElectricPeriod_inTicks
 1352              	.LVL95:
 290:Core/Src/hall_detection.c **** 		}
 1353              		.loc 1 290 4 view .LVU402
 290:Core/Src/hall_detection.c **** 		}
 1354              		.loc 1 290 10 is_stmt 0 view .LVU403
 1355 004e 0423     		movs	r3, #4
 1356 0050 2B70     		strb	r3, [r5]
 1357 0052 EDE7     		b	.L101
 1358              	.L108:
 1359              		.align	2
 1360              	.L107:
 1361 0054 00000000 		.word	ticks
 1362 0058 38900D00 		.word	888888
 1363 005c 00000000 		.word	.LANCHOR1
 1364              		.cfi_endproc
 1365              	.LFE240:
 1367              		.global	__aeabi_ui2d
 1368              		.global	__aeabi_dmul
 1369              		.global	__aeabi_d2f
 1370              		.section	.text.is_deviation_from_period_acceptable,"ax",%progbits
 1371              		.align	1
 1372              		.global	is_deviation_from_period_acceptable
 1373              		.syntax unified
 1374              		.thumb
 1375              		.thumb_func
 1376              		.fpu fpv4-sp-d16
 1378              	is_deviation_from_period_acceptable:
 1379              	.LVL96:
 1380              	.LFB249:
 578:Core/Src/hall_detection.c **** 
 579:Core/Src/hall_detection.c **** /**
 580:Core/Src/hall_detection.c **** * \brief just checks if all zerocrossings fall between acceptable deviation from average period.
 581:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
ARM GAS  /tmp/ccTKQZMy.s 			page 39


 582:Core/Src/hall_detection.c **** * \param float tolerance_factor, 0.1 would mean +-10%tolerance of deviation from average
 583:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 584:Core/Src/hall_detection.c **** * \return YES if all deviations are accceptable, or NO if they are not
 585:Core/Src/hall_detection.c **** */
 586:Core/Src/hall_detection.c **** detection_YES_NO is_deviation_from_period_acceptable(hall_detection_general_struct *gen, float tole
 1381              		.loc 1 586 130 is_stmt 1 view -0
 1382              		.cfi_startproc
 1383              		@ args = 0, pretend = 0, frame = 0
 1384              		@ frame_needed = 0, uses_anonymous_args = 0
 1385              		.loc 1 586 130 is_stmt 0 view .LVU405
 1386 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1387              	.LCFI15:
 1388              		.cfi_def_cfa_offset 24
 1389              		.cfi_offset 3, -24
 1390              		.cfi_offset 4, -20
 1391              		.cfi_offset 5, -16
 1392              		.cfi_offset 6, -12
 1393              		.cfi_offset 7, -8
 1394              		.cfi_offset 14, -4
 1395 0002 2DED028B 		vpush.64	{d8}
 1396              	.LCFI16:
 1397              		.cfi_def_cfa_offset 32
 1398              		.cfi_offset 80, -32
 1399              		.cfi_offset 81, -28
 1400 0006 0446     		mov	r4, r0
 1401 0008 B0EE408A 		vmov.f32	s16, s0
 1402 000c 0D46     		mov	r5, r1
 587:Core/Src/hall_detection.c **** 	float _semiperiod=gen->results[gen->numberOfresults].electricPeriod_ticks/2.0;
 1403              		.loc 1 587 2 is_stmt 1 view .LVU406
 1404              		.loc 1 587 36 is_stmt 0 view .LVU407
 1405 000e D0F85431 		ldr	r3, [r0, #340]
 1406              		.loc 1 587 54 view .LVU408
 1407 0012 00EB0313 		add	r3, r0, r3, lsl #4
 1408              		.loc 1 587 75 view .LVU409
 1409 0016 D3F86001 		ldr	r0, [r3, #352]
 1410              	.LVL97:
 1411              		.loc 1 587 75 view .LVU410
 1412 001a FFF7FEFF 		bl	__aeabi_ui2d
 1413              	.LVL98:
 1414              		.loc 1 587 75 view .LVU411
 1415 001e 0022     		movs	r2, #0
 1416 0020 204B     		ldr	r3, .L119
 1417 0022 FFF7FEFF 		bl	__aeabi_dmul
 1418              	.LVL99:
 1419              		.loc 1 587 8 view .LVU412
 1420 0026 FFF7FEFF 		bl	__aeabi_d2f
 1421              	.LVL100:
 1422 002a 07EE900A 		vmov	s15, r0
 1423              	.LVL101:
 588:Core/Src/hall_detection.c **** 	uint32_t _deviation_top=	_semiperiod +_semiperiod*tolerance_factor;
 1424              		.loc 1 588 2 is_stmt 1 view .LVU413
 1425              		.loc 1 588 51 is_stmt 0 view .LVU414
 1426 002e 27EE880A 		vmul.f32	s0, s15, s16
 1427              		.loc 1 588 39 view .LVU415
 1428 0032 30EE277A 		vadd.f32	s14, s0, s15
 1429              		.loc 1 588 11 view .LVU416
 1430 0036 BCEEC77A 		vcvt.u32.f32	s14, s14
ARM GAS  /tmp/ccTKQZMy.s 			page 40


 1431 003a 17EE107A 		vmov	r7, s14	@ int
 1432              	.LVL102:
 589:Core/Src/hall_detection.c **** 	uint32_t _deviation_bottom=	_semiperiod	-_semiperiod*tolerance_factor;
 1433              		.loc 1 589 2 is_stmt 1 view .LVU417
 1434              		.loc 1 589 42 is_stmt 0 view .LVU418
 1435 003e 77EEC07A 		vsub.f32	s15, s15, s0
 1436              		.loc 1 589 11 view .LVU419
 1437 0042 FCEEE77A 		vcvt.u32.f32	s15, s15
 1438 0046 17EE906A 		vmov	r6, s15	@ int
 1439              	.LVL103:
 590:Core/Src/hall_detection.c **** 
 591:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < samples-1; ++i) {
 1440              		.loc 1 591 2 is_stmt 1 view .LVU420
 1441              	.LBB15:
 1442              		.loc 1 591 7 view .LVU421
 1443              		.loc 1 591 16 is_stmt 0 view .LVU422
 1444 004a 0023     		movs	r3, #0
 1445              	.LVL104:
 1446              	.L110:
 1447              		.loc 1 591 34 discriminator 1 view .LVU423
 1448 004c 6A1E     		subs	r2, r5, #1
 1449              		.loc 1 591 2 discriminator 1 view .LVU424
 1450 004e 9A42     		cmp	r2, r3
 1451 0050 1ED9     		bls	.L118
 1452              	.LBB16:
 592:Core/Src/hall_detection.c **** 		uint32_t _sampled_period=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1453              		.loc 1 592 3 is_stmt 1 view .LVU425
 1454              		.loc 1 592 60 is_stmt 0 view .LVU426
 1455 0052 581C     		adds	r0, r3, #1
 1456              		.loc 1 592 58 view .LVU427
 1457 0054 DA1C     		adds	r2, r3, #3
 1458 0056 04EB8202 		add	r2, r4, r2, lsl #2
 1459 005a 5268     		ldr	r2, [r2, #4]
 1460              		.loc 1 592 93 view .LVU428
 1461 005c 991C     		adds	r1, r3, #2
 1462 005e 04EB8101 		add	r1, r4, r1, lsl #2
 1463 0062 4968     		ldr	r1, [r1, #4]
 1464              		.loc 1 592 12 view .LVU429
 1465 0064 521A     		subs	r2, r2, r1
 1466              	.LVL105:
 593:Core/Src/hall_detection.c **** 		if((_sampled_period<(_deviation_bottom))||(_sampled_period>(_deviation_top))){
 1467              		.loc 1 593 3 is_stmt 1 view .LVU430
 1468              		.loc 1 593 5 is_stmt 0 view .LVU431
 1469 0066 9642     		cmp	r6, r2
 1470 0068 16D8     		bhi	.L113
 1471              		.loc 1 593 43 discriminator 1 view .LVU432
 1472 006a 9742     		cmp	r7, r2
 1473 006c 16D3     		bcc	.L114
 594:Core/Src/hall_detection.c **** 			return NO;//early return, bad news
 595:Core/Src/hall_detection.c **** 		}
 596:Core/Src/hall_detection.c **** 
 597:Core/Src/hall_detection.c **** 		_sampled_period=(gen->currC.zerocrossings_tick[i+1]-gen->currC.zerocrossings_tick[i]);
 1474              		.loc 1 597 3 is_stmt 1 view .LVU433
 1475              		.loc 1 597 49 is_stmt 0 view .LVU434
 1476 006e 03F11902 		add	r2, r3, #25
 1477              	.LVL106:
 1478              		.loc 1 597 49 view .LVU435
ARM GAS  /tmp/ccTKQZMy.s 			page 41


 1479 0072 04EB8202 		add	r2, r4, r2, lsl #2
 1480 0076 5268     		ldr	r2, [r2, #4]
 1481              		.loc 1 597 84 view .LVU436
 1482 0078 1833     		adds	r3, r3, #24
 1483              	.LVL107:
 1484              		.loc 1 597 84 view .LVU437
 1485 007a 04EB8303 		add	r3, r4, r3, lsl #2
 1486              	.LVL108:
 1487              		.loc 1 597 84 view .LVU438
 1488 007e 5B68     		ldr	r3, [r3, #4]
 1489              		.loc 1 597 18 view .LVU439
 1490 0080 D21A     		subs	r2, r2, r3
 1491              	.LVL109:
 598:Core/Src/hall_detection.c **** 		if((_sampled_period<(_deviation_bottom))||(_sampled_period>(_deviation_top))){
 1492              		.loc 1 598 3 is_stmt 1 view .LVU440
 1493              		.loc 1 598 5 is_stmt 0 view .LVU441
 1494 0082 9642     		cmp	r6, r2
 1495 0084 0CD8     		bhi	.L115
 1496              	.LBE16:
 591:Core/Src/hall_detection.c **** 		uint32_t _sampled_period=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1497              		.loc 1 591 38 discriminator 1 view .LVU442
 1498 0086 0346     		mov	r3, r0
 1499              	.LBB17:
 1500              		.loc 1 598 43 discriminator 1 view .LVU443
 1501 0088 9742     		cmp	r7, r2
 1502 008a DFD2     		bcs	.L110
 599:Core/Src/hall_detection.c **** 			return NO;//early return, bad news
 1503              		.loc 1 599 11 view .LVU444
 1504 008c 0020     		movs	r0, #0
 1505              	.LVL110:
 1506              		.loc 1 599 11 view .LVU445
 1507 008e 00E0     		b	.L111
 1508              	.LVL111:
 1509              	.L118:
 1510              		.loc 1 599 11 view .LVU446
 1511              	.LBE17:
 1512              	.LBE15:
 600:Core/Src/hall_detection.c **** 		}
 601:Core/Src/hall_detection.c **** 	}
 602:Core/Src/hall_detection.c **** 	return YES;//acceptable
 1513              		.loc 1 602 9 view .LVU447
 1514 0090 0120     		movs	r0, #1
 1515              	.LVL112:
 1516              	.L111:
 603:Core/Src/hall_detection.c **** }
 1517              		.loc 1 603 1 view .LVU448
 1518 0092 BDEC028B 		vldm	sp!, {d8}
 1519              	.LCFI17:
 1520              		.cfi_remember_state
 1521              		.cfi_restore 80
 1522              		.cfi_restore 81
 1523              		.cfi_def_cfa_offset 24
 1524              	.LVL113:
 1525              		.loc 1 603 1 view .LVU449
 1526 0096 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1527              	.LVL114:
 1528              	.L113:
ARM GAS  /tmp/ccTKQZMy.s 			page 42


 1529              	.LCFI18:
 1530              		.cfi_restore_state
 1531              	.LBB19:
 1532              	.LBB18:
 594:Core/Src/hall_detection.c **** 		}
 1533              		.loc 1 594 11 view .LVU450
 1534 0098 0020     		movs	r0, #0
 1535 009a FAE7     		b	.L111
 1536              	.L114:
 594:Core/Src/hall_detection.c **** 		}
 1537              		.loc 1 594 11 view .LVU451
 1538 009c 0020     		movs	r0, #0
 1539 009e F8E7     		b	.L111
 1540              	.LVL115:
 1541              	.L115:
 599:Core/Src/hall_detection.c **** 		}
 1542              		.loc 1 599 11 view .LVU452
 1543 00a0 0020     		movs	r0, #0
 1544              	.LVL116:
 599:Core/Src/hall_detection.c **** 		}
 1545              		.loc 1 599 11 view .LVU453
 1546 00a2 F6E7     		b	.L111
 1547              	.L120:
 1548              		.align	2
 1549              	.L119:
 1550 00a4 0000E03F 		.word	1071644672
 1551              	.LBE18:
 1552              	.LBE19:
 1553              		.cfi_endproc
 1554              	.LFE249:
 1556              		.section	.text.are_all_periods_stable,"ax",%progbits
 1557              		.align	1
 1558              		.global	are_all_periods_stable
 1559              		.syntax unified
 1560              		.thumb
 1561              		.thumb_func
 1562              		.fpu fpv4-sp-d16
 1564              	are_all_periods_stable:
 1565              	.LVL117:
 1566              	.LFB250:
 604:Core/Src/hall_detection.c **** 
 605:Core/Src/hall_detection.c **** 
 606:Core/Src/hall_detection.c **** /**
 607:Core/Src/hall_detection.c **** * \brief a wrapper to tidy up and make sure we calculate the electric period before calculating dev
 608:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 609:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 610:Core/Src/hall_detection.c **** * \return YES if we are in the stable zone of steady periods. NO otherwise
 611:Core/Src/hall_detection.c **** */
 612:Core/Src/hall_detection.c **** detection_YES_NO are_all_periods_stable(hall_detection_general_struct *gen, uint32_t samples){
 1567              		.loc 1 612 94 is_stmt 1 view -0
 1568              		.cfi_startproc
 1569              		@ args = 0, pretend = 0, frame = 0
 1570              		@ frame_needed = 0, uses_anonymous_args = 0
 1571              		.loc 1 612 94 is_stmt 0 view .LVU455
 1572 0000 38B5     		push	{r3, r4, r5, lr}
 1573              	.LCFI19:
 1574              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccTKQZMy.s 			page 43


 1575              		.cfi_offset 3, -16
 1576              		.cfi_offset 4, -12
 1577              		.cfi_offset 5, -8
 1578              		.cfi_offset 14, -4
 1579 0002 0446     		mov	r4, r0
 1580 0004 0D46     		mov	r5, r1
 613:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,samples);
 1581              		.loc 1 613 4 is_stmt 1 view .LVU456
 1582 0006 FFF7FEFF 		bl	calculateElectricPeriod_inTicks
 1583              	.LVL118:
 614:Core/Src/hall_detection.c **** 	return 	is_deviation_from_period_acceptable(gen,TOLERANCE_FACTOR_FOR_STATIONARY_CURRENTS,samples);
 1584              		.loc 1 614 2 view .LVU457
 1585              		.loc 1 614 10 is_stmt 0 view .LVU458
 1586 000a 2946     		mov	r1, r5
 1587 000c 9FED020A 		vldr.32	s0, .L123
 1588 0010 2046     		mov	r0, r4
 1589 0012 FFF7FEFF 		bl	is_deviation_from_period_acceptable
 1590              	.LVL119:
 615:Core/Src/hall_detection.c **** }
 1591              		.loc 1 615 1 view .LVU459
 1592 0016 38BD     		pop	{r3, r4, r5, pc}
 1593              	.LVL120:
 1594              	.L124:
 1595              		.loc 1 615 1 view .LVU460
 1596              		.align	2
 1597              	.L123:
 1598 0018 CDCCCC3D 		.word	1036831949
 1599              		.cfi_endproc
 1600              	.LFE250:
 1602              		.section	.text.wait_for_the_current_stationary,"ax",%progbits
 1603              		.align	1
 1604              		.global	wait_for_the_current_stationary
 1605              		.syntax unified
 1606              		.thumb
 1607              		.thumb_func
 1608              		.fpu fpv4-sp-d16
 1610              	wait_for_the_current_stationary:
 1611              	.LVL121:
 1612              	.LFB239:
 235:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 1613              		.loc 1 235 4 is_stmt 1 view -0
 1614              		.cfi_startproc
 1615              		@ args = 12, pretend = 0, frame = 0
 1616              		@ frame_needed = 0, uses_anonymous_args = 0
 235:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 1617              		.loc 1 235 4 is_stmt 0 view .LVU462
 1618 0000 30B5     		push	{r4, r5, lr}
 1619              	.LCFI20:
 1620              		.cfi_def_cfa_offset 12
 1621              		.cfi_offset 4, -12
 1622              		.cfi_offset 5, -8
 1623              		.cfi_offset 14, -4
 1624 0002 83B0     		sub	sp, sp, #12
 1625              	.LCFI21:
 1626              		.cfi_def_cfa_offset 24
 1627 0004 0546     		mov	r5, r0
 1628 0006 0C46     		mov	r4, r1
ARM GAS  /tmp/ccTKQZMy.s 			page 44


 1629 0008 1146     		mov	r1, r2
 1630              	.LVL122:
 235:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 1631              		.loc 1 235 4 view .LVU463
 1632 000a 1A46     		mov	r2, r3
 1633              	.LVL123:
 237:Core/Src/hall_detection.c **** 	//timeout
 1634              		.loc 1 237 2 is_stmt 1 view .LVU464
 1635 000c 089B     		ldr	r3, [sp, #32]
 1636              	.LVL124:
 237:Core/Src/hall_detection.c **** 	//timeout
 1637              		.loc 1 237 2 is_stmt 0 view .LVU465
 1638 000e 0193     		str	r3, [sp, #4]
 1639 0010 079B     		ldr	r3, [sp, #28]
 1640 0012 0093     		str	r3, [sp]
 1641 0014 069B     		ldr	r3, [sp, #24]
 1642 0016 2046     		mov	r0, r4
 1643              	.LVL125:
 237:Core/Src/hall_detection.c **** 	//timeout
 1644              		.loc 1 237 2 view .LVU466
 1645 0018 FFF7FEFF 		bl	fill_buffers
 1646              	.LVL126:
 239:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1647              		.loc 1 239 2 is_stmt 1 view .LVU467
 239:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1648              		.loc 1 239 11 is_stmt 0 view .LVU468
 1649 001c 144B     		ldr	r3, .L133
 1650 001e 1B68     		ldr	r3, [r3]
 239:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1651              		.loc 1 239 4 view .LVU469
 1652 0020 144A     		ldr	r2, .L133+4
 1653 0022 9342     		cmp	r3, r2
 1654 0024 06D8     		bhi	.L130
 245:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1655              		.loc 1 245 2 is_stmt 1 view .LVU470
 245:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1656              		.loc 1 245 18 is_stmt 0 view .LVU471
 1657 0026 144A     		ldr	r2, .L133+8
 1658 0028 1268     		ldr	r2, [r2]
 245:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1659              		.loc 1 245 42 view .LVU472
 1660 002a 0232     		adds	r2, r2, #2
 245:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1661              		.loc 1 245 4 view .LVU473
 1662 002c 9342     		cmp	r3, r2
 1663 002e 04D8     		bhi	.L131
 1664              	.L125:
 257:Core/Src/hall_detection.c **** 
 1665              		.loc 1 257 1 view .LVU474
 1666 0030 03B0     		add	sp, sp, #12
 1667              	.LCFI22:
 1668              		.cfi_remember_state
 1669              		.cfi_def_cfa_offset 12
 1670              		@ sp needed
 1671 0032 30BD     		pop	{r4, r5, pc}
 1672              	.LVL127:
 1673              	.L130:
ARM GAS  /tmp/ccTKQZMy.s 			page 45


 1674              	.LCFI23:
 1675              		.cfi_restore_state
 240:Core/Src/hall_detection.c **** 		return;
 1676              		.loc 1 240 3 is_stmt 1 view .LVU475
 240:Core/Src/hall_detection.c **** 		return;
 1677              		.loc 1 240 9 is_stmt 0 view .LVU476
 1678 0034 0723     		movs	r3, #7
 1679 0036 2B70     		strb	r3, [r5]
 241:Core/Src/hall_detection.c **** 	}
 1680              		.loc 1 241 3 is_stmt 1 view .LVU477
 1681 0038 FAE7     		b	.L125
 1682              	.L131:
 246:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1683              		.loc 1 246 3 view .LVU478
 246:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1684              		.loc 1 246 6 is_stmt 0 view .LVU479
 1685 003a 0321     		movs	r1, #3
 1686 003c 2046     		mov	r0, r4
 1687 003e FFF7FEFF 		bl	detect_N_zerocrossings
 1688              	.LVL128:
 246:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1689              		.loc 1 246 5 view .LVU480
 1690 0042 0128     		cmp	r0, #1
 1691 0044 F4D1     		bne	.L125
 247:Core/Src/hall_detection.c **** 				resetVariables(gen);
 1692              		.loc 1 247 4 is_stmt 1 view .LVU481
 247:Core/Src/hall_detection.c **** 				resetVariables(gen);
 1693              		.loc 1 247 7 is_stmt 0 view .LVU482
 1694 0046 0321     		movs	r1, #3
 1695 0048 2046     		mov	r0, r4
 1696 004a FFF7FEFF 		bl	are_all_periods_stable
 1697              	.LVL129:
 247:Core/Src/hall_detection.c **** 				resetVariables(gen);
 1698              		.loc 1 247 6 view .LVU483
 1699 004e 0128     		cmp	r0, #1
 1700 0050 03D0     		beq	.L132
 253:Core/Src/hall_detection.c **** 			}
 1701              		.loc 1 253 5 is_stmt 1 view .LVU484
 1702 0052 2046     		mov	r0, r4
 1703 0054 FFF7FEFF 		bl	resetVariables
 1704              	.LVL130:
 1705 0058 EAE7     		b	.L125
 1706              	.L132:
 248:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 1707              		.loc 1 248 5 view .LVU485
 1708 005a 2046     		mov	r0, r4
 1709 005c FFF7FEFF 		bl	resetVariables
 1710              	.LVL131:
 249:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 1711              		.loc 1 249 5 view .LVU486
 249:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 1712              		.loc 1 249 36 is_stmt 0 view .LVU487
 1713 0060 034B     		ldr	r3, .L133
 1714 0062 1A68     		ldr	r2, [r3]
 1715 0064 044B     		ldr	r3, .L133+8
 1716 0066 1A60     		str	r2, [r3]
 250:Core/Src/hall_detection.c **** 				return;
ARM GAS  /tmp/ccTKQZMy.s 			page 46


 1717              		.loc 1 250 5 is_stmt 1 view .LVU488
 250:Core/Src/hall_detection.c **** 				return;
 1718              		.loc 1 250 11 is_stmt 0 view .LVU489
 1719 0068 0323     		movs	r3, #3
 1720 006a 2B70     		strb	r3, [r5]
 251:Core/Src/hall_detection.c **** 			}else{
 1721              		.loc 1 251 5 is_stmt 1 view .LVU490
 1722 006c E0E7     		b	.L125
 1723              	.L134:
 1724 006e 00BF     		.align	2
 1725              	.L133:
 1726 0070 00000000 		.word	ticks
 1727 0074 38900D00 		.word	888888
 1728 0078 00000000 		.word	.LANCHOR1
 1729              		.cfi_endproc
 1730              	.LFE239:
 1732              		.section	.text.absolute,"ax",%progbits
 1733              		.align	1
 1734              		.global	absolute
 1735              		.syntax unified
 1736              		.thumb
 1737              		.thumb_func
 1738              		.fpu fpv4-sp-d16
 1740              	absolute:
 1741              	.LVL132:
 1742              	.LFB251:
 616:Core/Src/hall_detection.c **** 
 617:Core/Src/hall_detection.c **** 
 618:Core/Src/hall_detection.c **** ///**
 619:Core/Src/hall_detection.c **** //* \brief
 620:Core/Src/hall_detection.c **** //* \param
 621:Core/Src/hall_detection.c **** //*/
 622:Core/Src/hall_detection.c **** //void swap_hall_gpios_with_detected_results(hall_pin_info* pin_infoH1,hall_pin_info* pin_infoH2,ha
 623:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH1=*pin_infoH1;
 624:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH2=*pin_infoH2;
 625:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH3=*pin_infoH3;
 626:Core/Src/hall_detection.c **** //
 627:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_A]) {
 628:Core/Src/hall_detection.c **** //		case hall_A:
 629:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH1;
 630:Core/Src/hall_detection.c **** //			break;
 631:Core/Src/hall_detection.c **** //		case hall_B:
 632:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH1;
 633:Core/Src/hall_detection.c **** //			break;
 634:Core/Src/hall_detection.c **** //		case hall_C:
 635:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH1;
 636:Core/Src/hall_detection.c **** //			break;
 637:Core/Src/hall_detection.c **** //		default:
 638:Core/Src/hall_detection.c **** //			break;
 639:Core/Src/hall_detection.c **** //	}
 640:Core/Src/hall_detection.c **** //
 641:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_B]) {
 642:Core/Src/hall_detection.c **** //		case hall_A:
 643:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH2;
 644:Core/Src/hall_detection.c **** //			break;
 645:Core/Src/hall_detection.c **** //		case hall_B:
 646:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH2;
ARM GAS  /tmp/ccTKQZMy.s 			page 47


 647:Core/Src/hall_detection.c **** //			break;
 648:Core/Src/hall_detection.c **** //		case hall_C:
 649:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH2;
 650:Core/Src/hall_detection.c **** //			break;
 651:Core/Src/hall_detection.c **** //		default:
 652:Core/Src/hall_detection.c **** //			break;
 653:Core/Src/hall_detection.c **** //	}
 654:Core/Src/hall_detection.c **** //
 655:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_C]) {
 656:Core/Src/hall_detection.c **** //		case hall_A:
 657:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH3;
 658:Core/Src/hall_detection.c **** //			break;
 659:Core/Src/hall_detection.c **** //		case hall_B:
 660:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH3;
 661:Core/Src/hall_detection.c **** //			break;
 662:Core/Src/hall_detection.c **** //		case hall_C:
 663:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH3;
 664:Core/Src/hall_detection.c **** //			break;
 665:Core/Src/hall_detection.c **** //		default:
 666:Core/Src/hall_detection.c **** //			break;
 667:Core/Src/hall_detection.c **** //	}
 668:Core/Src/hall_detection.c **** //
 669:Core/Src/hall_detection.c **** //}
 670:Core/Src/hall_detection.c **** 
 671:Core/Src/hall_detection.c **** /**
 672:Core/Src/hall_detection.c **** * \brief small and util to calculate signed absolute values
 673:Core/Src/hall_detection.c **** * \param the number to be absoluted
 674:Core/Src/hall_detection.c **** * \return |x|
 675:Core/Src/hall_detection.c **** */
 676:Core/Src/hall_detection.c **** int32_t absolute(int32_t x){
 1743              		.loc 1 676 28 view -0
 1744              		.cfi_startproc
 1745              		@ args = 0, pretend = 0, frame = 0
 1746              		@ frame_needed = 0, uses_anonymous_args = 0
 1747              		@ link register save eliminated.
 677:Core/Src/hall_detection.c ****     return (int32_t)x < (int32_t)0 ? -x : x;
 1748              		.loc 1 677 5 view .LVU492
 678:Core/Src/hall_detection.c **** }
 1749              		.loc 1 678 1 is_stmt 0 view .LVU493
 1750 0000 0028     		cmp	r0, #0
 1751 0002 B8BF     		it	lt
 1752 0004 4042     		rsblt	r0, r0, #0
 1753              	.LVL133:
 1754              		.loc 1 678 1 view .LVU494
 1755 0006 7047     		bx	lr
 1756              		.cfi_endproc
 1757              	.LFE251:
 1759              		.global	__aeabi_d2iz
 1760              		.section	.text.assign_closest_phase_to_hall,"ax",%progbits
 1761              		.align	1
 1762              		.global	assign_closest_phase_to_hall
 1763              		.syntax unified
 1764              		.thumb
 1765              		.thumb_func
 1766              		.fpu fpv4-sp-d16
 1768              	assign_closest_phase_to_hall:
 1769              	.LVL134:
ARM GAS  /tmp/ccTKQZMy.s 			page 48


 1770              	.LFB252:
 679:Core/Src/hall_detection.c **** 
 680:Core/Src/hall_detection.c **** /**
 681:Core/Src/hall_detection.c **** * \brief magic function, from zerocrossings decides actuall order of hall/current signals, this fun
 682:Core/Src/hall_detection.c **** * right now has a cyclomatic complexity of 21, that should be reduced.
 683:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 684:Core/Src/hall_detection.c **** */
 685:Core/Src/hall_detection.c **** void assign_closest_phase_to_hall(hall_detection_general_struct *gen){
 1771              		.loc 1 685 70 is_stmt 1 view -0
 1772              		.cfi_startproc
 1773              		@ args = 0, pretend = 0, frame = 16
 1774              		@ frame_needed = 0, uses_anonymous_args = 0
 1775              		.loc 1 685 70 is_stmt 0 view .LVU496
 1776 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1777              	.LCFI24:
 1778              		.cfi_def_cfa_offset 28
 1779              		.cfi_offset 4, -28
 1780              		.cfi_offset 5, -24
 1781              		.cfi_offset 6, -20
 1782              		.cfi_offset 7, -16
 1783              		.cfi_offset 8, -12
 1784              		.cfi_offset 9, -8
 1785              		.cfi_offset 14, -4
 1786 0004 85B0     		sub	sp, sp, #20
 1787              	.LCFI25:
 1788              		.cfi_def_cfa_offset 48
 1789 0006 0446     		mov	r4, r0
 686:Core/Src/hall_detection.c **** 
 687:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < MAXZEROCROSSINGS; ++i) {// all zerocrossings loop
 1790              		.loc 1 687 2 is_stmt 1 view .LVU497
 1791              	.LBB20:
 1792              		.loc 1 687 7 view .LVU498
 1793              	.LVL135:
 1794              		.loc 1 687 16 is_stmt 0 view .LVU499
 1795 0008 0025     		movs	r5, #0
 1796              	.LVL136:
 1797              	.L137:
 1798              		.loc 1 687 2 discriminator 1 view .LVU500
 1799 000a 052D     		cmp	r5, #5
 1800 000c 6AD8     		bhi	.L153
 688:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1801              		.loc 1 688 3 is_stmt 1 discriminator 3 view .LVU501
 1802              		.loc 1 688 84 is_stmt 0 discriminator 3 view .LVU502
 1803 000e AB1C     		adds	r3, r5, #2
 1804 0010 04EB8303 		add	r3, r4, r3, lsl #2
 1805 0014 5F68     		ldr	r7, [r3, #4]
 1806              		.loc 1 688 126 discriminator 3 view .LVU503
 1807 0016 05F12403 		add	r3, r5, #36
 1808 001a 54F82390 		ldr	r9, [r4, r3, lsl #2]
 1809              		.loc 1 688 37 discriminator 3 view .LVU504
 1810 001e A7EB0900 		sub	r0, r7, r9
 1811 0022 FFF7FEFF 		bl	absolute
 1812              	.LVL137:
 1813              		.loc 1 688 35 discriminator 3 view .LVU505
 1814 0026 D4F80C31 		ldr	r3, [r4, #268]
 1815 002a 1844     		add	r0, r0, r3
 1816 002c C4F80C01 		str	r0, [r4, #268]
ARM GAS  /tmp/ccTKQZMy.s 			page 49


 689:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_B]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1817              		.loc 1 689 3 is_stmt 1 discriminator 3 view .LVU506
 1818              		.loc 1 689 126 is_stmt 0 discriminator 3 view .LVU507
 1819 0030 05F12E03 		add	r3, r5, #46
 1820 0034 04EB8303 		add	r3, r4, r3, lsl #2
 1821 0038 D3F80480 		ldr	r8, [r3, #4]
 1822              		.loc 1 689 37 discriminator 3 view .LVU508
 1823 003c A7EB0800 		sub	r0, r7, r8
 1824 0040 FFF7FEFF 		bl	absolute
 1825              	.LVL138:
 1826              		.loc 1 689 35 discriminator 3 view .LVU509
 1827 0044 D4F81031 		ldr	r3, [r4, #272]
 1828 0048 1844     		add	r0, r0, r3
 1829 004a C4F81001 		str	r0, [r4, #272]
 690:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_C]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1830              		.loc 1 690 3 is_stmt 1 discriminator 3 view .LVU510
 1831              		.loc 1 690 126 is_stmt 0 discriminator 3 view .LVU511
 1832 004e 05F13A03 		add	r3, r5, #58
 1833 0052 54F82360 		ldr	r6, [r4, r3, lsl #2]
 1834              		.loc 1 690 37 discriminator 3 view .LVU512
 1835 0056 B81B     		subs	r0, r7, r6
 1836 0058 FFF7FEFF 		bl	absolute
 1837              	.LVL139:
 1838              		.loc 1 690 35 discriminator 3 view .LVU513
 1839 005c D4F81431 		ldr	r3, [r4, #276]
 1840 0060 1844     		add	r0, r0, r3
 1841 0062 C4F81401 		str	r0, [r4, #276]
 691:Core/Src/hall_detection.c **** 
 692:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_A]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 1842              		.loc 1 692 3 is_stmt 1 discriminator 3 view .LVU514
 1843              		.loc 1 692 84 is_stmt 0 discriminator 3 view .LVU515
 1844 0066 05F10E03 		add	r3, r5, #14
 1845 006a 54F82370 		ldr	r7, [r4, r3, lsl #2]
 1846              		.loc 1 692 37 discriminator 3 view .LVU516
 1847 006e A7EB0900 		sub	r0, r7, r9
 1848 0072 FFF7FEFF 		bl	absolute
 1849              	.LVL140:
 1850              		.loc 1 692 35 discriminator 3 view .LVU517
 1851 0076 D4F81831 		ldr	r3, [r4, #280]
 1852 007a 1844     		add	r0, r0, r3
 1853 007c C4F81801 		str	r0, [r4, #280]
 693:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_B]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 1854              		.loc 1 693 3 is_stmt 1 discriminator 3 view .LVU518
 1855              		.loc 1 693 37 is_stmt 0 discriminator 3 view .LVU519
 1856 0080 A7EB0800 		sub	r0, r7, r8
 1857 0084 FFF7FEFF 		bl	absolute
 1858              	.LVL141:
 1859              		.loc 1 693 35 discriminator 3 view .LVU520
 1860 0088 D4F81C31 		ldr	r3, [r4, #284]
 1861 008c 1844     		add	r0, r0, r3
 1862 008e C4F81C01 		str	r0, [r4, #284]
 694:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_C]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 1863              		.loc 1 694 3 is_stmt 1 discriminator 3 view .LVU521
 1864              		.loc 1 694 37 is_stmt 0 discriminator 3 view .LVU522
 1865 0092 B81B     		subs	r0, r7, r6
 1866 0094 FFF7FEFF 		bl	absolute
 1867              	.LVL142:
ARM GAS  /tmp/ccTKQZMy.s 			page 50


 1868              		.loc 1 694 35 discriminator 3 view .LVU523
 1869 0098 D4F82031 		ldr	r3, [r4, #288]
 1870 009c 1844     		add	r0, r0, r3
 1871 009e C4F82001 		str	r0, [r4, #288]
 695:Core/Src/hall_detection.c **** 
 696:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_A]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 1872              		.loc 1 696 3 is_stmt 1 discriminator 3 view .LVU524
 1873              		.loc 1 696 84 is_stmt 0 discriminator 3 view .LVU525
 1874 00a2 05F11803 		add	r3, r5, #24
 1875 00a6 04EB8303 		add	r3, r4, r3, lsl #2
 1876 00aa 5F68     		ldr	r7, [r3, #4]
 1877              		.loc 1 696 37 discriminator 3 view .LVU526
 1878 00ac A7EB0900 		sub	r0, r7, r9
 1879 00b0 FFF7FEFF 		bl	absolute
 1880              	.LVL143:
 1881              		.loc 1 696 35 discriminator 3 view .LVU527
 1882 00b4 D4F82431 		ldr	r3, [r4, #292]
 1883 00b8 1844     		add	r0, r0, r3
 1884 00ba C4F82401 		str	r0, [r4, #292]
 697:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_B]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 1885              		.loc 1 697 3 is_stmt 1 discriminator 3 view .LVU528
 1886              		.loc 1 697 37 is_stmt 0 discriminator 3 view .LVU529
 1887 00be A7EB0800 		sub	r0, r7, r8
 1888 00c2 FFF7FEFF 		bl	absolute
 1889              	.LVL144:
 1890              		.loc 1 697 35 discriminator 3 view .LVU530
 1891 00c6 D4F82831 		ldr	r3, [r4, #296]
 1892 00ca 1844     		add	r0, r0, r3
 1893 00cc C4F82801 		str	r0, [r4, #296]
 698:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_C]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 1894              		.loc 1 698 3 is_stmt 1 discriminator 3 view .LVU531
 1895              		.loc 1 698 37 is_stmt 0 discriminator 3 view .LVU532
 1896 00d0 B81B     		subs	r0, r7, r6
 1897 00d2 FFF7FEFF 		bl	absolute
 1898              	.LVL145:
 1899              		.loc 1 698 35 discriminator 3 view .LVU533
 1900 00d6 D4F82C31 		ldr	r3, [r4, #300]
 1901 00da 1844     		add	r0, r0, r3
 1902 00dc C4F82C01 		str	r0, [r4, #300]
 687:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1903              		.loc 1 687 45 discriminator 3 view .LVU534
 1904 00e0 0135     		adds	r5, r5, #1
 1905              	.LVL146:
 687:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1906              		.loc 1 687 45 discriminator 3 view .LVU535
 1907 00e2 92E7     		b	.L137
 1908              	.L153:
 687:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1909              		.loc 1 687 45 discriminator 3 view .LVU536
 1910              	.LBE20:
 699:Core/Src/hall_detection.c **** 	}
 700:Core/Src/hall_detection.c **** 
 701:Core/Src/hall_detection.c **** 	int32_t _bottom_limit	=(int32_t)((gen->results[gen->numberOfresults].electricPeriod_ticks/2)*0.95)
 1911              		.loc 1 701 2 is_stmt 1 view .LVU537
 1912              		.loc 1 701 52 is_stmt 0 view .LVU538
 1913 00e4 D4F85451 		ldr	r5, [r4, #340]
 1914              	.LVL147:
ARM GAS  /tmp/ccTKQZMy.s 			page 51


 1915              		.loc 1 701 70 view .LVU539
 1916 00e8 04EB0513 		add	r3, r4, r5, lsl #4
 1917 00ec D3F86061 		ldr	r6, [r3, #352]
 1918              		.loc 1 701 94 view .LVU540
 1919 00f0 7008     		lsrs	r0, r6, #1
 1920 00f2 FFF7FEFF 		bl	__aeabi_ui2d
 1921              	.LVL148:
 1922 00f6 5EA3     		adr	r3, .L158+8
 1923 00f8 D3E90023 		ldrd	r2, [r3]
 1924 00fc FFF7FEFF 		bl	__aeabi_dmul
 1925              	.LVL149:
 1926              		.loc 1 701 10 view .LVU541
 1927 0100 FFF7FEFF 		bl	__aeabi_d2iz
 1928              	.LVL150:
 1929 0104 0746     		mov	r7, r0
 1930              	.LVL151:
 702:Core/Src/hall_detection.c **** 	int32_t _top_limit		=(int32_t)(gen->results[gen->numberOfresults].electricPeriod_ticks);
 1931              		.loc 1 702 2 is_stmt 1 view .LVU542
 1932              		.loc 1 702 10 is_stmt 0 view .LVU543
 1933 0106 B446     		mov	ip, r6
 1934              	.LVL152:
 703:Core/Src/hall_detection.c **** 	int32_t minimum[NUMBEROFPHASES]={0xFF,0xFF,0xFF};
 1935              		.loc 1 703 2 is_stmt 1 view .LVU544
 1936              		.loc 1 703 10 is_stmt 0 view .LVU545
 1937 0108 574B     		ldr	r3, .L158
 1938 010a 93E80700 		ldm	r3, {r0, r1, r2}
 1939              	.LVL153:
 1940              		.loc 1 703 10 view .LVU546
 1941 010e 04AB     		add	r3, sp, #16
 1942 0110 03E90700 		stmdb	r3, {r0, r1, r2}
 704:Core/Src/hall_detection.c **** 
 705:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 1943              		.loc 1 705 2 is_stmt 1 view .LVU547
 1944              	.LBB21:
 1945              		.loc 1 705 7 view .LVU548
 1946              	.LVL154:
 1947              		.loc 1 705 16 is_stmt 0 view .LVU549
 1948 0114 0023     		movs	r3, #0
 1949              		.loc 1 705 2 view .LVU550
 1950 0116 1AE0     		b	.L139
 1951              	.LVL155:
 1952              	.L142:
 706:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 707:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 708:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
 709:Core/Src/hall_detection.c **** 
 710:Core/Src/hall_detection.c **** 		//sometimes the toggled polarity is detected from a non relevant phase, in this case we are wrong
 711:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]>_bottom_limit && gen->differences_phaseA[i]<_top_limit){
 712:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 713:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 714:Core/Src/hall_detection.c **** 		}
 715:Core/Src/hall_detection.c **** 
 716:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]>_bottom_limit && gen->differences_phaseB[i]<_top_limit){
 717:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 718:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=1;
 719:Core/Src/hall_detection.c **** 		}
 720:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/ccTKQZMy.s 			page 52


 721:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]>_bottom_limit && gen->differences_phaseC[i]<_top_limit){
 722:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 723:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=1;
 724:Core/Src/hall_detection.c **** 		}
 725:Core/Src/hall_detection.c **** 
 726:Core/Src/hall_detection.c **** 		//takes notes of the minimum difference
 727:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]<minimum[phase_A]){
 1953              		.loc 1 727 3 is_stmt 1 view .LVU551
 1954              		.loc 1 727 29 is_stmt 0 view .LVU552
 1955 0118 03F14202 		add	r2, r3, #66
 1956 011c 04EB8202 		add	r2, r4, r2, lsl #2
 1957 0120 5268     		ldr	r2, [r2, #4]
 1958              		.loc 1 727 40 view .LVU553
 1959 0122 0199     		ldr	r1, [sp, #4]
 1960              		.loc 1 727 5 view .LVU554
 1961 0124 8A42     		cmp	r2, r1
 1962 0126 00DA     		bge	.L143
 728:Core/Src/hall_detection.c **** 			minimum[phase_A]=gen->differences_phaseA[i];
 1963              		.loc 1 728 4 is_stmt 1 view .LVU555
 1964              		.loc 1 728 20 is_stmt 0 view .LVU556
 1965 0128 0192     		str	r2, [sp, #4]
 1966              	.L143:
 729:Core/Src/hall_detection.c **** 		}
 730:Core/Src/hall_detection.c **** 
 731:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]<minimum[phase_B]){
 1967              		.loc 1 731 3 is_stmt 1 view .LVU557
 1968              		.loc 1 731 29 is_stmt 0 view .LVU558
 1969 012a 03F14602 		add	r2, r3, #70
 1970 012e 54F82220 		ldr	r2, [r4, r2, lsl #2]
 1971              		.loc 1 731 40 view .LVU559
 1972 0132 0299     		ldr	r1, [sp, #8]
 1973              		.loc 1 731 5 view .LVU560
 1974 0134 8A42     		cmp	r2, r1
 1975 0136 00DA     		bge	.L144
 732:Core/Src/hall_detection.c **** 			minimum[phase_B]=gen->differences_phaseB[i];
 1976              		.loc 1 732 4 is_stmt 1 view .LVU561
 1977              		.loc 1 732 20 is_stmt 0 view .LVU562
 1978 0138 0292     		str	r2, [sp, #8]
 1979              	.L144:
 733:Core/Src/hall_detection.c **** 		}
 734:Core/Src/hall_detection.c **** 
 735:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]<minimum[phase_C]){
 1980              		.loc 1 735 3 is_stmt 1 view .LVU563
 1981              		.loc 1 735 29 is_stmt 0 view .LVU564
 1982 013a 03F14802 		add	r2, r3, #72
 1983 013e 04EB8202 		add	r2, r4, r2, lsl #2
 1984 0142 5268     		ldr	r2, [r2, #4]
 1985              		.loc 1 735 40 view .LVU565
 1986 0144 0399     		ldr	r1, [sp, #12]
 1987              		.loc 1 735 5 view .LVU566
 1988 0146 8A42     		cmp	r2, r1
 1989 0148 00DA     		bge	.L145
 736:Core/Src/hall_detection.c **** 			minimum[phase_C]=gen->differences_phaseC[i];
 1990              		.loc 1 736 4 is_stmt 1 view .LVU567
 1991              		.loc 1 736 20 is_stmt 0 view .LVU568
 1992 014a 0392     		str	r2, [sp, #12]
 1993              	.L145:
ARM GAS  /tmp/ccTKQZMy.s 			page 53


 705:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 1994              		.loc 1 705 43 discriminator 2 view .LVU569
 1995 014c 0133     		adds	r3, r3, #1
 1996              	.LVL156:
 1997              	.L139:
 705:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 1998              		.loc 1 705 2 discriminator 1 view .LVU570
 1999 014e 022B     		cmp	r3, #2
 2000 0150 55D8     		bhi	.L154
 706:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 2001              		.loc 1 706 3 is_stmt 1 view .LVU571
 706:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 2002              		.loc 1 706 29 is_stmt 0 view .LVU572
 2003 0152 03F14201 		add	r1, r3, #66
 2004 0156 04EB8101 		add	r1, r4, r1, lsl #2
 2005 015a 4868     		ldr	r0, [r1, #4]
 2006 015c 434A     		ldr	r2, .L158+4
 2007 015e 82FB00E6 		smull	lr, r6, r2, r0
 2008 0162 A6EBE070 		sub	r0, r6, r0, asr #31
 2009 0166 4860     		str	r0, [r1, #4]
 707:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
 2010              		.loc 1 707 3 is_stmt 1 view .LVU573
 707:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
 2011              		.loc 1 707 29 is_stmt 0 view .LVU574
 2012 0168 03F14606 		add	r6, r3, #70
 2013 016c 54F82610 		ldr	r1, [r4, r6, lsl #2]
 2014 0170 82FB018E 		smull	r8, lr, r2, r1
 2015 0174 AEEBE171 		sub	r1, lr, r1, asr #31
 2016 0178 44F82610 		str	r1, [r4, r6, lsl #2]
 708:Core/Src/hall_detection.c **** 
 2017              		.loc 1 708 3 is_stmt 1 view .LVU575
 708:Core/Src/hall_detection.c **** 
 2018              		.loc 1 708 29 is_stmt 0 view .LVU576
 2019 017c 03F14806 		add	r6, r3, #72
 2020 0180 04EB8606 		add	r6, r4, r6, lsl #2
 2021 0184 D6F804E0 		ldr	lr, [r6, #4]
 2022 0188 82FB0E82 		smull	r8, r2, r2, lr
 2023 018c A2EBEE72 		sub	r2, r2, lr, asr #31
 2024 0190 7260     		str	r2, [r6, #4]
 711:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 2025              		.loc 1 711 3 is_stmt 1 view .LVU577
 711:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 2026              		.loc 1 711 5 is_stmt 0 view .LVU578
 2027 0192 B842     		cmp	r0, r7
 2028 0194 0FDD     		ble	.L140
 711:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 2029              		.loc 1 711 47 discriminator 1 view .LVU579
 2030 0196 6045     		cmp	r0, ip
 2031 0198 0DDA     		bge	.L140
 712:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 2032              		.loc 1 712 4 is_stmt 1 view .LVU580
 712:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 2033              		.loc 1 712 30 is_stmt 0 view .LVU581
 2034 019a 03F14206 		add	r6, r3, #66
 2035 019e 04EB8606 		add	r6, r4, r6, lsl #2
 2036 01a2 90FBF7FE 		sdiv	lr, r0, r7
 2037 01a6 07FB1E00 		mls	r0, r7, lr, r0
ARM GAS  /tmp/ccTKQZMy.s 			page 54


 2038 01aa 7060     		str	r0, [r6, #4]
 713:Core/Src/hall_detection.c **** 		}
 2039              		.loc 1 713 4 is_stmt 1 view .LVU582
 713:Core/Src/hall_detection.c **** 		}
 2040              		.loc 1 713 36 is_stmt 0 view .LVU583
 2041 01ac 03F14C00 		add	r0, r3, #76
 2042 01b0 0126     		movs	r6, #1
 2043 01b2 44F82060 		str	r6, [r4, r0, lsl #2]
 2044              	.L140:
 716:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 2045              		.loc 1 716 3 is_stmt 1 view .LVU584
 716:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 2046              		.loc 1 716 5 is_stmt 0 view .LVU585
 2047 01b6 B942     		cmp	r1, r7
 2048 01b8 0EDD     		ble	.L141
 716:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 2049              		.loc 1 716 47 discriminator 1 view .LVU586
 2050 01ba 6145     		cmp	r1, ip
 2051 01bc 0CDA     		bge	.L141
 717:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=1;
 2052              		.loc 1 717 4 is_stmt 1 view .LVU587
 717:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=1;
 2053              		.loc 1 717 30 is_stmt 0 view .LVU588
 2054 01be 03F14606 		add	r6, r3, #70
 2055 01c2 91FBF7F0 		sdiv	r0, r1, r7
 2056 01c6 07FB1011 		mls	r1, r7, r0, r1
 2057 01ca 44F82610 		str	r1, [r4, r6, lsl #2]
 718:Core/Src/hall_detection.c **** 		}
 2058              		.loc 1 718 4 is_stmt 1 view .LVU589
 718:Core/Src/hall_detection.c **** 		}
 2059              		.loc 1 718 36 is_stmt 0 view .LVU590
 2060 01ce 03F14F01 		add	r1, r3, #79
 2061 01d2 0120     		movs	r0, #1
 2062 01d4 44F82100 		str	r0, [r4, r1, lsl #2]
 2063              	.L141:
 721:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 2064              		.loc 1 721 3 is_stmt 1 view .LVU591
 721:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 2065              		.loc 1 721 5 is_stmt 0 view .LVU592
 2066 01d8 BA42     		cmp	r2, r7
 2067 01da 9DDD     		ble	.L142
 721:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 2068              		.loc 1 721 47 discriminator 1 view .LVU593
 2069 01dc 6245     		cmp	r2, ip
 2070 01de 9BDA     		bge	.L142
 722:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=1;
 2071              		.loc 1 722 4 is_stmt 1 view .LVU594
 722:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=1;
 2072              		.loc 1 722 30 is_stmt 0 view .LVU595
 2073 01e0 03F14801 		add	r1, r3, #72
 2074 01e4 04EB8101 		add	r1, r4, r1, lsl #2
 2075 01e8 92FBF7F0 		sdiv	r0, r2, r7
 2076 01ec 07FB1022 		mls	r2, r7, r0, r2
 2077 01f0 4A60     		str	r2, [r1, #4]
 723:Core/Src/hall_detection.c **** 		}
 2078              		.loc 1 723 4 is_stmt 1 view .LVU596
 723:Core/Src/hall_detection.c **** 		}
ARM GAS  /tmp/ccTKQZMy.s 			page 55


 2079              		.loc 1 723 36 is_stmt 0 view .LVU597
 2080 01f2 03F15202 		add	r2, r3, #82
 2081 01f6 0121     		movs	r1, #1
 2082 01f8 44F82210 		str	r1, [r4, r2, lsl #2]
 2083 01fc 8CE7     		b	.L142
 2084              	.L154:
 723:Core/Src/hall_detection.c **** 		}
 2085              		.loc 1 723 36 view .LVU598
 2086              	.LBE21:
 2087              	.LBB22:
 737:Core/Src/hall_detection.c **** 		}
 738:Core/Src/hall_detection.c **** 	}
 739:Core/Src/hall_detection.c **** 
 740:Core/Src/hall_detection.c **** 	//finds out whicone is the minimum diff
 741:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2088              		.loc 1 741 16 view .LVU599
 2089 01fe 0023     		movs	r3, #0
 2090              	.LVL157:
 2091              		.loc 1 741 16 view .LVU600
 2092 0200 0EE0     		b	.L147
 2093              	.LVL158:
 2094              	.L156:
 742:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 743:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_A;
 2095              		.loc 1 743 4 is_stmt 1 view .LVU601
 2096              		.loc 1 743 52 is_stmt 0 view .LVU602
 2097 0202 04EB0512 		add	r2, r4, r5, lsl #4
 2098 0206 1A44     		add	r2, r2, r3
 2099 0208 0021     		movs	r1, #0
 2100 020a 82F86411 		strb	r1, [r2, #356]
 2101 020e 11E0     		b	.L148
 2102              	.L157:
 744:Core/Src/hall_detection.c **** 		}
 745:Core/Src/hall_detection.c **** 
 746:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]==minimum[phase_B]){
 747:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2103              		.loc 1 747 4 is_stmt 1 view .LVU603
 2104              		.loc 1 747 52 is_stmt 0 view .LVU604
 2105 0210 04EB0512 		add	r2, r4, r5, lsl #4
 2106 0214 1A44     		add	r2, r2, r3
 2107 0216 0121     		movs	r1, #1
 2108 0218 82F86411 		strb	r1, [r2, #356]
 2109 021c 11E0     		b	.L149
 2110              	.L150:
 741:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2111              		.loc 1 741 43 discriminator 2 view .LVU605
 2112 021e 0133     		adds	r3, r3, #1
 2113              	.LVL159:
 2114              	.L147:
 741:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2115              		.loc 1 741 2 discriminator 1 view .LVU606
 2116 0220 022B     		cmp	r3, #2
 2117 0222 1DD8     		bhi	.L155
 742:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2118              		.loc 1 742 3 is_stmt 1 view .LVU607
 742:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2119              		.loc 1 742 29 is_stmt 0 view .LVU608
ARM GAS  /tmp/ccTKQZMy.s 			page 56


 2120 0224 03F14202 		add	r2, r3, #66
 2121 0228 04EB8202 		add	r2, r4, r2, lsl #2
 2122 022c 5168     		ldr	r1, [r2, #4]
 742:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2123              		.loc 1 742 41 view .LVU609
 2124 022e 019A     		ldr	r2, [sp, #4]
 742:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2125              		.loc 1 742 5 view .LVU610
 2126 0230 9142     		cmp	r1, r2
 2127 0232 E6D0     		beq	.L156
 2128              	.L148:
 746:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2129              		.loc 1 746 3 is_stmt 1 view .LVU611
 746:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2130              		.loc 1 746 29 is_stmt 0 view .LVU612
 2131 0234 03F14602 		add	r2, r3, #70
 2132 0238 54F82210 		ldr	r1, [r4, r2, lsl #2]
 746:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2133              		.loc 1 746 41 view .LVU613
 2134 023c 029A     		ldr	r2, [sp, #8]
 746:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2135              		.loc 1 746 5 view .LVU614
 2136 023e 9142     		cmp	r1, r2
 2137 0240 E6D0     		beq	.L157
 2138              	.L149:
 748:Core/Src/hall_detection.c **** 		}
 749:Core/Src/hall_detection.c **** 
 750:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]==minimum[phase_C]){
 2139              		.loc 1 750 3 is_stmt 1 view .LVU615
 2140              		.loc 1 750 29 is_stmt 0 view .LVU616
 2141 0242 03F14802 		add	r2, r3, #72
 2142 0246 04EB8202 		add	r2, r4, r2, lsl #2
 2143 024a 5168     		ldr	r1, [r2, #4]
 2144              		.loc 1 750 41 view .LVU617
 2145 024c 039A     		ldr	r2, [sp, #12]
 2146              		.loc 1 750 5 view .LVU618
 2147 024e 9142     		cmp	r1, r2
 2148 0250 E5D1     		bne	.L150
 751:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_C;
 2149              		.loc 1 751 4 is_stmt 1 view .LVU619
 2150              		.loc 1 751 52 is_stmt 0 view .LVU620
 2151 0252 04EB0512 		add	r2, r4, r5, lsl #4
 2152 0256 1A44     		add	r2, r2, r3
 2153 0258 0221     		movs	r1, #2
 2154 025a 82F86411 		strb	r1, [r2, #356]
 2155 025e DEE7     		b	.L150
 2156              	.L155:
 2157              		.loc 1 751 52 view .LVU621
 2158              	.LBE22:
 752:Core/Src/hall_detection.c **** 		}
 753:Core/Src/hall_detection.c **** 	}
 754:Core/Src/hall_detection.c **** 
 755:Core/Src/hall_detection.c **** }
 2159              		.loc 1 755 1 view .LVU622
 2160 0260 05B0     		add	sp, sp, #20
 2161              	.LCFI26:
 2162              		.cfi_def_cfa_offset 28
ARM GAS  /tmp/ccTKQZMy.s 			page 57


 2163              		@ sp needed
 2164 0262 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 2165              	.LVL160:
 2166              	.L159:
 2167              		.loc 1 755 1 view .LVU623
 2168 0266 00BF     		.align	3
 2169              	.L158:
 2170 0268 00000000 		.word	.LANCHOR2
 2171 026c ABAAAA2A 		.word	715827883
 2172 0270 66666666 		.word	1717986918
 2173 0274 6666EE3F 		.word	1072588390
 2174              		.cfi_endproc
 2175              	.LFE252:
 2177              		.section	.text.assign_polarity,"ax",%progbits
 2178              		.align	1
 2179              		.global	assign_polarity
 2180              		.syntax unified
 2181              		.thumb
 2182              		.thumb_func
 2183              		.fpu fpv4-sp-d16
 2185              	assign_polarity:
 2186              	.LVL161:
 2187              	.LFB253:
 756:Core/Src/hall_detection.c **** 
 757:Core/Src/hall_detection.c **** 
 758:Core/Src/hall_detection.c **** 
 759:Core/Src/hall_detection.c **** /**
 760:Core/Src/hall_detection.c **** * \brief the other magic function, asigns polarity from risign or falling edges, it also takes into
 761:Core/Src/hall_detection.c **** * right now has a cyclomatic complexity of 21, that should be reduced.
 762:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 763:Core/Src/hall_detection.c **** */
 764:Core/Src/hall_detection.c **** void assign_polarity(hall_detection_general_struct *gen){
 2188              		.loc 1 764 57 is_stmt 1 view -0
 2189              		.cfi_startproc
 2190              		@ args = 0, pretend = 0, frame = 24
 2191              		@ frame_needed = 0, uses_anonymous_args = 0
 2192              		@ link register save eliminated.
 2193              		.loc 1 764 57 is_stmt 0 view .LVU625
 2194 0000 30B4     		push	{r4, r5}
 2195              	.LCFI27:
 2196              		.cfi_def_cfa_offset 8
 2197              		.cfi_offset 4, -8
 2198              		.cfi_offset 5, -4
 2199 0002 86B0     		sub	sp, sp, #24
 2200              	.LCFI28:
 2201              		.cfi_def_cfa_offset 32
 765:Core/Src/hall_detection.c **** 	current_or_hall_measurements_struct*	currents[NUMBEROFPHASES]={&gen->currA,&gen->currB,&gen->currC
 2202              		.loc 1 765 2 is_stmt 1 view .LVU626
 2203              		.loc 1 765 65 is_stmt 0 view .LVU627
 2204 0004 031D     		adds	r3, r0, #4
 2205              		.loc 1 765 39 view .LVU628
 2206 0006 0393     		str	r3, [sp, #12]
 2207              		.loc 1 765 77 view .LVU629
 2208 0008 00F13003 		add	r3, r0, #48
 2209              		.loc 1 765 39 view .LVU630
 2210 000c 0493     		str	r3, [sp, #16]
 2211              		.loc 1 765 89 view .LVU631
ARM GAS  /tmp/ccTKQZMy.s 			page 58


 2212 000e 00F15C03 		add	r3, r0, #92
 2213              		.loc 1 765 39 view .LVU632
 2214 0012 0593     		str	r3, [sp, #20]
 766:Core/Src/hall_detection.c **** 	current_or_hall_measurements_struct*	halls[NUMBEROFPHASES]	={&gen->hallA,&gen->hallB,&gen->hallC};
 2215              		.loc 1 766 2 is_stmt 1 view .LVU633
 2216              		.loc 1 766 63 is_stmt 0 view .LVU634
 2217 0014 00F18803 		add	r3, r0, #136
 2218              		.loc 1 766 39 view .LVU635
 2219 0018 0093     		str	r3, [sp]
 2220              		.loc 1 766 75 view .LVU636
 2221 001a 00F1B403 		add	r3, r0, #180
 2222              		.loc 1 766 39 view .LVU637
 2223 001e 0193     		str	r3, [sp, #4]
 2224              		.loc 1 766 87 view .LVU638
 2225 0020 00F1E003 		add	r3, r0, #224
 2226              		.loc 1 766 39 view .LVU639
 2227 0024 0293     		str	r3, [sp, #8]
 767:Core/Src/hall_detection.c **** 	detection_results_struct *pointerOfcurrentResult=&gen->results[gen->numberOfresults];
 2228              		.loc 1 767 2 is_stmt 1 view .LVU640
 2229              		.loc 1 767 68 is_stmt 0 view .LVU641
 2230 0026 D0F85441 		ldr	r4, [r0, #340]
 2231              	.LVL162:
 768:Core/Src/hall_detection.c **** 
 769:Core/Src/hall_detection.c **** 
 770:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2232              		.loc 1 770 2 is_stmt 1 view .LVU642
 2233              	.LBB23:
 2234              		.loc 1 770 7 view .LVU643
 2235              		.loc 1 770 16 is_stmt 0 view .LVU644
 2236 002a 0023     		movs	r3, #0
 2237              		.loc 1 770 2 view .LVU645
 2238 002c 1BE0     		b	.L161
 2239              	.LVL163:
 2240              	.L169:
 771:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 772:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2241              		.loc 1 772 4 is_stmt 1 view .LVU646
 2242              		.loc 1 772 67 is_stmt 0 view .LVU647
 2243 002e 02EB4201 		add	r1, r2, r2, lsl #1
 2244 0032 1944     		add	r1, r1, r3
 2245 0034 4C31     		adds	r1, r1, #76
 2246 0036 50F82110 		ldr	r1, [r0, r1, lsl #2]
 2247              		.loc 1 772 6 view .LVU648
 2248 003a 31B9     		cbnz	r1, .L163
 773:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_direct;
 2249              		.loc 1 773 5 is_stmt 1 view .LVU649
 2250              		.loc 1 773 81 is_stmt 0 view .LVU650
 2251 003c 00EB0411 		add	r1, r0, r4, lsl #4
 2252 0040 0A44     		add	r2, r2, r1
 2253 0042 0021     		movs	r1, #0
 2254 0044 82F86711 		strb	r1, [r2, #359]
 2255 0048 0CE0     		b	.L164
 2256              	.L163:
 774:Core/Src/hall_detection.c **** 			}else{
 775:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2257              		.loc 1 775 5 is_stmt 1 view .LVU651
 2258              		.loc 1 775 81 is_stmt 0 view .LVU652
ARM GAS  /tmp/ccTKQZMy.s 			page 59


 2259 004a 00EB0411 		add	r1, r0, r4, lsl #4
 2260 004e 0A44     		add	r2, r2, r1
 2261 0050 0121     		movs	r1, #1
 2262 0052 82F86711 		strb	r1, [r2, #359]
 2263 0056 05E0     		b	.L164
 2264              	.L165:
 776:Core/Src/hall_detection.c **** 			}
 777:Core/Src/hall_detection.c **** 		}else{
 778:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 779:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 780:Core/Src/hall_detection.c **** 			}else{
 781:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_direct;
 2265              		.loc 1 781 5 is_stmt 1 view .LVU653
 2266              		.loc 1 781 81 is_stmt 0 view .LVU654
 2267 0058 00EB0411 		add	r1, r0, r4, lsl #4
 2268 005c 0A44     		add	r2, r2, r1
 2269 005e 0021     		movs	r1, #0
 2270 0060 82F86711 		strb	r1, [r2, #359]
 2271              	.L164:
 770:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 2272              		.loc 1 770 43 discriminator 2 view .LVU655
 2273 0064 0133     		adds	r3, r3, #1
 2274              	.LVL164:
 2275              	.L161:
 770:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 2276              		.loc 1 770 2 discriminator 1 view .LVU656
 2277 0066 022B     		cmp	r3, #2
 2278 0068 23D8     		bhi	.L168
 771:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2279              		.loc 1 771 3 is_stmt 1 view .LVU657
 771:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2280              		.loc 1 771 49 is_stmt 0 view .LVU658
 2281 006a 00EB0412 		add	r2, r0, r4, lsl #4
 2282 006e 1A44     		add	r2, r2, r3
 2283 0070 92F86421 		ldrb	r2, [r2, #356]	@ zero_extendqisi2
 771:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2284              		.loc 1 771 14 view .LVU659
 2285 0074 06A9     		add	r1, sp, #24
 2286 0076 01EB8201 		add	r1, r1, r2, lsl #2
 2287 007a 51F80C1C 		ldr	r1, [r1, #-12]
 771:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2288              		.loc 1 771 77 view .LVU660
 2289 007e 91F82150 		ldrb	r5, [r1, #33]	@ zero_extendqisi2
 771:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2290              		.loc 1 771 87 view .LVU661
 2291 0082 06A9     		add	r1, sp, #24
 2292 0084 01EB8301 		add	r1, r1, r3, lsl #2
 2293 0088 51F8181C 		ldr	r1, [r1, #-24]
 771:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2294              		.loc 1 771 114 view .LVU662
 2295 008c 91F82110 		ldrb	r1, [r1, #33]	@ zero_extendqisi2
 771:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2296              		.loc 1 771 5 view .LVU663
 2297 0090 8D42     		cmp	r5, r1
 2298 0092 CCD0     		beq	.L169
 778:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2299              		.loc 1 778 4 is_stmt 1 view .LVU664
ARM GAS  /tmp/ccTKQZMy.s 			page 60


 778:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2300              		.loc 1 778 67 is_stmt 0 view .LVU665
 2301 0094 02EB4201 		add	r1, r2, r2, lsl #1
 2302 0098 1944     		add	r1, r1, r3
 2303 009a 4C31     		adds	r1, r1, #76
 2304 009c 50F82110 		ldr	r1, [r0, r1, lsl #2]
 778:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2305              		.loc 1 778 6 view .LVU666
 2306 00a0 0029     		cmp	r1, #0
 2307 00a2 D9D1     		bne	.L165
 779:Core/Src/hall_detection.c **** 			}else{
 2308              		.loc 1 779 5 is_stmt 1 view .LVU667
 779:Core/Src/hall_detection.c **** 			}else{
 2309              		.loc 1 779 81 is_stmt 0 view .LVU668
 2310 00a4 00EB0411 		add	r1, r0, r4, lsl #4
 2311 00a8 0A44     		add	r2, r2, r1
 2312 00aa 0121     		movs	r1, #1
 2313 00ac 82F86711 		strb	r1, [r2, #359]
 2314 00b0 D8E7     		b	.L164
 2315              	.L168:
 779:Core/Src/hall_detection.c **** 			}else{
 2316              		.loc 1 779 81 view .LVU669
 2317              	.LBE23:
 782:Core/Src/hall_detection.c **** 			}
 783:Core/Src/hall_detection.c **** 		}
 784:Core/Src/hall_detection.c **** 	}
 785:Core/Src/hall_detection.c **** 
 786:Core/Src/hall_detection.c **** }
 2318              		.loc 1 786 1 view .LVU670
 2319 00b2 06B0     		add	sp, sp, #24
 2320              	.LCFI29:
 2321              		.cfi_def_cfa_offset 8
 2322              		@ sp needed
 2323 00b4 30BC     		pop	{r4, r5}
 2324              	.LCFI30:
 2325              		.cfi_restore 5
 2326              		.cfi_restore 4
 2327              		.cfi_def_cfa_offset 0
 2328              	.LVL165:
 2329              		.loc 1 786 1 view .LVU671
 2330 00b6 7047     		bx	lr
 2331              		.cfi_endproc
 2332              	.LFE253:
 2334              		.section	.text.interpretation,"ax",%progbits
 2335              		.align	1
 2336              		.global	interpretation
 2337              		.syntax unified
 2338              		.thumb
 2339              		.thumb_func
 2340              		.fpu fpv4-sp-d16
 2342              	interpretation:
 2343              	.LVL166:
 2344              	.LFB241:
 300:Core/Src/hall_detection.c **** 
 2345              		.loc 1 300 84 is_stmt 1 view -0
 2346              		.cfi_startproc
 2347              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccTKQZMy.s 			page 61


 2348              		@ frame_needed = 0, uses_anonymous_args = 0
 300:Core/Src/hall_detection.c **** 
 2349              		.loc 1 300 84 is_stmt 0 view .LVU673
 2350 0000 38B5     		push	{r3, r4, r5, lr}
 2351              	.LCFI31:
 2352              		.cfi_def_cfa_offset 16
 2353              		.cfi_offset 3, -16
 2354              		.cfi_offset 4, -12
 2355              		.cfi_offset 5, -8
 2356              		.cfi_offset 14, -4
 303:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2357              		.loc 1 303 2 is_stmt 1 view .LVU674
 303:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2358              		.loc 1 303 11 is_stmt 0 view .LVU675
 2359 0002 0C4B     		ldr	r3, .L174
 2360 0004 1A68     		ldr	r2, [r3]
 303:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2361              		.loc 1 303 4 view .LVU676
 2362 0006 0C4B     		ldr	r3, .L174+4
 2363 0008 9A42     		cmp	r2, r3
 2364 000a 02D9     		bls	.L171
 304:Core/Src/hall_detection.c **** 		return;
 2365              		.loc 1 304 3 is_stmt 1 view .LVU677
 304:Core/Src/hall_detection.c **** 		return;
 2366              		.loc 1 304 9 is_stmt 0 view .LVU678
 2367 000c 0723     		movs	r3, #7
 2368 000e 0370     		strb	r3, [r0]
 305:Core/Src/hall_detection.c **** 	}
 2369              		.loc 1 305 3 is_stmt 1 view .LVU679
 2370              	.LVL167:
 2371              	.L170:
 314:Core/Src/hall_detection.c **** 
 2372              		.loc 1 314 1 is_stmt 0 view .LVU680
 2373 0010 38BD     		pop	{r3, r4, r5, pc}
 2374              	.LVL168:
 2375              	.L171:
 314:Core/Src/hall_detection.c **** 
 2376              		.loc 1 314 1 view .LVU681
 2377 0012 0C46     		mov	r4, r1
 2378 0014 0546     		mov	r5, r0
 308:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 2379              		.loc 1 308 2 is_stmt 1 view .LVU682
 2380 0016 0846     		mov	r0, r1
 2381              	.LVL169:
 308:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 2382              		.loc 1 308 2 is_stmt 0 view .LVU683
 2383 0018 FFF7FEFF 		bl	assign_closest_phase_to_hall
 2384              	.LVL170:
 309:Core/Src/hall_detection.c **** 	gen->numberOfresults++;
 2385              		.loc 1 309 2 is_stmt 1 view .LVU684
 2386 001c 2046     		mov	r0, r4
 2387 001e FFF7FEFF 		bl	assign_polarity
 2388              	.LVL171:
 310:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2389              		.loc 1 310 2 view .LVU685
 310:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2390              		.loc 1 310 5 is_stmt 0 view .LVU686
ARM GAS  /tmp/ccTKQZMy.s 			page 62


 2391 0022 D4F85431 		ldr	r3, [r4, #340]
 310:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2392              		.loc 1 310 22 view .LVU687
 2393 0026 0133     		adds	r3, r3, #1
 2394 0028 C4F85431 		str	r3, [r4, #340]
 311:Core/Src/hall_detection.c **** 
 2395              		.loc 1 311 2 is_stmt 1 view .LVU688
 311:Core/Src/hall_detection.c **** 
 2396              		.loc 1 311 8 is_stmt 0 view .LVU689
 2397 002c 0523     		movs	r3, #5
 2398 002e 2B70     		strb	r3, [r5]
 2399 0030 EEE7     		b	.L170
 2400              	.L175:
 2401 0032 00BF     		.align	2
 2402              	.L174:
 2403 0034 00000000 		.word	ticks
 2404 0038 38900D00 		.word	888888
 2405              		.cfi_endproc
 2406              	.LFE241:
 2408              		.section	.text.Hall_Identification_Test_measurement,"ax",%progbits
 2409              		.align	1
 2410              		.global	Hall_Identification_Test_measurement
 2411              		.syntax unified
 2412              		.thumb
 2413              		.thumb_func
 2414              		.fpu fpv4-sp-d16
 2416              	Hall_Identification_Test_measurement:
 2417              	.LVL172:
 2418              	.LFB237:
 174:Core/Src/hall_detection.c **** 	switch (detection_state) {
 2419              		.loc 1 174 4 is_stmt 1 view -0
 2420              		.cfi_startproc
 2421              		@ args = 4, pretend = 0, frame = 0
 2422              		@ frame_needed = 0, uses_anonymous_args = 0
 174:Core/Src/hall_detection.c **** 	switch (detection_state) {
 2423              		.loc 1 174 4 is_stmt 0 view .LVU691
 2424 0000 10B5     		push	{r4, lr}
 2425              	.LCFI32:
 2426              		.cfi_def_cfa_offset 8
 2427              		.cfi_offset 4, -8
 2428              		.cfi_offset 14, -4
 2429 0002 84B0     		sub	sp, sp, #16
 2430              	.LCFI33:
 2431              		.cfi_def_cfa_offset 24
 175:Core/Src/hall_detection.c **** 		case detection_ENABLED:
 2432              		.loc 1 175 2 is_stmt 1 view .LVU692
 2433 0004 2A4C     		ldr	r4, .L187
 2434 0006 2478     		ldrb	r4, [r4]	@ zero_extendqisi2
 2435 0008 013C     		subs	r4, r4, #1
 2436 000a 062C     		cmp	r4, #6
 2437 000c 0ED8     		bhi	.L176
 2438 000e DFE804F0 		tbb	[pc, r4]
 2439              	.L179:
 2440 0012 04       		.byte	(.L185-.L179)/2
 2441 0013 0F       		.byte	(.L184-.L179)/2
 2442 0014 1E       		.byte	(.L183-.L179)/2
 2443 0015 2D       		.byte	(.L182-.L179)/2
ARM GAS  /tmp/ccTKQZMy.s 			page 63


 2444 0016 36       		.byte	(.L181-.L179)/2
 2445 0017 42       		.byte	(.L180-.L179)/2
 2446 0018 4B       		.byte	(.L178-.L179)/2
 2447 0019 00       		.p2align 1
 2448              	.L185:
 177:Core/Src/hall_detection.c **** 			resetVariables(&general);
 2449              		.loc 1 177 4 view .LVU693
 177:Core/Src/hall_detection.c **** 			resetVariables(&general);
 2450              		.loc 1 177 9 is_stmt 0 view .LVU694
 2451 001a 264B     		ldr	r3, .L187+4
 2452              	.LVL173:
 177:Core/Src/hall_detection.c **** 			resetVariables(&general);
 2453              		.loc 1 177 9 view .LVU695
 2454 001c 0022     		movs	r2, #0
 2455              	.LVL174:
 177:Core/Src/hall_detection.c **** 			resetVariables(&general);
 2456              		.loc 1 177 9 view .LVU696
 2457 001e 1A60     		str	r2, [r3]
 178:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 2458              		.loc 1 178 4 is_stmt 1 view .LVU697
 2459 0020 2548     		ldr	r0, .L187+8
 2460              	.LVL175:
 178:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 2461              		.loc 1 178 4 is_stmt 0 view .LVU698
 2462 0022 FFF7FEFF 		bl	resetVariables
 2463              	.LVL176:
 179:Core/Src/hall_detection.c **** 			break;
 2464              		.loc 1 179 4 is_stmt 1 view .LVU699
 179:Core/Src/hall_detection.c **** 			break;
 2465              		.loc 1 179 19 is_stmt 0 view .LVU700
 2466 0026 224B     		ldr	r3, .L187
 2467 0028 0222     		movs	r2, #2
 2468 002a 1A70     		strb	r2, [r3]
 180:Core/Src/hall_detection.c **** 		case detection_WAIT_CURRENT_STATIONARY:
 2469              		.loc 1 180 4 is_stmt 1 view .LVU701
 2470              	.L176:
 208:Core/Src/hall_detection.c **** 
 2471              		.loc 1 208 1 is_stmt 0 view .LVU702
 2472 002c 04B0     		add	sp, sp, #16
 2473              	.LCFI34:
 2474              		.cfi_remember_state
 2475              		.cfi_def_cfa_offset 8
 2476              		@ sp needed
 2477 002e 10BD     		pop	{r4, pc}
 2478              	.LVL177:
 2479              	.L184:
 2480              	.LCFI35:
 2481              		.cfi_restore_state
 182:Core/Src/hall_detection.c **** 			ticks++;
 2482              		.loc 1 182 4 is_stmt 1 view .LVU703
 2483 0030 069C     		ldr	r4, [sp, #24]
 2484 0032 0294     		str	r4, [sp, #8]
 2485 0034 0193     		str	r3, [sp, #4]
 2486 0036 0092     		str	r2, [sp]
 2487 0038 0B46     		mov	r3, r1
 2488              	.LVL178:
 182:Core/Src/hall_detection.c **** 			ticks++;
ARM GAS  /tmp/ccTKQZMy.s 			page 64


 2489              		.loc 1 182 4 is_stmt 0 view .LVU704
 2490 003a 0246     		mov	r2, r0
 2491              	.LVL179:
 182:Core/Src/hall_detection.c **** 			ticks++;
 2492              		.loc 1 182 4 view .LVU705
 2493 003c 1E49     		ldr	r1, .L187+8
 2494              	.LVL180:
 182:Core/Src/hall_detection.c **** 			ticks++;
 2495              		.loc 1 182 4 view .LVU706
 2496 003e 1C48     		ldr	r0, .L187
 2497              	.LVL181:
 182:Core/Src/hall_detection.c **** 			ticks++;
 2498              		.loc 1 182 4 view .LVU707
 2499 0040 FFF7FEFF 		bl	wait_for_the_current_stationary
 2500              	.LVL182:
 183:Core/Src/hall_detection.c **** 			break;
 2501              		.loc 1 183 4 is_stmt 1 view .LVU708
 183:Core/Src/hall_detection.c **** 			break;
 2502              		.loc 1 183 9 is_stmt 0 view .LVU709
 2503 0044 1B4A     		ldr	r2, .L187+4
 2504 0046 1368     		ldr	r3, [r2]
 2505 0048 0133     		adds	r3, r3, #1
 2506 004a 1360     		str	r3, [r2]
 184:Core/Src/hall_detection.c **** 		case detection_ADQUISITION:
 2507              		.loc 1 184 4 is_stmt 1 view .LVU710
 2508 004c EEE7     		b	.L176
 2509              	.LVL183:
 2510              	.L183:
 186:Core/Src/hall_detection.c **** 			ticks++;
 2511              		.loc 1 186 4 view .LVU711
 2512 004e 069C     		ldr	r4, [sp, #24]
 2513 0050 0294     		str	r4, [sp, #8]
 2514 0052 0193     		str	r3, [sp, #4]
 2515 0054 0092     		str	r2, [sp]
 2516 0056 0B46     		mov	r3, r1
 2517              	.LVL184:
 186:Core/Src/hall_detection.c **** 			ticks++;
 2518              		.loc 1 186 4 is_stmt 0 view .LVU712
 2519 0058 0246     		mov	r2, r0
 2520              	.LVL185:
 186:Core/Src/hall_detection.c **** 			ticks++;
 2521              		.loc 1 186 4 view .LVU713
 2522 005a 1749     		ldr	r1, .L187+8
 2523              	.LVL186:
 186:Core/Src/hall_detection.c **** 			ticks++;
 2524              		.loc 1 186 4 view .LVU714
 2525 005c 1448     		ldr	r0, .L187
 2526              	.LVL187:
 186:Core/Src/hall_detection.c **** 			ticks++;
 2527              		.loc 1 186 4 view .LVU715
 2528 005e FFF7FEFF 		bl	adquisition
 2529              	.LVL188:
 187:Core/Src/hall_detection.c **** 			break;
 2530              		.loc 1 187 4 is_stmt 1 view .LVU716
 187:Core/Src/hall_detection.c **** 			break;
 2531              		.loc 1 187 9 is_stmt 0 view .LVU717
 2532 0062 144A     		ldr	r2, .L187+4
ARM GAS  /tmp/ccTKQZMy.s 			page 65


 2533 0064 1368     		ldr	r3, [r2]
 2534 0066 0133     		adds	r3, r3, #1
 2535 0068 1360     		str	r3, [r2]
 188:Core/Src/hall_detection.c **** 		case detection_INTERPRETATION:
 2536              		.loc 1 188 4 is_stmt 1 view .LVU718
 2537 006a DFE7     		b	.L176
 2538              	.LVL189:
 2539              	.L182:
 190:Core/Src/hall_detection.c **** 			ticks++;
 2540              		.loc 1 190 4 view .LVU719
 2541 006c 1249     		ldr	r1, .L187+8
 2542              	.LVL190:
 190:Core/Src/hall_detection.c **** 			ticks++;
 2543              		.loc 1 190 4 is_stmt 0 view .LVU720
 2544 006e 1048     		ldr	r0, .L187
 2545              	.LVL191:
 190:Core/Src/hall_detection.c **** 			ticks++;
 2546              		.loc 1 190 4 view .LVU721
 2547 0070 FFF7FEFF 		bl	interpretation
 2548              	.LVL192:
 191:Core/Src/hall_detection.c **** 			break;
 2549              		.loc 1 191 4 is_stmt 1 view .LVU722
 191:Core/Src/hall_detection.c **** 			break;
 2550              		.loc 1 191 9 is_stmt 0 view .LVU723
 2551 0074 0F4A     		ldr	r2, .L187+4
 2552 0076 1368     		ldr	r3, [r2]
 2553 0078 0133     		adds	r3, r3, #1
 2554 007a 1360     		str	r3, [r2]
 192:Core/Src/hall_detection.c **** 		case detection_VALIDATION:
 2555              		.loc 1 192 4 is_stmt 1 view .LVU724
 2556 007c D6E7     		b	.L176
 2557              	.LVL193:
 2558              	.L181:
 194:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 2559              		.loc 1 194 4 view .LVU725
 194:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 2560              		.loc 1 194 9 is_stmt 0 view .LVU726
 2561 007e 0D4C     		ldr	r4, .L187+4
 2562 0080 2368     		ldr	r3, [r4]
 2563              	.LVL194:
 194:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 2564              		.loc 1 194 9 view .LVU727
 2565 0082 0133     		adds	r3, r3, #1
 2566 0084 2360     		str	r3, [r4]
 195:Core/Src/hall_detection.c **** 			ticks++;
 2567              		.loc 1 195 4 is_stmt 1 view .LVU728
 2568 0086 0C49     		ldr	r1, .L187+8
 2569              	.LVL195:
 195:Core/Src/hall_detection.c **** 			ticks++;
 2570              		.loc 1 195 4 is_stmt 0 view .LVU729
 2571 0088 0948     		ldr	r0, .L187
 2572              	.LVL196:
 195:Core/Src/hall_detection.c **** 			ticks++;
 2573              		.loc 1 195 4 view .LVU730
 2574 008a FFF7FEFF 		bl	validation
 2575              	.LVL197:
 196:Core/Src/hall_detection.c **** 			break;
ARM GAS  /tmp/ccTKQZMy.s 			page 66


 2576              		.loc 1 196 4 is_stmt 1 view .LVU731
 196:Core/Src/hall_detection.c **** 			break;
 2577              		.loc 1 196 9 is_stmt 0 view .LVU732
 2578 008e 2368     		ldr	r3, [r4]
 2579 0090 0133     		adds	r3, r3, #1
 2580 0092 2360     		str	r3, [r4]
 197:Core/Src/hall_detection.c **** 		case detection_PRESENTATION_FINISH:
 2581              		.loc 1 197 4 is_stmt 1 view .LVU733
 2582 0094 CAE7     		b	.L176
 2583              	.LVL198:
 2584              	.L180:
 199:Core/Src/hall_detection.c **** 			ticks++;
 2585              		.loc 1 199 4 view .LVU734
 2586 0096 0849     		ldr	r1, .L187+8
 2587              	.LVL199:
 199:Core/Src/hall_detection.c **** 			ticks++;
 2588              		.loc 1 199 4 is_stmt 0 view .LVU735
 2589 0098 0548     		ldr	r0, .L187
 2590              	.LVL200:
 199:Core/Src/hall_detection.c **** 			ticks++;
 2591              		.loc 1 199 4 view .LVU736
 2592 009a FFF7FEFF 		bl	present_and_finish
 2593              	.LVL201:
 200:Core/Src/hall_detection.c **** 			break;
 2594              		.loc 1 200 4 is_stmt 1 view .LVU737
 200:Core/Src/hall_detection.c **** 			break;
 2595              		.loc 1 200 9 is_stmt 0 view .LVU738
 2596 009e 054A     		ldr	r2, .L187+4
 2597 00a0 1368     		ldr	r3, [r2]
 2598 00a2 0133     		adds	r3, r3, #1
 2599 00a4 1360     		str	r3, [r2]
 201:Core/Src/hall_detection.c **** 		case detection_ERROR_OR_TIMEOUT:
 2600              		.loc 1 201 4 is_stmt 1 view .LVU739
 2601 00a6 C1E7     		b	.L176
 2602              	.LVL202:
 2603              	.L178:
 203:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2604              		.loc 1 203 4 view .LVU740
 203:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2605              		.loc 1 203 19 is_stmt 0 view .LVU741
 2606 00a8 014B     		ldr	r3, .L187
 2607              	.LVL203:
 203:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2608              		.loc 1 203 19 view .LVU742
 2609 00aa 0022     		movs	r2, #0
 2610              	.LVL204:
 203:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2611              		.loc 1 203 19 view .LVU743
 2612 00ac 1A70     		strb	r2, [r3]
 208:Core/Src/hall_detection.c **** 
 2613              		.loc 1 208 1 view .LVU744
 2614 00ae BDE7     		b	.L176
 2615              	.L188:
 2616              		.align	2
 2617              	.L187:
 2618 00b0 00000000 		.word	.LANCHOR0
 2619 00b4 00000000 		.word	ticks
ARM GAS  /tmp/ccTKQZMy.s 			page 67


 2620 00b8 00000000 		.word	.LANCHOR1
 2621              		.cfi_endproc
 2622              	.LFE237:
 2624              		.global	empty_general
 2625              		.global	general
 2626              		.global	detection_state
 2627              		.comm	ticks,4,4
 2628              		.section	.rodata
 2629              		.align	2
 2630              		.set	.LANCHOR2,. + 0
 2631              	.LC0:
 2632 0000 FF000000 		.word	255
 2633 0004 FF000000 		.word	255
 2634 0008 FF000000 		.word	255
 2635              		.section	.bss.detection_state,"aw",%nobits
 2636              		.set	.LANCHOR0,. + 0
 2639              	detection_state:
 2640 0000 00       		.space	1
 2641              		.section	.bss.general,"aw",%nobits
 2642              		.align	2
 2643              		.set	.LANCHOR1,. + 0
 2646              	general:
 2647 0000 00000000 		.space	452
 2647      00000000 
 2647      00000000 
 2647      00000000 
 2647      00000000 
 2648              		.section	.rodata.empty_general,"a"
 2649              		.align	2
 2652              	empty_general:
 2653 0000 00000000 		.space	452
 2653      00000000 
 2653      00000000 
 2653      00000000 
 2653      00000000 
 2654              		.text
 2655              	.Letext0:
 2656              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 2657              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 2658              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2659              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 2660              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2661              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2662              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2663              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2664              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2665              		.file 11 "Core/Inc/main.h"
 2666              		.file 12 "Core/Inc/hall_detection.h"
 2667              		.file 13 "Core/Inc/usart.h"
 2668              		.file 14 "<built-in>"
ARM GAS  /tmp/ccTKQZMy.s 			page 68


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hall_detection.c
     /tmp/ccTKQZMy.s:18     .text.Hall_start_detection:0000000000000000 $t
     /tmp/ccTKQZMy.s:26     .text.Hall_start_detection:0000000000000000 Hall_start_detection
     /tmp/ccTKQZMy.s:44     .text.Hall_start_detection:0000000000000008 $d
     /tmp/ccTKQZMy.s:49     .text.Hall_is_detection_finished:0000000000000000 $t
     /tmp/ccTKQZMy.s:56     .text.Hall_is_detection_finished:0000000000000000 Hall_is_detection_finished
     /tmp/ccTKQZMy.s:80     .text.Hall_is_detection_finished:0000000000000010 $d
     /tmp/ccTKQZMy.s:85     .text.resetVariables:0000000000000000 $t
     /tmp/ccTKQZMy.s:92     .text.resetVariables:0000000000000000 resetVariables
     /tmp/ccTKQZMy.s:117    .text.validation:0000000000000000 $t
     /tmp/ccTKQZMy.s:124    .text.validation:0000000000000000 validation
     /tmp/ccTKQZMy.s:423    .text.validation:0000000000000134 $d
                            *COM*:0000000000000004 ticks
     /tmp/ccTKQZMy.s:429    .text.present_and_finish:0000000000000000 $t
     /tmp/ccTKQZMy.s:436    .text.present_and_finish:0000000000000000 present_and_finish
     /tmp/ccTKQZMy.s:603    .text.present_and_finish:00000000000000b4 $d
     /tmp/ccTKQZMy.s:609    .text.fill_buffers:0000000000000000 $t
     /tmp/ccTKQZMy.s:616    .text.fill_buffers:0000000000000000 fill_buffers
     /tmp/ccTKQZMy.s:728    .text.detect_N_current_zerocrossings:0000000000000000 $t
     /tmp/ccTKQZMy.s:735    .text.detect_N_current_zerocrossings:0000000000000000 detect_N_current_zerocrossings
     /tmp/ccTKQZMy.s:866    .text.detect_N_hall_zerocrossings:0000000000000000 $t
     /tmp/ccTKQZMy.s:873    .text.detect_N_hall_zerocrossings:0000000000000000 detect_N_hall_zerocrossings
     /tmp/ccTKQZMy.s:940    .text.detect_N_zerocrossings:0000000000000000 $t
     /tmp/ccTKQZMy.s:947    .text.detect_N_zerocrossings:0000000000000000 detect_N_zerocrossings
     /tmp/ccTKQZMy.s:1104   .text.detect_N_zerocrossings:00000000000000bc $d
     /tmp/ccTKQZMy.s:1110   .text.calculateElectricPeriod_inTicks:0000000000000000 $t
     /tmp/ccTKQZMy.s:1117   .text.calculateElectricPeriod_inTicks:0000000000000000 calculateElectricPeriod_inTicks
     /tmp/ccTKQZMy.s:1254   .text.calculateElectricPeriod_inTicks:0000000000000098 $d
     /tmp/ccTKQZMy.s:1259   .text.adquisition:0000000000000000 $t
     /tmp/ccTKQZMy.s:1266   .text.adquisition:0000000000000000 adquisition
     /tmp/ccTKQZMy.s:1361   .text.adquisition:0000000000000054 $d
     /tmp/ccTKQZMy.s:1371   .text.is_deviation_from_period_acceptable:0000000000000000 $t
     /tmp/ccTKQZMy.s:1378   .text.is_deviation_from_period_acceptable:0000000000000000 is_deviation_from_period_acceptable
     /tmp/ccTKQZMy.s:1550   .text.is_deviation_from_period_acceptable:00000000000000a4 $d
     /tmp/ccTKQZMy.s:1557   .text.are_all_periods_stable:0000000000000000 $t
     /tmp/ccTKQZMy.s:1564   .text.are_all_periods_stable:0000000000000000 are_all_periods_stable
     /tmp/ccTKQZMy.s:1598   .text.are_all_periods_stable:0000000000000018 $d
     /tmp/ccTKQZMy.s:1603   .text.wait_for_the_current_stationary:0000000000000000 $t
     /tmp/ccTKQZMy.s:1610   .text.wait_for_the_current_stationary:0000000000000000 wait_for_the_current_stationary
     /tmp/ccTKQZMy.s:1726   .text.wait_for_the_current_stationary:0000000000000070 $d
     /tmp/ccTKQZMy.s:1733   .text.absolute:0000000000000000 $t
     /tmp/ccTKQZMy.s:1740   .text.absolute:0000000000000000 absolute
     /tmp/ccTKQZMy.s:1761   .text.assign_closest_phase_to_hall:0000000000000000 $t
     /tmp/ccTKQZMy.s:1768   .text.assign_closest_phase_to_hall:0000000000000000 assign_closest_phase_to_hall
     /tmp/ccTKQZMy.s:2170   .text.assign_closest_phase_to_hall:0000000000000268 $d
     /tmp/ccTKQZMy.s:2178   .text.assign_polarity:0000000000000000 $t
     /tmp/ccTKQZMy.s:2185   .text.assign_polarity:0000000000000000 assign_polarity
     /tmp/ccTKQZMy.s:2335   .text.interpretation:0000000000000000 $t
     /tmp/ccTKQZMy.s:2342   .text.interpretation:0000000000000000 interpretation
     /tmp/ccTKQZMy.s:2403   .text.interpretation:0000000000000034 $d
     /tmp/ccTKQZMy.s:2409   .text.Hall_Identification_Test_measurement:0000000000000000 $t
     /tmp/ccTKQZMy.s:2416   .text.Hall_Identification_Test_measurement:0000000000000000 Hall_Identification_Test_measurement
     /tmp/ccTKQZMy.s:2440   .text.Hall_Identification_Test_measurement:0000000000000012 $d
     /tmp/ccTKQZMy.s:2618   .text.Hall_Identification_Test_measurement:00000000000000b0 $d
     /tmp/ccTKQZMy.s:2652   .rodata.empty_general:0000000000000000 empty_general
     /tmp/ccTKQZMy.s:2646   .bss.general:0000000000000000 general
ARM GAS  /tmp/ccTKQZMy.s 			page 69


     /tmp/ccTKQZMy.s:2639   .bss.detection_state:0000000000000000 detection_state
     /tmp/ccTKQZMy.s:2629   .rodata:0000000000000000 $d
     /tmp/ccTKQZMy.s:2640   .bss.detection_state:0000000000000000 $d
     /tmp/ccTKQZMy.s:2642   .bss.general:0000000000000000 $d
     /tmp/ccTKQZMy.s:2649   .rodata.empty_general:0000000000000000 $d
     /tmp/ccTKQZMy.s:2447   .text.Hall_Identification_Test_measurement:0000000000000019 $d
     /tmp/ccTKQZMy.s:2447   .text.Hall_Identification_Test_measurement:000000000000001a $t

UNDEFINED SYMBOLS
memset
HAL_UART_Transmit
huart2
__aeabi_ui2d
__aeabi_dmul
__aeabi_d2f
__aeabi_d2iz
