// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        output_conv1,
        output_conv1_ap_vld
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] p_read;
output  [63:0] output_conv1;
output   output_conv1_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] line_buffer_0_address0;
reg    line_buffer_0_ce0;
reg    line_buffer_0_we0;
wire   [63:0] line_buffer_0_q0;
reg    line_buffer_0_ce1;
wire   [63:0] line_buffer_0_q1;
reg   [4:0] line_buffer_1_address0;
reg    line_buffer_1_ce0;
reg    line_buffer_1_we0;
wire   [63:0] line_buffer_1_q0;
reg   [4:0] line_buffer_1_address1;
reg    line_buffer_1_ce1;
wire   [63:0] line_buffer_1_q1;
reg   [4:0] line_buffer_2_address0;
reg    line_buffer_2_ce0;
reg    line_buffer_2_we0;
wire   [63:0] line_buffer_2_q0;
reg    line_buffer_2_ce1;
wire   [63:0] line_buffer_2_q1;
wire   [3:0] bias_conv1_address0;
reg    bias_conv1_ce0;
wire   [63:0] bias_conv1_q0;
wire   [7:0] kernel_conv1_address0;
reg    kernel_conv1_ce0;
wire   [63:0] kernel_conv1_q0;
wire   [7:0] kernel_conv1_address1;
reg    kernel_conv1_ce1;
wire   [63:0] kernel_conv1_q1;
wire   [7:0] kernel_conv1_address2;
reg    kernel_conv1_ce2;
wire   [63:0] kernel_conv1_q2;
wire   [7:0] kernel_conv1_address3;
reg    kernel_conv1_ce3;
wire   [63:0] kernel_conv1_q3;
wire   [7:0] kernel_conv1_address4;
reg    kernel_conv1_ce4;
wire   [63:0] kernel_conv1_q4;
wire   [7:0] kernel_conv1_address5;
reg    kernel_conv1_ce5;
wire   [63:0] kernel_conv1_q5;
wire   [7:0] kernel_conv1_address6;
reg    kernel_conv1_ce6;
wire   [63:0] kernel_conv1_q6;
wire   [7:0] kernel_conv1_address7;
reg    kernel_conv1_ce7;
wire   [63:0] kernel_conv1_q7;
wire   [7:0] kernel_conv1_address8;
reg    kernel_conv1_ce8;
wire   [63:0] kernel_conv1_q8;
wire   [63:0] bitcast_ln53_fu_299_p1;
reg   [63:0] bitcast_ln53_reg_599;
wire   [8:0] add_ln44_fu_356_p2;
reg   [8:0] add_ln44_reg_607;
wire    ap_CS_fsm_state2;
wire   [4:0] select_ln44_fu_371_p3;
reg   [4:0] select_ln44_reg_612;
wire   [0:0] icmp_ln44_fu_350_p2;
wire   [4:0] select_ln44_1_fu_411_p3;
reg   [4:0] select_ln44_1_reg_617;
wire   [0:0] or_ln49_fu_537_p2;
reg   [0:0] or_ln49_reg_672;
wire   [0:0] icmp_ln56_fu_554_p2;
reg   [0:0] icmp_ln56_reg_677;
reg   [63:0] bias_conv1_load_reg_681;
wire    ap_CS_fsm_state3;
reg   [63:0] kernel_conv1_load_reg_686;
reg   [63:0] kernel_conv1_load_1_reg_691;
reg   [63:0] kernel_conv1_load_2_reg_696;
reg   [63:0] kernel_conv1_load_3_reg_701;
reg   [63:0] kernel_conv1_load_4_reg_706;
reg   [63:0] kernel_conv1_load_5_reg_711;
reg   [63:0] kernel_conv1_load_6_reg_716;
reg   [63:0] kernel_conv1_load_7_reg_721;
reg   [63:0] kernel_conv1_load_8_reg_726;
reg   [63:0] line_buffer_0_load_reg_731;
wire    ap_CS_fsm_state5;
reg   [63:0] line_buffer_1_load_reg_736;
reg   [63:0] line_buffer_2_load_reg_741;
reg   [63:0] line_buffer_0_load_1_reg_746;
reg   [63:0] line_buffer_1_load_1_reg_751;
reg   [63:0] line_buffer_2_load_1_reg_756;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_start;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_done;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_idle;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_ready;
wire   [4:0] grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_address0;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_ce0;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_we0;
wire   [63:0] grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_d0;
wire   [4:0] grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_address1;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_ce1;
wire   [4:0] grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_0_address0;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_0_ce0;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_0_we0;
wire   [63:0] grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_0_d0;
wire   [4:0] grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_2_address0;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_2_ce0;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_2_we0;
wire   [63:0] grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_2_d0;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_start;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_done;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_idle;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_ready;
wire   [63:0] grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_output_conv1;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_output_conv1_ap_vld;
wire   [4:0] grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_0_address0;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_0_ce0;
wire   [4:0] grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_1_address0;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_1_ce0;
wire   [4:0] grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_2_address0;
wire    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_2_ce0;
reg    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_start_reg;
reg    grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln44_2_fu_419_p1;
wire   [63:0] zext_ln44_3_fu_432_p1;
wire   [63:0] zext_ln44_4_fu_443_p1;
wire   [63:0] zext_ln44_5_fu_454_p1;
wire   [63:0] zext_ln44_6_fu_465_p1;
wire   [63:0] zext_ln44_7_fu_476_p1;
wire   [63:0] zext_ln44_8_fu_487_p1;
wire   [63:0] zext_ln44_9_fu_498_p1;
wire   [63:0] zext_ln44_10_fu_509_p1;
wire   [63:0] zext_ln44_11_fu_520_p1;
reg   [4:0] i_fu_86;
wire   [4:0] add_ln45_fu_560_p2;
reg    ap_block_state7_on_subcall_done;
reg   [4:0] num_ker_fu_90;
reg   [8:0] indvar_flatten_fu_94;
wire    ap_CS_fsm_state4;
wire   [3:0] empty_fu_328_p1;
wire   [6:0] p_shl_fu_332_p3;
wire   [7:0] p_shl_cast_fu_340_p1;
wire   [7:0] zext_ln44_fu_324_p1;
wire   [0:0] icmp_ln45_fu_365_p2;
wire   [4:0] add_ln44_9_fu_379_p2;
wire   [3:0] empty_22_fu_389_p1;
wire   [6:0] p_shl_mid1_fu_393_p3;
wire   [7:0] p_shl_cast_mid1_fu_401_p1;
wire   [7:0] zext_ln44_1_fu_385_p1;
wire   [7:0] p_mid1_fu_405_p2;
wire   [7:0] empty_20_fu_344_p2;
wire   [7:0] select_ln44_2_fu_424_p3;
wire   [7:0] add_ln44_1_fu_437_p2;
wire   [7:0] add_ln44_2_fu_448_p2;
wire   [7:0] add_ln44_3_fu_459_p2;
wire   [7:0] add_ln44_4_fu_470_p2;
wire   [7:0] add_ln44_5_fu_481_p2;
wire   [7:0] add_ln44_6_fu_492_p2;
wire   [7:0] add_ln44_7_fu_503_p2;
wire   [7:0] add_ln44_8_fu_514_p2;
wire   [0:0] cmp11_fu_525_p2;
wire   [0:0] cmp13_fu_531_p2;
wire   [3:0] tmp_fu_544_p4;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_start_reg = 1'b0;
#0 grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_start_reg = 1'b0;
end

CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffebkb #(
    .DataWidth( 64 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_0_address0),
    .ce0(line_buffer_0_ce0),
    .we0(line_buffer_0_we0),
    .d0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_0_d0),
    .q0(line_buffer_0_q0),
    .address1(5'd0),
    .ce1(line_buffer_0_ce1),
    .q1(line_buffer_0_q1)
);

CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffebkb #(
    .DataWidth( 64 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_1_address0),
    .ce0(line_buffer_1_ce0),
    .we0(line_buffer_1_we0),
    .d0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_d0),
    .q0(line_buffer_1_q0),
    .address1(line_buffer_1_address1),
    .ce1(line_buffer_1_ce1),
    .q1(line_buffer_1_q1)
);

CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffebkb #(
    .DataWidth( 64 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_2_address0),
    .ce0(line_buffer_2_ce0),
    .we0(line_buffer_2_we0),
    .d0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_2_d0),
    .q0(line_buffer_2_q0),
    .address1(5'd0),
    .ce1(line_buffer_2_ce1),
    .q1(line_buffer_2_q1)
);

CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_bias_conv1eOg #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
bias_conv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bias_conv1_address0),
    .ce0(bias_conv1_ce0),
    .q0(bias_conv1_q0)
);

CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_kernel_confYi #(
    .DataWidth( 64 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
kernel_conv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kernel_conv1_address0),
    .ce0(kernel_conv1_ce0),
    .q0(kernel_conv1_q0),
    .address1(kernel_conv1_address1),
    .ce1(kernel_conv1_ce1),
    .q1(kernel_conv1_q1),
    .address2(kernel_conv1_address2),
    .ce2(kernel_conv1_ce2),
    .q2(kernel_conv1_q2),
    .address3(kernel_conv1_address3),
    .ce3(kernel_conv1_ce3),
    .q3(kernel_conv1_q3),
    .address4(kernel_conv1_address4),
    .ce4(kernel_conv1_ce4),
    .q4(kernel_conv1_q4),
    .address5(kernel_conv1_address5),
    .ce5(kernel_conv1_ce5),
    .q5(kernel_conv1_q5),
    .address6(kernel_conv1_address6),
    .ce6(kernel_conv1_ce6),
    .q6(kernel_conv1_q6),
    .address7(kernel_conv1_address7),
    .ce7(kernel_conv1_ce7),
    .q7(kernel_conv1_q7),
    .address8(kernel_conv1_address8),
    .ce8(kernel_conv1_ce8),
    .q8(kernel_conv1_q8)
);

CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3 grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_start),
    .ap_done(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_done),
    .ap_idle(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_idle),
    .ap_ready(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_ready),
    .or_ln49(or_ln49_reg_672),
    .bitcast_ln53(bitcast_ln53_reg_599),
    .line_buffer_1_address0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_address0),
    .line_buffer_1_ce0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_ce0),
    .line_buffer_1_we0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_we0),
    .line_buffer_1_d0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_d0),
    .line_buffer_1_address1(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_address1),
    .line_buffer_1_ce1(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_ce1),
    .line_buffer_1_q1(line_buffer_1_q1),
    .line_buffer_0_address0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_0_address0),
    .line_buffer_0_ce0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_0_ce0),
    .line_buffer_0_we0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_0_we0),
    .line_buffer_0_d0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_0_d0),
    .line_buffer_2_address0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_2_address0),
    .line_buffer_2_ce0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_2_ce0),
    .line_buffer_2_we0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_2_we0),
    .line_buffer_2_d0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_2_d0),
    .line_buffer_2_q0(line_buffer_2_q0)
);

CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_start),
    .ap_done(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_done),
    .ap_idle(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_idle),
    .ap_ready(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_ready),
    .line_buffer_2_load_2(line_buffer_2_load_1_reg_756),
    .line_buffer_2_load_1(line_buffer_2_load_reg_741),
    .line_buffer_1_load_2(line_buffer_1_load_1_reg_751),
    .line_buffer_1_load_1(line_buffer_1_load_reg_736),
    .line_buffer_0_load_1(line_buffer_0_load_1_reg_746),
    .line_buffer_0_load(line_buffer_0_load_reg_731),
    .kernel_conv1_load(kernel_conv1_load_reg_686),
    .kernel_conv1_load_1(kernel_conv1_load_1_reg_691),
    .kernel_conv1_load_2(kernel_conv1_load_2_reg_696),
    .kernel_conv1_load_3(kernel_conv1_load_3_reg_701),
    .kernel_conv1_load_4(kernel_conv1_load_4_reg_706),
    .kernel_conv1_load_5(kernel_conv1_load_5_reg_711),
    .kernel_conv1_load_6(kernel_conv1_load_6_reg_716),
    .kernel_conv1_load_7(kernel_conv1_load_7_reg_721),
    .kernel_conv1_load_8(kernel_conv1_load_8_reg_726),
    .bias_conv1_load(bias_conv1_load_reg_681),
    .output_conv1(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_output_conv1),
    .output_conv1_ap_vld(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_output_conv1_ap_vld),
    .line_buffer_0_address0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_0_address0),
    .line_buffer_0_ce0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_0_ce0),
    .line_buffer_0_q0(line_buffer_0_q0),
    .line_buffer_1_address0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_1_address0),
    .line_buffer_1_ce0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_1_ce0),
    .line_buffer_1_q0(line_buffer_1_q0),
    .line_buffer_2_address0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_2_address0),
    .line_buffer_2_ce0(grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_2_ce0),
    .line_buffer_2_q0(line_buffer_2_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_start_reg <= 1'b1;
        end else if ((grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_ready == 1'b1)) begin
            grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln44_fu_350_p2 == 1'd0))) begin
            grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_start_reg <= 1'b1;
        end else if ((grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_ready == 1'b1)) begin
            grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_86 <= 5'd0;
    end else if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
        i_fu_86 <= add_ln45_fu_560_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_fu_94 <= 9'd0;
    end else if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_flatten_fu_94 <= add_ln44_reg_607;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        num_ker_fu_90 <= 5'd0;
    end else if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
        num_ker_fu_90 <= select_ln44_1_reg_617;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln44_reg_607 <= add_ln44_fu_356_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bias_conv1_load_reg_681 <= bias_conv1_q0;
        kernel_conv1_load_1_reg_691 <= kernel_conv1_q7;
        kernel_conv1_load_2_reg_696 <= kernel_conv1_q6;
        kernel_conv1_load_3_reg_701 <= kernel_conv1_q5;
        kernel_conv1_load_4_reg_706 <= kernel_conv1_q4;
        kernel_conv1_load_5_reg_711 <= kernel_conv1_q3;
        kernel_conv1_load_6_reg_716 <= kernel_conv1_q2;
        kernel_conv1_load_7_reg_721 <= kernel_conv1_q1;
        kernel_conv1_load_8_reg_726 <= kernel_conv1_q0;
        kernel_conv1_load_reg_686 <= kernel_conv1_q8;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        bitcast_ln53_reg_599 <= bitcast_ln53_fu_299_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln44_fu_350_p2 == 1'd0))) begin
        icmp_ln56_reg_677 <= icmp_ln56_fu_554_p2;
        or_ln49_reg_672 <= or_ln49_fu_537_p2;
        select_ln44_1_reg_617 <= select_ln44_1_fu_411_p3;
        select_ln44_reg_612 <= select_ln44_fu_371_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        line_buffer_0_load_1_reg_746 <= line_buffer_0_q0;
        line_buffer_0_load_reg_731 <= line_buffer_0_q1;
        line_buffer_1_load_1_reg_751 <= line_buffer_1_q0;
        line_buffer_1_load_reg_736 <= line_buffer_1_q1;
        line_buffer_2_load_1_reg_756 <= line_buffer_2_q0;
        line_buffer_2_load_reg_741 <= line_buffer_2_q1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state7_on_subcall_done)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln44_fu_350_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln44_fu_350_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bias_conv1_ce0 = 1'b1;
    end else begin
        bias_conv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_conv1_ce0 = 1'b1;
    end else begin
        kernel_conv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_conv1_ce1 = 1'b1;
    end else begin
        kernel_conv1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_conv1_ce2 = 1'b1;
    end else begin
        kernel_conv1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_conv1_ce3 = 1'b1;
    end else begin
        kernel_conv1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_conv1_ce4 = 1'b1;
    end else begin
        kernel_conv1_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_conv1_ce5 = 1'b1;
    end else begin
        kernel_conv1_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_conv1_ce6 = 1'b1;
    end else begin
        kernel_conv1_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_conv1_ce7 = 1'b1;
    end else begin
        kernel_conv1_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_conv1_ce8 = 1'b1;
    end else begin
        kernel_conv1_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_0_address0 = 5'd1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln56_reg_677 == 1'd0))) begin
        line_buffer_0_address0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_0_address0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_0_address0;
    end else begin
        line_buffer_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_0_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln56_reg_677 == 1'd0))) begin
        line_buffer_0_ce0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_0_ce0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_0_ce0;
    end else begin
        line_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_0_ce1 = 1'b1;
    end else begin
        line_buffer_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_0_we0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_0_we0;
    end else begin
        line_buffer_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_1_address0 = 5'd1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln56_reg_677 == 1'd0))) begin
        line_buffer_1_address0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_1_address0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_address0;
    end else begin
        line_buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_1_address1 = 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_1_address1 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_address1;
    end else begin
        line_buffer_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_1_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln56_reg_677 == 1'd0))) begin
        line_buffer_1_ce0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_1_ce0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_ce0;
    end else begin
        line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_1_ce1 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_ce1;
    end else begin
        line_buffer_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_1_we0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_1_we0;
    end else begin
        line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_2_address0 = 5'd1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln56_reg_677 == 1'd0))) begin
        line_buffer_2_address0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_2_address0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_2_address0;
    end else begin
        line_buffer_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_2_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln56_reg_677 == 1'd0))) begin
        line_buffer_2_ce0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_line_buffer_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_2_ce0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_2_ce0;
    end else begin
        line_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_2_ce1 = 1'b1;
    end else begin
        line_buffer_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        line_buffer_2_we0 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_line_buffer_2_we0;
    end else begin
        line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln44_fu_350_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_done == 1'b1) & (icmp_ln56_reg_677 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state3) & (grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_done == 1'b1) & (icmp_ln56_reg_677 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln44_1_fu_437_p2 = (select_ln44_2_fu_424_p3 + 8'd1);

assign add_ln44_2_fu_448_p2 = (select_ln44_2_fu_424_p3 + 8'd2);

assign add_ln44_3_fu_459_p2 = (select_ln44_2_fu_424_p3 + 8'd3);

assign add_ln44_4_fu_470_p2 = (select_ln44_2_fu_424_p3 + 8'd4);

assign add_ln44_5_fu_481_p2 = (select_ln44_2_fu_424_p3 + 8'd5);

assign add_ln44_6_fu_492_p2 = (select_ln44_2_fu_424_p3 + 8'd6);

assign add_ln44_7_fu_503_p2 = (select_ln44_2_fu_424_p3 + 8'd7);

assign add_ln44_8_fu_514_p2 = (select_ln44_2_fu_424_p3 + 8'd8);

assign add_ln44_9_fu_379_p2 = (num_ker_fu_90 + 5'd1);

assign add_ln44_fu_356_p2 = (indvar_flatten_fu_94 + 9'd1);

assign add_ln45_fu_560_p2 = (select_ln44_reg_612 + 5'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state7_on_subcall_done = ((grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_done == 1'b0) & (icmp_ln56_reg_677 == 1'd0));
end

assign bias_conv1_address0 = zext_ln44_2_fu_419_p1;

assign bitcast_ln53_fu_299_p1 = p_read;

assign cmp11_fu_525_p2 = ((select_ln44_fu_371_p3 == 5'd0) ? 1'b1 : 1'b0);

assign cmp13_fu_531_p2 = ((select_ln44_fu_371_p3 == 5'd29) ? 1'b1 : 1'b0);

assign empty_20_fu_344_p2 = (p_shl_cast_fu_340_p1 + zext_ln44_fu_324_p1);

assign empty_22_fu_389_p1 = add_ln44_9_fu_379_p2[3:0];

assign empty_fu_328_p1 = num_ker_fu_90[3:0];

assign grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_start = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_ap_start_reg;

assign grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_start = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259_ap_start_reg;

assign icmp_ln44_fu_350_p2 = ((indvar_flatten_fu_94 == 9'd480) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_365_p2 = ((i_fu_86 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_554_p2 = ((tmp_fu_544_p4 == 4'd0) ? 1'b1 : 1'b0);

assign kernel_conv1_address0 = zext_ln44_11_fu_520_p1;

assign kernel_conv1_address1 = zext_ln44_10_fu_509_p1;

assign kernel_conv1_address2 = zext_ln44_9_fu_498_p1;

assign kernel_conv1_address3 = zext_ln44_8_fu_487_p1;

assign kernel_conv1_address4 = zext_ln44_7_fu_476_p1;

assign kernel_conv1_address5 = zext_ln44_6_fu_465_p1;

assign kernel_conv1_address6 = zext_ln44_5_fu_454_p1;

assign kernel_conv1_address7 = zext_ln44_4_fu_443_p1;

assign kernel_conv1_address8 = zext_ln44_3_fu_432_p1;

assign or_ln49_fu_537_p2 = (cmp13_fu_531_p2 | cmp11_fu_525_p2);

assign output_conv1 = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_output_conv1;

assign output_conv1_ap_vld = grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271_output_conv1_ap_vld;

assign p_mid1_fu_405_p2 = (p_shl_cast_mid1_fu_401_p1 + zext_ln44_1_fu_385_p1);

assign p_shl_cast_fu_340_p1 = p_shl_fu_332_p3;

assign p_shl_cast_mid1_fu_401_p1 = p_shl_mid1_fu_393_p3;

assign p_shl_fu_332_p3 = {{empty_fu_328_p1}, {3'd0}};

assign p_shl_mid1_fu_393_p3 = {{empty_22_fu_389_p1}, {3'd0}};

assign select_ln44_1_fu_411_p3 = ((icmp_ln45_fu_365_p2[0:0] == 1'b1) ? add_ln44_9_fu_379_p2 : num_ker_fu_90);

assign select_ln44_2_fu_424_p3 = ((icmp_ln45_fu_365_p2[0:0] == 1'b1) ? p_mid1_fu_405_p2 : empty_20_fu_344_p2);

assign select_ln44_fu_371_p3 = ((icmp_ln45_fu_365_p2[0:0] == 1'b1) ? 5'd0 : i_fu_86);

assign tmp_fu_544_p4 = {{select_ln44_fu_371_p3[4:1]}};

assign zext_ln44_10_fu_509_p1 = add_ln44_7_fu_503_p2;

assign zext_ln44_11_fu_520_p1 = add_ln44_8_fu_514_p2;

assign zext_ln44_1_fu_385_p1 = add_ln44_9_fu_379_p2;

assign zext_ln44_2_fu_419_p1 = select_ln44_1_fu_411_p3;

assign zext_ln44_3_fu_432_p1 = select_ln44_2_fu_424_p3;

assign zext_ln44_4_fu_443_p1 = add_ln44_1_fu_437_p2;

assign zext_ln44_5_fu_454_p1 = add_ln44_2_fu_448_p2;

assign zext_ln44_6_fu_465_p1 = add_ln44_3_fu_459_p2;

assign zext_ln44_7_fu_476_p1 = add_ln44_4_fu_470_p2;

assign zext_ln44_8_fu_487_p1 = add_ln44_5_fu_481_p2;

assign zext_ln44_9_fu_498_p1 = add_ln44_6_fu_492_p2;

assign zext_ln44_fu_324_p1 = num_ker_fu_90;

endmodule //CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s
