// Seed: 418801863
module module_0 #(
    parameter id_3 = 32'd66,
    parameter id_4 = 32'd78
) (
    output wor id_0,
    output tri id_1
);
  wire [1 : -1] _id_3;
  parameter id_4 = 1;
  wire  id_5;
  wire  id_6;
  logic id_7;
  assign (supply1, weak0) id_6 = 1'b0;
  logic [id_4 : id_3] id_8;
  parameter id_9 = "";
  wire  id_10;
  logic id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri id_2,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    output tri id_6
);
  genvar id_8;
  logic id_9;
  ;
  assign id_8[""] = id_4;
  wor  id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign id_10 = id_4 + id_8 - -1 ? 'b0 : -1'b0;
endmodule
