-- VHDL test case input
exa <= (ex1 => 2, ex3 => 5);

