// Seed: 354485607
module module_0 (
    output tri  id_0,
    output tri1 id_1,
    input  tri0 id_2
);
  wire id_4;
  ;
  assign id_1 = id_4;
  wire id_5, id_6;
  assign id_0 = 1 ? id_2 : 1 == -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd40,
    parameter id_6 = 32'd34
) (
    input tri0 id_0,
    output logic id_1,
    input uwire _id_2,
    output supply1 id_3,
    input supply1 id_4
);
  logic _id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  always id_1 = #1 -1;
  wire [id_6 : id_2  &  -1] id_7;
  logic \id_8 ;
  ;
endmodule
