{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576421548287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576421548290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 11:52:27 2019 " "Processing started: Sun Dec 15 11:52:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576421548290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576421548290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador_0_24 -c contador_0_24 " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador_0_24 -c contador_0_24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576421548291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1576421548586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_0_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_0_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_0_24-andre01 " "Found design unit 1: contador_0_24-andre01" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576421549306 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_0_24 " "Found entity 1: contador_0_24" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576421549306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576421549306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_0_24 " "Elaborating entity \"contador_0_24\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576421549402 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "contador\[0\] contador_0_24.vhd(26) " "HDL error at contador_0_24.vhd(26): can't infer register for \"contador\[0\]\" because its behavior does not match any supported register model" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 26 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1576421549406 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[0\] contador_0_24.vhd(21) " "Inferred latch for \"contador\[0\]\" at contador_0_24.vhd(21)" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576421549406 "|contador_0_24"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "contador\[1\] contador_0_24.vhd(26) " "HDL error at contador_0_24.vhd(26): can't infer register for \"contador\[1\]\" because its behavior does not match any supported register model" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 26 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1576421549407 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[1\] contador_0_24.vhd(21) " "Inferred latch for \"contador\[1\]\" at contador_0_24.vhd(21)" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576421549407 "|contador_0_24"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "contador\[2\] contador_0_24.vhd(26) " "HDL error at contador_0_24.vhd(26): can't infer register for \"contador\[2\]\" because its behavior does not match any supported register model" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 26 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1576421549407 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[2\] contador_0_24.vhd(21) " "Inferred latch for \"contador\[2\]\" at contador_0_24.vhd(21)" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576421549407 "|contador_0_24"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "contador\[3\] contador_0_24.vhd(26) " "HDL error at contador_0_24.vhd(26): can't infer register for \"contador\[3\]\" because its behavior does not match any supported register model" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 26 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1576421549407 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[3\] contador_0_24.vhd(21) " "Inferred latch for \"contador\[3\]\" at contador_0_24.vhd(21)" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576421549408 "|contador_0_24"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "contador\[4\] contador_0_24.vhd(26) " "HDL error at contador_0_24.vhd(26): can't infer register for \"contador\[4\]\" because its behavior does not match any supported register model" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 26 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1576421549408 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[4\] contador_0_24.vhd(21) " "Inferred latch for \"contador\[4\]\" at contador_0_24.vhd(21)" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576421549408 "|contador_0_24"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "contador_0_24.vhd(29) " "HDL error at contador_0_24.vhd(29): couldn't implement registers for assignments on this clock edge" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 29 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1576421549409 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "contador_0_24.vhd(38) " "HDL error at contador_0_24.vhd(38): couldn't implement registers for assignments on this clock edge" {  } { { "contador_0_24.vhd" "" { Text "/home/andre/DLP_ADICIONAR_P2/DLP/P2/provasPassadas/contadoDeZeroAVinteQuatro/contador_0_24.vhd" 38 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1576421549409 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1576421549410 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576421549561 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 15 11:52:29 2019 " "Processing ended: Sun Dec 15 11:52:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576421549561 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576421549561 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576421549561 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576421549561 ""}
