============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Oct 08 2025  03:16:39 pm
  Module:                 top
  Technology library:     tsl18fs120_scl_ss 1
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                              
  Gate    Instances    Area          Library       
---------------------------------------------------
aoi211d1          1    18.820    tsl18fs120_scl_ss 
aoim22d1          2    43.900    tsl18fs120_scl_ss 
decrq1            2   175.620    tsl18fs120_scl_ss 
dfcrb1            3   216.390    tsl18fs120_scl_ss 
dfcrn1            3   197.580    tsl18fs120_scl_ss 
dfcrq1            9   592.740    tsl18fs120_scl_ss 
inv0d0            4    25.080    tsl18fs120_scl_ss 
nd02d1            1    12.540    tsl18fs120_scl_ss 
nd04d1            1    18.820    tsl18fs120_scl_ss 
nr02d0            1    12.540    tsl18fs120_scl_ss 
nr02d1            1    12.540    tsl18fs120_scl_ss 
nr03d1            1    15.680    tsl18fs120_scl_ss 
oai21d1           1    15.680    tsl18fs120_scl_ss 
oaim22d1          3    75.270    tsl18fs120_scl_ss 
---------------------------------------------------
total            33  1433.200                      


                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential            17 1182.330   82.5 
inverter               4   25.080    1.7 
logic                 12  225.790   15.8 
physical_cells         0    0.000    0.0 
-----------------------------------------
total                 33 1433.200  100.0 

