module Adder(Sum, Carry1, A, B, Cin);
input [3:0] A, B;
input Cin;
output reg [3:0] Sum;
output reg Carry1;
wire [2:0] c;
full_adder_behav (Sum[0], c[0], A[0], B[0], 1'b0);
full_adder_behav (Sum[1], c[1], A[1], B[1], c[0]);
full_adder_behav (Sum[2], c[2], A[2], B[2], c[1]);
full_adder_behav (Sum[3], Carry1, A[3], B[3], c[2]);
endmodule 