/******************************************************************************
 * @file ADAU1787Reg.cpp
 * Autogenerated with sigmaS_to_syfala_generator.tcl.
 * Registers configuration for ADAU1787
 * Based on X_IC_1_REG.h file, generated with Sigma Studio 
 * This file doesn't need to be regenerated each time. Only the header file configures the registers.
 * 
 * @authors M.POPOFF
 * @date: 03/01/2023 15:35:01
 * 
 *****************************************************************************/

#include <syfala/arm/codecs/ADAU17xx.hpp>
#include <syfala/arm/codecs/ADAU1787Reg.h>
#include <syfala/arm/gpio.hpp>
#include <syfala/utilities.hpp>

#define CTARGET "[ADAU1787]"

#define REGWRITE(_A, _D, _O)                                                    \
if (ADAU17xx::regwrite(bus, codec_addr, _A, _D, _O)!= XST_SUCCESS) {                          \
    Syfala::Status::warning(RN(CTARGET " Could not write to register " #_A));   \
    return XST_FAILURE;                                                                   \
}

namespace ADAU1787 {

int boot_sequence(int bus, unsigned long codec_addr) {
	if (ADAU17xx::regwrite(bus, codec_addr, REG_CHIP_PWR_IC_1_Sigma_ADDR, 0x11, 0)!= XST_SUCCESS) {
		Syfala::Status::warning(RN(CTARGET " Could not initialize boot sequence (reg:REG_CHIP_PWR_IC_1_Sigma_ADDR, value:0x11)"));
		return XST_FAILURE;
	}
	usleep(40000);
	if (ADAU17xx::regwrite(bus, codec_addr, REG_CHIP_PWR_IC_1_Sigma_ADDR, 0x15, 0)!= XST_SUCCESS) {
		Syfala::Status::warning(RN(CTARGET " Could not initialize boot sequence (reg:REG_CHIP_PWR_IC_1_Sigma_ADDR, value:0x15)"));
		return XST_FAILURE;
	}
	usleep(40000);
	if (ADAU17xx::regwrite(bus, codec_addr, REG_CHIP_PWR_IC_1_Sigma_ADDR, 0x17, 0)!= XST_SUCCESS) {
		Syfala::Status::warning(RN(CTARGET " Could not initialize boot sequence (reg:REG_CHIP_PWR_IC_1_Sigma_ADDR, value:0x17)"));
		return XST_FAILURE;
	}
	return XST_SUCCESS;
}
int initialize(int bus, unsigned long codec_addr) {
	REGWRITE(REG_ADC_DAC_HP_PWR_IC_1_Sigma_ADDR, REG_ADC_DAC_HP_PWR_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PLL_MB_PGA_PWR_IC_1_Sigma_ADDR, REG_PLL_MB_PGA_PWR_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_PWR_IC_1_Sigma_ADDR, REG_DMIC_PWR_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SAI_CLK_PWR_IC_1_Sigma_ADDR, REG_SAI_CLK_PWR_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DSP_PWR_IC_1_Sigma_ADDR, REG_DSP_PWR_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ASRC_PWR_IC_1_Sigma_ADDR, REG_ASRC_PWR_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FINT_PWR_IC_1_Sigma_ADDR, REG_FINT_PWR_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDEC_PWR_IC_1_Sigma_ADDR, REG_FDEC_PWR_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_KEEPS_IC_1_Sigma_ADDR, REG_KEEPS_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_CHIP_PWR_IC_1_Sigma_ADDR, REG_CHIP_PWR_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_CLK_CTRL1_IC_1_Sigma_ADDR, REG_CLK_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_CLK_CTRL2_IC_1_Sigma_ADDR, REG_CLK_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_CLK_CTRL3_IC_1_Sigma_ADDR, REG_CLK_CTRL3_IC_1_Sigma_VALUE, 1)
	REGWRITE(REG_CLK_CTRL5_IC_1_Sigma_ADDR, REG_CLK_CTRL5_IC_1_Sigma_VALUE, 1)
	REGWRITE(REG_CLK_CTRL7_IC_1_Sigma_ADDR, REG_CLK_CTRL7_IC_1_Sigma_VALUE, 1)
	REGWRITE(REG_CLK_CTRL9_IC_1_Sigma_ADDR, REG_CLK_CTRL9_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ADC_CTRL1_IC_1_Sigma_ADDR, REG_ADC_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ADC_CTRL2_IC_1_Sigma_ADDR, REG_ADC_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ADC_CTRL3_IC_1_Sigma_ADDR, REG_ADC_CTRL3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ADC_CTRL4_IC_1_Sigma_ADDR, REG_ADC_CTRL4_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ADC_CTRL5_IC_1_Sigma_ADDR, REG_ADC_CTRL5_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ADC_MUTES_IC_1_Sigma_ADDR, REG_ADC_MUTES_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ADC0_VOL_IC_1_Sigma_ADDR, REG_ADC0_VOL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ADC1_VOL_IC_1_Sigma_ADDR, REG_ADC1_VOL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ADC2_VOL_IC_1_Sigma_ADDR, REG_ADC2_VOL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ADC3_VOL_IC_1_Sigma_ADDR, REG_ADC3_VOL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PGA0_CTRL1_IC_1_Sigma_ADDR, REG_PGA0_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PGA0_CTRL2_IC_1_Sigma_ADDR, REG_PGA0_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PGA1_CTRL1_IC_1_Sigma_ADDR, REG_PGA1_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PGA1_CTRL2_IC_1_Sigma_ADDR, REG_PGA1_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PGA2_CTRL1_IC_1_Sigma_ADDR, REG_PGA2_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PGA2_CTRL2_IC_1_Sigma_ADDR, REG_PGA2_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PGA3_CTRL1_IC_1_Sigma_ADDR, REG_PGA3_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PGA3_CTRL2_IC_1_Sigma_ADDR, REG_PGA3_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PGA_CTRL_IC_1_Sigma_ADDR, REG_PGA_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_MBIAS_CTRL_IC_1_Sigma_ADDR, REG_MBIAS_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_CTRL1_IC_1_Sigma_ADDR, REG_DMIC_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_CTRL2_IC_1_Sigma_ADDR, REG_DMIC_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_CTRL3_IC_1_Sigma_ADDR, REG_DMIC_CTRL3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_CTRL4_IC_1_Sigma_ADDR, REG_DMIC_CTRL4_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_CTRL5_IC_1_Sigma_ADDR, REG_DMIC_CTRL5_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_CTRL6_IC_1_Sigma_ADDR, REG_DMIC_CTRL6_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_MUTES_IC_1_Sigma_ADDR, REG_DMIC_MUTES_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_VOL0_IC_1_Sigma_ADDR, REG_DMIC_VOL0_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_VOL1_IC_1_Sigma_ADDR, REG_DMIC_VOL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_VOL2_IC_1_Sigma_ADDR, REG_DMIC_VOL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_VOL3_IC_1_Sigma_ADDR, REG_DMIC_VOL3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_VOL4_IC_1_Sigma_ADDR, REG_DMIC_VOL4_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_VOL5_IC_1_Sigma_ADDR, REG_DMIC_VOL5_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_VOL6_IC_1_Sigma_ADDR, REG_DMIC_VOL6_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_VOL7_IC_1_Sigma_ADDR, REG_DMIC_VOL7_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DAC_CTRL1_IC_1_Sigma_ADDR, REG_DAC_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DAC_CTRL2_IC_1_Sigma_ADDR, REG_DAC_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DAC_VOL0_IC_1_Sigma_ADDR, REG_DAC_VOL0_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DAC_VOL1_IC_1_Sigma_ADDR, REG_DAC_VOL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DAC_ROUTE0_IC_1_Sigma_ADDR, REG_DAC_ROUTE0_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DAC_ROUTE1_IC_1_Sigma_ADDR, REG_DAC_ROUTE1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_HP_CTRL_IC_1_Sigma_ADDR, REG_HP_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDEC_CTRL1_IC_1_Sigma_ADDR, REG_FDEC_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDEC_CTRL2_IC_1_Sigma_ADDR, REG_FDEC_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDEC_CTRL3_IC_1_Sigma_ADDR, REG_FDEC_CTRL3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDEC_CTRL4_IC_1_Sigma_ADDR, REG_FDEC_CTRL4_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDEC_ROUTE0_IC_1_Sigma_ADDR, REG_FDEC_ROUTE0_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDEC_ROUTE1_IC_1_Sigma_ADDR, REG_FDEC_ROUTE1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDEC_ROUTE2_IC_1_Sigma_ADDR, REG_FDEC_ROUTE2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDEC_ROUTE3_IC_1_Sigma_ADDR, REG_FDEC_ROUTE3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDEC_ROUTE4_IC_1_Sigma_ADDR, REG_FDEC_ROUTE4_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDEC_ROUTE5_IC_1_Sigma_ADDR, REG_FDEC_ROUTE5_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDEC_ROUTE6_IC_1_Sigma_ADDR, REG_FDEC_ROUTE6_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDEC_ROUTE7_IC_1_Sigma_ADDR, REG_FDEC_ROUTE7_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FINT_CTRL1_IC_1_Sigma_ADDR, REG_FINT_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FINT_CTRL2_IC_1_Sigma_ADDR, REG_FINT_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FINT_CTRL3_IC_1_Sigma_ADDR, REG_FINT_CTRL3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FINT_CTRL4_IC_1_Sigma_ADDR, REG_FINT_CTRL4_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FINT_ROUTE0_IC_1_Sigma_ADDR, REG_FINT_ROUTE0_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FINT_ROUTE1_IC_1_Sigma_ADDR, REG_FINT_ROUTE1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FINT_ROUTE2_IC_1_Sigma_ADDR, REG_FINT_ROUTE2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FINT_ROUTE3_IC_1_Sigma_ADDR, REG_FINT_ROUTE3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FINT_ROUTE4_IC_1_Sigma_ADDR, REG_FINT_ROUTE4_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FINT_ROUTE5_IC_1_Sigma_ADDR, REG_FINT_ROUTE5_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FINT_ROUTE6_IC_1_Sigma_ADDR, REG_FINT_ROUTE6_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FINT_ROUTE7_IC_1_Sigma_ADDR, REG_FINT_ROUTE7_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ASRCI_CTRL_IC_1_Sigma_ADDR, REG_ASRCI_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ASRCI_ROUTE01_IC_1_Sigma_ADDR, REG_ASRCI_ROUTE01_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ASRCI_ROUTE23_IC_1_Sigma_ADDR, REG_ASRCI_ROUTE23_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ASRCO_CTRL_IC_1_Sigma_ADDR, REG_ASRCO_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ASRCO_ROUTE0_IC_1_Sigma_ADDR, REG_ASRCO_ROUTE0_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ASRCO_ROUTE1_IC_1_Sigma_ADDR, REG_ASRCO_ROUTE1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ASRCO_ROUTE2_IC_1_Sigma_ADDR, REG_ASRCO_ROUTE2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ASRCO_ROUTE3_IC_1_Sigma_ADDR, REG_ASRCO_ROUTE3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDSP_RUN_IC_1_Sigma_ADDR, REG_FDSP_RUN_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDSP_CTRL1_IC_1_Sigma_ADDR, REG_FDSP_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDSP_CTRL2_IC_1_Sigma_ADDR, REG_FDSP_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDSP_CTRL3_IC_1_Sigma_ADDR, REG_FDSP_CTRL3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDSP_CTRL4_IC_1_Sigma_ADDR, REG_FDSP_CTRL4_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDSP_CTRL5_IC_1_Sigma_ADDR, REG_FDSP_CTRL5_IC_1_Sigma_VALUE, 1)
	REGWRITE(REG_FDSP_CTRL7_IC_1_Sigma_ADDR, REG_FDSP_CTRL7_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDSP_CTRL8_IC_1_Sigma_ADDR, REG_FDSP_CTRL8_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDSP_SL_ADDR_IC_1_Sigma_ADDR, REG_FDSP_SL_ADDR_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDSP_SL_P0_IC_1_Sigma_ADDR, REG_FDSP_SL_P0_IC_1_Sigma_VALUE, 3)
	REGWRITE(REG_FDSP_SL_P1_IC_1_Sigma_ADDR, REG_FDSP_SL_P1_IC_1_Sigma_VALUE, 3)
	REGWRITE(REG_FDSP_SL_P2_IC_1_Sigma_ADDR, REG_FDSP_SL_P2_IC_1_Sigma_VALUE, 3)
	REGWRITE(REG_FDSP_SL_P3_IC_1_Sigma_ADDR, REG_FDSP_SL_P3_IC_1_Sigma_VALUE, 3)
	REGWRITE(REG_FDSP_SL_P4_IC_1_Sigma_ADDR, REG_FDSP_SL_P4_IC_1_Sigma_VALUE, 3)
	REGWRITE(REG_FDSP_SL_UPDATE_IC_1_Sigma_ADDR, REG_FDSP_SL_UPDATE_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SDSP_CTRL1_IC_1_Sigma_ADDR, REG_SDSP_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SDSP_CTRL2_IC_1_Sigma_ADDR, REG_SDSP_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SDSP_CTRL3_IC_1_Sigma_ADDR, REG_SDSP_CTRL3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SDSP_CTRL4_IC_1_Sigma_ADDR, REG_SDSP_CTRL4_IC_1_Sigma_VALUE, 2)
	REGWRITE(REG_SDSP_CTRL7_IC_1_Sigma_ADDR, REG_SDSP_CTRL7_IC_1_Sigma_VALUE, 1)
	REGWRITE(REG_SDSP_CTRL9_IC_1_Sigma_ADDR, REG_SDSP_CTRL9_IC_1_Sigma_VALUE, 1)
	REGWRITE(REG_SDSP_CTRL11_IC_1_Sigma_ADDR, REG_SDSP_CTRL11_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_MP_CTRL1_IC_1_Sigma_ADDR, REG_MP_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_MP_CTRL2_IC_1_Sigma_ADDR, REG_MP_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_MP_CTRL3_IC_1_Sigma_ADDR, REG_MP_CTRL3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_MP_CTRL4_IC_1_Sigma_ADDR, REG_MP_CTRL4_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_MP_CTRL5_IC_1_Sigma_ADDR, REG_MP_CTRL5_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_MP_CTRL6_IC_1_Sigma_ADDR, REG_MP_CTRL6_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_MP_CTRL7_IC_1_Sigma_ADDR, REG_MP_CTRL7_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_MP_CTRL8_IC_1_Sigma_ADDR, REG_MP_CTRL8_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_MP_CTRL9_IC_1_Sigma_ADDR, REG_MP_CTRL9_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FSYNC0_CTRL_IC_1_Sigma_ADDR, REG_FSYNC0_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_BCLK0_CTRL_IC_1_Sigma_ADDR, REG_BCLK0_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SDATAO0_CTRL_IC_1_Sigma_ADDR, REG_SDATAO0_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SDATAI0_CTRL_IC_1_Sigma_ADDR, REG_SDATAI0_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FSYNC1_CTRL_IC_1_Sigma_ADDR, REG_FSYNC1_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_BCLK1_CTRL_IC_1_Sigma_ADDR, REG_BCLK1_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SDATAO1_CTRL_IC_1_Sigma_ADDR, REG_SDATAO1_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SDATAI1_CTRL_IC_1_Sigma_ADDR, REG_SDATAI1_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_CLK0_CTRL_IC_1_Sigma_ADDR, REG_DMIC_CLK0_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC_CLK1_CTRL_IC_1_Sigma_ADDR, REG_DMIC_CLK1_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC01_CTRL_IC_1_Sigma_ADDR, REG_DMIC01_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DMIC23_CTRL_IC_1_Sigma_ADDR, REG_DMIC23_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_I2C_SPI_CTRL_IC_1_Sigma_ADDR, REG_I2C_SPI_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_IRQ_CTRL1_IC_1_Sigma_ADDR, REG_IRQ_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_IRQ1_MASK1_IC_1_Sigma_ADDR, REG_IRQ1_MASK1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_IRQ1_MASK2_IC_1_Sigma_ADDR, REG_IRQ1_MASK2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_IRQ1_MASK3_IC_1_Sigma_ADDR, REG_IRQ1_MASK3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_IRQ2_MASK1_IC_1_Sigma_ADDR, REG_IRQ2_MASK1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_IRQ2_MASK2_IC_1_Sigma_ADDR, REG_IRQ2_MASK2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_IRQ2_MASK3_IC_1_Sigma_ADDR, REG_IRQ2_MASK3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_RESETS_IC_1_Sigma_ADDR, REG_RESETS_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_CTRL1_IC_1_Sigma_ADDR, REG_SPT0_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_CTRL2_IC_1_Sigma_ADDR, REG_SPT0_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE0_IC_1_Sigma_ADDR, REG_SPT0_ROUTE0_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE1_IC_1_Sigma_ADDR, REG_SPT0_ROUTE1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE2_IC_1_Sigma_ADDR, REG_SPT0_ROUTE2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE3_IC_1_Sigma_ADDR, REG_SPT0_ROUTE3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE4_IC_1_Sigma_ADDR, REG_SPT0_ROUTE4_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE5_IC_1_Sigma_ADDR, REG_SPT0_ROUTE5_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE6_IC_1_Sigma_ADDR, REG_SPT0_ROUTE6_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE7_IC_1_Sigma_ADDR, REG_SPT0_ROUTE7_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE8_IC_1_Sigma_ADDR, REG_SPT0_ROUTE8_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE9_IC_1_Sigma_ADDR, REG_SPT0_ROUTE9_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE10_IC_1_Sigma_ADDR, REG_SPT0_ROUTE10_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE11_IC_1_Sigma_ADDR, REG_SPT0_ROUTE11_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE12_IC_1_Sigma_ADDR, REG_SPT0_ROUTE12_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE13_IC_1_Sigma_ADDR, REG_SPT0_ROUTE13_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE14_IC_1_Sigma_ADDR, REG_SPT0_ROUTE14_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT0_ROUTE15_IC_1_Sigma_ADDR, REG_SPT0_ROUTE15_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_CTRL1_IC_1_Sigma_ADDR, REG_SPT1_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_CTRL2_IC_1_Sigma_ADDR, REG_SPT1_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE0_IC_1_Sigma_ADDR, REG_SPT1_ROUTE0_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE1_IC_1_Sigma_ADDR, REG_SPT1_ROUTE1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE2_IC_1_Sigma_ADDR, REG_SPT1_ROUTE2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE3_IC_1_Sigma_ADDR, REG_SPT1_ROUTE3_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE4_IC_1_Sigma_ADDR, REG_SPT1_ROUTE4_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE5_IC_1_Sigma_ADDR, REG_SPT1_ROUTE5_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE6_IC_1_Sigma_ADDR, REG_SPT1_ROUTE6_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE7_IC_1_Sigma_ADDR, REG_SPT1_ROUTE7_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE8_IC_1_Sigma_ADDR, REG_SPT1_ROUTE8_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE9_IC_1_Sigma_ADDR, REG_SPT1_ROUTE9_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE10_IC_1_Sigma_ADDR, REG_SPT1_ROUTE10_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE11_IC_1_Sigma_ADDR, REG_SPT1_ROUTE11_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE12_IC_1_Sigma_ADDR, REG_SPT1_ROUTE12_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE13_IC_1_Sigma_ADDR, REG_SPT1_ROUTE13_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE14_IC_1_Sigma_ADDR, REG_SPT1_ROUTE14_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SPT1_ROUTE15_IC_1_Sigma_ADDR, REG_SPT1_ROUTE15_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_MP_CTRL10_IC_1_Sigma_ADDR, REG_MP_CTRL10_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SELFBOOT_CTRL_IC_1_Sigma_ADDR, REG_SELFBOOT_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SW_EN_CTRL_IC_1_Sigma_ADDR, REG_SW_EN_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PDM_CTRL1_IC_1_Sigma_ADDR, REG_PDM_CTRL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PDM_CTRL2_IC_1_Sigma_ADDR, REG_PDM_CTRL2_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PDM_VOL0_IC_1_Sigma_ADDR, REG_PDM_VOL0_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PDM_VOL1_IC_1_Sigma_ADDR, REG_PDM_VOL1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PDM_ROUTE0_IC_1_Sigma_ADDR, REG_PDM_ROUTE0_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PDM_ROUTE1_IC_1_Sigma_ADDR, REG_PDM_ROUTE1_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SDSP_MEM_SPEED_CTRL_IC_1_Sigma_ADDR, REG_SDSP_MEM_SPEED_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_SDSP_MEM_SLEEP_CTRL_IC_1_Sigma_ADDR, REG_SDSP_MEM_SLEEP_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDSP_MEM_SPEED_CTRL_IC_1_Sigma_ADDR, REG_FDSP_MEM_SPEED_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDSP_MEM_SLEEP_CTRL_IC_1_Sigma_ADDR, REG_FDSP_MEM_SLEEP_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_I2C_PAD_CTRL_IC_1_Sigma_ADDR, REG_I2C_PAD_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_TEST_PAD0_CTRL_IC_1_Sigma_ADDR, REG_TEST_PAD0_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_TEST_PAD1_CTRL_IC_1_Sigma_ADDR, REG_TEST_PAD1_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ADC01_BIAS_OVERRIDE_IC_1_Sigma_ADDR, REG_ADC01_BIAS_OVERRIDE_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ADC23_BIAS_OVERRIDE_IC_1_Sigma_ADDR, REG_ADC23_BIAS_OVERRIDE_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_TEMP_ADC_BIAS_IC_1_Sigma_ADDR, REG_TEMP_ADC_BIAS_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_MBIAS_TEST_IC_1_Sigma_ADDR, REG_MBIAS_TEST_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FDSP_TEST_MODES_IC_1_Sigma_ADDR, REG_FDSP_TEST_MODES_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_FAULT_DISABLE_IC_1_Sigma_ADDR, REG_FAULT_DISABLE_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_ALDO_CTRL_IC_1_Sigma_ADDR, REG_ALDO_CTRL_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PMU_TEST_IC_1_Sigma_ADDR, REG_PMU_TEST_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_DUMMY_SPI_ENABLE_IC_1_Sigma_ADDR, REG_DUMMY_SPI_ENABLE_IC_1_Sigma_VALUE, 0)
	REGWRITE(REG_PLLCALCULATOR_IC_1_Sigma_ADDR, REG_PLLCALCULATOR_IC_1_Sigma_VALUE, 3)
    return XST_SUCCESS;
}
}
