// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="encode,hls_ip_2015_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.720000,HLS_SYN_LAT=224,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=170,HLS_SYN_FF=4399,HLS_SYN_LUT=7958}" *)

module encode (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        buff_address0,
        buff_ce0,
        buff_we0,
        buff_d0,
        buff_q0,
        buff_address1,
        buff_ce1,
        buff_we1,
        buff_d1,
        buff_q1,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 110'b1;
parameter    ap_ST_st2_fsm_1 = 110'b10;
parameter    ap_ST_st3_fsm_2 = 110'b100;
parameter    ap_ST_st4_fsm_3 = 110'b1000;
parameter    ap_ST_st5_fsm_4 = 110'b10000;
parameter    ap_ST_st6_fsm_5 = 110'b100000;
parameter    ap_ST_st7_fsm_6 = 110'b1000000;
parameter    ap_ST_st8_fsm_7 = 110'b10000000;
parameter    ap_ST_st9_fsm_8 = 110'b100000000;
parameter    ap_ST_st10_fsm_9 = 110'b1000000000;
parameter    ap_ST_st11_fsm_10 = 110'b10000000000;
parameter    ap_ST_st12_fsm_11 = 110'b100000000000;
parameter    ap_ST_st13_fsm_12 = 110'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 110'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 110'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 110'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 110'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 110'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 110'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 110'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 110'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 110'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 110'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 110'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 110'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 110'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 110'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 110'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 110'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 110'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 110'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 110'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 110'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 110'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 110'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 110'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 110'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 110'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 110'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 110'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 110'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 110'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 110'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 110'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 110'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 110'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 110'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 110'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 110'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 110'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 110'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 110'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_52 = 110'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_53 = 110'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st55_fsm_54 = 110'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st56_fsm_55 = 110'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st57_fsm_56 = 110'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st58_fsm_57 = 110'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st59_fsm_58 = 110'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st60_fsm_59 = 110'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st61_fsm_60 = 110'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st62_fsm_61 = 110'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st63_fsm_62 = 110'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st64_fsm_63 = 110'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st65_fsm_64 = 110'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st66_fsm_65 = 110'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st67_fsm_66 = 110'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st68_fsm_67 = 110'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st69_fsm_68 = 110'b100000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st70_fsm_69 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st71_fsm_70 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st72_fsm_71 = 110'b100000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st73_fsm_72 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st74_fsm_73 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st75_fsm_74 = 110'b100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st76_fsm_75 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st77_fsm_76 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st78_fsm_77 = 110'b100000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st79_fsm_78 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st80_fsm_79 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st81_fsm_80 = 110'b100000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st82_fsm_81 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st83_fsm_82 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st84_fsm_83 = 110'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st85_fsm_84 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st86_fsm_85 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st87_fsm_86 = 110'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st88_fsm_87 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st89_fsm_88 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st90_fsm_89 = 110'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st91_fsm_90 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st92_fsm_91 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st93_fsm_92 = 110'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st94_fsm_93 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st95_fsm_94 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st96_fsm_95 = 110'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st97_fsm_96 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st98_fsm_97 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st99_fsm_98 = 110'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st100_fsm_99 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st101_fsm_100 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st102_fsm_101 = 110'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st103_fsm_102 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st104_fsm_103 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st105_fsm_104 = 110'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st106_fsm_105 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st107_fsm_106 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st108_fsm_107 = 110'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st109_fsm_108 = 110'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st110_fsm_109 = 110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_39 = 32'b111001;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_51 = 32'b1010001;
parameter    ap_const_lv32_55 = 32'b1010101;
parameter    ap_const_lv32_64 = 32'b1100100;
parameter    ap_const_lv32_6B = 32'b1101011;
parameter    ap_const_lv32_69 = 32'b1101001;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_54 = 32'b1010100;
parameter    ap_const_lv32_56 = 32'b1010110;
parameter    ap_const_lv32_58 = 32'b1011000;
parameter    ap_const_lv32_59 = 32'b1011001;
parameter    ap_const_lv32_5A = 32'b1011010;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_5B = 32'b1011011;
parameter    ap_const_lv32_5C = 32'b1011100;
parameter    ap_const_lv32_60 = 32'b1100000;
parameter    ap_const_lv32_63 = 32'b1100011;
parameter    ap_const_lv32_65 = 32'b1100101;
parameter    ap_const_lv32_6A = 32'b1101010;
parameter    ap_const_lv32_6C = 32'b1101100;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_52 = 32'b1010010;
parameter    ap_const_lv32_53 = 32'b1010011;
parameter    ap_const_lv32_57 = 32'b1010111;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_61 = 32'b1100001;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_62 = 32'b1100010;
parameter    ap_const_lv7_2A = 7'b101010;
parameter    ap_const_lv7_18 = 7'b11000;
parameter    ap_const_lv7_24 = 7'b100100;
parameter    ap_const_lv7_1E = 7'b11110;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_49 = 32'b1001001;
parameter    ap_const_lv32_4A = 32'b1001010;
parameter    ap_const_lv32_4B = 32'b1001011;
parameter    ap_const_lv32_4C = 32'b1001100;
parameter    ap_const_lv32_4D = 32'b1001101;
parameter    ap_const_lv32_4E = 32'b1001110;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv64_6 = 64'b110;
parameter    ap_const_lv64_7 = 64'b111;
parameter    ap_const_lv64_8 = 64'b1000;
parameter    ap_const_lv64_9 = 64'b1001;
parameter    ap_const_lv64_A = 64'b1010;
parameter    ap_const_lv64_B = 64'b1011;
parameter    ap_const_lv64_C = 64'b1100;
parameter    ap_const_lv64_D = 64'b1101;
parameter    ap_const_lv64_E = 64'b1110;
parameter    ap_const_lv64_F = 64'b1111;
parameter    ap_const_lv64_10 = 64'b10000;
parameter    ap_const_lv64_11 = 64'b10001;
parameter    ap_const_lv64_12 = 64'b10010;
parameter    ap_const_lv64_13 = 64'b10011;
parameter    ap_const_lv64_14 = 64'b10100;
parameter    ap_const_lv64_15 = 64'b10101;
parameter    ap_const_lv64_16 = 64'b10110;
parameter    ap_const_lv64_17 = 64'b10111;
parameter    ap_const_lv64_41 = 64'b1000001;
parameter    ap_const_lv64_42 = 64'b1000010;
parameter    ap_const_lv64_36 = 64'b110110;
parameter    ap_const_lv64_32 = 64'b110010;
parameter    ap_const_lv64_37 = 64'b110111;
parameter    ap_const_lv64_33 = 64'b110011;
parameter    ap_const_lv64_38 = 64'b111000;
parameter    ap_const_lv64_30 = 64'b110000;
parameter    ap_const_lv64_31 = 64'b110001;
parameter    ap_const_lv64_34 = 64'b110100;
parameter    ap_const_lv64_35 = 64'b110101;
parameter    ap_const_lv64_3F = 64'b111111;
parameter    ap_const_lv64_3B = 64'b111011;
parameter    ap_const_lv64_40 = 64'b1000000;
parameter    ap_const_lv64_3C = 64'b111100;
parameter    ap_const_lv64_3A = 64'b111010;
parameter    ap_const_lv64_39 = 64'b111001;
parameter    ap_const_lv64_3D = 64'b111101;
parameter    ap_const_lv64_3E = 64'b111110;
parameter    ap_const_lv32_6D = 32'b1101101;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_68 = 32'b1101000;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv32_5D = 32'b1011101;
parameter    ap_const_lv43_5A8 = 43'b10110101000;
parameter    ap_const_lv44_EDC = 44'b111011011100;
parameter    ap_const_lv43_7FFFFFFFCB8 = 43'b1111111111111111111111111111111110010111000;
parameter    ap_const_lv39_7FFFFFFFD4 = 39'b111111111111111111111111111111111010100;
parameter    ap_const_lv41_D4 = 41'b11010100;
parameter    ap_const_lv42_3FFFFFFFD90 = 42'b111111111111111111111111111111110110010000;
parameter    ap_const_lv44_FFFFFFFF36C = 44'b11111111111111111111111111111111001101101100;
parameter    ap_const_lv46_3C90 = 46'b11110010010000;
parameter    ap_const_lv42_3FFFFFFFCB8 = 42'b111111111111111111111111111111110010111000;
parameter    ap_const_lv43_7FFFFFFFD90 = 43'b1111111111111111111111111111111110110010000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_FFFFFFC4 = 32'b11111111111111111111111111000100;
parameter    ap_const_lv32_BE2 = 32'b101111100010;
parameter    ap_const_lv32_4AE = 32'b10010101110;
parameter    ap_const_lv32_21A = 32'b1000011010;
parameter    ap_const_lv32_14E = 32'b101001110;
parameter    ap_const_lv32_AC = 32'b10101100;
parameter    ap_const_lv32_3A = 32'b111010;
parameter    ap_const_lv32_FFFFFFE2 = 32'b11111111111111111111111111100010;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv31_4800 = 31'b100100000000000;
parameter    ap_const_lv15_4800 = 15'b100100000000000;
parameter    ap_const_lv32_800 = 32'b100000000000;
parameter    ap_const_lv32_82D = 32'b100000101101;
parameter    ap_const_lv32_85B = 32'b100001011011;
parameter    ap_const_lv32_88A = 32'b100010001010;
parameter    ap_const_lv32_8B9 = 32'b100010111001;
parameter    ap_const_lv32_8EA = 32'b100011101010;
parameter    ap_const_lv32_91C = 32'b100100011100;
parameter    ap_const_lv32_94F = 32'b100101001111;
parameter    ap_const_lv32_983 = 32'b100110000011;
parameter    ap_const_lv32_9B9 = 32'b100110111001;
parameter    ap_const_lv32_9EF = 32'b100111101111;
parameter    ap_const_lv32_A27 = 32'b101000100111;
parameter    ap_const_lv32_A60 = 32'b101001100000;
parameter    ap_const_lv32_A9A = 32'b101010011010;
parameter    ap_const_lv32_AD6 = 32'b101011010110;
parameter    ap_const_lv32_B12 = 32'b101100010010;
parameter    ap_const_lv32_B50 = 32'b101101010000;
parameter    ap_const_lv32_B90 = 32'b101110010000;
parameter    ap_const_lv32_BD1 = 32'b101111010001;
parameter    ap_const_lv32_C13 = 32'b110000010011;
parameter    ap_const_lv32_C56 = 32'b110001010110;
parameter    ap_const_lv32_C9C = 32'b110010011100;
parameter    ap_const_lv32_CE2 = 32'b110011100010;
parameter    ap_const_lv32_D2B = 32'b110100101011;
parameter    ap_const_lv32_D74 = 32'b110101110100;
parameter    ap_const_lv32_DC0 = 32'b110111000000;
parameter    ap_const_lv32_E0D = 32'b111000001101;
parameter    ap_const_lv32_E5C = 32'b111001011100;
parameter    ap_const_lv32_EAC = 32'b111010101100;
parameter    ap_const_lv32_EFE = 32'b111011111110;
parameter    ap_const_lv32_F52 = 32'b111101010010;
parameter    ap_const_lv32_FA8 = 32'b111110101000;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv35_0 = 35'b00000000000000000000000000000000000;
parameter    ap_const_lv29_1FFFFF80 = 29'b11111111111111111111110000000;
parameter    ap_const_lv29_80 = 29'b10000000;
parameter    ap_const_lv32_3000 = 32'b11000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_FFFFFF40 = 32'b11111111111111111111111101000000;
parameter    ap_const_lv32_C0 = 32'b11000000;
parameter    ap_const_lv32_FFFFD000 = 32'b11111111111111111101000000000000;
parameter    ap_const_lv15_5000 = 15'b101000000000000;
parameter    ap_const_lv15_3C00 = 15'b11110000000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv42_234 = 42'b1000110100;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv32_FFFFE310 = 32'b11111111111111111110001100010000;
parameter    ap_const_lv32_FFFFF9B0 = 32'b11111111111111111111100110110000;
parameter    ap_const_lv32_1CF0 = 32'b1110011110000;
parameter    ap_const_lv32_650 = 32'b11001010000;
parameter    ap_const_lv32_31E = 32'b1100011110;
parameter    ap_const_lv32_FFFFFF2A = 32'b11111111111111111111111100101010;
parameter    ap_const_lv31_5800 = 31'b101100000000000;
parameter    ap_const_lv15_5800 = 15'b101100000000000;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] buff_address0;
output   buff_ce0;
output   buff_we0;
output  [31:0] buff_d0;
input  [31:0] buff_q0;
output  [6:0] buff_address1;
output   buff_ce1;
output   buff_we1;
output  [31:0] buff_d1;
input  [31:0] buff_q1;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[6:0] buff_address0;
reg buff_ce0;
reg buff_we0;
reg[31:0] buff_d0;
reg[6:0] buff_address1;
reg buff_ce1;
reg buff_we1;
reg[31:0] buff_d1;
(* fsm_encoding = "none" *) reg   [109:0] ap_CS_fsm = 110'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_126;
reg   [31:0] xh = 32'b00000000000000000000000000000000;
reg   [31:0] sl = 32'b00000000000000000000000000000000;
wire   [3:0] qq4_code4_table_s_address0;
reg    qq4_code4_table_s_ce0;
wire  signed [15:0] qq4_code4_table_s_q0;
reg   [31:0] dlt = 32'b00000000000000000000000000000000;
reg   [31:0] plt = 32'b00000000000000000000000000000000;
reg   [31:0] sh = 32'b00000000000000000000000000000000;
reg   [31:0] ih = 32'b00000000000000000000000000000000;
reg   [31:0] dh = 32'b00000000000000000000000000000000;
reg   [31:0] ph = 32'b00000000000000000000000000000000;
reg  signed [31:0] reg_855;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_177;
reg    ap_sig_cseq_ST_st41_fsm_40;
reg    ap_sig_bdd_184;
reg    ap_sig_cseq_ST_st48_fsm_47;
reg    ap_sig_bdd_192;
reg    ap_sig_cseq_ST_st57_fsm_56;
reg    ap_sig_bdd_200;
reg    ap_sig_cseq_ST_st58_fsm_57;
reg    ap_sig_bdd_207;
reg    ap_sig_cseq_ST_st63_fsm_62;
reg    ap_sig_bdd_215;
reg    ap_sig_cseq_ST_st82_fsm_81;
reg    ap_sig_bdd_223;
reg    ap_sig_cseq_ST_st86_fsm_85;
reg    ap_sig_bdd_231;
reg    ap_sig_cseq_ST_st101_fsm_100;
reg    ap_sig_bdd_239;
reg    ap_sig_cseq_ST_st108_fsm_107;
reg    ap_sig_bdd_247;
reg  signed [31:0] reg_864;
reg    ap_sig_cseq_ST_st106_fsm_105;
reg    ap_sig_bdd_258;
reg  signed [31:0] reg_871;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_267;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_274;
reg  signed [31:0] reg_877;
wire   [31:0] grp_encode_filtez_fu_828_ap_return;
reg   [31:0] reg_883;
reg    ap_sig_cseq_ST_st39_fsm_38;
reg    ap_sig_bdd_285;
reg    ap_sig_cseq_ST_st80_fsm_79;
reg    ap_sig_bdd_292;
wire   [6:0] buff_addr_gep_fu_392_p3;
reg   [6:0] buff_addr_reg_2790;
wire   [6:0] tqmf_ptr_gep_fu_400_p3;
reg   [6:0] tqmf_ptr_reg_2796;
wire   [6:0] buff_addr_2_gep_fu_417_p3;
reg   [6:0] buff_addr_2_reg_2802;
wire   [6:0] buff_addr_3_gep_fu_425_p3;
reg   [6:0] buff_addr_3_reg_2808;
reg  signed [31:0] buff_load_9_reg_2814;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_312;
reg  signed [31:0] buff_load_10_reg_2820;
wire   [6:0] buff_addr_4_gep_fu_435_p3;
reg   [6:0] buff_addr_4_reg_2826;
wire   [6:0] buff_addr_5_gep_fu_443_p3;
reg   [6:0] buff_addr_5_reg_2832;
reg   [31:0] buff_load_11_reg_2838;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_325;
reg  signed [31:0] buff_load_12_reg_2845;
wire   [6:0] buff_addr_6_gep_fu_453_p3;
reg   [6:0] buff_addr_6_reg_2851;
wire   [6:0] buff_addr_7_gep_fu_461_p3;
reg   [6:0] buff_addr_7_reg_2857;
reg   [31:0] buff_load_13_reg_2863;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_338;
reg  signed [31:0] buff_load_14_reg_2869;
wire   [6:0] buff_addr_8_gep_fu_471_p3;
reg   [6:0] buff_addr_8_reg_2875;
wire   [6:0] buff_addr_9_gep_fu_479_p3;
reg   [6:0] buff_addr_9_reg_2881;
reg  signed [31:0] buff_load_15_reg_2887;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_351;
reg  signed [31:0] buff_load_16_reg_2893;
wire   [6:0] buff_addr_10_gep_fu_489_p3;
reg   [6:0] buff_addr_10_reg_2899;
wire   [6:0] buff_addr_11_gep_fu_497_p3;
reg   [6:0] buff_addr_11_reg_2905;
reg  signed [31:0] buff_load_17_reg_2911;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_364;
reg  signed [31:0] buff_load_19_reg_2917;
wire   [6:0] buff_addr_12_gep_fu_507_p3;
reg   [6:0] buff_addr_12_reg_2923;
wire   [6:0] buff_addr_13_gep_fu_515_p3;
reg   [6:0] buff_addr_13_reg_2929;
reg  signed [31:0] buff_load_25_reg_2935;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_377;
reg  signed [31:0] buff_load_26_reg_2941;
wire   [6:0] buff_addr_14_gep_fu_525_p3;
reg   [6:0] buff_addr_14_reg_2947;
wire   [6:0] buff_addr_15_gep_fu_533_p3;
reg   [6:0] buff_addr_15_reg_2953;
reg  signed [31:0] buff_load_27_reg_2959;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_390;
reg  signed [31:0] buff_load_28_reg_2965;
wire   [6:0] buff_addr_16_gep_fu_543_p3;
reg   [6:0] buff_addr_16_reg_2971;
wire   [6:0] buff_addr_17_gep_fu_551_p3;
reg   [6:0] buff_addr_17_reg_2977;
reg  signed [31:0] buff_load_29_reg_2983;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_403;
reg   [31:0] buff_load_30_reg_2989;
wire   [6:0] buff_addr_18_gep_fu_561_p3;
reg   [6:0] buff_addr_18_reg_2995;
wire   [6:0] buff_addr_19_gep_fu_569_p3;
reg   [6:0] buff_addr_19_reg_3001;
reg  signed [31:0] buff_load_31_reg_3007;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_416;
reg   [31:0] buff_load_32_reg_3013;
wire   [6:0] buff_addr_20_gep_fu_579_p3;
reg   [6:0] buff_addr_20_reg_3020;
wire   [6:0] buff_addr_21_gep_fu_587_p3;
reg   [6:0] buff_addr_21_reg_3026;
wire   [6:0] buff_addr_22_gep_fu_597_p3;
reg   [6:0] buff_addr_22_reg_3047;
wire   [6:0] tqmf_ptr_1_gep_fu_605_p3;
reg   [6:0] tqmf_ptr_1_reg_3053;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_440;
reg  signed [31:0] buff_load_1_reg_3089;
reg   [31:0] tqmf_ptr_1_load_reg_3094;
wire   [42:0] grp_fu_890_p2;
reg   [42:0] tmp_76_2_reg_3115;
wire   [43:0] grp_fu_899_p2;
reg   [43:0] tmp_76_5_reg_3130;
wire   [42:0] grp_fu_908_p2;
reg   [42:0] tmp_76_6_reg_3140;
wire   [38:0] grp_fu_918_p2;
reg   [38:0] xb_reg_3165;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_487;
wire   [40:0] grp_fu_927_p2;
reg   [40:0] tmp_32_reg_3170;
wire   [41:0] grp_fu_936_p2;
reg   [41:0] tmp_76_1_reg_3175;
wire   [43:0] grp_fu_945_p2;
reg   [43:0] tmp_76_3_reg_3180;
wire   [45:0] grp_fu_954_p2;
reg   [45:0] tmp_76_4_reg_3190;
wire   [38:0] tmp_76_8_fu_1080_p2;
reg   [38:0] tmp_76_8_reg_3195;
wire   [38:0] grp_fu_964_p2;
reg   [38:0] tmp_76_9_reg_3200;
wire   [44:0] tmp15_fu_1118_p2;
reg   [44:0] tmp15_reg_3205;
wire   [42:0] tmp20_fu_1124_p2;
reg   [42:0] tmp20_reg_3210;
wire   [38:0] grp_fu_973_p2;
reg   [38:0] tmp_s_reg_3215;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_514;
wire   [41:0] grp_fu_982_p2;
reg   [41:0] tmp_73_3_reg_3220;
wire   [45:0] grp_fu_991_p2;
reg   [45:0] tmp_73_5_reg_3225;
wire   [43:0] grp_fu_1000_p2;
reg   [43:0] tmp_73_6_reg_3230;
wire   [42:0] grp_fu_1009_p2;
reg   [42:0] tmp_73_7_reg_3235;
wire   [42:0] grp_fu_1018_p2;
reg   [42:0] tmp_73_8_reg_3240;
wire   [40:0] grp_fu_1028_p2;
reg   [40:0] tmp_73_9_reg_3245;
wire   [38:0] grp_fu_1037_p2;
reg   [38:0] tmp_33_reg_3250;
wire   [46:0] xb_1_fu_1223_p2;
reg   [46:0] xb_1_reg_3255;
wire   [43:0] tmp4_fu_1333_p2;
reg   [43:0] tmp4_reg_3261;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_539;
wire   [46:0] tmp6_fu_1345_p2;
reg   [46:0] tmp6_reg_3266;
wire   [39:0] tmp9_fu_1361_p2;
reg   [39:0] tmp9_reg_3271;
wire   [41:0] tmp11_fu_1377_p2;
reg   [41:0] tmp11_reg_3276;
reg   [31:0] tmp_36_reg_3281;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_554;
wire   [6:0] buff_addr_26_gep_fu_633_p3;
reg   [6:0] buff_addr_26_reg_3286;
reg    ap_sig_cseq_ST_st40_fsm_39;
reg    ap_sig_bdd_563;
wire   [6:0] buff_addr_27_gep_fu_642_p3;
reg   [6:0] buff_addr_27_reg_3291;
wire   [6:0] buff_addr_28_gep_fu_651_p3;
reg   [6:0] buff_addr_28_reg_3296;
wire   [6:0] buff_addr_29_gep_fu_660_p3;
reg   [6:0] buff_addr_29_reg_3302;
wire   [6:0] buff_addr_30_gep_fu_669_p3;
reg   [6:0] buff_addr_30_reg_3307;
reg    ap_sig_cseq_ST_st47_fsm_46;
reg    ap_sig_bdd_578;
wire   [31:0] tmp_42_fu_1478_p2;
reg   [31:0] tmp_42_reg_3312;
wire   [6:0] buff_addr_31_gep_fu_678_p3;
reg   [6:0] buff_addr_31_reg_3317;
reg    ap_sig_cseq_ST_st50_fsm_49;
reg    ap_sig_bdd_589;
wire    grp_encode_quantl_fu_821_ap_done;
wire   [6:0] buff_addr_32_gep_fu_699_p3;
reg   [6:0] buff_addr_32_reg_3327;
reg   [3:0] p_t_i_reg_3333;
reg    ap_sig_cseq_ST_st51_fsm_50;
reg    ap_sig_bdd_608;
wire   [30:0] tmp_47_fu_1603_p1;
reg   [30:0] tmp_47_reg_3348;
reg   [0:0] tmp_55_reg_3353;
reg   [3:0] wd2_cast_reg_3358;
reg    ap_sig_cseq_ST_st52_fsm_51;
reg    ap_sig_bdd_623;
reg   [4:0] wd1_t_i_reg_3363;
wire   [31:0] tmp_46_fu_1664_p4;
reg   [31:0] tmp_46_reg_3368;
reg    ap_sig_cseq_ST_st53_fsm_52;
reg    ap_sig_bdd_634;
wire   [6:0] buff_addr_33_gep_fu_708_p3;
reg   [6:0] buff_addr_33_reg_3373;
reg    ap_sig_cseq_ST_st56_fsm_55;
reg    ap_sig_bdd_643;
wire   [6:0] buff_addr_34_gep_fu_717_p3;
reg   [6:0] buff_addr_34_reg_3379;
wire  signed [63:0] tmp_i1_fu_1787_p1;
wire   [0:0] tmp_71_fu_1823_p3;
reg   [0:0] tmp_71_reg_3405;
wire   [27:0] tmp_74_fu_1861_p3;
reg   [27:0] tmp_74_reg_3410;
wire   [28:0] tmp_7_i_cast_cast_fu_1877_p3;
reg   [28:0] tmp_7_i_cast_cast_reg_3415;
reg   [31:0] tmp_10_i_cast_cast_reg_3420;
wire   [31:0] p_i1_fu_1944_p3;
reg   [31:0] p_i1_reg_3425;
reg    ap_sig_cseq_ST_st64_fsm_63;
reg    ap_sig_bdd_670;
wire   [14:0] tmp_76_fu_1952_p1;
reg   [14:0] tmp_76_reg_3430;
wire   [31:0] apl1_fu_1991_p2;
reg   [31:0] apl1_reg_3435;
wire   [14:0] apl1_8_fu_2035_p2;
reg   [14:0] apl1_8_reg_3441;
reg    ap_sig_cseq_ST_st65_fsm_64;
reg    ap_sig_bdd_683;
wire   [31:0] apl1_10_cast_fu_2041_p1;
reg   [31:0] apl1_10_cast_reg_3446;
wire   [0:0] tmp_20_i1_fu_2045_p2;
reg   [0:0] tmp_20_i1_reg_3451;
wire   [6:0] buff_addr_35_gep_fu_727_p3;
reg   [6:0] buff_addr_35_reg_3456;
reg    ap_sig_cseq_ST_st81_fsm_80;
reg    ap_sig_bdd_696;
wire   [6:0] buff_addr_36_gep_fu_736_p3;
reg   [6:0] buff_addr_36_reg_3462;
wire   [6:0] buff_addr_37_gep_fu_745_p3;
reg   [6:0] buff_addr_37_reg_3468;
wire   [6:0] buff_addr_38_gep_fu_754_p3;
reg   [6:0] buff_addr_38_reg_3474;
wire   [6:0] buff_addr_39_gep_fu_763_p3;
reg   [6:0] buff_addr_39_reg_3479;
reg    ap_sig_cseq_ST_st85_fsm_84;
reg    ap_sig_bdd_711;
reg    ap_sig_cseq_ST_st87_fsm_86;
reg    ap_sig_bdd_720;
wire   [31:0] tmp_54_fu_2129_p2;
reg   [31:0] tmp_54_reg_3490;
reg    ap_sig_cseq_ST_st89_fsm_88;
reg    ap_sig_bdd_729;
reg   [0:0] tmp_78_reg_3495;
reg   [29:0] tmp_58_reg_3503;
wire   [1:0] tmp_56_fu_2159_p3;
reg    ap_sig_cseq_ST_st90_fsm_89;
reg    ap_sig_bdd_742;
wire  signed [46:0] tmp_93_cast1_fu_2179_p1;
reg  signed [46:0] tmp_93_cast1_reg_3513;
wire   [0:0] tmp_60_fu_2186_p2;
reg   [0:0] tmp_60_reg_3518;
wire   [1:0] tmp_61_fu_2192_p3;
reg    ap_sig_cseq_ST_st91_fsm_90;
reg    ap_sig_bdd_755;
wire   [6:0] buff_addr_40_gep_fu_772_p3;
reg   [6:0] buff_addr_40_reg_3527;
reg    ap_sig_cseq_ST_st92_fsm_91;
reg    ap_sig_bdd_770;
wire   [30:0] tmp_79_fu_2287_p1;
reg   [30:0] tmp_79_reg_3538;
reg   [0:0] tmp_80_reg_3543;
reg   [3:0] wd2_4_cast_reg_3548;
reg    ap_sig_cseq_ST_st93_fsm_92;
reg    ap_sig_bdd_783;
reg   [4:0] wd1_t_i1_reg_3553;
wire   [31:0] tmp_64_fu_2439_p4;
reg   [31:0] tmp_64_reg_3558;
reg    ap_sig_cseq_ST_st97_fsm_96;
reg    ap_sig_bdd_794;
wire   [6:0] buff_addr_41_gep_fu_781_p3;
reg   [6:0] buff_addr_41_reg_3563;
reg    ap_sig_cseq_ST_st100_fsm_99;
reg    ap_sig_bdd_803;
wire   [6:0] buff_addr_42_gep_fu_790_p3;
reg   [6:0] buff_addr_42_reg_3568;
reg    ap_sig_cseq_ST_st102_fsm_101;
reg    ap_sig_bdd_814;
wire  signed [63:0] tmp_i4_fu_2471_p1;
reg   [26:0] tmp_30_reg_3595;
wire   [0:0] tmp_83_fu_2517_p3;
reg   [0:0] tmp_83_reg_3600;
reg    ap_sig_cseq_ST_st107_fsm_106;
reg    ap_sig_bdd_831;
wire   [27:0] tmp_85_fu_2544_p3;
reg   [27:0] tmp_85_reg_3605;
wire   [28:0] tmp_7_i1_cast_cast_fu_2560_p3;
reg   [28:0] tmp_7_i1_cast_cast_reg_3610;
reg   [31:0] tmp_10_i1_cast_cast_reg_3615;
wire   [31:0] p_i3_fu_2627_p3;
reg   [31:0] p_i3_reg_3620;
wire   [14:0] tmp_87_fu_2635_p1;
reg   [14:0] tmp_87_reg_3625;
wire   [31:0] apl1_4_fu_2674_p2;
reg   [31:0] apl1_4_reg_3630;
wire   [14:0] apl1_9_fu_2718_p2;
reg   [14:0] apl1_9_reg_3636;
reg    ap_sig_cseq_ST_st109_fsm_108;
reg    ap_sig_bdd_852;
wire   [31:0] apl1_11_cast_fu_2724_p1;
reg   [31:0] apl1_11_cast_reg_3641;
wire   [0:0] tmp_20_i3_fu_2728_p2;
reg   [0:0] tmp_20_i3_reg_3646;
wire    grp_encode_upzero_fu_808_ap_start;
wire    grp_encode_upzero_fu_808_ap_done;
wire    grp_encode_upzero_fu_808_ap_idle;
wire    grp_encode_upzero_fu_808_ap_ready;
reg   [31:0] grp_encode_upzero_fu_808_dlt;
wire   [6:0] grp_encode_upzero_fu_808_dlti_address0;
wire    grp_encode_upzero_fu_808_dlti_ce0;
wire    grp_encode_upzero_fu_808_dlti_we0;
wire   [31:0] grp_encode_upzero_fu_808_dlti_d0;
wire   [31:0] grp_encode_upzero_fu_808_dlti_q0;
wire   [6:0] grp_encode_upzero_fu_808_dlti_address1;
wire    grp_encode_upzero_fu_808_dlti_ce1;
wire    grp_encode_upzero_fu_808_dlti_we1;
wire   [31:0] grp_encode_upzero_fu_808_dlti_d1;
wire   [31:0] grp_encode_upzero_fu_808_dlti_q1;
reg   [6:0] grp_encode_upzero_fu_808_dlti_offset;
reg   [6:0] grp_encode_upzero_fu_808_bli_offset;
wire    grp_encode_quantl_fu_821_ap_start;
wire    grp_encode_quantl_fu_821_ap_idle;
wire    grp_encode_quantl_fu_821_ap_ready;
wire   [31:0] grp_encode_quantl_fu_821_el;
wire   [31:0] grp_encode_quantl_fu_821_detl;
wire   [31:0] grp_encode_quantl_fu_821_ap_return;
wire    grp_encode_filtez_fu_828_ap_start;
wire    grp_encode_filtez_fu_828_ap_done;
wire    grp_encode_filtez_fu_828_ap_idle;
wire    grp_encode_filtez_fu_828_ap_ready;
wire    grp_encode_filtez_fu_828_ap_ce;
wire   [6:0] grp_encode_filtez_fu_828_bpl_address0;
wire    grp_encode_filtez_fu_828_bpl_ce0;
wire   [31:0] grp_encode_filtez_fu_828_bpl_q0;
wire   [6:0] grp_encode_filtez_fu_828_bpl_address1;
wire    grp_encode_filtez_fu_828_bpl_ce1;
wire   [31:0] grp_encode_filtez_fu_828_bpl_q1;
reg   [6:0] grp_encode_filtez_fu_828_bpl_offset;
reg   [6:0] grp_encode_filtez_fu_828_dlt_offset;
wire   [31:0] grp_encode_filtep_fu_840_rlt1;
wire   [31:0] grp_encode_filtep_fu_840_al1;
wire   [31:0] grp_encode_filtep_fu_840_rlt2;
wire   [31:0] grp_encode_filtep_fu_840_al2;
wire   [31:0] grp_encode_filtep_fu_840_ap_return;
reg    grp_encode_filtep_fu_840_ap_ce;
reg    ap_sig_cseq_ST_st42_fsm_41;
reg    ap_sig_bdd_913;
reg    ap_sig_cseq_ST_st43_fsm_42;
reg    ap_sig_bdd_920;
reg    ap_sig_cseq_ST_st44_fsm_43;
reg    ap_sig_bdd_928;
reg    ap_sig_cseq_ST_st45_fsm_44;
reg    ap_sig_bdd_936;
reg    ap_sig_cseq_ST_st46_fsm_45;
reg    ap_sig_bdd_944;
reg    ap_sig_cseq_ST_st83_fsm_82;
reg    ap_sig_bdd_954;
reg    ap_sig_cseq_ST_st84_fsm_83;
reg    ap_sig_bdd_962;
reg    ap_sig_cseq_ST_st88_fsm_87;
reg    ap_sig_bdd_973;
wire   [31:0] tmp_59_encode_abs_fu_850_n;
wire   [31:0] tmp_59_encode_abs_fu_850_ap_return;
reg   [1:0] ih_assign_reg_799;
reg    grp_encode_upzero_fu_808_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st54_fsm_53;
reg    ap_sig_bdd_992;
reg    ap_sig_cseq_ST_st98_fsm_97;
reg    ap_sig_bdd_999;
reg    ap_sig_cseq_ST_st55_fsm_54;
reg    ap_sig_bdd_1007;
reg    ap_sig_cseq_ST_st99_fsm_98;
reg    ap_sig_bdd_1014;
reg    grp_encode_quantl_fu_821_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st49_fsm_48;
reg    ap_sig_bdd_1028;
reg    grp_encode_filtez_fu_828_ap_start_ap_start_reg = 1'b0;
reg   [109:0] ap_NS_fsm;
reg    ap_sig_nseq_ST_st26_fsm_25;
reg    ap_sig_bdd_1038;
reg    ap_sig_cseq_ST_st25_fsm_24;
reg    ap_sig_bdd_1045;
reg    ap_sig_nseq_ST_st67_fsm_66;
reg    ap_sig_bdd_1053;
reg    ap_sig_cseq_ST_st66_fsm_65;
reg    ap_sig_bdd_1060;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_bdd_1068;
reg    ap_sig_cseq_ST_st27_fsm_26;
reg    ap_sig_bdd_1075;
reg    ap_sig_cseq_ST_st28_fsm_27;
reg    ap_sig_bdd_1083;
reg    ap_sig_cseq_ST_st29_fsm_28;
reg    ap_sig_bdd_1091;
reg    ap_sig_cseq_ST_st30_fsm_29;
reg    ap_sig_bdd_1099;
reg    ap_sig_cseq_ST_st31_fsm_30;
reg    ap_sig_bdd_1107;
reg    ap_sig_cseq_ST_st32_fsm_31;
reg    ap_sig_bdd_1115;
reg    ap_sig_cseq_ST_st33_fsm_32;
reg    ap_sig_bdd_1123;
reg    ap_sig_cseq_ST_st34_fsm_33;
reg    ap_sig_bdd_1131;
reg    ap_sig_cseq_ST_st35_fsm_34;
reg    ap_sig_bdd_1139;
reg    ap_sig_cseq_ST_st36_fsm_35;
reg    ap_sig_bdd_1147;
reg    ap_sig_cseq_ST_st37_fsm_36;
reg    ap_sig_bdd_1155;
reg    ap_sig_cseq_ST_st38_fsm_37;
reg    ap_sig_bdd_1163;
reg    ap_sig_cseq_ST_st67_fsm_66;
reg    ap_sig_bdd_1171;
reg    ap_sig_cseq_ST_st68_fsm_67;
reg    ap_sig_bdd_1179;
reg    ap_sig_cseq_ST_st69_fsm_68;
reg    ap_sig_bdd_1187;
reg    ap_sig_cseq_ST_st70_fsm_69;
reg    ap_sig_bdd_1195;
reg    ap_sig_cseq_ST_st71_fsm_70;
reg    ap_sig_bdd_1203;
reg    ap_sig_cseq_ST_st72_fsm_71;
reg    ap_sig_bdd_1211;
reg    ap_sig_cseq_ST_st73_fsm_72;
reg    ap_sig_bdd_1219;
reg    ap_sig_cseq_ST_st74_fsm_73;
reg    ap_sig_bdd_1227;
reg    ap_sig_cseq_ST_st75_fsm_74;
reg    ap_sig_bdd_1235;
reg    ap_sig_cseq_ST_st76_fsm_75;
reg    ap_sig_bdd_1243;
reg    ap_sig_cseq_ST_st77_fsm_76;
reg    ap_sig_bdd_1251;
reg    ap_sig_cseq_ST_st78_fsm_77;
reg    ap_sig_bdd_1259;
reg    ap_sig_cseq_ST_st79_fsm_78;
reg    ap_sig_bdd_1267;
wire  signed [63:0] tmp_44_fu_1499_p1;
wire   [31:0] tmp_41_fu_1466_p2;
wire   [31:0] tmp_49_fu_1771_p2;
wire   [31:0] tmp_50_fu_2005_p2;
wire   [31:0] tmp_53_fu_2113_p2;
wire   [31:0] tmp_92_cast_cast_fu_2166_p3;
wire   [31:0] tmp_98_cast_cast_fu_2199_p3;
reg    ap_sig_cseq_ST_st110_fsm_109;
reg    ap_sig_bdd_1339;
wire   [31:0] tmp_67_fu_2455_p2;
wire   [31:0] tmp_69_fu_2688_p2;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_1367;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_1375;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_1383;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_bdd_1391;
reg    ap_sig_cseq_ST_st23_fsm_22;
reg    ap_sig_bdd_1399;
reg    ap_sig_cseq_ST_st24_fsm_23;
reg    ap_sig_bdd_1407;
wire   [31:0] tmp_70_fu_1764_p2;
wire   [31:0] nbl_assign_3_cast_fu_2323_p1;
reg    ap_sig_cseq_ST_st105_fsm_104;
reg    ap_sig_bdd_1433;
wire   [31:0] nbl_assign_2_cast_fu_1639_p1;
reg    ap_sig_cseq_ST_st62_fsm_61;
reg    ap_sig_bdd_1471;
wire  signed [31:0] apl2_assign_cast_fu_2030_p1;
wire  signed [31:0] apl1_4_cast_fu_2086_p1;
reg    ap_sig_cseq_ST_st94_fsm_93;
reg    ap_sig_bdd_1487;
wire   [31:0] tmp_82_fu_2432_p2;
wire  signed [31:0] apl2_assign_1_cast_fu_2713_p1;
wire  signed [31:0] apl1_9_cast_fu_2769_p1;
wire   [11:0] grp_fu_890_p0;
wire   [12:0] grp_fu_899_p0;
wire  signed [10:0] grp_fu_908_p0;
wire  signed [6:0] grp_fu_918_p0;
wire   [8:0] grp_fu_927_p0;
wire  signed [10:0] grp_fu_936_p0;
wire  signed [12:0] grp_fu_945_p0;
wire   [14:0] grp_fu_954_p0;
wire  signed [6:0] grp_fu_964_p0;
wire  signed [6:0] grp_fu_973_p0;
wire  signed [10:0] grp_fu_982_p0;
wire   [14:0] grp_fu_991_p0;
wire  signed [12:0] grp_fu_1000_p0;
wire   [11:0] grp_fu_1009_p0;
wire  signed [10:0] grp_fu_1018_p0;
wire   [8:0] grp_fu_1028_p0;
wire  signed [6:0] grp_fu_1037_p0;
wire   [12:0] grp_fu_1046_p0;
wire   [37:0] p_shl4_fu_1058_p3;
wire   [35:0] p_shl5_fu_1069_p3;
wire  signed [38:0] p_shl4_cast_fu_1065_p1;
wire  signed [38:0] p_shl5_cast_fu_1076_p1;
wire   [35:0] p_shl6_fu_1086_p3;
wire   [33:0] p_shl7_fu_1097_p3;
wire  signed [36:0] p_shl6_cast_fu_1093_p1;
wire  signed [36:0] p_shl7_cast_fu_1104_p1;
wire   [36:0] tmp_34_fu_1108_p2;
wire  signed [44:0] tmp_76_5_cast_fu_1052_p1;
wire  signed [44:0] tmp_76_6_cast_fu_1055_p1;
wire  signed [42:0] tmp_62_cast_fu_1114_p1;
wire   [38:0] tmp_76_7_fu_1141_p3;
wire  signed [39:0] tmp_76_7_cast_fu_1148_p1;
wire  signed [39:0] tmp_76_9_cast_fu_1155_p1;
wire  signed [39:0] tmp_76_8_cast_fu_1152_p1;
wire   [39:0] tmp13_fu_1158_p2;
wire   [39:0] tmp14_fu_1164_p2;
wire  signed [46:0] tmp_76_4_cast_fu_1138_p1;
wire  signed [46:0] tmp33_cast_fu_1174_p1;
wire  signed [46:0] tmp30_cast_fu_1170_p1;
wire   [46:0] tmp16_fu_1177_p2;
wire  signed [41:0] xb_cast_fu_1129_p1;
wire  signed [41:0] tmp_76_cast_fu_1132_p1;
wire   [41:0] tmp18_fu_1189_p2;
wire   [41:0] tmp19_fu_1194_p2;
wire  signed [44:0] tmp_76_3_cast_fu_1135_p1;
wire  signed [44:0] tmp38_cast_fu_1204_p1;
wire  signed [44:0] tmp35_cast_fu_1200_p1;
wire   [44:0] tmp21_fu_1207_p2;
wire   [44:0] tmp22_fu_1213_p2;
wire   [46:0] tmp17_fu_1183_p2;
wire  signed [46:0] tmp34_cast_fu_1219_p1;
wire   [35:0] p_shl_fu_1229_p3;
wire   [33:0] p_shl1_fu_1241_p3;
wire  signed [36:0] p_shl_cast_fu_1237_p1;
wire  signed [36:0] p_shl1_cast_fu_1249_p1;
wire   [36:0] xa_fu_1253_p2;
wire   [37:0] p_shl2_fu_1266_p3;
wire   [35:0] p_shl3_fu_1277_p3;
wire  signed [38:0] p_shl2_cast_fu_1273_p1;
wire  signed [38:0] p_shl3_cast_fu_1284_p1;
wire   [38:0] tmp_73_2_fu_1294_p3;
wire   [43:0] grp_fu_1046_p2;
wire  signed [42:0] tmp_73_9_cast_fu_1318_p1;
wire   [42:0] tmp3_fu_1324_p2;
wire  signed [43:0] tmp_73_8_cast_fu_1315_p1;
wire  signed [43:0] tmp21_cast_fu_1329_p1;
wire  signed [46:0] tmp_73_5_cast_fu_1309_p1;
wire  signed [46:0] tmp_73_6_cast_fu_1312_p1;
wire  signed [46:0] tmp_73_4_cast_fu_1305_p1;
wire   [46:0] tmp5_fu_1339_p2;
wire   [38:0] tmp_73_1_fu_1288_p2;
wire  signed [38:0] xa_cast_fu_1259_p1;
wire   [38:0] tmp8_fu_1351_p2;
wire  signed [39:0] tmp_73_cast_fu_1263_p1;
wire  signed [39:0] tmp26_cast_fu_1357_p1;
wire  signed [39:0] tmp_60_cast_fu_1321_p1;
wire  signed [39:0] tmp_73_2_cast_fu_1301_p1;
wire   [39:0] tmp10_fu_1367_p2;
wire  signed [41:0] tmp28_cast_fu_1373_p1;
wire  signed [46:0] tmp20_cast_fu_1382_p1;
wire  signed [42:0] tmp25_cast_fu_1390_p1;
wire  signed [42:0] tmp27_cast_fu_1393_p1;
wire   [42:0] tmp12_fu_1396_p2;
wire   [46:0] tmp7_fu_1385_p2;
wire  signed [46:0] tmp24_cast_fu_1402_p1;
wire   [46:0] xa_1_fu_1406_p2;
wire   [46:0] tmp_35_fu_1412_p2;
wire   [46:0] tmp_37_fu_1433_p2;
wire   [29:0] tmp_43_fu_1489_p4;
wire   [38:0] p_shl_i_fu_1532_p3;
wire   [39:0] p_shl_i_cast_fu_1540_p1;
wire  signed [39:0] tmp_i_cast_fu_1528_p1;
wire   [39:0] tmp_i_fu_1544_p2;
wire   [31:0] tmp_46_i_fu_1550_p4;
wire   [31:0] tmp_fu_1560_p18;
wire   [31:0] nbl_assign_1_fu_1597_p2;
wire   [30:0] p_i_fu_1615_p3;
wire   [0:0] tmp_48_i_fu_1625_p2;
wire   [14:0] tmp_68_fu_1621_p1;
wire   [14:0] nbl_assign_2_fu_1631_p3;
wire   [46:0] grp_fu_1522_p2;
wire   [3:0] tmp_25_i_fu_1749_p2;
wire   [31:0] tmp_48_fu_1680_p34;
wire   [31:0] tmp_25_i_cast_fu_1754_p1;
wire   [31:0] wd3_fu_1758_p2;
wire  signed [31:0] grp_fu_1795_p1;
wire  signed [31:0] grp_fu_1805_p1;
wire   [33:0] wd2_fu_1811_p3;
wire   [63:0] grp_fu_1795_p2;
wire  signed [34:0] wd2_1_cast_fu_1819_p1;
wire   [26:0] tmp_24_fu_1837_p4;
wire   [34:0] wd2_1_fu_1831_p2;
wire  signed [27:0] tmp_25_fu_1847_p1;
wire   [27:0] tmp_73_fu_1851_p4;
wire   [63:0] grp_fu_1805_p2;
wire   [0:0] tmp_75_fu_1869_p3;
wire   [38:0] p_shl_i1_fu_1889_p3;
wire   [39:0] p_shl_i1_cast_fu_1897_p1;
wire  signed [39:0] tmp_8_i_cast_fu_1885_p1;
wire   [39:0] tmp_9_i_fu_1901_p2;
wire  signed [28:0] tmp_4_i_cast_cast_fu_1921_p1;
wire   [28:0] tmp28_fu_1924_p2;
wire  signed [31:0] tmp28_cast1_fu_1929_p1;
wire   [31:0] apl2_fu_1933_p2;
wire   [0:0] tmp_12_i_fu_1938_p2;
wire   [39:0] p_shl_i2_fu_1956_p3;
wire   [40:0] p_shl_i2_cast_fu_1964_p1;
wire  signed [40:0] tmp_i2_cast_fu_1917_p1;
wire   [40:0] tmp_i2_fu_1968_p2;
wire   [31:0] apl_i_v_cast_cast_fu_1984_p3;
wire   [31:0] tmp_18_i_fu_1974_p4;
wire   [0:0] tmp_13_i_fu_2018_p2;
wire   [14:0] apl2_assign_fu_2023_p3;
wire   [31:0] wd3_0_apl1_i_fu_2053_p3;
wire   [15:0] apl1_10_cast1_fu_2050_p1;
wire   [15:0] apl1_2_fu_2062_p2;
wire  signed [31:0] apl1_3_cast_fu_2068_p1;
wire   [0:0] tmp_22_i1_fu_2072_p2;
wire   [15:0] tmp_77_fu_2058_p1;
wire   [15:0] apl1_3_fu_2078_p3;
wire   [10:0] grp_fu_2101_p0;
wire   [41:0] grp_fu_2101_p2;
wire  signed [31:0] decis_fu_2183_p1;
wire  signed [31:0] tmp_62_fu_2212_p6;
wire  signed [31:0] grp_fu_2230_p1;
wire   [38:0] p_shl_i3_fu_2239_p3;
wire   [39:0] p_shl_i3_cast_fu_2247_p1;
wire  signed [39:0] tmp_i3_cast_fu_2235_p1;
wire   [39:0] tmp_i3_fu_2251_p2;
wire   [31:0] wd_fu_2257_p4;
wire   [31:0] tmp_65_fu_2267_p6;
wire   [31:0] nbh_assign_1_fu_2281_p2;
wire   [30:0] p_i2_fu_2299_p3;
wire   [0:0] tmp_51_i_fu_2309_p2;
wire   [14:0] tmp_81_fu_2305_p1;
wire   [14:0] nbl_assign_3_fu_2315_p3;
wire   [3:0] tmp_25_i1_fu_2417_p2;
wire   [31:0] tmp_66_fu_2348_p34;
wire   [31:0] tmp_25_i1_cast_fu_2422_p1;
wire   [31:0] wd3_2_fu_2426_p2;
wire   [46:0] grp_fu_2230_p2;
wire  signed [31:0] grp_fu_2479_p1;
wire  signed [31:0] grp_fu_2489_p1;
wire   [33:0] wd2_2_fu_2505_p3;
wire   [63:0] grp_fu_2479_p2;
wire  signed [34:0] wd2_5_cast_fu_2513_p1;
wire   [34:0] wd2_3_fu_2525_p2;
wire  signed [27:0] tmp_31_fu_2531_p1;
wire   [27:0] tmp_84_fu_2534_p4;
wire   [63:0] grp_fu_2489_p2;
wire   [0:0] tmp_86_fu_2552_p3;
wire   [38:0] p_shl_i4_fu_2572_p3;
wire   [39:0] p_shl_i4_cast_fu_2580_p1;
wire  signed [39:0] tmp_8_i1_cast_fu_2568_p1;
wire   [39:0] tmp_9_i1_fu_2584_p2;
wire  signed [28:0] tmp_4_i1_cast_cast_fu_2604_p1;
wire   [28:0] tmp40_fu_2607_p2;
wire  signed [31:0] tmp40_cast_fu_2612_p1;
wire   [31:0] apl2_1_fu_2616_p2;
wire   [0:0] tmp_12_i1_fu_2621_p2;
wire   [39:0] p_shl_i5_fu_2639_p3;
wire   [40:0] p_shl_i5_cast_fu_2647_p1;
wire  signed [40:0] tmp_i5_cast_fu_2600_p1;
wire   [40:0] tmp_i5_fu_2651_p2;
wire   [31:0] apl_i1_v_cast_cast_fu_2667_p3;
wire   [31:0] tmp_18_i1_fu_2657_p4;
wire   [0:0] tmp_13_i1_fu_2701_p2;
wire   [14:0] apl2_assign_1_fu_2706_p3;
wire   [31:0] wd3_0_apl1_i1_fu_2736_p3;
wire   [15:0] apl1_11_cast1_fu_2733_p1;
wire   [15:0] apl1_6_fu_2745_p2;
wire  signed [31:0] apl1_8_cast_fu_2751_p1;
wire   [0:0] tmp_22_i3_fu_2755_p2;
wire   [15:0] tmp_88_fu_2741_p1;
wire   [15:0] apl1_7_fu_2761_p3;
wire   [31:0] tmp_89_fu_2778_p2;
wire    grp_fu_890_ce;
wire    grp_fu_899_ce;
wire    grp_fu_908_ce;
wire    grp_fu_918_ce;
wire    grp_fu_927_ce;
wire    grp_fu_936_ce;
wire    grp_fu_945_ce;
wire    grp_fu_954_ce;
wire    grp_fu_964_ce;
wire    grp_fu_973_ce;
wire    grp_fu_982_ce;
wire    grp_fu_991_ce;
wire    grp_fu_1000_ce;
wire    grp_fu_1009_ce;
wire    grp_fu_1018_ce;
wire    grp_fu_1028_ce;
wire    grp_fu_1037_ce;
wire    grp_fu_1046_ce;
wire    grp_fu_1522_ce;
wire    grp_fu_1795_ce;
wire    grp_fu_1805_ce;
wire    grp_fu_2101_ce;
wire    grp_fu_2230_ce;
wire    grp_fu_2479_ce;
wire    grp_fu_2489_ce;


encode_qq4_code4_table_s #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
qq4_code4_table_s_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( qq4_code4_table_s_address0 ),
    .ce0( qq4_code4_table_s_ce0 ),
    .q0( qq4_code4_table_s_q0 )
);

encode_upzero grp_encode_upzero_fu_808(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_encode_upzero_fu_808_ap_start ),
    .ap_done( grp_encode_upzero_fu_808_ap_done ),
    .ap_idle( grp_encode_upzero_fu_808_ap_idle ),
    .ap_ready( grp_encode_upzero_fu_808_ap_ready ),
    .dlt( grp_encode_upzero_fu_808_dlt ),
    .dlti_address0( grp_encode_upzero_fu_808_dlti_address0 ),
    .dlti_ce0( grp_encode_upzero_fu_808_dlti_ce0 ),
    .dlti_we0( grp_encode_upzero_fu_808_dlti_we0 ),
    .dlti_d0( grp_encode_upzero_fu_808_dlti_d0 ),
    .dlti_q0( grp_encode_upzero_fu_808_dlti_q0 ),
    .dlti_address1( grp_encode_upzero_fu_808_dlti_address1 ),
    .dlti_ce1( grp_encode_upzero_fu_808_dlti_ce1 ),
    .dlti_we1( grp_encode_upzero_fu_808_dlti_we1 ),
    .dlti_d1( grp_encode_upzero_fu_808_dlti_d1 ),
    .dlti_q1( grp_encode_upzero_fu_808_dlti_q1 ),
    .dlti_offset( grp_encode_upzero_fu_808_dlti_offset ),
    .bli_offset( grp_encode_upzero_fu_808_bli_offset )
);

encode_quantl grp_encode_quantl_fu_821(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_encode_quantl_fu_821_ap_start ),
    .ap_done( grp_encode_quantl_fu_821_ap_done ),
    .ap_idle( grp_encode_quantl_fu_821_ap_idle ),
    .ap_ready( grp_encode_quantl_fu_821_ap_ready ),
    .el( grp_encode_quantl_fu_821_el ),
    .detl( grp_encode_quantl_fu_821_detl ),
    .ap_return( grp_encode_quantl_fu_821_ap_return )
);

encode_filtez grp_encode_filtez_fu_828(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_encode_filtez_fu_828_ap_start ),
    .ap_done( grp_encode_filtez_fu_828_ap_done ),
    .ap_idle( grp_encode_filtez_fu_828_ap_idle ),
    .ap_ready( grp_encode_filtez_fu_828_ap_ready ),
    .ap_ce( grp_encode_filtez_fu_828_ap_ce ),
    .bpl_address0( grp_encode_filtez_fu_828_bpl_address0 ),
    .bpl_ce0( grp_encode_filtez_fu_828_bpl_ce0 ),
    .bpl_q0( grp_encode_filtez_fu_828_bpl_q0 ),
    .bpl_address1( grp_encode_filtez_fu_828_bpl_address1 ),
    .bpl_ce1( grp_encode_filtez_fu_828_bpl_ce1 ),
    .bpl_q1( grp_encode_filtez_fu_828_bpl_q1 ),
    .bpl_offset( grp_encode_filtez_fu_828_bpl_offset ),
    .dlt_offset( grp_encode_filtez_fu_828_dlt_offset ),
    .ap_return( grp_encode_filtez_fu_828_ap_return )
);

encode_filtep grp_encode_filtep_fu_840(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .rlt1( grp_encode_filtep_fu_840_rlt1 ),
    .al1( grp_encode_filtep_fu_840_al1 ),
    .rlt2( grp_encode_filtep_fu_840_rlt2 ),
    .al2( grp_encode_filtep_fu_840_al2 ),
    .ap_return( grp_encode_filtep_fu_840_ap_return ),
    .ap_ce( grp_encode_filtep_fu_840_ap_ce )
);

encode_abs tmp_59_encode_abs_fu_850(
    .n( tmp_59_encode_abs_fu_850_n ),
    .ap_return( tmp_59_encode_abs_fu_850_ap_return )
);

encode_mul_12ns_32s_43_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 43 ))
encode_mul_12ns_32s_43_3_U58(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_890_p0 ),
    .din1( buff_load_14_reg_2869 ),
    .ce( grp_fu_890_ce ),
    .dout( grp_fu_890_p2 )
);

encode_mul_13ns_32s_44_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 44 ))
encode_mul_13ns_32s_44_3_U59(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_899_p0 ),
    .din1( buff_load_26_reg_2941 ),
    .ce( grp_fu_899_ce ),
    .dout( grp_fu_899_p2 )
);

encode_mul_11s_32s_43_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 43 ))
encode_mul_11s_32s_43_3_U60(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_908_p0 ),
    .din1( buff_load_28_reg_2965 ),
    .ce( grp_fu_908_ce ),
    .dout( grp_fu_908_p2 )
);

encode_mul_7s_32s_39_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 39 ))
encode_mul_7s_32s_39_3_U61(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_918_p0 ),
    .din1( reg_864 ),
    .ce( grp_fu_918_ce ),
    .dout( grp_fu_918_p2 )
);

encode_mul_9ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
encode_mul_9ns_32s_41_3_U62(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_927_p0 ),
    .din1( buff_load_10_reg_2820 ),
    .ce( grp_fu_927_ce ),
    .dout( grp_fu_927_p2 )
);

encode_mul_11s_32s_42_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 42 ))
encode_mul_11s_32s_42_3_U63(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_936_p0 ),
    .din1( buff_load_12_reg_2845 ),
    .ce( grp_fu_936_ce ),
    .dout( grp_fu_936_p2 )
);

encode_mul_13s_32s_44_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 44 ))
encode_mul_13s_32s_44_3_U64(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_945_p0 ),
    .din1( buff_load_16_reg_2893 ),
    .ce( grp_fu_945_ce ),
    .dout( grp_fu_945_p2 )
);

encode_mul_15ns_32s_46_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
encode_mul_15ns_32s_46_3_U65(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_954_p0 ),
    .din1( buff_load_19_reg_2917 ),
    .ce( grp_fu_954_ce ),
    .dout( grp_fu_954_p2 )
);

encode_mul_7s_32s_39_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 39 ))
encode_mul_7s_32s_39_3_U66(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_964_p0 ),
    .din1( reg_877 ),
    .ce( grp_fu_964_ce ),
    .dout( grp_fu_964_p2 )
);

encode_mul_7s_32s_39_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 39 ))
encode_mul_7s_32s_39_3_U67(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_973_p0 ),
    .din1( buff_load_9_reg_2814 ),
    .ce( grp_fu_973_ce ),
    .dout( grp_fu_973_p2 )
);

encode_mul_11s_32s_42_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 42 ))
encode_mul_11s_32s_42_3_U68(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_982_p0 ),
    .din1( buff_load_15_reg_2887 ),
    .ce( grp_fu_982_ce ),
    .dout( grp_fu_982_p2 )
);

encode_mul_15ns_32s_46_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
encode_mul_15ns_32s_46_3_U69(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_991_p0 ),
    .din1( buff_load_25_reg_2935 ),
    .ce( grp_fu_991_ce ),
    .dout( grp_fu_991_p2 )
);

encode_mul_13s_32s_44_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 44 ))
encode_mul_13s_32s_44_3_U70(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1000_p0 ),
    .din1( buff_load_27_reg_2959 ),
    .ce( grp_fu_1000_ce ),
    .dout( grp_fu_1000_p2 )
);

encode_mul_12ns_32s_43_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 43 ))
encode_mul_12ns_32s_43_3_U71(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1009_p0 ),
    .din1( buff_load_29_reg_2983 ),
    .ce( grp_fu_1009_ce ),
    .dout( grp_fu_1009_p2 )
);

encode_mul_11s_32s_43_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 43 ))
encode_mul_11s_32s_43_3_U72(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1018_p0 ),
    .din1( buff_load_31_reg_3007 ),
    .ce( grp_fu_1018_ce ),
    .dout( grp_fu_1018_p2 )
);

encode_mul_9ns_32s_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
encode_mul_9ns_32s_41_3_U73(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1028_p0 ),
    .din1( reg_871 ),
    .ce( grp_fu_1028_ce ),
    .dout( grp_fu_1028_p2 )
);

encode_mul_7s_32s_39_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 39 ))
encode_mul_7s_32s_39_3_U74(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1037_p0 ),
    .din1( buff_load_1_reg_3089 ),
    .ce( grp_fu_1037_ce ),
    .dout( grp_fu_1037_p2 )
);

encode_mul_13ns_32s_44_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 44 ))
encode_mul_13ns_32s_44_3_U75(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1046_p0 ),
    .din1( buff_load_17_reg_2911 ),
    .ce( grp_fu_1046_ce ),
    .dout( grp_fu_1046_p2 )
);

encode_mul_16s_32s_47_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
encode_mul_16s_32s_47_3_U76(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( qq4_code4_table_s_q0 ),
    .din1( reg_855 ),
    .ce( grp_fu_1522_ce ),
    .dout( grp_fu_1522_p2 )
);

encode_mux_16to1_sel4_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
encode_mux_16to1_sel4_32_1_U77(
    .din1( ap_const_lv32_FFFFFFC4 ),
    .din2( ap_const_lv32_BE2 ),
    .din3( ap_const_lv32_4AE ),
    .din4( ap_const_lv32_21A ),
    .din5( ap_const_lv32_14E ),
    .din6( ap_const_lv32_AC ),
    .din7( ap_const_lv32_3A ),
    .din8( ap_const_lv32_FFFFFFE2 ),
    .din9( ap_const_lv32_BE2 ),
    .din10( ap_const_lv32_4AE ),
    .din11( ap_const_lv32_21A ),
    .din12( ap_const_lv32_14E ),
    .din13( ap_const_lv32_AC ),
    .din14( ap_const_lv32_3A ),
    .din15( ap_const_lv32_FFFFFFE2 ),
    .din16( ap_const_lv32_FFFFFFC4 ),
    .din17( p_t_i_reg_3333 ),
    .dout( tmp_fu_1560_p18 )
);

encode_mux_32to1_sel5_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
encode_mux_32to1_sel5_32_1_U78(
    .din1( ap_const_lv32_800 ),
    .din2( ap_const_lv32_82D ),
    .din3( ap_const_lv32_85B ),
    .din4( ap_const_lv32_88A ),
    .din5( ap_const_lv32_8B9 ),
    .din6( ap_const_lv32_8EA ),
    .din7( ap_const_lv32_91C ),
    .din8( ap_const_lv32_94F ),
    .din9( ap_const_lv32_983 ),
    .din10( ap_const_lv32_9B9 ),
    .din11( ap_const_lv32_9EF ),
    .din12( ap_const_lv32_A27 ),
    .din13( ap_const_lv32_A60 ),
    .din14( ap_const_lv32_A9A ),
    .din15( ap_const_lv32_AD6 ),
    .din16( ap_const_lv32_B12 ),
    .din17( ap_const_lv32_B50 ),
    .din18( ap_const_lv32_B90 ),
    .din19( ap_const_lv32_BD1 ),
    .din20( ap_const_lv32_C13 ),
    .din21( ap_const_lv32_C56 ),
    .din22( ap_const_lv32_C9C ),
    .din23( ap_const_lv32_CE2 ),
    .din24( ap_const_lv32_D2B ),
    .din25( ap_const_lv32_D74 ),
    .din26( ap_const_lv32_DC0 ),
    .din27( ap_const_lv32_E0D ),
    .din28( ap_const_lv32_E5C ),
    .din29( ap_const_lv32_EAC ),
    .din30( ap_const_lv32_EFE ),
    .din31( ap_const_lv32_F52 ),
    .din32( ap_const_lv32_FA8 ),
    .din33( wd1_t_i_reg_3363 ),
    .dout( tmp_48_fu_1680_p34 )
);

encode_mul_32s_32s_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
encode_mul_32s_32s_64_6_U79(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_855 ),
    .din1( grp_fu_1795_p1 ),
    .ce( grp_fu_1795_ce ),
    .dout( grp_fu_1795_p2 )
);

encode_mul_32s_32s_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
encode_mul_32s_32s_64_6_U80(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_864 ),
    .din1( grp_fu_1805_p1 ),
    .ce( grp_fu_1805_ce ),
    .dout( grp_fu_1805_p2 )
);

encode_mul_11ns_32s_42_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 42 ))
encode_mul_11ns_32s_42_3_U81(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2101_p0 ),
    .din1( reg_855 ),
    .ce( grp_fu_2101_ce ),
    .dout( grp_fu_2101_p2 )
);

encode_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
encode_mux_4to1_sel2_32_1_U82(
    .din1( ap_const_lv32_FFFFE310 ),
    .din2( ap_const_lv32_FFFFF9B0 ),
    .din3( ap_const_lv32_1CF0 ),
    .din4( ap_const_lv32_650 ),
    .din5( ih_assign_reg_799 ),
    .dout( tmp_62_fu_2212_p6 )
);

encode_mul_32s_32s_47_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
encode_mul_32s_32s_47_6_U83(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( tmp_62_fu_2212_p6 ),
    .din1( grp_fu_2230_p1 ),
    .ce( grp_fu_2230_ce ),
    .dout( grp_fu_2230_p2 )
);

encode_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
encode_mux_4to1_sel2_32_1_U84(
    .din1( ap_const_lv32_31E ),
    .din2( ap_const_lv32_FFFFFF2A ),
    .din3( ap_const_lv32_31E ),
    .din4( ap_const_lv32_FFFFFF2A ),
    .din5( ih_assign_reg_799 ),
    .dout( tmp_65_fu_2267_p6 )
);

encode_mux_32to1_sel5_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
encode_mux_32to1_sel5_32_1_U85(
    .din1( ap_const_lv32_800 ),
    .din2( ap_const_lv32_82D ),
    .din3( ap_const_lv32_85B ),
    .din4( ap_const_lv32_88A ),
    .din5( ap_const_lv32_8B9 ),
    .din6( ap_const_lv32_8EA ),
    .din7( ap_const_lv32_91C ),
    .din8( ap_const_lv32_94F ),
    .din9( ap_const_lv32_983 ),
    .din10( ap_const_lv32_9B9 ),
    .din11( ap_const_lv32_9EF ),
    .din12( ap_const_lv32_A27 ),
    .din13( ap_const_lv32_A60 ),
    .din14( ap_const_lv32_A9A ),
    .din15( ap_const_lv32_AD6 ),
    .din16( ap_const_lv32_B12 ),
    .din17( ap_const_lv32_B50 ),
    .din18( ap_const_lv32_B90 ),
    .din19( ap_const_lv32_BD1 ),
    .din20( ap_const_lv32_C13 ),
    .din21( ap_const_lv32_C56 ),
    .din22( ap_const_lv32_C9C ),
    .din23( ap_const_lv32_CE2 ),
    .din24( ap_const_lv32_D2B ),
    .din25( ap_const_lv32_D74 ),
    .din26( ap_const_lv32_DC0 ),
    .din27( ap_const_lv32_E0D ),
    .din28( ap_const_lv32_E5C ),
    .din29( ap_const_lv32_EAC ),
    .din30( ap_const_lv32_EFE ),
    .din31( ap_const_lv32_F52 ),
    .din32( ap_const_lv32_FA8 ),
    .din33( wd1_t_i1_reg_3553 ),
    .dout( tmp_66_fu_2348_p34 )
);

encode_mul_32s_32s_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
encode_mul_32s_32s_64_6_U86(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_855 ),
    .din1( grp_fu_2479_p1 ),
    .ce( grp_fu_2479_ce ),
    .dout( grp_fu_2479_p2 )
);

encode_mul_32s_32s_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
encode_mul_32s_32s_64_6_U87(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_864 ),
    .din1( grp_fu_2489_p1 ),
    .ce( grp_fu_2489_ce ),
    .dout( grp_fu_2489_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_encode_filtez_fu_828_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_encode_filtez_fu_828_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_nseq_ST_st26_fsm_25) & (ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24)) | ((ap_const_logic_1 == ap_sig_nseq_ST_st67_fsm_66) & (ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_65)))) begin
            grp_encode_filtez_fu_828_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_encode_filtez_fu_828_ap_ready)) begin
            grp_encode_filtez_fu_828_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_encode_quantl_fu_821_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_encode_quantl_fu_821_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48)) begin
            grp_encode_quantl_fu_821_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_encode_quantl_fu_821_ap_ready)) begin
            grp_encode_quantl_fu_821_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_encode_upzero_fu_808_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_encode_upzero_fu_808_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53) | (ap_const_logic_1 == ap_sig_cseq_ST_st98_fsm_97))) begin
            grp_encode_upzero_fu_808_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_encode_upzero_fu_808_ap_ready)) begin
            grp_encode_upzero_fu_808_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st91_fsm_90) & ~(tmp_60_reg_3518 == ap_const_lv1_0))) begin
                ih[1 : 0] <= tmp_98_cast_cast_fu_2199_p3[1 : 0];
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st90_fsm_89)) begin
                ih[1 : 0] <= tmp_92_cast_cast_fu_2166_p3[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st90_fsm_89) & (tmp_60_fu_2186_p2 == ap_const_lv1_0))) begin
        ih_assign_reg_799 <= tmp_56_fu_2159_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st91_fsm_90) & ~(tmp_60_reg_3518 == ap_const_lv1_0))) begin
        ih_assign_reg_799 <= tmp_61_fu_2192_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56) | (ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57) | (ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62))) begin
        reg_855 <= buff_q1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40) | (ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47) | (ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_81) | (ap_const_logic_1 == ap_sig_cseq_ST_st86_fsm_85) | (ap_const_logic_1 == ap_sig_cseq_ST_st101_fsm_100) | (ap_const_logic_1 == ap_sig_cseq_ST_st108_fsm_107))) begin
        reg_855 <= buff_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_105))) begin
        reg_864 <= buff_q0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40) | (ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_81) | (ap_const_logic_1 == ap_sig_cseq_ST_st101_fsm_100))) begin
        reg_864 <= buff_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        apl1_10_cast_reg_3446[14 : 0] <= apl1_10_cast_fu_2041_p1[14 : 0];
        apl1_8_reg_3441 <= apl1_8_fu_2035_p2;
        tmp_20_i1_reg_3451 <= tmp_20_i1_fu_2045_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st109_fsm_108)) begin
        apl1_11_cast_reg_3641[14 : 0] <= apl1_11_cast_fu_2724_p1[14 : 0];
        apl1_9_reg_3636 <= apl1_9_fu_2718_p2;
        tmp_20_i3_reg_3646 <= tmp_20_i3_fu_2728_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st108_fsm_107)) begin
        apl1_4_reg_3630 <= apl1_4_fu_2674_p2;
        p_i3_reg_3620 <= p_i3_fu_2627_p3;
        tmp_87_reg_3625 <= tmp_87_fu_2635_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63)) begin
        apl1_reg_3435 <= apl1_fu_1991_p2;
        p_i1_reg_3425 <= p_i1_fu_1944_p3;
        tmp_76_reg_3430 <= tmp_76_fu_1952_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        buff_load_10_reg_2820 <= buff_q1;
        buff_load_9_reg_2814 <= buff_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        buff_load_11_reg_2838 <= buff_q0;
        buff_load_12_reg_2845 <= buff_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        buff_load_13_reg_2863 <= buff_q0;
        buff_load_14_reg_2869 <= buff_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        buff_load_15_reg_2887 <= buff_q0;
        buff_load_16_reg_2893 <= buff_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        buff_load_17_reg_2911 <= buff_q0;
        buff_load_19_reg_2917 <= buff_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        buff_load_1_reg_3089 <= buff_q0;
        tqmf_ptr_1_load_reg_3094 <= buff_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        buff_load_25_reg_2935 <= buff_q0;
        buff_load_26_reg_2941 <= buff_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        buff_load_27_reg_2959 <= buff_q0;
        buff_load_28_reg_2965 <= buff_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        buff_load_29_reg_2983 <= buff_q0;
        buff_load_30_reg_2989 <= buff_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        buff_load_31_reg_3007 <= buff_q0;
        buff_load_32_reg_3013 <= buff_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st97_fsm_96)) begin
        dh <= {{grp_fu_2230_p2[ap_const_lv32_2E : ap_const_lv32_F]}};
        ph <= tmp_67_fu_2455_p2;
        tmp_64_reg_3558 <= {{grp_fu_2230_p2[ap_const_lv32_2E : ap_const_lv32_F]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        dlt <= {{grp_fu_1522_p2[ap_const_lv32_2E : ap_const_lv32_F]}};
        plt <= tmp_49_fu_1771_p2;
        tmp_46_reg_3368 <= {{grp_fu_1522_p2[ap_const_lv32_2E : ap_const_lv32_F]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49) & ~(ap_const_logic_0 == grp_encode_quantl_fu_821_ap_done))) begin
        p_t_i_reg_3333 <= {{grp_encode_quantl_fu_821_ap_return[ap_const_lv32_5 : ap_const_lv32_2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13))) begin
        reg_871 <= buff_q0;
        reg_877 <= buff_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38) | (ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_79))) begin
        reg_883 <= grp_encode_filtez_fu_828_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st89_fsm_88)) begin
        sh <= tmp_53_fu_2113_p2;
        tmp_54_reg_3490 <= tmp_54_fu_2129_p2;
        tmp_58_reg_3503 <= {{grp_fu_2101_p2[ap_const_lv32_29 : ap_const_lv32_C]}};
        tmp_78_reg_3495 <= tmp_54_fu_2129_p2[ap_const_lv32_1F];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        sl <= tmp_41_fu_1466_p2;
        tmp_42_reg_3312 <= tmp_42_fu_1478_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        tmp11_reg_3276 <= tmp11_fu_1377_p2;
        tmp4_reg_3261 <= tmp4_fu_1333_p2;
        tmp6_reg_3266 <= tmp6_fu_1345_p2;
        tmp9_reg_3271 <= tmp9_fu_1361_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        tmp15_reg_3205 <= tmp15_fu_1118_p2;
        tmp20_reg_3210 <= tmp20_fu_1124_p2;
        tmp_32_reg_3170 <= grp_fu_927_p2;
        tmp_76_1_reg_3175 <= grp_fu_936_p2;
        tmp_76_3_reg_3180 <= grp_fu_945_p2;
        tmp_76_4_reg_3190 <= grp_fu_954_p2;
        tmp_76_8_reg_3195[38 : 4] <= tmp_76_8_fu_1080_p2[38 : 4];
        tmp_76_9_reg_3200 <= grp_fu_964_p2;
        xb_reg_3165 <= grp_fu_918_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_106)) begin
        tmp_10_i1_cast_cast_reg_3615 <= {{tmp_9_i1_fu_2584_p2[ap_const_lv32_26 : ap_const_lv32_7]}};
        tmp_7_i1_cast_cast_reg_3610[28 : 8] <= tmp_7_i1_cast_cast_fu_2560_p3[28 : 8];
        tmp_83_reg_3600 <= grp_fu_2479_p2[ap_const_lv32_3F];
        tmp_85_reg_3605 <= tmp_85_fu_2544_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62)) begin
        tmp_10_i_cast_cast_reg_3420 <= {{tmp_9_i_fu_1901_p2[ap_const_lv32_26 : ap_const_lv32_7]}};
        tmp_71_reg_3405 <= grp_fu_1795_p2[ap_const_lv32_3F];
        tmp_74_reg_3410 <= tmp_74_fu_1861_p3;
        tmp_7_i_cast_cast_reg_3415[28 : 8] <= tmp_7_i_cast_cast_fu_1877_p3[28 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_105)) begin
        tmp_30_reg_3595 <= {{buff_q0[ap_const_lv32_1F : ap_const_lv32_5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        tmp_33_reg_3250 <= grp_fu_1037_p2;
        tmp_73_3_reg_3220 <= grp_fu_982_p2;
        tmp_73_5_reg_3225 <= grp_fu_991_p2;
        tmp_73_6_reg_3230 <= grp_fu_1000_p2;
        tmp_73_7_reg_3235 <= grp_fu_1009_p2;
        tmp_73_8_reg_3240 <= grp_fu_1018_p2;
        tmp_73_9_reg_3245 <= grp_fu_1028_p2;
        tmp_s_reg_3215 <= grp_fu_973_p2;
        xb_1_reg_3255 <= xb_1_fu_1223_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        tmp_36_reg_3281 <= {{tmp_35_fu_1412_p2[ap_const_lv32_2E : ap_const_lv32_F]}};
        xh <= {{tmp_37_fu_1433_p2[ap_const_lv32_2E : ap_const_lv32_F]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_50)) begin
        tmp_47_reg_3348 <= tmp_47_fu_1603_p1;
        tmp_55_reg_3353 <= nbl_assign_1_fu_1597_p2[ap_const_lv32_1F];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st90_fsm_89)) begin
        tmp_60_reg_3518 <= tmp_60_fu_2186_p2;
        tmp_93_cast1_reg_3513 <= tmp_93_cast1_fu_2179_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        tmp_76_2_reg_3115 <= grp_fu_890_p2;
        tmp_76_5_reg_3130 <= grp_fu_899_p2;
        tmp_76_6_reg_3140 <= grp_fu_908_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st92_fsm_91)) begin
        tmp_79_reg_3538 <= tmp_79_fu_2287_p1;
        tmp_80_reg_3543 <= nbh_assign_1_fu_2281_p2[ap_const_lv32_1F];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        wd1_t_i1_reg_3553 <= {{nbl_assign_3_fu_2315_p3[ap_const_lv32_A : ap_const_lv32_6]}};
        wd2_4_cast_reg_3548 <= {{nbl_assign_3_fu_2315_p3[ap_const_lv32_E : ap_const_lv32_B]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51)) begin
        wd1_t_i_reg_3363 <= {{nbl_assign_2_fu_1631_p3[ap_const_lv32_A : ap_const_lv32_6]}};
        wd2_cast_reg_3358 <= {{nbl_assign_2_fu_1631_p3[ap_const_lv32_E : ap_const_lv32_B]}};
    end
end

always @ (ap_sig_cseq_ST_st110_fsm_109) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st110_fsm_109)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st110_fsm_109) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st110_fsm_109)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_803) begin
    if (ap_sig_bdd_803) begin
        ap_sig_cseq_ST_st100_fsm_99 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st100_fsm_99 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_239) begin
    if (ap_sig_bdd_239) begin
        ap_sig_cseq_ST_st101_fsm_100 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st101_fsm_100 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_814) begin
    if (ap_sig_bdd_814) begin
        ap_sig_cseq_ST_st102_fsm_101 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st102_fsm_101 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1433) begin
    if (ap_sig_bdd_1433) begin
        ap_sig_cseq_ST_st105_fsm_104 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st105_fsm_104 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_258) begin
    if (ap_sig_bdd_258) begin
        ap_sig_cseq_ST_st106_fsm_105 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st106_fsm_105 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_831) begin
    if (ap_sig_bdd_831) begin
        ap_sig_cseq_ST_st107_fsm_106 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st107_fsm_106 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_247) begin
    if (ap_sig_bdd_247) begin
        ap_sig_cseq_ST_st108_fsm_107 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st108_fsm_107 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_852) begin
    if (ap_sig_bdd_852) begin
        ap_sig_cseq_ST_st109_fsm_108 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st109_fsm_108 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_403) begin
    if (ap_sig_bdd_403) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1339) begin
    if (ap_sig_bdd_1339) begin
        ap_sig_cseq_ST_st110_fsm_109 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st110_fsm_109 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_416) begin
    if (ap_sig_bdd_416) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_267) begin
    if (ap_sig_bdd_267) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_440) begin
    if (ap_sig_bdd_440) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_274) begin
    if (ap_sig_bdd_274) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_487) begin
    if (ap_sig_bdd_487) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_514) begin
    if (ap_sig_bdd_514) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_539) begin
    if (ap_sig_bdd_539) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_554) begin
    if (ap_sig_bdd_554) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1367) begin
    if (ap_sig_bdd_1367) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_126) begin
    if (ap_sig_bdd_126) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1375) begin
    if (ap_sig_bdd_1375) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1383) begin
    if (ap_sig_bdd_1383) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1391) begin
    if (ap_sig_bdd_1391) begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1399) begin
    if (ap_sig_bdd_1399) begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1407) begin
    if (ap_sig_bdd_1407) begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1045) begin
    if (ap_sig_bdd_1045) begin
        ap_sig_cseq_ST_st25_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_24 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1068) begin
    if (ap_sig_bdd_1068) begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1075) begin
    if (ap_sig_bdd_1075) begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1083) begin
    if (ap_sig_bdd_1083) begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1091) begin
    if (ap_sig_bdd_1091) begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_177) begin
    if (ap_sig_bdd_177) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1099) begin
    if (ap_sig_bdd_1099) begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1107) begin
    if (ap_sig_bdd_1107) begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1115) begin
    if (ap_sig_bdd_1115) begin
        ap_sig_cseq_ST_st32_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st32_fsm_31 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1123) begin
    if (ap_sig_bdd_1123) begin
        ap_sig_cseq_ST_st33_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st33_fsm_32 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1131) begin
    if (ap_sig_bdd_1131) begin
        ap_sig_cseq_ST_st34_fsm_33 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st34_fsm_33 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1139) begin
    if (ap_sig_bdd_1139) begin
        ap_sig_cseq_ST_st35_fsm_34 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st35_fsm_34 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1147) begin
    if (ap_sig_bdd_1147) begin
        ap_sig_cseq_ST_st36_fsm_35 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st36_fsm_35 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1155) begin
    if (ap_sig_bdd_1155) begin
        ap_sig_cseq_ST_st37_fsm_36 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st37_fsm_36 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1163) begin
    if (ap_sig_bdd_1163) begin
        ap_sig_cseq_ST_st38_fsm_37 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st38_fsm_37 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_285) begin
    if (ap_sig_bdd_285) begin
        ap_sig_cseq_ST_st39_fsm_38 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st39_fsm_38 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_312) begin
    if (ap_sig_bdd_312) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_563) begin
    if (ap_sig_bdd_563) begin
        ap_sig_cseq_ST_st40_fsm_39 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st40_fsm_39 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_184) begin
    if (ap_sig_bdd_184) begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_913) begin
    if (ap_sig_bdd_913) begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_920) begin
    if (ap_sig_bdd_920) begin
        ap_sig_cseq_ST_st43_fsm_42 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st43_fsm_42 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_928) begin
    if (ap_sig_bdd_928) begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_936) begin
    if (ap_sig_bdd_936) begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_944) begin
    if (ap_sig_bdd_944) begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_578) begin
    if (ap_sig_bdd_578) begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_192) begin
    if (ap_sig_bdd_192) begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1028) begin
    if (ap_sig_bdd_1028) begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_325) begin
    if (ap_sig_bdd_325) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_589) begin
    if (ap_sig_bdd_589) begin
        ap_sig_cseq_ST_st50_fsm_49 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st50_fsm_49 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_608) begin
    if (ap_sig_bdd_608) begin
        ap_sig_cseq_ST_st51_fsm_50 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st51_fsm_50 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_623) begin
    if (ap_sig_bdd_623) begin
        ap_sig_cseq_ST_st52_fsm_51 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st52_fsm_51 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_634) begin
    if (ap_sig_bdd_634) begin
        ap_sig_cseq_ST_st53_fsm_52 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st53_fsm_52 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_992) begin
    if (ap_sig_bdd_992) begin
        ap_sig_cseq_ST_st54_fsm_53 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st54_fsm_53 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1007) begin
    if (ap_sig_bdd_1007) begin
        ap_sig_cseq_ST_st55_fsm_54 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st55_fsm_54 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_643) begin
    if (ap_sig_bdd_643) begin
        ap_sig_cseq_ST_st56_fsm_55 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st56_fsm_55 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_200) begin
    if (ap_sig_bdd_200) begin
        ap_sig_cseq_ST_st57_fsm_56 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st57_fsm_56 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_207) begin
    if (ap_sig_bdd_207) begin
        ap_sig_cseq_ST_st58_fsm_57 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st58_fsm_57 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_338) begin
    if (ap_sig_bdd_338) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1471) begin
    if (ap_sig_bdd_1471) begin
        ap_sig_cseq_ST_st62_fsm_61 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st62_fsm_61 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_215) begin
    if (ap_sig_bdd_215) begin
        ap_sig_cseq_ST_st63_fsm_62 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st63_fsm_62 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_670) begin
    if (ap_sig_bdd_670) begin
        ap_sig_cseq_ST_st64_fsm_63 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st64_fsm_63 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_683) begin
    if (ap_sig_bdd_683) begin
        ap_sig_cseq_ST_st65_fsm_64 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st65_fsm_64 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1060) begin
    if (ap_sig_bdd_1060) begin
        ap_sig_cseq_ST_st66_fsm_65 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st66_fsm_65 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1171) begin
    if (ap_sig_bdd_1171) begin
        ap_sig_cseq_ST_st67_fsm_66 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st67_fsm_66 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1179) begin
    if (ap_sig_bdd_1179) begin
        ap_sig_cseq_ST_st68_fsm_67 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st68_fsm_67 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1187) begin
    if (ap_sig_bdd_1187) begin
        ap_sig_cseq_ST_st69_fsm_68 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st69_fsm_68 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_351) begin
    if (ap_sig_bdd_351) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1195) begin
    if (ap_sig_bdd_1195) begin
        ap_sig_cseq_ST_st70_fsm_69 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st70_fsm_69 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1203) begin
    if (ap_sig_bdd_1203) begin
        ap_sig_cseq_ST_st71_fsm_70 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st71_fsm_70 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1211) begin
    if (ap_sig_bdd_1211) begin
        ap_sig_cseq_ST_st72_fsm_71 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st72_fsm_71 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1219) begin
    if (ap_sig_bdd_1219) begin
        ap_sig_cseq_ST_st73_fsm_72 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st73_fsm_72 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1227) begin
    if (ap_sig_bdd_1227) begin
        ap_sig_cseq_ST_st74_fsm_73 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st74_fsm_73 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1235) begin
    if (ap_sig_bdd_1235) begin
        ap_sig_cseq_ST_st75_fsm_74 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st75_fsm_74 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1243) begin
    if (ap_sig_bdd_1243) begin
        ap_sig_cseq_ST_st76_fsm_75 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st76_fsm_75 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1251) begin
    if (ap_sig_bdd_1251) begin
        ap_sig_cseq_ST_st77_fsm_76 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st77_fsm_76 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1259) begin
    if (ap_sig_bdd_1259) begin
        ap_sig_cseq_ST_st78_fsm_77 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st78_fsm_77 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1267) begin
    if (ap_sig_bdd_1267) begin
        ap_sig_cseq_ST_st79_fsm_78 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st79_fsm_78 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_364) begin
    if (ap_sig_bdd_364) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_292) begin
    if (ap_sig_bdd_292) begin
        ap_sig_cseq_ST_st80_fsm_79 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st80_fsm_79 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_696) begin
    if (ap_sig_bdd_696) begin
        ap_sig_cseq_ST_st81_fsm_80 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st81_fsm_80 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_223) begin
    if (ap_sig_bdd_223) begin
        ap_sig_cseq_ST_st82_fsm_81 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st82_fsm_81 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_954) begin
    if (ap_sig_bdd_954) begin
        ap_sig_cseq_ST_st83_fsm_82 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st83_fsm_82 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_962) begin
    if (ap_sig_bdd_962) begin
        ap_sig_cseq_ST_st84_fsm_83 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st84_fsm_83 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_711) begin
    if (ap_sig_bdd_711) begin
        ap_sig_cseq_ST_st85_fsm_84 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st85_fsm_84 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_231) begin
    if (ap_sig_bdd_231) begin
        ap_sig_cseq_ST_st86_fsm_85 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st86_fsm_85 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_720) begin
    if (ap_sig_bdd_720) begin
        ap_sig_cseq_ST_st87_fsm_86 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st87_fsm_86 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_973) begin
    if (ap_sig_bdd_973) begin
        ap_sig_cseq_ST_st88_fsm_87 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st88_fsm_87 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_729) begin
    if (ap_sig_bdd_729) begin
        ap_sig_cseq_ST_st89_fsm_88 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st89_fsm_88 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_377) begin
    if (ap_sig_bdd_377) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_742) begin
    if (ap_sig_bdd_742) begin
        ap_sig_cseq_ST_st90_fsm_89 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st90_fsm_89 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_755) begin
    if (ap_sig_bdd_755) begin
        ap_sig_cseq_ST_st91_fsm_90 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st91_fsm_90 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_770) begin
    if (ap_sig_bdd_770) begin
        ap_sig_cseq_ST_st92_fsm_91 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st92_fsm_91 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_783) begin
    if (ap_sig_bdd_783) begin
        ap_sig_cseq_ST_st93_fsm_92 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st93_fsm_92 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1487) begin
    if (ap_sig_bdd_1487) begin
        ap_sig_cseq_ST_st94_fsm_93 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st94_fsm_93 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_794) begin
    if (ap_sig_bdd_794) begin
        ap_sig_cseq_ST_st97_fsm_96 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st97_fsm_96 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_999) begin
    if (ap_sig_bdd_999) begin
        ap_sig_cseq_ST_st98_fsm_97 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st98_fsm_97 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1014) begin
    if (ap_sig_bdd_1014) begin
        ap_sig_cseq_ST_st99_fsm_98 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st99_fsm_98 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_390) begin
    if (ap_sig_bdd_390) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1038) begin
    if (ap_sig_bdd_1038) begin
        ap_sig_nseq_ST_st26_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_nseq_ST_st26_fsm_25 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1053) begin
    if (ap_sig_bdd_1053) begin
        ap_sig_nseq_ST_st67_fsm_66 = ap_const_logic_1;
    end else begin
        ap_sig_nseq_ST_st67_fsm_66 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st41_fsm_40 or ap_sig_cseq_ST_st58_fsm_57 or ap_sig_cseq_ST_st63_fsm_62 or ap_sig_cseq_ST_st82_fsm_81 or ap_sig_cseq_ST_st108_fsm_107 or ap_sig_cseq_ST_st106_fsm_105 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st39_fsm_38 or ap_sig_cseq_ST_st80_fsm_79 or tqmf_ptr_reg_2796 or buff_addr_3_reg_2808 or ap_sig_cseq_ST_st3_fsm_2 or buff_addr_5_reg_2832 or ap_sig_cseq_ST_st4_fsm_3 or buff_addr_7_reg_2857 or ap_sig_cseq_ST_st5_fsm_4 or buff_addr_9_reg_2881 or ap_sig_cseq_ST_st6_fsm_5 or buff_addr_11_reg_2905 or ap_sig_cseq_ST_st7_fsm_6 or buff_addr_13_reg_2929 or ap_sig_cseq_ST_st8_fsm_7 or buff_addr_15_reg_2953 or ap_sig_cseq_ST_st9_fsm_8 or buff_addr_17_reg_2977 or ap_sig_cseq_ST_st10_fsm_9 or buff_addr_19_reg_3001 or ap_sig_cseq_ST_st11_fsm_10 or buff_addr_21_reg_3026 or tqmf_ptr_1_reg_3053 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or buff_addr_26_reg_3286 or ap_sig_cseq_ST_st40_fsm_39 or buff_addr_30_reg_3307 or ap_sig_cseq_ST_st47_fsm_46 or buff_addr_31_reg_3317 or ap_sig_cseq_ST_st50_fsm_49 or ap_sig_cseq_ST_st53_fsm_52 or buff_addr_33_reg_3373 or ap_sig_cseq_ST_st56_fsm_55 or buff_addr_34_reg_3379 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st65_fsm_64 or buff_addr_35_reg_3456 or ap_sig_cseq_ST_st81_fsm_80 or buff_addr_36_reg_3462 or ap_sig_cseq_ST_st85_fsm_84 or buff_addr_40_reg_3527 or ap_sig_cseq_ST_st93_fsm_92 or buff_addr_41_reg_3563 or ap_sig_cseq_ST_st100_fsm_99 or buff_addr_42_reg_3568 or ap_sig_cseq_ST_st107_fsm_106 or ap_sig_cseq_ST_st109_fsm_108 or grp_encode_upzero_fu_808_dlti_address0 or grp_encode_filtez_fu_828_bpl_address0 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st99_fsm_98 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st31_fsm_30 or ap_sig_cseq_ST_st32_fsm_31 or ap_sig_cseq_ST_st33_fsm_32 or ap_sig_cseq_ST_st34_fsm_33 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st38_fsm_37 or ap_sig_cseq_ST_st67_fsm_66 or ap_sig_cseq_ST_st68_fsm_67 or ap_sig_cseq_ST_st69_fsm_68 or ap_sig_cseq_ST_st70_fsm_69 or ap_sig_cseq_ST_st71_fsm_70 or ap_sig_cseq_ST_st72_fsm_71 or ap_sig_cseq_ST_st73_fsm_72 or ap_sig_cseq_ST_st74_fsm_73 or ap_sig_cseq_ST_st75_fsm_74 or ap_sig_cseq_ST_st76_fsm_75 or ap_sig_cseq_ST_st77_fsm_76 or ap_sig_cseq_ST_st78_fsm_77 or ap_sig_cseq_ST_st79_fsm_78 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st105_fsm_104) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st109_fsm_108)) begin
        buff_address0 = buff_addr_41_reg_3563;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st108_fsm_107)) begin
        buff_address0 = buff_addr_42_reg_3568;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        buff_address0 = buff_addr_40_reg_3527;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        buff_address0 = buff_addr_33_reg_3373;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57)) begin
        buff_address0 = buff_addr_34_reg_3379;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        buff_address0 = buff_addr_30_reg_3307;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24)) begin
        buff_address0 = tqmf_ptr_reg_2796;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        buff_address0 = buff_addr_3_reg_2808;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22)) begin
        buff_address0 = buff_addr_5_reg_2832;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        buff_address0 = buff_addr_7_reg_2857;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        buff_address0 = buff_addr_9_reg_2881;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        buff_address0 = buff_addr_11_reg_2905;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        buff_address0 = buff_addr_13_reg_2929;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        buff_address0 = buff_addr_15_reg_2953;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        buff_address0 = buff_addr_17_reg_2977;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        buff_address0 = buff_addr_19_reg_3001;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        buff_address0 = buff_addr_21_reg_3026;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        buff_address0 = tqmf_ptr_1_reg_3053;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_106)) begin
        buff_address0 = buff_addr_31_reg_3317;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_105)) begin
        buff_address0 = buff_addr_35_reg_3456;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_104)) begin
        buff_address0 = buff_addr_36_reg_3462;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_99)) begin
        buff_address0 = ap_const_lv64_3D;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st85_fsm_84)) begin
        buff_address0 = ap_const_lv64_3A;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_81)) begin
        buff_address0 = ap_const_lv64_40;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st81_fsm_80)) begin
        buff_address0 = ap_const_lv64_3F;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62) | (ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63))) begin
        buff_address0 = buff_addr_26_reg_3286;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        buff_address0 = ap_const_lv64_35;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        buff_address0 = ap_const_lv64_31;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46)) begin
        buff_address0 = ap_const_lv64_38;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40)) begin
        buff_address0 = ap_const_lv64_37;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        buff_address0 = ap_const_lv64_36;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        buff_address0 = ap_const_lv64_41;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        buff_address0 = ap_const_lv64_16;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        buff_address0 = ap_const_lv64_14;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        buff_address0 = ap_const_lv64_12;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        buff_address0 = ap_const_lv64_10;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        buff_address0 = ap_const_lv64_E;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        buff_address0 = ap_const_lv64_C;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        buff_address0 = ap_const_lv64_A;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        buff_address0 = ap_const_lv64_8;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        buff_address0 = ap_const_lv64_6;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        buff_address0 = ap_const_lv64_4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        buff_address0 = ap_const_lv64_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        buff_address0 = ap_const_lv64_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38) | (ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_79) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) | (ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30) | (ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) | (ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32) | (ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37) | (ap_const_logic_1 == ap_sig_cseq_ST_st67_fsm_66) | (ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_67) | (ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_68) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_69) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_70) | (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_71) | (ap_const_logic_1 == ap_sig_cseq_ST_st73_fsm_72) | (ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_73) | (ap_const_logic_1 == ap_sig_cseq_ST_st75_fsm_74) | (ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_75) | (ap_const_logic_1 == ap_sig_cseq_ST_st77_fsm_76) | (ap_const_logic_1 == ap_sig_cseq_ST_st78_fsm_77) | (ap_const_logic_1 == ap_sig_cseq_ST_st79_fsm_78))) begin
        buff_address0 = grp_encode_filtez_fu_828_bpl_address0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_98))) begin
        buff_address0 = grp_encode_upzero_fu_808_dlti_address0;
    end else begin
        buff_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st41_fsm_40 or ap_sig_cseq_ST_st57_fsm_56 or ap_sig_cseq_ST_st82_fsm_81 or ap_sig_cseq_ST_st108_fsm_107 or ap_sig_cseq_ST_st106_fsm_105 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st39_fsm_38 or ap_sig_cseq_ST_st80_fsm_79 or buff_addr_reg_2790 or buff_addr_2_reg_2802 or ap_sig_cseq_ST_st3_fsm_2 or buff_addr_4_reg_2826 or ap_sig_cseq_ST_st4_fsm_3 or buff_addr_6_reg_2851 or ap_sig_cseq_ST_st5_fsm_4 or buff_addr_8_reg_2875 or ap_sig_cseq_ST_st6_fsm_5 or buff_addr_10_reg_2899 or ap_sig_cseq_ST_st7_fsm_6 or buff_addr_12_reg_2923 or ap_sig_cseq_ST_st8_fsm_7 or buff_addr_14_reg_2947 or ap_sig_cseq_ST_st9_fsm_8 or buff_addr_16_reg_2971 or ap_sig_cseq_ST_st10_fsm_9 or buff_addr_18_reg_2995 or ap_sig_cseq_ST_st11_fsm_10 or buff_addr_20_reg_3020 or buff_addr_22_reg_3047 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st40_fsm_39 or buff_addr_27_reg_3291 or buff_addr_28_reg_3296 or buff_addr_29_reg_3302 or ap_sig_cseq_ST_st50_fsm_49 or buff_addr_32_reg_3327 or ap_sig_cseq_ST_st52_fsm_51 or ap_sig_cseq_ST_st56_fsm_55 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st65_fsm_64 or buff_addr_35_reg_3456 or ap_sig_cseq_ST_st81_fsm_80 or buff_addr_36_reg_3462 or buff_addr_37_reg_3468 or buff_addr_38_reg_3474 or buff_addr_39_reg_3479 or ap_sig_cseq_ST_st91_fsm_90 or ap_sig_cseq_ST_st100_fsm_99 or ap_sig_cseq_ST_st107_fsm_106 or ap_sig_cseq_ST_st109_fsm_108 or grp_encode_upzero_fu_808_dlti_address1 or grp_encode_filtez_fu_828_bpl_address1 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st99_fsm_98 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st66_fsm_65 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st31_fsm_30 or ap_sig_cseq_ST_st32_fsm_31 or ap_sig_cseq_ST_st33_fsm_32 or ap_sig_cseq_ST_st34_fsm_33 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st38_fsm_37 or ap_sig_cseq_ST_st67_fsm_66 or ap_sig_cseq_ST_st68_fsm_67 or ap_sig_cseq_ST_st69_fsm_68 or ap_sig_cseq_ST_st70_fsm_69 or ap_sig_cseq_ST_st71_fsm_70 or ap_sig_cseq_ST_st72_fsm_71 or ap_sig_cseq_ST_st73_fsm_72 or ap_sig_cseq_ST_st74_fsm_73 or ap_sig_cseq_ST_st75_fsm_74 or ap_sig_cseq_ST_st76_fsm_75 or ap_sig_cseq_ST_st77_fsm_76 or ap_sig_cseq_ST_st78_fsm_77 or ap_sig_cseq_ST_st79_fsm_78 or ap_sig_cseq_ST_st110_fsm_109 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st62_fsm_61 or ap_sig_cseq_ST_st94_fsm_93) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st110_fsm_109)) begin
        buff_address1 = buff_addr_36_reg_3462;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st108_fsm_107)) begin
        buff_address1 = buff_addr_35_reg_3456;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_106)) begin
        buff_address1 = buff_addr_37_reg_3468;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st94_fsm_93)) begin
        buff_address1 = buff_addr_39_reg_3479;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63)) begin
        buff_address1 = buff_addr_28_reg_3296;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51)) begin
        buff_address1 = buff_addr_32_reg_3327;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        buff_address1 = ap_const_lv64_30;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24)) begin
        buff_address1 = buff_addr_reg_2790;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        buff_address1 = buff_addr_2_reg_2802;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22)) begin
        buff_address1 = buff_addr_4_reg_2826;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        buff_address1 = buff_addr_6_reg_2851;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        buff_address1 = buff_addr_8_reg_2875;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        buff_address1 = buff_addr_10_reg_2899;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        buff_address1 = buff_addr_12_reg_2923;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        buff_address1 = buff_addr_14_reg_2947;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        buff_address1 = buff_addr_16_reg_2971;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        buff_address1 = buff_addr_18_reg_2995;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        buff_address1 = buff_addr_20_reg_3020;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        buff_address1 = buff_addr_22_reg_3047;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_105) | (ap_const_logic_1 == ap_sig_cseq_ST_st109_fsm_108))) begin
        buff_address1 = buff_addr_38_reg_3474;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_99)) begin
        buff_address1 = ap_const_lv64_3E;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st91_fsm_90)) begin
        buff_address1 = ap_const_lv64_39;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_81)) begin
        buff_address1 = ap_const_lv64_3C;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st81_fsm_80)) begin
        buff_address1 = ap_const_lv64_3B;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_65) | (ap_const_logic_1 == ap_sig_cseq_ST_st62_fsm_61))) begin
        buff_address1 = buff_addr_27_reg_3291;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56) | (ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        buff_address1 = buff_addr_29_reg_3302;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        buff_address1 = ap_const_lv64_34;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40)) begin
        buff_address1 = ap_const_lv64_33;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        buff_address1 = ap_const_lv64_32;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        buff_address1 = ap_const_lv64_42;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        buff_address1 = ap_const_lv64_17;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        buff_address1 = ap_const_lv64_15;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        buff_address1 = ap_const_lv64_13;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        buff_address1 = ap_const_lv64_11;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        buff_address1 = ap_const_lv64_F;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        buff_address1 = ap_const_lv64_D;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        buff_address1 = ap_const_lv64_B;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        buff_address1 = ap_const_lv64_9;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        buff_address1 = ap_const_lv64_7;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        buff_address1 = ap_const_lv64_5;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        buff_address1 = ap_const_lv64_3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        buff_address1 = ap_const_lv64_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38) | (ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_79) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) | (ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30) | (ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) | (ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32) | (ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37) | (ap_const_logic_1 == ap_sig_cseq_ST_st67_fsm_66) | (ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_67) | (ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_68) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_69) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_70) | (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_71) | (ap_const_logic_1 == ap_sig_cseq_ST_st73_fsm_72) | (ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_73) | (ap_const_logic_1 == ap_sig_cseq_ST_st75_fsm_74) | (ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_75) | (ap_const_logic_1 == ap_sig_cseq_ST_st77_fsm_76) | (ap_const_logic_1 == ap_sig_cseq_ST_st78_fsm_77) | (ap_const_logic_1 == ap_sig_cseq_ST_st79_fsm_78))) begin
        buff_address1 = grp_encode_filtez_fu_828_bpl_address1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_98))) begin
        buff_address1 = grp_encode_upzero_fu_808_dlti_address1;
    end else begin
        buff_address1 = 'bx;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st41_fsm_40 or ap_sig_cseq_ST_st58_fsm_57 or ap_sig_cseq_ST_st63_fsm_62 or ap_sig_cseq_ST_st82_fsm_81 or ap_sig_cseq_ST_st108_fsm_107 or ap_sig_cseq_ST_st106_fsm_105 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st39_fsm_38 or ap_sig_cseq_ST_st80_fsm_79 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st40_fsm_39 or ap_sig_cseq_ST_st47_fsm_46 or ap_sig_cseq_ST_st50_fsm_49 or grp_encode_quantl_fu_821_ap_done or ap_sig_cseq_ST_st53_fsm_52 or ap_sig_cseq_ST_st56_fsm_55 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st65_fsm_64 or ap_sig_cseq_ST_st81_fsm_80 or ap_sig_cseq_ST_st85_fsm_84 or ap_sig_cseq_ST_st93_fsm_92 or ap_sig_cseq_ST_st100_fsm_99 or ap_sig_cseq_ST_st107_fsm_106 or ap_sig_cseq_ST_st109_fsm_108 or grp_encode_upzero_fu_808_dlti_ce0 or grp_encode_filtez_fu_828_bpl_ce0 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st99_fsm_98 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st31_fsm_30 or ap_sig_cseq_ST_st32_fsm_31 or ap_sig_cseq_ST_st33_fsm_32 or ap_sig_cseq_ST_st34_fsm_33 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st38_fsm_37 or ap_sig_cseq_ST_st67_fsm_66 or ap_sig_cseq_ST_st68_fsm_67 or ap_sig_cseq_ST_st69_fsm_68 or ap_sig_cseq_ST_st70_fsm_69 or ap_sig_cseq_ST_st71_fsm_70 or ap_sig_cseq_ST_st72_fsm_71 or ap_sig_cseq_ST_st73_fsm_72 or ap_sig_cseq_ST_st74_fsm_73 or ap_sig_cseq_ST_st75_fsm_74 or ap_sig_cseq_ST_st76_fsm_75 or ap_sig_cseq_ST_st77_fsm_76 or ap_sig_cseq_ST_st78_fsm_77 or ap_sig_cseq_ST_st79_fsm_78 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st105_fsm_104) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40) | (ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57) | (ap_const_logic_1 == ap_sig_cseq_ST_st63_fsm_62) | (ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_81) | (ap_const_logic_1 == ap_sig_cseq_ST_st108_fsm_107) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_105) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39) | (ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46) | ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49) & ~(ap_const_logic_0 == grp_encode_quantl_fu_821_ap_done)) | (ap_const_logic_1 == ap_sig_cseq_ST_st53_fsm_52) | (ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_55) | (ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63) | (ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64) | (ap_const_logic_1 == ap_sig_cseq_ST_st81_fsm_80) | (ap_const_logic_1 == ap_sig_cseq_ST_st85_fsm_84) | (ap_const_logic_1 == ap_sig_cseq_ST_st93_fsm_92) | (ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_99) | (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_106) | (ap_const_logic_1 == ap_sig_cseq_ST_st109_fsm_108) | (ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_104))) begin
        buff_ce0 = ap_const_logic_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38) | (ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_79) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) | (ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30) | (ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) | (ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32) | (ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37) | (ap_const_logic_1 == ap_sig_cseq_ST_st67_fsm_66) | (ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_67) | (ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_68) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_69) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_70) | (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_71) | (ap_const_logic_1 == ap_sig_cseq_ST_st73_fsm_72) | (ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_73) | (ap_const_logic_1 == ap_sig_cseq_ST_st75_fsm_74) | (ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_75) | (ap_const_logic_1 == ap_sig_cseq_ST_st77_fsm_76) | (ap_const_logic_1 == ap_sig_cseq_ST_st78_fsm_77) | (ap_const_logic_1 == ap_sig_cseq_ST_st79_fsm_78))) begin
        buff_ce0 = grp_encode_filtez_fu_828_bpl_ce0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_98))) begin
        buff_ce0 = grp_encode_upzero_fu_808_dlti_ce0;
    end else begin
        buff_ce0 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st41_fsm_40 or ap_sig_cseq_ST_st57_fsm_56 or ap_sig_cseq_ST_st82_fsm_81 or ap_sig_cseq_ST_st108_fsm_107 or ap_sig_cseq_ST_st106_fsm_105 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st39_fsm_38 or ap_sig_cseq_ST_st80_fsm_79 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st40_fsm_39 or ap_sig_cseq_ST_st50_fsm_49 or grp_encode_quantl_fu_821_ap_done or ap_sig_cseq_ST_st52_fsm_51 or ap_sig_cseq_ST_st56_fsm_55 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st65_fsm_64 or ap_sig_cseq_ST_st81_fsm_80 or ap_sig_cseq_ST_st91_fsm_90 or ap_sig_cseq_ST_st100_fsm_99 or ap_sig_cseq_ST_st107_fsm_106 or ap_sig_cseq_ST_st109_fsm_108 or grp_encode_upzero_fu_808_dlti_ce1 or grp_encode_filtez_fu_828_bpl_ce1 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st99_fsm_98 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st66_fsm_65 or ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st29_fsm_28 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st31_fsm_30 or ap_sig_cseq_ST_st32_fsm_31 or ap_sig_cseq_ST_st33_fsm_32 or ap_sig_cseq_ST_st34_fsm_33 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st36_fsm_35 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st38_fsm_37 or ap_sig_cseq_ST_st67_fsm_66 or ap_sig_cseq_ST_st68_fsm_67 or ap_sig_cseq_ST_st69_fsm_68 or ap_sig_cseq_ST_st70_fsm_69 or ap_sig_cseq_ST_st71_fsm_70 or ap_sig_cseq_ST_st72_fsm_71 or ap_sig_cseq_ST_st73_fsm_72 or ap_sig_cseq_ST_st74_fsm_73 or ap_sig_cseq_ST_st75_fsm_74 or ap_sig_cseq_ST_st76_fsm_75 or ap_sig_cseq_ST_st77_fsm_76 or ap_sig_cseq_ST_st78_fsm_77 or ap_sig_cseq_ST_st79_fsm_78 or ap_sig_cseq_ST_st110_fsm_109 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st62_fsm_61 or ap_sig_cseq_ST_st94_fsm_93) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40) | (ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56) | (ap_const_logic_1 == ap_sig_cseq_ST_st82_fsm_81) | (ap_const_logic_1 == ap_sig_cseq_ST_st108_fsm_107) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_105) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39) | ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49) & ~(ap_const_logic_0 == grp_encode_quantl_fu_821_ap_done)) | (ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51) | (ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_55) | (ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63) | (ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64) | (ap_const_logic_1 == ap_sig_cseq_ST_st81_fsm_80) | (ap_const_logic_1 == ap_sig_cseq_ST_st91_fsm_90) | (ap_const_logic_1 == ap_sig_cseq_ST_st100_fsm_99) | (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_106) | (ap_const_logic_1 == ap_sig_cseq_ST_st109_fsm_108) | (ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) | (ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_65) | (ap_const_logic_1 == ap_sig_cseq_ST_st110_fsm_109) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st62_fsm_61) | (ap_const_logic_1 == ap_sig_cseq_ST_st94_fsm_93))) begin
        buff_ce1 = ap_const_logic_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38) | (ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_79) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) | (ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30) | (ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) | (ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32) | (ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37) | (ap_const_logic_1 == ap_sig_cseq_ST_st67_fsm_66) | (ap_const_logic_1 == ap_sig_cseq_ST_st68_fsm_67) | (ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_68) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_69) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_70) | (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_71) | (ap_const_logic_1 == ap_sig_cseq_ST_st73_fsm_72) | (ap_const_logic_1 == ap_sig_cseq_ST_st74_fsm_73) | (ap_const_logic_1 == ap_sig_cseq_ST_st75_fsm_74) | (ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_75) | (ap_const_logic_1 == ap_sig_cseq_ST_st77_fsm_76) | (ap_const_logic_1 == ap_sig_cseq_ST_st78_fsm_77) | (ap_const_logic_1 == ap_sig_cseq_ST_st79_fsm_78))) begin
        buff_ce1 = grp_encode_filtez_fu_828_bpl_ce1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_98))) begin
        buff_ce1 = grp_encode_upzero_fu_808_dlti_ce1;
    end else begin
        buff_ce1 = ap_const_logic_0;
    end
end

always @ (plt or ph or reg_855 or ap_sig_cseq_ST_st58_fsm_57 or ap_sig_cseq_ST_st108_fsm_107 or reg_864 or reg_871 or ap_sig_cseq_ST_st14_fsm_13 or reg_877 or buff_load_10_reg_2820 or buff_load_12_reg_2845 or buff_load_14_reg_2869 or buff_load_16_reg_2893 or buff_load_19_reg_2917 or buff_load_26_reg_2941 or buff_load_28_reg_2965 or buff_load_30_reg_2989 or buff_load_32_reg_3013 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st53_fsm_52 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st65_fsm_64 or ap_sig_cseq_ST_st93_fsm_92 or ap_sig_cseq_ST_st109_fsm_108 or grp_encode_upzero_fu_808_dlti_d0 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st99_fsm_98 or ap_sig_cseq_ST_st25_fsm_24 or tmp_50_fu_2005_p2 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or tmp_70_fu_1764_p2 or nbl_assign_3_cast_fu_2323_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st109_fsm_108)) begin
        buff_d0 = ph;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        buff_d0 = nbl_assign_3_cast_fu_2323_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        buff_d0 = plt;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63)) begin
        buff_d0 = tmp_50_fu_2005_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57) | (ap_const_logic_1 == ap_sig_cseq_ST_st108_fsm_107))) begin
        buff_d0 = reg_855;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        buff_d0 = tmp_70_fu_1764_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24)) begin
        buff_d0 = reg_871;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        buff_d0 = reg_864;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22)) begin
        buff_d0 = buff_load_10_reg_2820;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        buff_d0 = buff_load_12_reg_2845;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        buff_d0 = buff_load_14_reg_2869;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        buff_d0 = buff_load_16_reg_2893;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        buff_d0 = buff_load_19_reg_2917;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        buff_d0 = buff_load_26_reg_2941;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        buff_d0 = buff_load_28_reg_2965;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        buff_d0 = buff_load_30_reg_2989;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        buff_d0 = buff_load_32_reg_3013;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        buff_d0 = reg_877;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_98))) begin
        buff_d0 = grp_encode_upzero_fu_808_dlti_d0;
    end else begin
        buff_d0 = 'bx;
    end
end

always @ (buff_q0 or reg_855 or ap_sig_cseq_ST_st108_fsm_107 or reg_871 or ap_sig_cseq_ST_st14_fsm_13 or reg_877 or buff_load_9_reg_2814 or buff_load_11_reg_2838 or buff_load_13_reg_2863 or buff_load_15_reg_2887 or buff_load_17_reg_2911 or buff_load_25_reg_2935 or buff_load_27_reg_2959 or buff_load_29_reg_2983 or buff_load_31_reg_3007 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st50_fsm_49 or ap_sig_cseq_ST_st52_fsm_51 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st65_fsm_64 or ap_sig_cseq_ST_st107_fsm_106 or ap_sig_cseq_ST_st109_fsm_108 or grp_encode_upzero_fu_808_dlti_d1 or grp_encode_quantl_fu_821_ap_return or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st99_fsm_98 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st66_fsm_65 or ap_sig_cseq_ST_st110_fsm_109 or tmp_69_fu_2688_p2 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or nbl_assign_2_cast_fu_1639_p1 or apl2_assign_cast_fu_2030_p1 or apl1_4_cast_fu_2086_p1 or ap_sig_cseq_ST_st94_fsm_93 or tmp_82_fu_2432_p2 or apl2_assign_1_cast_fu_2713_p1 or apl1_9_cast_fu_2769_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st110_fsm_109)) begin
        buff_d1 = apl1_9_cast_fu_2769_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st109_fsm_108)) begin
        buff_d1 = apl2_assign_1_cast_fu_2713_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st108_fsm_107)) begin
        buff_d1 = tmp_69_fu_2688_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st94_fsm_93)) begin
        buff_d1 = tmp_82_fu_2432_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_65)) begin
        buff_d1 = apl1_4_cast_fu_2086_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64)) begin
        buff_d1 = apl2_assign_cast_fu_2030_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63) | (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_106))) begin
        buff_d1 = buff_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51)) begin
        buff_d1 = nbl_assign_2_cast_fu_1639_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        buff_d1 = grp_encode_quantl_fu_821_ap_return;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24)) begin
        buff_d1 = reg_877;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        buff_d1 = reg_855;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22)) begin
        buff_d1 = buff_load_9_reg_2814;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        buff_d1 = buff_load_11_reg_2838;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        buff_d1 = buff_load_13_reg_2863;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        buff_d1 = buff_load_15_reg_2887;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        buff_d1 = buff_load_17_reg_2911;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        buff_d1 = buff_load_25_reg_2935;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        buff_d1 = buff_load_27_reg_2959;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        buff_d1 = buff_load_29_reg_2983;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        buff_d1 = buff_load_31_reg_3007;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        buff_d1 = reg_871;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_98))) begin
        buff_d1 = grp_encode_upzero_fu_808_dlti_d1;
    end else begin
        buff_d1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st58_fsm_57 or ap_sig_cseq_ST_st108_fsm_107 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st53_fsm_52 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st65_fsm_64 or ap_sig_cseq_ST_st93_fsm_92 or ap_sig_cseq_ST_st109_fsm_108 or grp_encode_upzero_fu_808_dlti_we0 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st99_fsm_98 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57) | (ap_const_logic_1 == ap_sig_cseq_ST_st108_fsm_107) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st53_fsm_52) | (ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63) | (ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64) | (ap_const_logic_1 == ap_sig_cseq_ST_st93_fsm_92) | (ap_const_logic_1 == ap_sig_cseq_ST_st109_fsm_108) | (ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23))) begin
        buff_we0 = ap_const_logic_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_98))) begin
        buff_we0 = grp_encode_upzero_fu_808_dlti_we0;
    end else begin
        buff_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st108_fsm_107 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st50_fsm_49 or grp_encode_quantl_fu_821_ap_done or ap_sig_cseq_ST_st52_fsm_51 or ap_sig_cseq_ST_st64_fsm_63 or ap_sig_cseq_ST_st65_fsm_64 or ap_sig_cseq_ST_st107_fsm_106 or ap_sig_cseq_ST_st109_fsm_108 or grp_encode_upzero_fu_808_dlti_we1 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st99_fsm_98 or ap_sig_cseq_ST_st25_fsm_24 or ap_sig_cseq_ST_st66_fsm_65 or ap_sig_cseq_ST_st110_fsm_109 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or ap_sig_cseq_ST_st24_fsm_23 or ap_sig_cseq_ST_st94_fsm_93) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st108_fsm_107) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49) & ~(ap_const_logic_0 == grp_encode_quantl_fu_821_ap_done)) | (ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51) | (ap_const_logic_1 == ap_sig_cseq_ST_st64_fsm_63) | (ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64) | (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_106) | (ap_const_logic_1 == ap_sig_cseq_ST_st109_fsm_108) | (ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) | (ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_65) | (ap_const_logic_1 == ap_sig_cseq_ST_st110_fsm_109) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st94_fsm_93))) begin
        buff_we1 = ap_const_logic_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_98))) begin
        buff_we1 = grp_encode_upzero_fu_808_dlti_we1;
    end else begin
        buff_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st48_fsm_47 or ap_sig_cseq_ST_st86_fsm_85 or ap_sig_cseq_ST_st47_fsm_46 or ap_sig_cseq_ST_st85_fsm_84 or ap_sig_cseq_ST_st87_fsm_86 or ap_sig_cseq_ST_st89_fsm_88 or ap_sig_cseq_ST_st42_fsm_41 or ap_sig_cseq_ST_st43_fsm_42 or ap_sig_cseq_ST_st44_fsm_43 or ap_sig_cseq_ST_st45_fsm_44 or ap_sig_cseq_ST_st46_fsm_45 or ap_sig_cseq_ST_st83_fsm_82 or ap_sig_cseq_ST_st84_fsm_83 or ap_sig_cseq_ST_st88_fsm_87) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47) | (ap_const_logic_1 == ap_sig_cseq_ST_st86_fsm_85) | (ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46) | (ap_const_logic_1 == ap_sig_cseq_ST_st85_fsm_84) | (ap_const_logic_1 == ap_sig_cseq_ST_st87_fsm_86) | (ap_const_logic_1 == ap_sig_cseq_ST_st89_fsm_88) | (ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41) | (ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42) | (ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43) | (ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) | (ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) | (ap_const_logic_1 == ap_sig_cseq_ST_st83_fsm_82) | (ap_const_logic_1 == ap_sig_cseq_ST_st84_fsm_83) | (ap_const_logic_1 == ap_sig_cseq_ST_st88_fsm_87))) begin
        grp_encode_filtep_fu_840_ap_ce = ap_const_logic_1;
    end else begin
        grp_encode_filtep_fu_840_ap_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st67_fsm_66) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st67_fsm_66)) begin
        grp_encode_filtez_fu_828_bpl_offset = ap_const_lv7_1E;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        grp_encode_filtez_fu_828_bpl_offset = ap_const_lv7_24;
    end else begin
        grp_encode_filtez_fu_828_bpl_offset = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st26_fsm_25 or ap_sig_cseq_ST_st67_fsm_66) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st67_fsm_66)) begin
        grp_encode_filtez_fu_828_dlt_offset = ap_const_lv7_18;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        grp_encode_filtez_fu_828_dlt_offset = ap_const_lv7_2A;
    end else begin
        grp_encode_filtez_fu_828_dlt_offset = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st99_fsm_98) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_98)) begin
        grp_encode_upzero_fu_808_bli_offset = ap_const_lv7_1E;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        grp_encode_upzero_fu_808_bli_offset = ap_const_lv7_24;
    end else begin
        grp_encode_upzero_fu_808_bli_offset = 'bx;
    end
end

always @ (tmp_46_reg_3368 or tmp_64_reg_3558 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st99_fsm_98) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_98)) begin
        grp_encode_upzero_fu_808_dlt = tmp_64_reg_3558;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        grp_encode_upzero_fu_808_dlt = tmp_46_reg_3368;
    end else begin
        grp_encode_upzero_fu_808_dlt = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st99_fsm_98) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st99_fsm_98)) begin
        grp_encode_upzero_fu_808_dlti_offset = ap_const_lv7_18;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        grp_encode_upzero_fu_808_dlti_offset = ap_const_lv7_2A;
    end else begin
        grp_encode_upzero_fu_808_dlti_offset = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st50_fsm_49 or grp_encode_quantl_fu_821_ap_done) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49) & ~(ap_const_logic_0 == grp_encode_quantl_fu_821_ap_done))) begin
        qq4_code4_table_s_ce0 = ap_const_logic_1;
    end else begin
        qq4_code4_table_s_ce0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or grp_encode_quantl_fu_821_ap_done or grp_encode_upzero_fu_808_ap_done) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : 
        begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_st47_fsm_46;
        end
        ap_ST_st47_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        ap_ST_st49_fsm_48 : 
        begin
            ap_NS_fsm = ap_ST_st50_fsm_49;
        end
        ap_ST_st50_fsm_49 : 
        begin
            if (~(ap_const_logic_0 == grp_encode_quantl_fu_821_ap_done)) begin
                ap_NS_fsm = ap_ST_st51_fsm_50;
            end else begin
                ap_NS_fsm = ap_ST_st50_fsm_49;
            end
        end
        ap_ST_st51_fsm_50 : 
        begin
            ap_NS_fsm = ap_ST_st52_fsm_51;
        end
        ap_ST_st52_fsm_51 : 
        begin
            ap_NS_fsm = ap_ST_st53_fsm_52;
        end
        ap_ST_st53_fsm_52 : 
        begin
            ap_NS_fsm = ap_ST_st54_fsm_53;
        end
        ap_ST_st54_fsm_53 : 
        begin
            ap_NS_fsm = ap_ST_st55_fsm_54;
        end
        ap_ST_st55_fsm_54 : 
        begin
            if (~(ap_const_logic_0 == grp_encode_upzero_fu_808_ap_done)) begin
                ap_NS_fsm = ap_ST_st56_fsm_55;
            end else begin
                ap_NS_fsm = ap_ST_st55_fsm_54;
            end
        end
        ap_ST_st56_fsm_55 : 
        begin
            ap_NS_fsm = ap_ST_st57_fsm_56;
        end
        ap_ST_st57_fsm_56 : 
        begin
            ap_NS_fsm = ap_ST_st58_fsm_57;
        end
        ap_ST_st58_fsm_57 : 
        begin
            ap_NS_fsm = ap_ST_st59_fsm_58;
        end
        ap_ST_st59_fsm_58 : 
        begin
            ap_NS_fsm = ap_ST_st60_fsm_59;
        end
        ap_ST_st60_fsm_59 : 
        begin
            ap_NS_fsm = ap_ST_st61_fsm_60;
        end
        ap_ST_st61_fsm_60 : 
        begin
            ap_NS_fsm = ap_ST_st62_fsm_61;
        end
        ap_ST_st62_fsm_61 : 
        begin
            ap_NS_fsm = ap_ST_st63_fsm_62;
        end
        ap_ST_st63_fsm_62 : 
        begin
            ap_NS_fsm = ap_ST_st64_fsm_63;
        end
        ap_ST_st64_fsm_63 : 
        begin
            ap_NS_fsm = ap_ST_st65_fsm_64;
        end
        ap_ST_st65_fsm_64 : 
        begin
            ap_NS_fsm = ap_ST_st66_fsm_65;
        end
        ap_ST_st66_fsm_65 : 
        begin
            ap_NS_fsm = ap_ST_st67_fsm_66;
        end
        ap_ST_st67_fsm_66 : 
        begin
            ap_NS_fsm = ap_ST_st68_fsm_67;
        end
        ap_ST_st68_fsm_67 : 
        begin
            ap_NS_fsm = ap_ST_st69_fsm_68;
        end
        ap_ST_st69_fsm_68 : 
        begin
            ap_NS_fsm = ap_ST_st70_fsm_69;
        end
        ap_ST_st70_fsm_69 : 
        begin
            ap_NS_fsm = ap_ST_st71_fsm_70;
        end
        ap_ST_st71_fsm_70 : 
        begin
            ap_NS_fsm = ap_ST_st72_fsm_71;
        end
        ap_ST_st72_fsm_71 : 
        begin
            ap_NS_fsm = ap_ST_st73_fsm_72;
        end
        ap_ST_st73_fsm_72 : 
        begin
            ap_NS_fsm = ap_ST_st74_fsm_73;
        end
        ap_ST_st74_fsm_73 : 
        begin
            ap_NS_fsm = ap_ST_st75_fsm_74;
        end
        ap_ST_st75_fsm_74 : 
        begin
            ap_NS_fsm = ap_ST_st76_fsm_75;
        end
        ap_ST_st76_fsm_75 : 
        begin
            ap_NS_fsm = ap_ST_st77_fsm_76;
        end
        ap_ST_st77_fsm_76 : 
        begin
            ap_NS_fsm = ap_ST_st78_fsm_77;
        end
        ap_ST_st78_fsm_77 : 
        begin
            ap_NS_fsm = ap_ST_st79_fsm_78;
        end
        ap_ST_st79_fsm_78 : 
        begin
            ap_NS_fsm = ap_ST_st80_fsm_79;
        end
        ap_ST_st80_fsm_79 : 
        begin
            ap_NS_fsm = ap_ST_st81_fsm_80;
        end
        ap_ST_st81_fsm_80 : 
        begin
            ap_NS_fsm = ap_ST_st82_fsm_81;
        end
        ap_ST_st82_fsm_81 : 
        begin
            ap_NS_fsm = ap_ST_st83_fsm_82;
        end
        ap_ST_st83_fsm_82 : 
        begin
            ap_NS_fsm = ap_ST_st84_fsm_83;
        end
        ap_ST_st84_fsm_83 : 
        begin
            ap_NS_fsm = ap_ST_st85_fsm_84;
        end
        ap_ST_st85_fsm_84 : 
        begin
            ap_NS_fsm = ap_ST_st86_fsm_85;
        end
        ap_ST_st86_fsm_85 : 
        begin
            ap_NS_fsm = ap_ST_st87_fsm_86;
        end
        ap_ST_st87_fsm_86 : 
        begin
            ap_NS_fsm = ap_ST_st88_fsm_87;
        end
        ap_ST_st88_fsm_87 : 
        begin
            ap_NS_fsm = ap_ST_st89_fsm_88;
        end
        ap_ST_st89_fsm_88 : 
        begin
            ap_NS_fsm = ap_ST_st90_fsm_89;
        end
        ap_ST_st90_fsm_89 : 
        begin
            ap_NS_fsm = ap_ST_st91_fsm_90;
        end
        ap_ST_st91_fsm_90 : 
        begin
            ap_NS_fsm = ap_ST_st92_fsm_91;
        end
        ap_ST_st92_fsm_91 : 
        begin
            ap_NS_fsm = ap_ST_st93_fsm_92;
        end
        ap_ST_st93_fsm_92 : 
        begin
            ap_NS_fsm = ap_ST_st94_fsm_93;
        end
        ap_ST_st94_fsm_93 : 
        begin
            ap_NS_fsm = ap_ST_st95_fsm_94;
        end
        ap_ST_st95_fsm_94 : 
        begin
            ap_NS_fsm = ap_ST_st96_fsm_95;
        end
        ap_ST_st96_fsm_95 : 
        begin
            ap_NS_fsm = ap_ST_st97_fsm_96;
        end
        ap_ST_st97_fsm_96 : 
        begin
            ap_NS_fsm = ap_ST_st98_fsm_97;
        end
        ap_ST_st98_fsm_97 : 
        begin
            ap_NS_fsm = ap_ST_st99_fsm_98;
        end
        ap_ST_st99_fsm_98 : 
        begin
            if (~(ap_const_logic_0 == grp_encode_upzero_fu_808_ap_done)) begin
                ap_NS_fsm = ap_ST_st100_fsm_99;
            end else begin
                ap_NS_fsm = ap_ST_st99_fsm_98;
            end
        end
        ap_ST_st100_fsm_99 : 
        begin
            ap_NS_fsm = ap_ST_st101_fsm_100;
        end
        ap_ST_st101_fsm_100 : 
        begin
            ap_NS_fsm = ap_ST_st102_fsm_101;
        end
        ap_ST_st102_fsm_101 : 
        begin
            ap_NS_fsm = ap_ST_st103_fsm_102;
        end
        ap_ST_st103_fsm_102 : 
        begin
            ap_NS_fsm = ap_ST_st104_fsm_103;
        end
        ap_ST_st104_fsm_103 : 
        begin
            ap_NS_fsm = ap_ST_st105_fsm_104;
        end
        ap_ST_st105_fsm_104 : 
        begin
            ap_NS_fsm = ap_ST_st106_fsm_105;
        end
        ap_ST_st106_fsm_105 : 
        begin
            ap_NS_fsm = ap_ST_st107_fsm_106;
        end
        ap_ST_st107_fsm_106 : 
        begin
            ap_NS_fsm = ap_ST_st108_fsm_107;
        end
        ap_ST_st108_fsm_107 : 
        begin
            ap_NS_fsm = ap_ST_st109_fsm_108;
        end
        ap_ST_st109_fsm_108 : 
        begin
            ap_NS_fsm = ap_ST_st110_fsm_109;
        end
        ap_ST_st110_fsm_109 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ap_return = (reg_855 | tmp_89_fu_2778_p2);


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1007 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_36]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1014 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_62]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1028 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_30]);
end


always @ (ap_NS_fsm) begin
    ap_sig_bdd_1038 = (ap_const_lv1_1 == ap_NS_fsm[ap_const_lv32_19]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1045 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end


always @ (ap_NS_fsm) begin
    ap_sig_bdd_1053 = (ap_const_lv1_1 == ap_NS_fsm[ap_const_lv32_42]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1060 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_41]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1068 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1075 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1083 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1091 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1099 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1107 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1115 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1123 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1131 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_21]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1139 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_22]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1147 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_23]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1155 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_24]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1163 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_25]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1171 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_42]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1179 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_43]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1187 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_44]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1195 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_45]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1203 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_46]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1211 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_47]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1219 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_48]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1227 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_49]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1235 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1243 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1251 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1259 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_126 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1267 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1339 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1367 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1375 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1383 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1391 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1399 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1407 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1433 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_68]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1471 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1487 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_177 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_184 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_28]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_192 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_200 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_38]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_207 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_39]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_215 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_223 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_51]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_231 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_55]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_239 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_64]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_247 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_258 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_69]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_267 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_274 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_285 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_26]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_292 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_312 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_325 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_338 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_351 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_364 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_377 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_390 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_403 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_416 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_440 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_487 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_514 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_539 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_554 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_563 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_27]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_578 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_589 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_31]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_608 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_32]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_623 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_33]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_634 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_34]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_643 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_37]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_670 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_683 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_40]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_696 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_50]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_711 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_54]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_720 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_56]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_729 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_58]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_742 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_59]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_755 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_770 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_783 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_794 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_60]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_803 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_63]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_814 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_65]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_831 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_852 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_913 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_29]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_920 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_928 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_936 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_944 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_954 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_52]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_962 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_53]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_973 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_57]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_992 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_35]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_999 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_61]);
end

assign apl1_10_cast1_fu_2050_p1 = apl1_8_reg_3441;

assign apl1_10_cast_fu_2041_p1 = apl1_8_fu_2035_p2;

assign apl1_11_cast1_fu_2733_p1 = apl1_9_reg_3636;

assign apl1_11_cast_fu_2724_p1 = apl1_9_fu_2718_p2;

assign apl1_2_fu_2062_p2 = (ap_const_lv16_0 - apl1_10_cast1_fu_2050_p1);

assign apl1_3_cast_fu_2068_p1 = $signed(apl1_2_fu_2062_p2);

assign apl1_3_fu_2078_p3 = ((tmp_22_i1_fu_2072_p2[0:0] === 1'b1) ? apl1_2_fu_2062_p2 : tmp_77_fu_2058_p1);

assign apl1_4_cast_fu_2086_p1 = $signed(apl1_3_fu_2078_p3);

assign apl1_4_fu_2674_p2 = (apl_i1_v_cast_cast_fu_2667_p3 + tmp_18_i1_fu_2657_p4);

assign apl1_6_fu_2745_p2 = (ap_const_lv16_0 - apl1_11_cast1_fu_2733_p1);

assign apl1_7_fu_2761_p3 = ((tmp_22_i3_fu_2755_p2[0:0] === 1'b1) ? apl1_6_fu_2745_p2 : tmp_88_fu_2741_p1);

assign apl1_8_cast_fu_2751_p1 = $signed(apl1_6_fu_2745_p2);

assign apl1_8_fu_2035_p2 = (ap_const_lv15_3C00 - apl2_assign_fu_2023_p3);

assign apl1_9_cast_fu_2769_p1 = $signed(apl1_7_fu_2761_p3);

assign apl1_9_fu_2718_p2 = (ap_const_lv15_3C00 - apl2_assign_1_fu_2706_p3);

assign apl1_fu_1991_p2 = (apl_i_v_cast_cast_fu_1984_p3 + tmp_18_i_fu_1974_p4);

assign apl2_1_fu_2616_p2 = ($signed(tmp_10_i1_cast_cast_reg_3615) + $signed(tmp40_cast_fu_2612_p1));

assign apl2_assign_1_cast_fu_2713_p1 = $signed(apl2_assign_1_fu_2706_p3);

assign apl2_assign_1_fu_2706_p3 = ((tmp_13_i1_fu_2701_p2[0:0] === 1'b1) ? ap_const_lv15_5000 : tmp_87_reg_3625);

assign apl2_assign_cast_fu_2030_p1 = $signed(apl2_assign_fu_2023_p3);

assign apl2_assign_fu_2023_p3 = ((tmp_13_i_fu_2018_p2[0:0] === 1'b1) ? ap_const_lv15_5000 : tmp_76_reg_3430);

assign apl2_fu_1933_p2 = ($signed(tmp_10_i_cast_cast_reg_3420) + $signed(tmp28_cast1_fu_1929_p1));

assign apl_i1_v_cast_cast_fu_2667_p3 = ((tmp_83_reg_3600[0:0] === 1'b1) ? ap_const_lv32_FFFFFF40 : ap_const_lv32_C0);

assign apl_i_v_cast_cast_fu_1984_p3 = ((tmp_71_reg_3405[0:0] === 1'b1) ? ap_const_lv32_FFFFFF40 : ap_const_lv32_C0);

assign buff_addr_10_gep_fu_489_p3 = ap_const_lv64_A;

assign buff_addr_11_gep_fu_497_p3 = ap_const_lv64_B;

assign buff_addr_12_gep_fu_507_p3 = ap_const_lv64_C;

assign buff_addr_13_gep_fu_515_p3 = ap_const_lv64_D;

assign buff_addr_14_gep_fu_525_p3 = ap_const_lv64_E;

assign buff_addr_15_gep_fu_533_p3 = ap_const_lv64_F;

assign buff_addr_16_gep_fu_543_p3 = ap_const_lv64_10;

assign buff_addr_17_gep_fu_551_p3 = ap_const_lv64_11;

assign buff_addr_18_gep_fu_561_p3 = ap_const_lv64_12;

assign buff_addr_19_gep_fu_569_p3 = ap_const_lv64_13;

assign buff_addr_20_gep_fu_579_p3 = ap_const_lv64_14;

assign buff_addr_21_gep_fu_587_p3 = ap_const_lv64_15;

assign buff_addr_22_gep_fu_597_p3 = ap_const_lv64_16;

assign buff_addr_26_gep_fu_633_p3 = ap_const_lv64_36;

assign buff_addr_27_gep_fu_642_p3 = ap_const_lv64_32;

assign buff_addr_28_gep_fu_651_p3 = ap_const_lv64_37;

assign buff_addr_29_gep_fu_660_p3 = ap_const_lv64_33;

assign buff_addr_2_gep_fu_417_p3 = ap_const_lv64_2;

assign buff_addr_30_gep_fu_669_p3 = ap_const_lv64_38;

assign buff_addr_31_gep_fu_678_p3 = ap_const_lv64_30;

assign buff_addr_32_gep_fu_699_p3 = ap_const_lv64_31;

assign buff_addr_33_gep_fu_708_p3 = ap_const_lv64_34;

assign buff_addr_34_gep_fu_717_p3 = ap_const_lv64_35;

assign buff_addr_35_gep_fu_727_p3 = ap_const_lv64_3F;

assign buff_addr_36_gep_fu_736_p3 = ap_const_lv64_3B;

assign buff_addr_37_gep_fu_745_p3 = ap_const_lv64_40;

assign buff_addr_38_gep_fu_754_p3 = ap_const_lv64_3C;

assign buff_addr_39_gep_fu_763_p3 = ap_const_lv64_3A;

assign buff_addr_3_gep_fu_425_p3 = ap_const_lv64_3;

assign buff_addr_40_gep_fu_772_p3 = ap_const_lv64_39;

assign buff_addr_41_gep_fu_781_p3 = ap_const_lv64_3D;

assign buff_addr_42_gep_fu_790_p3 = ap_const_lv64_3E;

assign buff_addr_4_gep_fu_435_p3 = ap_const_lv64_4;

assign buff_addr_5_gep_fu_443_p3 = ap_const_lv64_5;

assign buff_addr_6_gep_fu_453_p3 = ap_const_lv64_6;

assign buff_addr_7_gep_fu_461_p3 = ap_const_lv64_7;

assign buff_addr_8_gep_fu_471_p3 = ap_const_lv64_8;

assign buff_addr_9_gep_fu_479_p3 = ap_const_lv64_9;

assign buff_addr_gep_fu_392_p3 = ap_const_lv64_0;

assign decis_fu_2183_p1 = $signed(tmp_58_reg_3503);

assign grp_encode_filtep_fu_840_al1 = reg_864;

assign grp_encode_filtep_fu_840_al2 = buff_q1;

assign grp_encode_filtep_fu_840_rlt1 = reg_855;

assign grp_encode_filtep_fu_840_rlt2 = buff_q0;

assign grp_encode_filtez_fu_828_ap_ce = ap_const_logic_1;

assign grp_encode_filtez_fu_828_ap_start = grp_encode_filtez_fu_828_ap_start_ap_start_reg;

assign grp_encode_filtez_fu_828_bpl_q0 = buff_q0;

assign grp_encode_filtez_fu_828_bpl_q1 = buff_q1;

assign grp_encode_quantl_fu_821_ap_start = grp_encode_quantl_fu_821_ap_start_ap_start_reg;

assign grp_encode_quantl_fu_821_detl = reg_855;

assign grp_encode_quantl_fu_821_el = tmp_42_reg_3312;

assign grp_encode_upzero_fu_808_ap_start = grp_encode_upzero_fu_808_ap_start_ap_start_reg;

assign grp_encode_upzero_fu_808_dlti_q0 = buff_q0;

assign grp_encode_upzero_fu_808_dlti_q1 = buff_q1;

assign grp_fu_1000_ce = ap_const_logic_1;

assign grp_fu_1000_p0 = ap_const_lv44_FFFFFFFF36C;

assign grp_fu_1009_ce = ap_const_logic_1;

assign grp_fu_1009_p0 = ap_const_lv43_5A8;

assign grp_fu_1018_ce = ap_const_logic_1;

assign grp_fu_1018_p0 = ap_const_lv43_7FFFFFFFD90;

assign grp_fu_1028_ce = ap_const_logic_1;

assign grp_fu_1028_p0 = ap_const_lv41_D4;

assign grp_fu_1037_ce = ap_const_logic_1;

assign grp_fu_1037_p0 = ap_const_lv39_7FFFFFFFD4;

assign grp_fu_1046_ce = ap_const_logic_1;

assign grp_fu_1046_p0 = ap_const_lv44_EDC;

assign grp_fu_1522_ce = ap_const_logic_1;

assign grp_fu_1795_ce = ap_const_logic_1;

assign grp_fu_1795_p1 = tmp_i1_fu_1787_p1;

assign grp_fu_1805_ce = ap_const_logic_1;

assign grp_fu_1805_p1 = tmp_i1_fu_1787_p1;

assign grp_fu_2101_ce = ap_const_logic_1;

assign grp_fu_2101_p0 = ap_const_lv42_234;

assign grp_fu_2230_ce = ap_const_logic_1;

assign grp_fu_2230_p1 = tmp_93_cast1_reg_3513;

assign grp_fu_2479_ce = ap_const_logic_1;

assign grp_fu_2479_p1 = tmp_i4_fu_2471_p1;

assign grp_fu_2489_ce = ap_const_logic_1;

assign grp_fu_2489_p1 = tmp_i4_fu_2471_p1;

assign grp_fu_890_ce = ap_const_logic_1;

assign grp_fu_890_p0 = ap_const_lv43_5A8;

assign grp_fu_899_ce = ap_const_logic_1;

assign grp_fu_899_p0 = ap_const_lv44_EDC;

assign grp_fu_908_ce = ap_const_logic_1;

assign grp_fu_908_p0 = ap_const_lv43_7FFFFFFFCB8;

assign grp_fu_918_ce = ap_const_logic_1;

assign grp_fu_918_p0 = ap_const_lv39_7FFFFFFFD4;

assign grp_fu_927_ce = ap_const_logic_1;

assign grp_fu_927_p0 = ap_const_lv41_D4;

assign grp_fu_936_ce = ap_const_logic_1;

assign grp_fu_936_p0 = ap_const_lv42_3FFFFFFFD90;

assign grp_fu_945_ce = ap_const_logic_1;

assign grp_fu_945_p0 = ap_const_lv44_FFFFFFFF36C;

assign grp_fu_954_ce = ap_const_logic_1;

assign grp_fu_954_p0 = ap_const_lv46_3C90;

assign grp_fu_964_ce = ap_const_logic_1;

assign grp_fu_964_p0 = ap_const_lv39_7FFFFFFFD4;

assign grp_fu_973_ce = ap_const_logic_1;

assign grp_fu_973_p0 = ap_const_lv39_7FFFFFFFD4;

assign grp_fu_982_ce = ap_const_logic_1;

assign grp_fu_982_p0 = ap_const_lv42_3FFFFFFFCB8;

assign grp_fu_991_ce = ap_const_logic_1;

assign grp_fu_991_p0 = ap_const_lv46_3C90;

assign nbh_assign_1_fu_2281_p2 = (wd_fu_2257_p4 + tmp_65_fu_2267_p6);

assign nbl_assign_1_fu_1597_p2 = (tmp_46_i_fu_1550_p4 + tmp_fu_1560_p18);

assign nbl_assign_2_cast_fu_1639_p1 = nbl_assign_2_fu_1631_p3;

assign nbl_assign_2_fu_1631_p3 = ((tmp_48_i_fu_1625_p2[0:0] === 1'b1) ? ap_const_lv15_4800 : tmp_68_fu_1621_p1);

assign nbl_assign_3_cast_fu_2323_p1 = nbl_assign_3_fu_2315_p3;

assign nbl_assign_3_fu_2315_p3 = ((tmp_51_i_fu_2309_p2[0:0] === 1'b1) ? ap_const_lv15_5800 : tmp_81_fu_2305_p1);

assign p_i1_fu_1944_p3 = ((tmp_12_i_fu_1938_p2[0:0] === 1'b1) ? ap_const_lv32_3000 : apl2_fu_1933_p2);

assign p_i2_fu_2299_p3 = ((tmp_80_reg_3543[0:0] === 1'b1) ? ap_const_lv31_0 : tmp_79_reg_3538);

assign p_i3_fu_2627_p3 = ((tmp_12_i1_fu_2621_p2[0:0] === 1'b1) ? ap_const_lv32_3000 : apl2_1_fu_2616_p2);

assign p_i_fu_1615_p3 = ((tmp_55_reg_3353[0:0] === 1'b1) ? ap_const_lv31_0 : tmp_47_reg_3348);

assign p_shl1_cast_fu_1249_p1 = $signed(p_shl1_fu_1241_p3);

assign p_shl1_fu_1241_p3 = {{reg_855}, {ap_const_lv2_0}};

assign p_shl2_cast_fu_1273_p1 = $signed(p_shl2_fu_1266_p3);

assign p_shl2_fu_1266_p3 = {{buff_load_11_reg_2838}, {ap_const_lv6_0}};

assign p_shl3_cast_fu_1284_p1 = $signed(p_shl3_fu_1277_p3);

assign p_shl3_fu_1277_p3 = {{buff_load_11_reg_2838}, {ap_const_lv4_0}};

assign p_shl4_cast_fu_1065_p1 = $signed(p_shl4_fu_1058_p3);

assign p_shl4_fu_1058_p3 = {{buff_load_32_reg_3013}, {ap_const_lv6_0}};

assign p_shl5_cast_fu_1076_p1 = $signed(p_shl5_fu_1069_p3);

assign p_shl5_fu_1069_p3 = {{buff_load_32_reg_3013}, {ap_const_lv4_0}};

assign p_shl6_cast_fu_1093_p1 = $signed(p_shl6_fu_1086_p3);

assign p_shl6_fu_1086_p3 = {{tqmf_ptr_1_load_reg_3094}, {ap_const_lv4_0}};

assign p_shl7_cast_fu_1104_p1 = $signed(p_shl7_fu_1097_p3);

assign p_shl7_fu_1097_p3 = {{tqmf_ptr_1_load_reg_3094}, {ap_const_lv2_0}};

assign p_shl_cast_fu_1237_p1 = $signed(p_shl_fu_1229_p3);

assign p_shl_fu_1229_p3 = {{reg_855}, {ap_const_lv4_0}};

assign p_shl_i1_cast_fu_1897_p1 = p_shl_i1_fu_1889_p3;

assign p_shl_i1_fu_1889_p3 = {{reg_855}, {ap_const_lv7_0}};

assign p_shl_i2_cast_fu_1964_p1 = p_shl_i2_fu_1956_p3;

assign p_shl_i2_fu_1956_p3 = {{reg_855}, {ap_const_lv8_0}};

assign p_shl_i3_cast_fu_2247_p1 = p_shl_i3_fu_2239_p3;

assign p_shl_i3_fu_2239_p3 = {{buff_q1}, {ap_const_lv7_0}};

assign p_shl_i4_cast_fu_2580_p1 = p_shl_i4_fu_2572_p3;

assign p_shl_i4_fu_2572_p3 = {{buff_q1}, {ap_const_lv7_0}};

assign p_shl_i5_cast_fu_2647_p1 = p_shl_i5_fu_2639_p3;

assign p_shl_i5_fu_2639_p3 = {{reg_864}, {ap_const_lv8_0}};

assign p_shl_i_cast_fu_1540_p1 = p_shl_i_fu_1532_p3;

assign p_shl_i_fu_1532_p3 = {{buff_q0}, {ap_const_lv7_0}};

assign qq4_code4_table_s_address0 = tmp_44_fu_1499_p1;

assign tmp10_fu_1367_p2 = ($signed(tmp_60_cast_fu_1321_p1) + $signed(tmp_73_2_cast_fu_1301_p1));

assign tmp11_fu_1377_p2 = ($signed(tmp_73_3_reg_3220) + $signed(tmp28_cast_fu_1373_p1));

assign tmp12_fu_1396_p2 = ($signed(tmp25_cast_fu_1390_p1) + $signed(tmp27_cast_fu_1393_p1));

assign tmp13_fu_1158_p2 = ($signed(tmp_76_7_cast_fu_1148_p1) + $signed(tmp_76_9_cast_fu_1155_p1));

assign tmp14_fu_1164_p2 = ($signed(tmp_76_8_cast_fu_1152_p1) + $signed(tmp13_fu_1158_p2));

assign tmp15_fu_1118_p2 = ($signed(tmp_76_5_cast_fu_1052_p1) + $signed(tmp_76_6_cast_fu_1055_p1));

assign tmp16_fu_1177_p2 = ($signed(tmp_76_4_cast_fu_1138_p1) + $signed(tmp33_cast_fu_1174_p1));

assign tmp17_fu_1183_p2 = ($signed(tmp30_cast_fu_1170_p1) + $signed(tmp16_fu_1177_p2));

assign tmp18_fu_1189_p2 = ($signed(tmp_76_1_reg_3175) + $signed(xb_cast_fu_1129_p1));

assign tmp19_fu_1194_p2 = ($signed(tmp_76_cast_fu_1132_p1) + $signed(tmp18_fu_1189_p2));

assign tmp20_cast_fu_1382_p1 = $signed(tmp4_reg_3261);

assign tmp20_fu_1124_p2 = ($signed(tmp_62_cast_fu_1114_p1) + $signed(tmp_76_2_reg_3115));

assign tmp21_cast_fu_1329_p1 = $signed(tmp3_fu_1324_p2);

assign tmp21_fu_1207_p2 = ($signed(tmp_76_3_cast_fu_1135_p1) + $signed(tmp38_cast_fu_1204_p1));

assign tmp22_fu_1213_p2 = ($signed(tmp35_cast_fu_1200_p1) + $signed(tmp21_fu_1207_p2));

assign tmp24_cast_fu_1402_p1 = $signed(tmp12_fu_1396_p2);

assign tmp25_cast_fu_1390_p1 = $signed(tmp9_reg_3271);

assign tmp26_cast_fu_1357_p1 = $signed(tmp8_fu_1351_p2);

assign tmp27_cast_fu_1393_p1 = $signed(tmp11_reg_3276);

assign tmp28_cast1_fu_1929_p1 = $signed(tmp28_fu_1924_p2);

assign tmp28_cast_fu_1373_p1 = $signed(tmp10_fu_1367_p2);

assign tmp28_fu_1924_p2 = ($signed(tmp_7_i_cast_cast_reg_3415) + $signed(tmp_4_i_cast_cast_fu_1921_p1));

assign tmp30_cast_fu_1170_p1 = $signed(tmp14_fu_1164_p2);

assign tmp33_cast_fu_1174_p1 = $signed(tmp15_reg_3205);

assign tmp34_cast_fu_1219_p1 = $signed(tmp22_fu_1213_p2);

assign tmp35_cast_fu_1200_p1 = $signed(tmp19_fu_1194_p2);

assign tmp38_cast_fu_1204_p1 = $signed(tmp20_reg_3210);

assign tmp3_fu_1324_p2 = ($signed(tmp_73_7_reg_3235) + $signed(tmp_73_9_cast_fu_1318_p1));

assign tmp40_cast_fu_2612_p1 = $signed(tmp40_fu_2607_p2);

assign tmp40_fu_2607_p2 = ($signed(tmp_7_i1_cast_cast_reg_3610) + $signed(tmp_4_i1_cast_cast_fu_2604_p1));

assign tmp4_fu_1333_p2 = ($signed(tmp_73_8_cast_fu_1315_p1) + $signed(tmp21_cast_fu_1329_p1));

assign tmp5_fu_1339_p2 = ($signed(tmp_73_5_cast_fu_1309_p1) + $signed(tmp_73_6_cast_fu_1312_p1));

assign tmp6_fu_1345_p2 = ($signed(tmp_73_4_cast_fu_1305_p1) + $signed(tmp5_fu_1339_p2));

assign tmp7_fu_1385_p2 = ($signed(tmp20_cast_fu_1382_p1) + $signed(tmp6_reg_3266));

assign tmp8_fu_1351_p2 = ($signed(tmp_73_1_fu_1288_p2) + $signed(xa_cast_fu_1259_p1));

assign tmp9_fu_1361_p2 = ($signed(tmp_73_cast_fu_1263_p1) + $signed(tmp26_cast_fu_1357_p1));

assign tmp_12_i1_fu_2621_p2 = ($signed(apl2_1_fu_2616_p2) > $signed(32'b11000000000000)? 1'b1: 1'b0);

assign tmp_12_i_fu_1938_p2 = ($signed(apl2_fu_1933_p2) > $signed(32'b11000000000000)? 1'b1: 1'b0);

assign tmp_13_i1_fu_2701_p2 = ($signed(p_i3_reg_3620) < $signed(32'b11111111111111111101000000000000)? 1'b1: 1'b0);

assign tmp_13_i_fu_2018_p2 = ($signed(p_i1_reg_3425) < $signed(32'b11111111111111111101000000000000)? 1'b1: 1'b0);

assign tmp_18_i1_fu_2657_p4 = {{tmp_i5_fu_2651_p2[ap_const_lv32_27 : ap_const_lv32_8]}};

assign tmp_18_i_fu_1974_p4 = {{tmp_i2_fu_1968_p2[ap_const_lv32_27 : ap_const_lv32_8]}};

assign tmp_20_i1_fu_2045_p2 = ($signed(apl1_reg_3435) > $signed(apl1_10_cast_fu_2041_p1)? 1'b1: 1'b0);

assign tmp_20_i3_fu_2728_p2 = ($signed(apl1_4_reg_3630) > $signed(apl1_11_cast_fu_2724_p1)? 1'b1: 1'b0);

assign tmp_22_i1_fu_2072_p2 = ($signed(wd3_0_apl1_i_fu_2053_p3) < $signed(apl1_3_cast_fu_2068_p1)? 1'b1: 1'b0);

assign tmp_22_i3_fu_2755_p2 = ($signed(wd3_0_apl1_i1_fu_2736_p3) < $signed(apl1_8_cast_fu_2751_p1)? 1'b1: 1'b0);

assign tmp_24_fu_1837_p4 = {{buff_q1[ap_const_lv32_1F : ap_const_lv32_5]}};

assign tmp_25_fu_1847_p1 = $signed(tmp_24_fu_1837_p4);

assign tmp_25_i1_cast_fu_2422_p1 = tmp_25_i1_fu_2417_p2;

assign tmp_25_i1_fu_2417_p2 = ($signed(ap_const_lv4_B) - $signed(wd2_4_cast_reg_3548));

assign tmp_25_i_cast_fu_1754_p1 = tmp_25_i_fu_1749_p2;

assign tmp_25_i_fu_1749_p2 = ($signed(ap_const_lv4_9) - $signed(wd2_cast_reg_3358));

assign tmp_31_fu_2531_p1 = $signed(tmp_30_reg_3595);

assign tmp_34_fu_1108_p2 = ($signed(p_shl6_cast_fu_1093_p1) - $signed(p_shl7_cast_fu_1104_p1));

assign tmp_35_fu_1412_p2 = (xb_1_reg_3255 + xa_1_fu_1406_p2);

assign tmp_37_fu_1433_p2 = (xa_1_fu_1406_p2 - xb_1_reg_3255);

assign tmp_41_fu_1466_p2 = (reg_883 + grp_encode_filtep_fu_840_ap_return);

assign tmp_42_fu_1478_p2 = (tmp_36_reg_3281 - tmp_41_fu_1466_p2);

assign tmp_43_fu_1489_p4 = {{grp_encode_quantl_fu_821_ap_return[ap_const_lv32_1F : ap_const_lv32_2]}};

assign tmp_44_fu_1499_p1 = $signed(tmp_43_fu_1489_p4);

assign tmp_46_fu_1664_p4 = {{grp_fu_1522_p2[ap_const_lv32_2E : ap_const_lv32_F]}};

assign tmp_46_i_fu_1550_p4 = {{tmp_i_fu_1544_p2[ap_const_lv32_26 : ap_const_lv32_7]}};

assign tmp_47_fu_1603_p1 = nbl_assign_1_fu_1597_p2[30:0];

assign tmp_48_i_fu_1625_p2 = (p_i_fu_1615_p3 > ap_const_lv31_4800? 1'b1: 1'b0);

assign tmp_49_fu_1771_p2 = (reg_883 + tmp_46_fu_1664_p4);

assign tmp_4_i1_cast_cast_fu_2604_p1 = $signed(tmp_85_reg_3605);

assign tmp_4_i_cast_cast_fu_1921_p1 = $signed(tmp_74_reg_3410);

assign tmp_50_fu_2005_p2 = (sl + dlt);

assign tmp_51_i_fu_2309_p2 = (p_i2_fu_2299_p3 > ap_const_lv31_5800? 1'b1: 1'b0);

assign tmp_53_fu_2113_p2 = (grp_encode_filtep_fu_840_ap_return + reg_883);

assign tmp_54_fu_2129_p2 = (xh - tmp_53_fu_2113_p2);

assign tmp_56_fu_2159_p3 = ((tmp_78_reg_3495[0:0] === 1'b1) ? ap_const_lv2_1 : ap_const_lv2_3);

assign tmp_59_encode_abs_fu_850_n = tmp_54_reg_3490;

assign tmp_60_cast_fu_1321_p1 = $signed(tmp_33_reg_3250);

assign tmp_60_fu_2186_p2 = ($signed(tmp_59_encode_abs_fu_850_ap_return) > $signed(decis_fu_2183_p1)? 1'b1: 1'b0);

assign tmp_61_fu_2192_p3 = ((tmp_78_reg_3495[0:0] === 1'b1) ? ap_const_lv2_0 : ap_const_lv2_2);

assign tmp_62_cast_fu_1114_p1 = $signed(tmp_34_fu_1108_p2);

assign tmp_64_fu_2439_p4 = {{grp_fu_2230_p2[ap_const_lv32_2E : ap_const_lv32_F]}};

assign tmp_67_fu_2455_p2 = (reg_883 + tmp_64_fu_2439_p4);

assign tmp_68_fu_1621_p1 = p_i_fu_1615_p3[14:0];

assign tmp_69_fu_2688_p2 = (sh + dh);

assign tmp_70_fu_1764_p2 = wd3_fu_1758_p2 << ap_const_lv32_3;

assign tmp_71_fu_1823_p3 = grp_fu_1795_p2[ap_const_lv32_3F];

assign tmp_73_1_fu_1288_p2 = ($signed(p_shl2_cast_fu_1273_p1) - $signed(p_shl3_cast_fu_1284_p1));

assign tmp_73_2_cast_fu_1301_p1 = $signed(tmp_73_2_fu_1294_p3);

assign tmp_73_2_fu_1294_p3 = {{buff_load_13_reg_2863}, {ap_const_lv7_0}};

assign tmp_73_4_cast_fu_1305_p1 = $signed(grp_fu_1046_p2);

assign tmp_73_5_cast_fu_1309_p1 = $signed(tmp_73_5_reg_3225);

assign tmp_73_6_cast_fu_1312_p1 = $signed(tmp_73_6_reg_3230);

assign tmp_73_8_cast_fu_1315_p1 = $signed(tmp_73_8_reg_3240);

assign tmp_73_9_cast_fu_1318_p1 = $signed(tmp_73_9_reg_3245);

assign tmp_73_cast_fu_1263_p1 = $signed(tmp_s_reg_3215);

assign tmp_73_fu_1851_p4 = {{wd2_1_fu_1831_p2[ap_const_lv32_22 : ap_const_lv32_7]}};

assign tmp_74_fu_1861_p3 = ((tmp_71_fu_1823_p3[0:0] === 1'b1) ? tmp_25_fu_1847_p1 : tmp_73_fu_1851_p4);

assign tmp_75_fu_1869_p3 = grp_fu_1805_p2[ap_const_lv32_3F];

assign tmp_76_3_cast_fu_1135_p1 = $signed(tmp_76_3_reg_3180);

assign tmp_76_4_cast_fu_1138_p1 = $signed(tmp_76_4_reg_3190);

assign tmp_76_5_cast_fu_1052_p1 = $signed(tmp_76_5_reg_3130);

assign tmp_76_6_cast_fu_1055_p1 = $signed(tmp_76_6_reg_3140);

assign tmp_76_7_cast_fu_1148_p1 = $signed(tmp_76_7_fu_1141_p3);

assign tmp_76_7_fu_1141_p3 = {{buff_load_30_reg_2989}, {ap_const_lv7_0}};

assign tmp_76_8_cast_fu_1152_p1 = $signed(tmp_76_8_reg_3195);

assign tmp_76_8_fu_1080_p2 = ($signed(p_shl4_cast_fu_1065_p1) - $signed(p_shl5_cast_fu_1076_p1));

assign tmp_76_9_cast_fu_1155_p1 = $signed(tmp_76_9_reg_3200);

assign tmp_76_cast_fu_1132_p1 = $signed(tmp_32_reg_3170);

assign tmp_76_fu_1952_p1 = p_i1_fu_1944_p3[14:0];

assign tmp_77_fu_2058_p1 = wd3_0_apl1_i_fu_2053_p3[15:0];

assign tmp_79_fu_2287_p1 = nbh_assign_1_fu_2281_p2[30:0];

assign tmp_7_i1_cast_cast_fu_2560_p3 = ((tmp_86_fu_2552_p3[0:0] === 1'b1) ? ap_const_lv29_1FFFFF80 : ap_const_lv29_80);

assign tmp_7_i_cast_cast_fu_1877_p3 = ((tmp_75_fu_1869_p3[0:0] === 1'b1) ? ap_const_lv29_1FFFFF80 : ap_const_lv29_80);

assign tmp_81_fu_2305_p1 = p_i2_fu_2299_p3[14:0];

assign tmp_82_fu_2432_p2 = wd3_2_fu_2426_p2 << ap_const_lv32_3;

assign tmp_83_fu_2517_p3 = grp_fu_2479_p2[ap_const_lv32_3F];

assign tmp_84_fu_2534_p4 = {{wd2_3_fu_2525_p2[ap_const_lv32_22 : ap_const_lv32_7]}};

assign tmp_85_fu_2544_p3 = ((tmp_83_fu_2517_p3[0:0] === 1'b1) ? tmp_31_fu_2531_p1 : tmp_84_fu_2534_p4);

assign tmp_86_fu_2552_p3 = grp_fu_2489_p2[ap_const_lv32_3F];

assign tmp_87_fu_2635_p1 = p_i3_fu_2627_p3[14:0];

assign tmp_88_fu_2741_p1 = wd3_0_apl1_i1_fu_2736_p3[15:0];

assign tmp_89_fu_2778_p2 = ih << ap_const_lv32_6;

assign tmp_8_i1_cast_fu_2568_p1 = $signed(buff_q1);

assign tmp_8_i_cast_fu_1885_p1 = reg_855;

assign tmp_92_cast_cast_fu_2166_p3 = ((tmp_78_reg_3495[0:0] === 1'b1) ? ap_const_lv32_1 : ap_const_lv32_3);

assign tmp_93_cast1_fu_2179_p1 = reg_855;

assign tmp_98_cast_cast_fu_2199_p3 = ((tmp_78_reg_3495[0:0] === 1'b1) ? ap_const_lv32_0 : ap_const_lv32_2);

assign tmp_9_i1_fu_2584_p2 = ($signed(p_shl_i4_cast_fu_2580_p1) - $signed(tmp_8_i1_cast_fu_2568_p1));

assign tmp_9_i_fu_1901_p2 = ($signed(p_shl_i1_cast_fu_1897_p1) - $signed(tmp_8_i_cast_fu_1885_p1));

assign tmp_i1_fu_1787_p1 = $signed(plt);

assign tmp_i2_cast_fu_1917_p1 = reg_855;

assign tmp_i2_fu_1968_p2 = ($signed(p_shl_i2_cast_fu_1964_p1) - $signed(tmp_i2_cast_fu_1917_p1));

assign tmp_i3_cast_fu_2235_p1 = $signed(buff_q1);

assign tmp_i3_fu_2251_p2 = ($signed(p_shl_i3_cast_fu_2247_p1) - $signed(tmp_i3_cast_fu_2235_p1));

assign tmp_i4_fu_2471_p1 = $signed(ph);

assign tmp_i5_cast_fu_2600_p1 = reg_864;

assign tmp_i5_fu_2651_p2 = ($signed(p_shl_i5_cast_fu_2647_p1) - $signed(tmp_i5_cast_fu_2600_p1));

assign tmp_i_cast_fu_1528_p1 = $signed(buff_q0);

assign tmp_i_fu_1544_p2 = ($signed(p_shl_i_cast_fu_1540_p1) - $signed(tmp_i_cast_fu_1528_p1));

assign tqmf_ptr_1_gep_fu_605_p3 = ap_const_lv64_17;

assign tqmf_ptr_gep_fu_400_p3 = ap_const_lv64_1;

assign wd2_1_cast_fu_1819_p1 = $signed(wd2_fu_1811_p3);

assign wd2_1_fu_1831_p2 = ($signed(ap_const_lv35_0) - $signed(wd2_1_cast_fu_1819_p1));

assign wd2_2_fu_2505_p3 = {{reg_864}, {ap_const_lv2_0}};

assign wd2_3_fu_2525_p2 = ($signed(ap_const_lv35_0) - $signed(wd2_5_cast_fu_2513_p1));

assign wd2_5_cast_fu_2513_p1 = $signed(wd2_2_fu_2505_p3);

assign wd2_fu_1811_p3 = {{buff_q1}, {ap_const_lv2_0}};

assign wd3_0_apl1_i1_fu_2736_p3 = ((tmp_20_i3_reg_3646[0:0] === 1'b1) ? apl1_11_cast_reg_3641 : apl1_4_reg_3630);

assign wd3_0_apl1_i_fu_2053_p3 = ((tmp_20_i1_reg_3451[0:0] === 1'b1) ? apl1_10_cast_reg_3446 : apl1_reg_3435);

assign wd3_2_fu_2426_p2 = $signed(tmp_66_fu_2348_p34) >>> tmp_25_i1_cast_fu_2422_p1;

assign wd3_fu_1758_p2 = $signed(tmp_48_fu_1680_p34) >>> tmp_25_i_cast_fu_1754_p1;

assign wd_fu_2257_p4 = {{tmp_i3_fu_2251_p2[ap_const_lv32_26 : ap_const_lv32_7]}};

assign xa_1_fu_1406_p2 = ($signed(tmp7_fu_1385_p2) + $signed(tmp24_cast_fu_1402_p1));

assign xa_cast_fu_1259_p1 = $signed(xa_fu_1253_p2);

assign xa_fu_1253_p2 = ($signed(p_shl_cast_fu_1237_p1) - $signed(p_shl1_cast_fu_1249_p1));

assign xb_1_fu_1223_p2 = ($signed(tmp17_fu_1183_p2) + $signed(tmp34_cast_fu_1219_p1));

assign xb_cast_fu_1129_p1 = $signed(xb_reg_3165);
always @ (posedge ap_clk) begin
    ih[31:2] <= 30'b000000000000000000000000000000;
    buff_addr_reg_2790[6:0] <= 7'b0000000;
    tqmf_ptr_reg_2796[6:0] <= 7'b0000001;
    buff_addr_2_reg_2802[6:0] <= 7'b0000010;
    buff_addr_3_reg_2808[6:0] <= 7'b0000011;
    buff_addr_4_reg_2826[6:0] <= 7'b0000100;
    buff_addr_5_reg_2832[6:0] <= 7'b0000101;
    buff_addr_6_reg_2851[6:0] <= 7'b0000110;
    buff_addr_7_reg_2857[6:0] <= 7'b0000111;
    buff_addr_8_reg_2875[6:0] <= 7'b0001000;
    buff_addr_9_reg_2881[6:0] <= 7'b0001001;
    buff_addr_10_reg_2899[6:0] <= 7'b0001010;
    buff_addr_11_reg_2905[6:0] <= 7'b0001011;
    buff_addr_12_reg_2923[6:0] <= 7'b0001100;
    buff_addr_13_reg_2929[6:0] <= 7'b0001101;
    buff_addr_14_reg_2947[6:0] <= 7'b0001110;
    buff_addr_15_reg_2953[6:0] <= 7'b0001111;
    buff_addr_16_reg_2971[6:0] <= 7'b0010000;
    buff_addr_17_reg_2977[6:0] <= 7'b0010001;
    buff_addr_18_reg_2995[6:0] <= 7'b0010010;
    buff_addr_19_reg_3001[6:0] <= 7'b0010011;
    buff_addr_20_reg_3020[6:0] <= 7'b0010100;
    buff_addr_21_reg_3026[6:0] <= 7'b0010101;
    buff_addr_22_reg_3047[6:0] <= 7'b0010110;
    tqmf_ptr_1_reg_3053[6:0] <= 7'b0010111;
    tmp_76_8_reg_3195[3:0] <= 4'b0000;
    buff_addr_26_reg_3286[6:0] <= 7'b0110110;
    buff_addr_27_reg_3291[6:0] <= 7'b0110010;
    buff_addr_28_reg_3296[6:0] <= 7'b0110111;
    buff_addr_29_reg_3302[6:0] <= 7'b0110011;
    buff_addr_30_reg_3307[6:0] <= 7'b0111000;
    buff_addr_31_reg_3317[6:0] <= 7'b0110000;
    buff_addr_32_reg_3327[6:0] <= 7'b0110001;
    buff_addr_33_reg_3373[6:0] <= 7'b0110100;
    buff_addr_34_reg_3379[6:0] <= 7'b0110101;
    tmp_7_i_cast_cast_reg_3415[7:0] <= 8'b10000000;
    apl1_10_cast_reg_3446[31:15] <= 17'b00000000000000000;
    buff_addr_35_reg_3456[6:0] <= 7'b0111111;
    buff_addr_36_reg_3462[6:0] <= 7'b0111011;
    buff_addr_37_reg_3468[6:0] <= 7'b1000000;
    buff_addr_38_reg_3474[6:0] <= 7'b0111100;
    buff_addr_39_reg_3479[6:0] <= 7'b0111010;
    buff_addr_40_reg_3527[6:0] <= 7'b0111001;
    buff_addr_41_reg_3563[6:0] <= 7'b0111101;
    buff_addr_42_reg_3568[6:0] <= 7'b0111110;
    tmp_7_i1_cast_cast_reg_3610[7:0] <= 8'b10000000;
    apl1_11_cast_reg_3641[31:15] <= 17'b00000000000000000;
end



endmodule //encode

