// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Thu Oct 12 10:13:32 2023
// Host        : Kamal-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ scharr_design_scharr_accel_0_0_sim_netlist.v
// Design      : scharr_design_scharr_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TUSER,
    img_inp_TLAST,
    img_inp_TID,
    img_inp_TDEST,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST,
    img_inp_TVALID,
    img_inp_TREADY,
    img_out_TVALID,
    img_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_OPERATION:M_AXIS_RESULT:S_AXIS_C:S_AXIS_B:S_AXIS_A, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]img_inp_TDATA;
  input [2:0]img_inp_TKEEP;
  input [2:0]img_inp_TSTRB;
  input [0:0]img_inp_TUSER;
  input [0:0]img_inp_TLAST;
  input [0:0]img_inp_TID;
  input [0:0]img_inp_TDEST;
  output [7:0]img_out_TDATA;
  output [0:0]img_out_TKEEP;
  output [0:0]img_out_TSTRB;
  output [0:0]img_out_TUSER;
  output [0:0]img_out_TLAST;
  output [0:0]img_out_TID;
  output [0:0]img_out_TDEST;
  input img_inp_TVALID;
  output img_inp_TREADY;
  output img_out_TVALID;
  input img_out_TREADY;

  wire \<const0> ;
  wire [15:8]Block_entry2_proc_U0_ap_return_0;
  wire [7:0]Block_entry2_proc_U0_ap_return_4;
  wire [31:16]Block_entry2_proc_U0_ap_return_6;
  wire [31:0]Block_entry2_proc_U0_ap_return_7;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_13;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_15;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_16;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_33;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_34;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_37;
  wire [7:0]Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_din;
  wire [7:0]Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_din;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_20;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_22;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_24;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_26;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_27;
  wire [9:0]accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din;
  wire [31:0]alpha;
  wire [31:0]alpha_c_dout;
  wire alpha_c_empty_n;
  wire alpha_c_full_n;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_6;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_13;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_dst_1_cols_channel;
  wire ap_sync_channel_write_dst_1_rows_channel;
  wire ap_sync_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_channel_write_p_dst_cols_channel;
  wire ap_sync_channel_write_p_dst_rows_channel;
  wire ap_sync_channel_write_p_dstgx_cols_channel;
  wire ap_sync_channel_write_p_dstgx_rows_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9;
  wire [23:0]axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_15;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_17;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_18;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_19;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_20;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_21;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_22;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_23;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_24;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_25;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_26;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_27;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_28;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_29;
  wire axis2xfMat_24_16_2160_3840_1_U0_n_30;
  wire [31:0]cols;
  wire control_s_axi_U_n_148;
  wire control_s_axi_U_n_149;
  wire control_s_axi_U_n_16;
  wire control_s_axi_U_n_17;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_15;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_18;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_19;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_22;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_24;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_n_25;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire dst_1_cols_channel_U_n_12;
  wire dst_1_cols_channel_U_n_13;
  wire dst_1_cols_channel_U_n_14;
  wire dst_1_cols_channel_U_n_15;
  wire dst_1_cols_channel_U_n_16;
  wire dst_1_cols_channel_U_n_48;
  wire dst_1_cols_channel_U_n_49;
  wire dst_1_cols_channel_U_n_50;
  wire dst_1_cols_channel_U_n_51;
  wire dst_1_cols_channel_U_n_52;
  wire dst_1_cols_channel_U_n_53;
  wire dst_1_cols_channel_U_n_54;
  wire dst_1_cols_channel_U_n_55;
  wire dst_1_cols_channel_U_n_56;
  wire dst_1_cols_channel_U_n_57;
  wire dst_1_cols_channel_U_n_58;
  wire dst_1_cols_channel_U_n_59;
  wire dst_1_cols_channel_U_n_60;
  wire dst_1_cols_channel_U_n_61;
  wire dst_1_cols_channel_U_n_62;
  wire dst_1_cols_channel_U_n_63;
  wire dst_1_cols_channel_U_n_64;
  wire dst_1_cols_channel_U_n_65;
  wire dst_1_cols_channel_U_n_66;
  wire dst_1_cols_channel_U_n_67;
  wire dst_1_cols_channel_U_n_68;
  wire dst_1_cols_channel_U_n_69;
  wire dst_1_cols_channel_U_n_70;
  wire dst_1_cols_channel_U_n_71;
  wire dst_1_cols_channel_U_n_72;
  wire dst_1_cols_channel_U_n_73;
  wire dst_1_cols_channel_U_n_74;
  wire dst_1_cols_channel_U_n_75;
  wire dst_1_cols_channel_U_n_76;
  wire dst_1_cols_channel_U_n_77;
  wire dst_1_cols_channel_U_n_78;
  wire dst_1_cols_channel_U_n_79;
  wire dst_1_cols_channel_U_n_80;
  wire dst_1_cols_channel_U_n_81;
  wire dst_1_cols_channel_U_n_82;
  wire dst_1_cols_channel_U_n_83;
  wire dst_1_cols_channel_U_n_84;
  wire dst_1_cols_channel_U_n_85;
  wire dst_1_cols_channel_U_n_86;
  wire dst_1_cols_channel_U_n_87;
  wire dst_1_cols_channel_U_n_88;
  wire dst_1_cols_channel_U_n_89;
  wire dst_1_cols_channel_U_n_90;
  wire dst_1_cols_channel_U_n_91;
  wire dst_1_cols_channel_U_n_92;
  wire dst_1_cols_channel_U_n_93;
  wire dst_1_cols_channel_U_n_94;
  wire [30:0]dst_1_cols_channel_dout;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_cols_channel_full_n;
  wire [7:0]dst_1_data_dout;
  wire dst_1_data_empty_n;
  wire dst_1_data_full_n;
  wire dst_1_rows_channel_U_n_12;
  wire dst_1_rows_channel_U_n_13;
  wire dst_1_rows_channel_U_n_14;
  wire dst_1_rows_channel_U_n_15;
  wire dst_1_rows_channel_U_n_29;
  wire dst_1_rows_channel_U_n_30;
  wire dst_1_rows_channel_U_n_31;
  wire dst_1_rows_channel_U_n_32;
  wire dst_1_rows_channel_U_n_33;
  wire dst_1_rows_channel_U_n_34;
  wire dst_1_rows_channel_U_n_35;
  wire dst_1_rows_channel_U_n_36;
  wire dst_1_rows_channel_U_n_37;
  wire dst_1_rows_channel_U_n_38;
  wire dst_1_rows_channel_U_n_39;
  wire dst_1_rows_channel_U_n_40;
  wire dst_1_rows_channel_U_n_41;
  wire dst_1_rows_channel_U_n_42;
  wire dst_1_rows_channel_U_n_43;
  wire dst_1_rows_channel_U_n_44;
  wire dst_1_rows_channel_U_n_45;
  wire dst_1_rows_channel_U_n_46;
  wire dst_1_rows_channel_U_n_47;
  wire dst_1_rows_channel_U_n_48;
  wire dst_1_rows_channel_U_n_49;
  wire dst_1_rows_channel_U_n_50;
  wire dst_1_rows_channel_U_n_51;
  wire dst_1_rows_channel_U_n_52;
  wire dst_1_rows_channel_U_n_53;
  wire dst_1_rows_channel_U_n_54;
  wire dst_1_rows_channel_U_n_55;
  wire dst_1_rows_channel_U_n_56;
  wire dst_1_rows_channel_U_n_57;
  wire dst_1_rows_channel_U_n_58;
  wire dst_1_rows_channel_U_n_59;
  wire dst_1_rows_channel_U_n_60;
  wire dst_1_rows_channel_U_n_61;
  wire [11:0]dst_1_rows_channel_dout;
  wire dst_1_rows_channel_empty_n;
  wire dst_1_rows_channel_full_n;
  wire full_n;
  wire full_n_5;
  wire \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0;
  wire \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_block_pp0_stage0_subdone ;
  wire \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1 ;
  wire \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3 ;
  wire [23:0]\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_d1 ;
  wire [23:0]\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_d1 ;
  wire \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/cmp_i_i603_i_reg_614 ;
  wire \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ;
  wire \grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ;
  wire [23:0]\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_d1 ;
  wire [1:1]\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/trunc_ln350_reg_594 ;
  wire \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ;
  wire [11:0]i_fu_62_reg;
  wire [11:0]i_fu_76_reg;
  wire icmp_ln104_reg_211;
  wire icmp_ln58_fu_351_p2;
  wire icmp_ln75_fu_132_p2;
  wire icmp_ln79_fu_141_p2;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire img_out_TVALID;
  wire in_mat_cols_c15_channel_U_n_11;
  wire in_mat_cols_c15_channel_U_n_12;
  wire in_mat_cols_c15_channel_U_n_13;
  wire in_mat_cols_c15_channel_U_n_14;
  wire in_mat_cols_c15_channel_U_n_15;
  wire in_mat_cols_c15_channel_U_n_16;
  wire in_mat_cols_c15_channel_U_n_17;
  wire in_mat_cols_c15_channel_U_n_18;
  wire in_mat_cols_c15_channel_U_n_19;
  wire in_mat_cols_c15_channel_U_n_20;
  wire in_mat_cols_c15_channel_U_n_21;
  wire in_mat_cols_c15_channel_U_n_22;
  wire in_mat_cols_c15_channel_U_n_23;
  wire in_mat_cols_c15_channel_U_n_24;
  wire in_mat_cols_c15_channel_U_n_25;
  wire in_mat_cols_c15_channel_U_n_26;
  wire in_mat_cols_c15_channel_U_n_27;
  wire in_mat_cols_c15_channel_U_n_28;
  wire in_mat_cols_c15_channel_U_n_29;
  wire in_mat_cols_c15_channel_U_n_30;
  wire in_mat_cols_c15_channel_U_n_47;
  wire in_mat_cols_c15_channel_U_n_48;
  wire in_mat_cols_c15_channel_U_n_49;
  wire in_mat_cols_c15_channel_U_n_50;
  wire in_mat_cols_c15_channel_U_n_51;
  wire in_mat_cols_c15_channel_U_n_52;
  wire [15:0]in_mat_cols_c15_channel_dout;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c15_channel_full_n;
  wire [15:0]in_mat_cols_c_dout;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_U_n_9;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c14_channel_U_n_12;
  wire in_mat_rows_c14_channel_U_n_13;
  wire in_mat_rows_c14_channel_U_n_14;
  wire in_mat_rows_c14_channel_U_n_15;
  wire in_mat_rows_c14_channel_U_n_16;
  wire in_mat_rows_c14_channel_U_n_17;
  wire in_mat_rows_c14_channel_U_n_18;
  wire in_mat_rows_c14_channel_U_n_19;
  wire in_mat_rows_c14_channel_U_n_20;
  wire in_mat_rows_c14_channel_U_n_21;
  wire in_mat_rows_c14_channel_U_n_22;
  wire in_mat_rows_c14_channel_U_n_23;
  wire in_mat_rows_c14_channel_U_n_24;
  wire in_mat_rows_c14_channel_U_n_25;
  wire in_mat_rows_c14_channel_U_n_26;
  wire in_mat_rows_c14_channel_U_n_27;
  wire in_mat_rows_c14_channel_U_n_28;
  wire in_mat_rows_c14_channel_U_n_29;
  wire in_mat_rows_c14_channel_U_n_30;
  wire in_mat_rows_c14_channel_U_n_31;
  wire in_mat_rows_c14_channel_U_n_48;
  wire in_mat_rows_c14_channel_U_n_49;
  wire in_mat_rows_c14_channel_U_n_50;
  wire in_mat_rows_c14_channel_U_n_51;
  wire in_mat_rows_c14_channel_U_n_52;
  wire in_mat_rows_c14_channel_U_n_53;
  wire in_mat_rows_c14_channel_U_n_54;
  wire in_mat_rows_c14_channel_U_n_55;
  wire in_mat_rows_c14_channel_U_n_56;
  wire in_mat_rows_c14_channel_U_n_57;
  wire in_mat_rows_c14_channel_U_n_58;
  wire in_mat_rows_c14_channel_U_n_59;
  wire in_mat_rows_c14_channel_U_n_60;
  wire [15:0]in_mat_rows_c14_channel_dout;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c14_channel_full_n;
  wire [15:0]in_mat_rows_c_dout;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire interrupt;
  wire [0:0]mOutPtr;
  wire [0:0]mOutPtr_9;
  wire [15:0]p_dst_cols_channel_dout;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_cols_channel_full_n;
  wire p_dst_data_U_n_10;
  wire p_dst_data_U_n_9;
  wire [9:0]p_dst_data_dout;
  wire p_dst_data_empty_n;
  wire p_dst_data_full_n;
  wire p_dst_rows_channel_U_n_12;
  wire [15:0]p_dst_rows_channel_dout;
  wire p_dst_rows_channel_empty_n;
  wire p_dst_rows_channel_full_n;
  wire p_dstgx_cols_channel_U_n_11;
  wire [15:0]p_dstgx_cols_channel_dout;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_cols_channel_full_n;
  wire [7:0]p_dstgx_data_dout;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_data_full_n;
  wire p_dstgx_rows_channel_U_n_12;
  wire [15:0]p_dstgx_rows_channel_dout;
  wire p_dstgx_rows_channel_empty_n;
  wire p_dstgx_rows_channel_full_n;
  wire p_dstgy_data_U_n_11;
  wire [7:0]p_dstgy_data_dout;
  wire p_dstgy_data_empty_n;
  wire p_dstgy_data_full_n;
  wire push;
  wire push_0;
  wire push_1;
  wire push_10;
  wire push_11;
  wire push_12;
  wire push_2;
  wire push_3;
  wire push_4;
  wire push_7;
  wire push_8;
  wire \regslice_both_img_out_V_data_V_U/B_V_data_1_sel_wr01_out ;
  wire rev_fu_108_p2;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]shift;
  wire shift_c_U_n_11;
  wire shift_c_U_n_12;
  wire shift_c_U_n_13;
  wire shift_c_U_n_46;
  wire shift_c_U_n_47;
  wire shift_c_U_n_48;
  wire shift_c_U_n_49;
  wire shift_c_U_n_50;
  wire shift_c_U_n_51;
  wire shift_c_U_n_52;
  wire shift_c_U_n_53;
  wire shift_c_U_n_54;
  wire shift_c_U_n_55;
  wire shift_c_U_n_56;
  wire shift_c_U_n_57;
  wire shift_c_U_n_58;
  wire shift_c_U_n_59;
  wire shift_c_U_n_60;
  wire shift_c_U_n_61;
  wire shift_c_U_n_62;
  wire shift_c_U_n_63;
  wire shift_c_U_n_64;
  wire shift_c_U_n_65;
  wire shift_c_U_n_66;
  wire shift_c_U_n_67;
  wire shift_c_U_n_68;
  wire shift_c_U_n_69;
  wire shift_c_U_n_70;
  wire shift_c_U_n_71;
  wire shift_c_U_n_72;
  wire shift_c_U_n_73;
  wire [31:0]shift_c_dout;
  wire shift_c_empty_n;
  wire shift_c_full_n;
  wire start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_11;
  wire start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_13;
  wire start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  wire start_once_reg;
  wire [0:0]sub13_fu_112_p2;
  wire [0:0]sub_fu_106_p2;
  wire [7:0]trunc_ln105_reg_206;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_12;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_13;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_14;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_15;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_16;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_17;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_18;
  wire xfMat2axis_8_0_2160_3840_1_U0_n_19;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[0] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_Block_entry2_proc Block_entry2_proc_U0
       (.D({Block_entry2_proc_U0_ap_return_6,Block_entry2_proc_U0_ap_return_0,Block_entry2_proc_U0_ap_return_4}),
        .Q(cols),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(p_dstgx_rows_channel_U_n_12),
        .\ap_return_6_preg_reg[31]_0 (rows),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_dst_1_cols_channel(ap_sync_channel_write_dst_1_cols_channel),
        .ap_sync_channel_write_dst_1_rows_channel(ap_sync_channel_write_dst_1_rows_channel),
        .ap_sync_channel_write_in_mat_cols_c15_channel(ap_sync_channel_write_in_mat_cols_c15_channel),
        .ap_sync_channel_write_in_mat_rows_c14_channel(ap_sync_channel_write_in_mat_rows_c14_channel),
        .ap_sync_channel_write_p_dst_cols_channel(ap_sync_channel_write_p_dst_cols_channel),
        .ap_sync_channel_write_p_dst_rows_channel(ap_sync_channel_write_p_dst_rows_channel),
        .ap_sync_channel_write_p_dstgx_cols_channel(ap_sync_channel_write_p_dstgx_cols_channel),
        .ap_sync_channel_write_p_dstgx_rows_channel(ap_sync_channel_write_p_dstgx_rows_channel),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .ap_sync_reg_channel_write_p_dst_rows_channel(ap_sync_reg_channel_write_p_dst_rows_channel),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .ap_sync_reg_channel_write_p_dstgx_rows_channel_reg(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9),
        .dst_1_cols_channel_full_n(dst_1_cols_channel_full_n),
        .dst_1_rows_channel_full_n(dst_1_rows_channel_full_n),
        .in(Block_entry2_proc_U0_ap_return_7),
        .in_mat_cols_c15_channel_full_n(in_mat_cols_c15_channel_full_n),
        .in_mat_rows_c14_channel_full_n(in_mat_rows_c14_channel_full_n),
        .int_ap_start_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .p_dst_rows_channel_full_n(p_dst_rows_channel_full_n),
        .p_dstgx_cols_channel_full_n(p_dstgx_cols_channel_full_n),
        .p_dstgx_rows_channel_full_n(p_dstgx_rows_channel_full_n),
        .shift_c_full_n(shift_c_full_n));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_Scharr_0_16_0_2160_3840_1_2_2_2_s Scharr_0_16_0_2160_3840_1_2_2_2_U0
       (.D(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_din),
        .E(push_0),
        .\GradientValuesY_reg_756_reg[7] (Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_din),
        .Q(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/trunc_ln350_reg_594 ),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .\ap_CS_fsm_reg[0]_0 (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_15),
        .\ap_CS_fsm_reg[1]_0 (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_37),
        .\ap_CS_fsm_reg[8] (p_dstgy_data_U_n_11),
        .ap_block_pp0_stage0_subdone(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter1_reg(Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_34),
        .ap_rst_n(ap_rst_n),
        .cmp_i_i603_i_reg_614(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/cmp_i_i603_i_reg_614 ),
        .d1(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_d1 ),
        .full_n_reg(push),
        .\img_height_reg_68_reg[15]_0 (in_mat_rows_c_dout),
        .\img_width_reg_73_reg[15]_0 (in_mat_cols_c_dout),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .\mOutPtr_reg[0] (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_33),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_9),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .push(push_2),
        .ram_reg_2(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_d1 ),
        .ram_reg_2_0(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_d1 ),
        .\trunc_ln350_reg_594_reg[0] (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_13),
        .\trunc_ln350_reg_594_reg[0]_0 (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s accumulateWeighted_0_2_2160_3840_1_2_2_2_U0
       (.B(p_dstgy_data_dout),
        .CO(icmp_ln58_fu_351_p2),
        .D(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din),
        .Q({ap_CS_fsm_state9,accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_22}),
        .SS(ap_rst_n_inv),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .alpha_c_empty_n(alpha_c_empty_n),
        .\alpha_read_reg_374_reg[31]_0 (alpha_c_dout),
        .\ap_CS_fsm_reg[0]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_20),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4_reg(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_24),
        .ap_rst_n(ap_rst_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .empty_n_reg(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_26),
        .empty_n_reg_0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_27),
        .out(p_dstgx_cols_channel_dout),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg(p_dstgx_data_dout),
        .push(push_1),
        .\trunc_ln119_reg_424_reg[15]_0 (p_dstgx_rows_channel_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d5_S alpha_c_U
       (.E(control_s_axi_U_n_17),
        .Q(alpha),
        .SS(ap_rst_n_inv),
        .accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .alpha_c_empty_n(alpha_c_empty_n),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .out(alpha_c_dout),
        .push(push_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry2_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_149),
        .Q(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_dst_1_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_dst_1_cols_channel),
        .Q(ap_sync_reg_channel_write_dst_1_cols_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_dst_1_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_dst_1_rows_channel),
        .Q(ap_sync_reg_channel_write_dst_1_rows_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_in_mat_cols_c15_channel),
        .Q(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_in_mat_rows_c14_channel),
        .Q(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dst_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dst_cols_channel),
        .Q(ap_sync_reg_channel_write_p_dst_cols_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dst_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dst_rows_channel),
        .Q(ap_sync_reg_channel_write_p_dst_rows_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dstgx_cols_channel),
        .Q(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_p_dstgx_rows_channel),
        .Q(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9),
        .R(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_148),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_axis2xfMat_24_16_2160_3840_1_s axis2xfMat_24_16_2160_3840_1_U0
       (.\B_V_data_1_state_reg[1] (img_inp_TREADY),
        .CO(icmp_ln79_fu_141_p2),
        .D(in_mat_cols_c15_channel_dout[11:0]),
        .DI({in_mat_cols_c15_channel_U_n_51,in_mat_cols_c15_channel_U_n_52}),
        .Q({ap_CS_fsm_state2,axis2xfMat_24_16_2160_3840_1_U0_n_15}),
        .S({in_mat_cols_c15_channel_U_n_27,in_mat_cols_c15_channel_U_n_28,in_mat_cols_c15_channel_U_n_29,in_mat_cols_c15_channel_U_n_30}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (axis2xfMat_24_16_2160_3840_1_U0_n_17),
        .\ap_CS_fsm_reg[2]_0 ({in_mat_rows_c14_channel_U_n_16,in_mat_rows_c14_channel_U_n_17,in_mat_rows_c14_channel_U_n_18,in_mat_rows_c14_channel_U_n_19}),
        .\ap_CS_fsm_reg[2]_1 ({in_mat_rows_c14_channel_U_n_12,in_mat_rows_c14_channel_U_n_13,in_mat_rows_c14_channel_U_n_14,in_mat_rows_c14_channel_U_n_15}),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .\axi_data_reg_138_reg[23] (axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_30),
        .icmp_ln79_fu_141_p2_carry__0_0({in_mat_rows_c14_channel_U_n_28,in_mat_rows_c14_channel_U_n_29,in_mat_rows_c14_channel_U_n_30,in_mat_rows_c14_channel_U_n_31}),
        .icmp_ln79_fu_141_p2_carry__0_1({in_mat_rows_c14_channel_U_n_48,in_mat_rows_c14_channel_U_n_49,in_mat_rows_c14_channel_U_n_50,in_mat_rows_c14_channel_U_n_51}),
        .icmp_ln79_fu_141_p2_carry__1_0({in_mat_rows_c14_channel_U_n_52,in_mat_rows_c14_channel_U_n_53,in_mat_rows_c14_channel_U_n_54,in_mat_rows_c14_channel_U_n_55}),
        .icmp_ln79_fu_141_p2_carry__1_1({in_mat_rows_c14_channel_U_n_56,in_mat_rows_c14_channel_U_n_57,in_mat_rows_c14_channel_U_n_58,in_mat_rows_c14_channel_U_n_59}),
        .icmp_ln79_fu_141_p2_carry__2_0({in_mat_rows_c14_channel_U_n_20,in_mat_rows_c14_channel_U_n_21,in_mat_rows_c14_channel_U_n_22,in_mat_rows_c14_channel_U_n_23}),
        .icmp_ln79_fu_141_p2_carry__2_1({in_mat_rows_c14_channel_U_n_24,in_mat_rows_c14_channel_U_n_25,in_mat_rows_c14_channel_U_n_26,in_mat_rows_c14_channel_U_n_27}),
        .icmp_ln81_fu_107_p2_carry__1({in_mat_cols_c15_channel_U_n_47,in_mat_cols_c15_channel_U_n_48,in_mat_cols_c15_channel_U_n_49,in_mat_cols_c15_channel_U_n_50}),
        .icmp_ln81_fu_107_p2_carry__2({in_mat_cols_c15_channel_U_n_19,in_mat_cols_c15_channel_U_n_20,in_mat_cols_c15_channel_U_n_21,in_mat_cols_c15_channel_U_n_22}),
        .icmp_ln81_fu_107_p2_carry__2_0({in_mat_cols_c15_channel_U_n_23,in_mat_cols_c15_channel_U_n_24,in_mat_cols_c15_channel_U_n_25,in_mat_cols_c15_channel_U_n_26}),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TVALID(img_inp_TVALID),
        .in_mat_data_full_n(in_mat_data_full_n),
        .\j_2_fu_60_reg[0] ({in_mat_cols_c15_channel_U_n_15,in_mat_cols_c15_channel_U_n_16,in_mat_cols_c15_channel_U_n_17,in_mat_cols_c15_channel_U_n_18}),
        .\j_2_fu_60_reg[0]_0 ({in_mat_cols_c15_channel_U_n_11,in_mat_cols_c15_channel_U_n_12,in_mat_cols_c15_channel_U_n_13,in_mat_cols_c15_channel_U_n_14}),
        .\j_2_fu_60_reg[11] ({axis2xfMat_24_16_2160_3840_1_U0_n_18,axis2xfMat_24_16_2160_3840_1_U0_n_19,axis2xfMat_24_16_2160_3840_1_U0_n_20,axis2xfMat_24_16_2160_3840_1_U0_n_21,axis2xfMat_24_16_2160_3840_1_U0_n_22,axis2xfMat_24_16_2160_3840_1_U0_n_23,axis2xfMat_24_16_2160_3840_1_U0_n_24,axis2xfMat_24_16_2160_3840_1_U0_n_25,axis2xfMat_24_16_2160_3840_1_U0_n_26,axis2xfMat_24_16_2160_3840_1_U0_n_27,axis2xfMat_24_16_2160_3840_1_U0_n_28,axis2xfMat_24_16_2160_3840_1_U0_n_29}),
        .out(i_fu_76_reg),
        .push(push_2),
        .push_0(push_12),
        .sel(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(in_mat_rows_c14_channel_U_n_60));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_control_s_axi control_s_axi_U
       (.E(control_s_axi_U_n_17),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_22),
        .SS(ap_rst_n_inv),
        .alpha_c_empty_n(alpha_c_empty_n),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(control_s_axi_U_n_148),
        .ap_done_reg_reg_0(control_s_axi_U_n_149),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .\int_alpha_reg[31]_0 (alpha),
        .int_ap_idle_reg_0(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .int_ap_idle_reg_1(convertTo_2_0_2160_3840_1_2_2_8_U0_n_19),
        .int_ap_start_reg_0(control_s_axi_U_n_16),
        .\int_cols_reg[31]_0 (cols),
        .\int_isr_reg[0]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .\int_rows_reg[31]_0 (rows),
        .\int_shift_reg[31]_0 (shift),
        .interrupt(interrupt),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .push(push_3),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .shift_c_full_n(shift_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8 convertTo_2_0_2160_3840_1_2_2_8_U0
       (.CO(icmp_ln75_fu_132_p2),
        .D(p_dst_data_dout),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2_6}),
        .S({shift_c_U_n_11,shift_c_U_n_12,shift_c_U_n_13,shift_c_dout[0]}),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .\ap_CS_fsm_reg[0]_0 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_19),
        .\ap_CS_fsm_reg[2]_0 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_18),
        .\ap_CS_fsm_reg[2]_1 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_22),
        .ap_block_pp0_stage0_subdone(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter3(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3 ),
        .ap_rst_n(ap_rst_n),
        .convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .dst_1_data_full_n(dst_1_data_full_n),
        .empty_n_reg(convertTo_2_0_2160_3840_1_2_2_8_U0_n_24),
        .empty_n_reg_0(convertTo_2_0_2160_3840_1_2_2_8_U0_n_25),
        .full_n(full_n_5),
        .full_n_0(full_n),
        .\height_reg_165_reg[15]_0 (p_dst_rows_channel_dout),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .int_ap_idle_reg(Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_15),
        .int_ap_idle_reg_0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_20),
        .int_ap_idle_reg_1(xfMat2axis_8_0_2160_3840_1_U0_n_12),
        .\mOutPtr_reg[0] (convertTo_2_0_2160_3840_1_2_2_8_U0_n_15),
        .\mOutPtr_reg[0]_0 (p_dst_data_U_n_10),
        .\mOutPtr_reg[1] (p_dst_data_U_n_9),
        .out(p_dst_cols_channel_dout),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .\p_shift_read_reg_155_reg[31]_0 (shift_c_dout[31:1]),
        .push(push_4),
        .push_1(push_1),
        .push_2(push_11),
        .push_3(push_10),
        .rev_fu_108_p2(rev_fu_108_p2),
        .shift_c_empty_n(shift_c_empty_n),
        .\sub_i377_i_reg_175_reg[11]_0 ({shift_c_U_n_50,shift_c_U_n_51,shift_c_U_n_52,shift_c_U_n_53}),
        .\sub_i377_i_reg_175_reg[15]_0 ({shift_c_U_n_54,shift_c_U_n_55,shift_c_U_n_56,shift_c_U_n_57}),
        .\sub_i377_i_reg_175_reg[19]_0 ({shift_c_U_n_58,shift_c_U_n_59,shift_c_U_n_60,shift_c_U_n_61}),
        .\sub_i377_i_reg_175_reg[23]_0 ({shift_c_U_n_62,shift_c_U_n_63,shift_c_U_n_64,shift_c_U_n_65}),
        .\sub_i377_i_reg_175_reg[27]_0 ({shift_c_U_n_66,shift_c_U_n_67,shift_c_U_n_68,shift_c_U_n_69}),
        .\sub_i377_i_reg_175_reg[31]_0 ({shift_c_U_n_70,shift_c_U_n_71,shift_c_U_n_72,shift_c_U_n_73}),
        .\sub_i377_i_reg_175_reg[7]_0 ({shift_c_U_n_46,shift_c_U_n_47,shift_c_U_n_48,shift_c_U_n_49}),
        .\trunc_ln105_reg_206_reg[7] (trunc_ln105_reg_206));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d6_S dst_1_cols_channel_U
       (.D(sub_fu_106_p2),
        .DI({dst_1_cols_channel_U_n_60,dst_1_cols_channel_U_n_61}),
        .E(xfMat2axis_8_0_2160_3840_1_U0_n_16),
        .S({dst_1_cols_channel_U_n_13,dst_1_cols_channel_U_n_14,dst_1_cols_channel_U_n_15,dst_1_cols_channel_U_n_16}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_clk_0({dst_1_cols_channel_U_n_48,dst_1_cols_channel_U_n_49,dst_1_cols_channel_U_n_50,dst_1_cols_channel_U_n_51}),
        .ap_clk_1({dst_1_cols_channel_U_n_52,dst_1_cols_channel_U_n_53,dst_1_cols_channel_U_n_54,dst_1_cols_channel_U_n_55}),
        .ap_clk_10({dst_1_cols_channel_U_n_88,dst_1_cols_channel_U_n_89,dst_1_cols_channel_U_n_90,dst_1_cols_channel_U_n_91}),
        .ap_clk_11({dst_1_cols_channel_U_n_92,dst_1_cols_channel_U_n_93,dst_1_cols_channel_U_n_94}),
        .ap_clk_2({dst_1_cols_channel_U_n_56,dst_1_cols_channel_U_n_57,dst_1_cols_channel_U_n_58,dst_1_cols_channel_U_n_59}),
        .ap_clk_3({dst_1_cols_channel_U_n_62,dst_1_cols_channel_U_n_63}),
        .ap_clk_4({dst_1_cols_channel_U_n_64,dst_1_cols_channel_U_n_65,dst_1_cols_channel_U_n_66,dst_1_cols_channel_U_n_67}),
        .ap_clk_5({dst_1_cols_channel_U_n_68,dst_1_cols_channel_U_n_69,dst_1_cols_channel_U_n_70,dst_1_cols_channel_U_n_71}),
        .ap_clk_6({dst_1_cols_channel_U_n_72,dst_1_cols_channel_U_n_73,dst_1_cols_channel_U_n_74,dst_1_cols_channel_U_n_75}),
        .ap_clk_7({dst_1_cols_channel_U_n_76,dst_1_cols_channel_U_n_77,dst_1_cols_channel_U_n_78,dst_1_cols_channel_U_n_79}),
        .ap_clk_8({dst_1_cols_channel_U_n_80,dst_1_cols_channel_U_n_81,dst_1_cols_channel_U_n_82,dst_1_cols_channel_U_n_83}),
        .ap_clk_9({dst_1_cols_channel_U_n_84,dst_1_cols_channel_U_n_85,dst_1_cols_channel_U_n_86,dst_1_cols_channel_U_n_87}),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .ap_sync_reg_channel_write_dst_1_cols_channel_reg(dst_1_cols_channel_U_n_12),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4(control_s_axi_U_n_16),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_cols_channel_full_n(dst_1_cols_channel_full_n),
        .empty_n_reg_0(xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .full_n_reg_0(xfMat2axis_8_0_2160_3840_1_U0_n_18),
        .in(Block_entry2_proc_U0_ap_return_7),
        .\mOutPtr_reg[3]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_15),
        .out(dst_1_cols_channel_dout),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .push(push_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w8_d2_S dst_1_data_U
       (.B_V_data_1_sel_wr01_out(\regslice_both_img_out_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .D(dst_1_data_dout),
        .Q(ap_CS_fsm_state3),
        .\SRL_SIG_reg[0][7] (trunc_ln105_reg_206),
        .SS(ap_rst_n_inv),
        .ap_block_pp0_stage0_subdone(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter1_0(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter3(\grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3 ),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_data_full_n(dst_1_data_full_n),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .\mOutPtr_reg[0]_0 (ap_CS_fsm_state3_13),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .push(push_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d6_S_0 dst_1_rows_channel_U
       (.D(sub13_fu_112_p2),
        .DI({dst_1_rows_channel_U_n_36,dst_1_rows_channel_U_n_37,dst_1_rows_channel_U_n_38,dst_1_rows_channel_U_n_39}),
        .E(xfMat2axis_8_0_2160_3840_1_U0_n_14),
        .S({dst_1_rows_channel_U_n_12,dst_1_rows_channel_U_n_13,dst_1_rows_channel_U_n_14,dst_1_rows_channel_U_n_15}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_clk_0({dst_1_rows_channel_U_n_29,dst_1_rows_channel_U_n_30,dst_1_rows_channel_U_n_31,dst_1_rows_channel_U_n_32}),
        .ap_clk_1({dst_1_rows_channel_U_n_33,dst_1_rows_channel_U_n_34,dst_1_rows_channel_U_n_35}),
        .ap_clk_2({dst_1_rows_channel_U_n_40,dst_1_rows_channel_U_n_41,dst_1_rows_channel_U_n_42,dst_1_rows_channel_U_n_43}),
        .ap_clk_3({dst_1_rows_channel_U_n_44,dst_1_rows_channel_U_n_45}),
        .ap_clk_4({dst_1_rows_channel_U_n_46,dst_1_rows_channel_U_n_47,dst_1_rows_channel_U_n_48,dst_1_rows_channel_U_n_49}),
        .ap_clk_5({dst_1_rows_channel_U_n_50,dst_1_rows_channel_U_n_51,dst_1_rows_channel_U_n_52,dst_1_rows_channel_U_n_53}),
        .ap_clk_6({dst_1_rows_channel_U_n_54,dst_1_rows_channel_U_n_55,dst_1_rows_channel_U_n_56,dst_1_rows_channel_U_n_57}),
        .ap_clk_7({dst_1_rows_channel_U_n_58,dst_1_rows_channel_U_n_59,dst_1_rows_channel_U_n_60,dst_1_rows_channel_U_n_61}),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .dst_1_rows_channel_full_n(dst_1_rows_channel_full_n),
        .empty_n_reg_0(xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .full_n_reg_0(xfMat2axis_8_0_2160_3840_1_U0_n_17),
        .icmp_ln104_fu_131_p2_carry__0(i_fu_62_reg),
        .icmp_ln104_fu_131_p2_carry__2_i_1({Block_entry2_proc_U0_ap_return_6,Block_entry2_proc_U0_ap_return_0,Block_entry2_proc_U0_ap_return_4}),
        .\mOutPtr_reg[3]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_13),
        .out(dst_1_rows_channel_dout),
        .push(push_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S in_mat_cols_c15_channel_U
       (.CO(icmp_ln79_fu_141_p2),
        .D(in_mat_cols_c15_channel_dout),
        .DI({in_mat_cols_c15_channel_U_n_51,in_mat_cols_c15_channel_U_n_52}),
        .Q(ap_CS_fsm_state2),
        .S({in_mat_cols_c15_channel_U_n_27,in_mat_cols_c15_channel_U_n_28,in_mat_cols_c15_channel_U_n_29,in_mat_cols_c15_channel_U_n_30}),
        .\SRL_SIG_reg[0][15] ({in_mat_cols_c15_channel_U_n_47,in_mat_cols_c15_channel_U_n_48,in_mat_cols_c15_channel_U_n_49,in_mat_cols_c15_channel_U_n_50}),
        .\SRL_SIG_reg[0][23] ({in_mat_cols_c15_channel_U_n_19,in_mat_cols_c15_channel_U_n_20,in_mat_cols_c15_channel_U_n_21,in_mat_cols_c15_channel_U_n_22}),
        .\SRL_SIG_reg[0][31] ({in_mat_cols_c15_channel_U_n_11,in_mat_cols_c15_channel_U_n_12,in_mat_cols_c15_channel_U_n_13,in_mat_cols_c15_channel_U_n_14}),
        .\SRL_SIG_reg[0][31]_0 ({in_mat_cols_c15_channel_U_n_15,in_mat_cols_c15_channel_U_n_16,in_mat_cols_c15_channel_U_n_17,in_mat_cols_c15_channel_U_n_18}),
        .\SRL_SIG_reg[0][31]_1 (Block_entry2_proc_U0_ap_return_7),
        .\SRL_SIG_reg[1][22] ({in_mat_cols_c15_channel_U_n_23,in_mat_cols_c15_channel_U_n_24,in_mat_cols_c15_channel_U_n_25,in_mat_cols_c15_channel_U_n_26}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_loop_init_int(\grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .full_n_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_17),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln81_fu_107_p2_carry(axis2xfMat_24_16_2160_3840_1_U0_n_30),
        .icmp_ln81_fu_107_p2_carry__0_i_7({axis2xfMat_24_16_2160_3840_1_U0_n_18,axis2xfMat_24_16_2160_3840_1_U0_n_19,axis2xfMat_24_16_2160_3840_1_U0_n_20,axis2xfMat_24_16_2160_3840_1_U0_n_21,axis2xfMat_24_16_2160_3840_1_U0_n_22,axis2xfMat_24_16_2160_3840_1_U0_n_23,axis2xfMat_24_16_2160_3840_1_U0_n_24,axis2xfMat_24_16_2160_3840_1_U0_n_25,axis2xfMat_24_16_2160_3840_1_U0_n_26,axis2xfMat_24_16_2160_3840_1_U0_n_27,axis2xfMat_24_16_2160_3840_1_U0_n_28,axis2xfMat_24_16_2160_3840_1_U0_n_29}),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_cols_c15_channel_full_n(in_mat_cols_c15_channel_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_1 in_mat_cols_c_U
       (.D(in_mat_cols_c15_channel_dout),
        .\SRL_SIG_reg[0][15] (in_mat_cols_c_dout),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .\mOutPtr_reg[0]_0 (mOutPtr),
        .\mOutPtr_reg[0]_1 (start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_13),
        .push(push_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w24_d2_S in_mat_data_U
       (.D(axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din),
        .Q(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/trunc_ln350_reg_594 ),
        .\SRL_SIG_reg[1][23] (\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_d1 ),
        .SS(ap_rst_n_inv),
        .ap_block_pp0_stage0_subdone(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1 ),
        .cmp_i_i603_i_reg_614(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/cmp_i_i603_i_reg_614 ),
        .\cmp_i_i603_i_reg_614_reg[0] (\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_d1 ),
        .d1(\grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_d1 ),
        .empty_n_reg_0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_34),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_9),
        .\mOutPtr_reg[0]_1 (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_33),
        .push(push_2),
        .ram_reg_2(Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_13),
        .ram_reg_2_0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_2 in_mat_rows_c14_channel_U
       (.CO(icmp_ln79_fu_141_p2),
        .D(in_mat_rows_c14_channel_dout),
        .Q(ap_CS_fsm_state2),
        .\SRL_SIG_reg[0][15] ({in_mat_rows_c14_channel_U_n_56,in_mat_rows_c14_channel_U_n_57,in_mat_rows_c14_channel_U_n_58,in_mat_rows_c14_channel_U_n_59}),
        .\SRL_SIG_reg[0][23] ({in_mat_rows_c14_channel_U_n_20,in_mat_rows_c14_channel_U_n_21,in_mat_rows_c14_channel_U_n_22,in_mat_rows_c14_channel_U_n_23}),
        .\SRL_SIG_reg[0][31] ({in_mat_rows_c14_channel_U_n_12,in_mat_rows_c14_channel_U_n_13,in_mat_rows_c14_channel_U_n_14,in_mat_rows_c14_channel_U_n_15}),
        .\SRL_SIG_reg[0][31]_0 ({in_mat_rows_c14_channel_U_n_16,in_mat_rows_c14_channel_U_n_17,in_mat_rows_c14_channel_U_n_18,in_mat_rows_c14_channel_U_n_19}),
        .\SRL_SIG_reg[0][31]_1 ({Block_entry2_proc_U0_ap_return_6,Block_entry2_proc_U0_ap_return_0,Block_entry2_proc_U0_ap_return_4}),
        .\SRL_SIG_reg[1][14] ({in_mat_rows_c14_channel_U_n_52,in_mat_rows_c14_channel_U_n_53,in_mat_rows_c14_channel_U_n_54,in_mat_rows_c14_channel_U_n_55}),
        .\SRL_SIG_reg[1][22] ({in_mat_rows_c14_channel_U_n_24,in_mat_rows_c14_channel_U_n_25,in_mat_rows_c14_channel_U_n_26,in_mat_rows_c14_channel_U_n_27}),
        .\SRL_SIG_reg[1][7] ({in_mat_rows_c14_channel_U_n_48,in_mat_rows_c14_channel_U_n_49,in_mat_rows_c14_channel_U_n_50,in_mat_rows_c14_channel_U_n_51}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .empty_n_reg_0(in_mat_rows_c14_channel_U_n_60),
        .full_n_reg_0(axis2xfMat_24_16_2160_3840_1_U0_n_17),
        .\i_fu_76_reg[7] ({in_mat_rows_c14_channel_U_n_28,in_mat_rows_c14_channel_U_n_29,in_mat_rows_c14_channel_U_n_30,in_mat_rows_c14_channel_U_n_31}),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .in_mat_rows_c14_channel_full_n(in_mat_rows_c14_channel_full_n),
        .out(i_fu_76_reg),
        .sel(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_3 in_mat_rows_c_U
       (.D(in_mat_rows_c14_channel_dout),
        .\SRL_SIG_reg[0][15] (in_mat_rows_c_dout),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\mOutPtr_reg[0]_0 (mOutPtr_9),
        .\mOutPtr_reg[0]_1 (start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_11),
        .push(push_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d5_S_4 p_dst_cols_channel_U
       (.CO(icmp_ln75_fu_132_p2),
        .Q(ap_CS_fsm_state2_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .empty_n_reg_0(convertTo_2_0_2160_3840_1_2_2_8_U0_n_24),
        .full_n(full_n),
        .in(Block_entry2_proc_U0_ap_return_7[15:0]),
        .out(p_dst_cols_channel_dout),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .push(push_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w16_d2_S p_dst_data_U
       (.D(p_dst_data_dout),
        .\SRL_SIG_reg[0][9] (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .empty_n_reg_0(convertTo_2_0_2160_3840_1_2_2_8_U0_n_22),
        .\mOutPtr_reg[0]_0 (p_dst_data_U_n_10),
        .\mOutPtr_reg[0]_1 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_18),
        .\mOutPtr_reg[1]_0 (p_dst_data_U_n_9),
        .\mOutPtr_reg[1]_1 (convertTo_2_0_2160_3840_1_2_2_8_U0_n_15),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_data_full_n(p_dst_data_full_n),
        .push(push_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d5_S_5 p_dst_rows_channel_U
       (.CO(icmp_ln75_fu_132_p2),
        .Q(ap_CS_fsm_state2_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_p_dst_rows_channel(ap_sync_reg_channel_write_p_dst_rows_channel),
        .empty_n_reg_0(convertTo_2_0_2160_3840_1_2_2_8_U0_n_25),
        .full_n(full_n_5),
        .full_n_reg_0(p_dst_rows_channel_U_n_12),
        .in({Block_entry2_proc_U0_ap_return_0,Block_entry2_proc_U0_ap_return_4}),
        .out(p_dst_rows_channel_dout),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .p_dst_rows_channel_full_n(p_dst_rows_channel_full_n),
        .push(push_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d4_S p_dstgx_cols_channel_U
       (.CO(icmp_ln58_fu_351_p2),
        .Q(ap_CS_fsm_state9),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3(control_s_axi_U_n_16),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel_reg(p_dstgx_cols_channel_U_n_11),
        .in(Block_entry2_proc_U0_ap_return_7[15:0]),
        .in_mat_cols_c15_channel_full_n(in_mat_cols_c15_channel_full_n),
        .\mOutPtr_reg[2]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_26),
        .out(p_dstgx_cols_channel_dout),
        .p_dstgx_cols_channel_empty_n(p_dstgx_cols_channel_empty_n),
        .p_dstgx_cols_channel_full_n(p_dstgx_cols_channel_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w8_d2_S_6 p_dstgx_data_U
       (.D(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_din),
        .E(push_0),
        .\SRL_SIG_reg[0][7] (p_dstgx_data_dout),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .ap_clk(ap_clk),
        .full_n_reg_0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_24),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgx_data_full_n(p_dstgx_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d4_S_7 p_dstgx_rows_channel_U
       (.CO(icmp_ln58_fu_351_p2),
        .D({Block_entry2_proc_U0_ap_return_0,Block_entry2_proc_U0_ap_return_4}),
        .Q(ap_CS_fsm_state9),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .ap_sync_reg_channel_write_dst_1_rows_channel_reg(p_dstgx_rows_channel_U_n_12),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_0(control_s_axi_U_n_16),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_1(dst_1_cols_channel_U_n_12),
        .ap_sync_reg_channel_write_p_dstgx_rows_channel(ap_sync_reg_channel_write_p_dstgx_rows_channel),
        .ap_sync_reg_channel_write_p_dstgx_rows_channel_reg(p_dst_rows_channel_U_n_12),
        .ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_0(p_dstgx_cols_channel_U_n_11),
        .in_mat_rows_c14_channel_full_n(in_mat_rows_c14_channel_full_n),
        .\mOutPtr_reg[2]_0 (accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_27),
        .out(p_dstgx_rows_channel_dout),
        .p_dstgx_rows_channel_empty_n(p_dstgx_rows_channel_empty_n),
        .p_dstgx_rows_channel_full_n(p_dstgx_rows_channel_full_n),
        .push(push_8),
        .\trunc_ln119_reg_424_reg[15] (ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w8_d2_S_8 p_dstgy_data_U
       (.B(p_dstgy_data_dout),
        .D(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_din),
        .E(push),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .ap_clk(ap_clk),
        .full_n_reg_0(p_dstgy_data_U_n_11),
        .full_n_reg_1(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_24),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d6_S_9 shift_c_U
       (.S({shift_c_U_n_11,shift_c_U_n_12,shift_c_U_n_13,shift_c_dout[0]}),
        .SS(ap_rst_n_inv),
        .alpha_c_full_n(alpha_c_full_n),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .in(shift),
        .\int_shift_reg[11] ({shift_c_U_n_50,shift_c_U_n_51,shift_c_U_n_52,shift_c_U_n_53}),
        .\int_shift_reg[15] ({shift_c_U_n_54,shift_c_U_n_55,shift_c_U_n_56,shift_c_U_n_57}),
        .\int_shift_reg[19] ({shift_c_U_n_58,shift_c_U_n_59,shift_c_U_n_60,shift_c_U_n_61}),
        .\int_shift_reg[23] ({shift_c_U_n_62,shift_c_U_n_63,shift_c_U_n_64,shift_c_U_n_65}),
        .\int_shift_reg[27] ({shift_c_U_n_66,shift_c_U_n_67,shift_c_U_n_68,shift_c_U_n_69}),
        .\int_shift_reg[31] ({shift_c_U_n_70,shift_c_U_n_71,shift_c_U_n_72,shift_c_U_n_73}),
        .\int_shift_reg[7] ({shift_c_U_n_46,shift_c_U_n_47,shift_c_U_n_48,shift_c_U_n_49}),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9),
        .out(shift_c_dout[31:1]),
        .push(push_3),
        .rev_fu_108_p2(rev_fu_108_p2),
        .shift_c_empty_n(shift_c_empty_n),
        .shift_c_full_n(shift_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0 start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U
       (.Q(axis2xfMat_24_16_2160_3840_1_U0_n_15),
        .SS(ap_rst_n_inv),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .ap_clk(ap_clk),
        .empty_n_reg_0(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_11),
        .empty_n_reg_1(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U_n_13),
        .full_n_reg_0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_37),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c14_channel_empty_n(in_mat_rows_c14_channel_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\mOutPtr_reg[0]_0 (Scharr_0_16_0_2160_3840_1_2_2_2_U0_n_15),
        .\mOutPtr_reg[0]_1 (mOutPtr_9),
        .\mOutPtr_reg[0]_2 (mOutPtr),
        .push(push_12),
        .start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xfMat2axis_8_0_2160_3840_1_s xfMat2axis_8_0_2160_3840_1_U0
       (.\B_V_data_1_payload_B_reg[7] (dst_1_data_dout),
        .B_V_data_1_sel_wr01_out(\regslice_both_img_out_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .\B_V_data_1_state_reg[0] (img_out_TVALID),
        .\B_V_data_1_state_reg[0]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_13),
        .\B_V_data_1_state_reg[0]_1 (xfMat2axis_8_0_2160_3840_1_U0_n_15),
        .\B_V_data_1_state_reg[0]_2 (xfMat2axis_8_0_2160_3840_1_U0_n_16),
        .\B_V_data_1_state_reg[0]_3 (xfMat2axis_8_0_2160_3840_1_U0_n_19),
        .D(sub_fu_106_p2),
        .DI({dst_1_cols_channel_U_n_60,dst_1_cols_channel_U_n_61}),
        .E(xfMat2axis_8_0_2160_3840_1_U0_n_14),
        .Q(axis2xfMat_24_16_2160_3840_1_U0_n_15),
        .S({dst_1_cols_channel_U_n_13,dst_1_cols_channel_U_n_14,dst_1_cols_channel_U_n_15,dst_1_cols_channel_U_n_16}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (xfMat2axis_8_0_2160_3840_1_U0_n_12),
        .\ap_CS_fsm_reg[2]_0 (ap_CS_fsm_state3_13),
        .\ap_CS_fsm_reg[3]_0 ({dst_1_rows_channel_U_n_54,dst_1_rows_channel_U_n_55,dst_1_rows_channel_U_n_56,dst_1_rows_channel_U_n_57}),
        .\ap_CS_fsm_reg[3]_1 ({dst_1_rows_channel_U_n_58,dst_1_rows_channel_U_n_59,dst_1_rows_channel_U_n_60,dst_1_rows_channel_U_n_61}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1 ),
        .ap_loop_init_int_reg({dst_1_cols_channel_U_n_84,dst_1_cols_channel_U_n_85,dst_1_cols_channel_U_n_86,dst_1_cols_channel_U_n_87}),
        .ap_loop_init_int_reg_0({dst_1_cols_channel_U_n_88,dst_1_cols_channel_U_n_89,dst_1_cols_channel_U_n_90,dst_1_cols_channel_U_n_91}),
        .ap_rst_n(ap_rst_n),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .empty_n_reg(xfMat2axis_8_0_2160_3840_1_U0_n_17),
        .empty_n_reg_0(xfMat2axis_8_0_2160_3840_1_U0_n_18),
        .\i_fu_62_reg[11]_0 (i_fu_62_reg),
        .icmp_ln104_fu_131_p2_carry__0_0(dst_1_rows_channel_dout),
        .icmp_ln104_fu_131_p2_carry__0_1({dst_1_rows_channel_U_n_36,dst_1_rows_channel_U_n_37,dst_1_rows_channel_U_n_38,dst_1_rows_channel_U_n_39}),
        .icmp_ln104_fu_131_p2_carry__1_0({dst_1_rows_channel_U_n_40,dst_1_rows_channel_U_n_41,dst_1_rows_channel_U_n_42,dst_1_rows_channel_U_n_43}),
        .icmp_ln104_fu_131_p2_carry__1_1({dst_1_rows_channel_U_n_44,dst_1_rows_channel_U_n_45}),
        .icmp_ln104_fu_131_p2_carry__2_0({dst_1_rows_channel_U_n_46,dst_1_rows_channel_U_n_47,dst_1_rows_channel_U_n_48,dst_1_rows_channel_U_n_49}),
        .icmp_ln104_fu_131_p2_carry__2_1({dst_1_rows_channel_U_n_50,dst_1_rows_channel_U_n_51,dst_1_rows_channel_U_n_52,dst_1_rows_channel_U_n_53}),
        .icmp_ln106_fu_149_p2_carry__1({dst_1_cols_channel_U_n_62,dst_1_cols_channel_U_n_63}),
        .icmp_ln106_fu_149_p2_carry__2({dst_1_cols_channel_U_n_68,dst_1_cols_channel_U_n_69,dst_1_cols_channel_U_n_70,dst_1_cols_channel_U_n_71}),
        .icmp_ln106_fu_149_p2_carry__2_0({dst_1_cols_channel_U_n_72,dst_1_cols_channel_U_n_73,dst_1_cols_channel_U_n_74,dst_1_cols_channel_U_n_75}),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .out(dst_1_cols_channel_dout),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .push(push_8),
        .push_0(push_7),
        .\sub13_reg_169_reg[0]_0 (sub13_fu_112_p2),
        .\sub13_reg_169_reg[11]_0 ({dst_1_rows_channel_U_n_33,dst_1_rows_channel_U_n_34,dst_1_rows_channel_U_n_35}),
        .\sub13_reg_169_reg[4]_0 ({dst_1_rows_channel_U_n_12,dst_1_rows_channel_U_n_13,dst_1_rows_channel_U_n_14,dst_1_rows_channel_U_n_15}),
        .\sub13_reg_169_reg[8]_0 ({dst_1_rows_channel_U_n_29,dst_1_rows_channel_U_n_30,dst_1_rows_channel_U_n_31,dst_1_rows_channel_U_n_32}),
        .\sub_reg_164_reg[12]_0 ({dst_1_cols_channel_U_n_52,dst_1_cols_channel_U_n_53,dst_1_cols_channel_U_n_54,dst_1_cols_channel_U_n_55}),
        .\sub_reg_164_reg[16]_0 ({dst_1_cols_channel_U_n_56,dst_1_cols_channel_U_n_57,dst_1_cols_channel_U_n_58,dst_1_cols_channel_U_n_59}),
        .\sub_reg_164_reg[20]_0 ({dst_1_cols_channel_U_n_64,dst_1_cols_channel_U_n_65,dst_1_cols_channel_U_n_66,dst_1_cols_channel_U_n_67}),
        .\sub_reg_164_reg[24]_0 ({dst_1_cols_channel_U_n_76,dst_1_cols_channel_U_n_77,dst_1_cols_channel_U_n_78,dst_1_cols_channel_U_n_79}),
        .\sub_reg_164_reg[28]_0 ({dst_1_cols_channel_U_n_80,dst_1_cols_channel_U_n_81,dst_1_cols_channel_U_n_82,dst_1_cols_channel_U_n_83}),
        .\sub_reg_164_reg[31]_0 ({dst_1_cols_channel_U_n_92,dst_1_cols_channel_U_n_93,dst_1_cols_channel_U_n_94}),
        .\sub_reg_164_reg[8]_0 ({dst_1_cols_channel_U_n_48,dst_1_cols_channel_U_n_49,dst_1_cols_channel_U_n_50,dst_1_cols_channel_U_n_51}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_Block_entry2_proc
   (ap_done_reg,
    ap_sync_channel_write_dst_1_rows_channel,
    ap_sync_channel_write_p_dst_rows_channel,
    ap_sync_channel_write_p_dstgx_cols_channel,
    ap_sync_channel_write_in_mat_cols_c15_channel,
    ap_sync_channel_write_in_mat_rows_c14_channel,
    ap_sync_channel_write_p_dstgx_rows_channel,
    ap_sync_channel_write_dst_1_cols_channel,
    ap_sync_channel_write_p_dst_cols_channel,
    ap_sync_ready,
    D,
    in,
    ap_rst_n_inv,
    Q,
    ap_clk,
    \ap_return_6_preg_reg[31]_0 ,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_start,
    ap_done_reg_reg_0,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    dst_1_rows_channel_full_n,
    ap_sync_reg_channel_write_p_dst_rows_channel,
    p_dst_rows_channel_full_n,
    ap_sync_reg_channel_write_p_dstgx_cols_channel,
    p_dstgx_cols_channel_full_n,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel,
    in_mat_cols_c15_channel_full_n,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel,
    in_mat_rows_c14_channel_full_n,
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg,
    p_dstgx_rows_channel_full_n,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    dst_1_cols_channel_full_n,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    p_dst_cols_channel_full_n,
    int_ap_start_reg,
    alpha_c_full_n,
    shift_c_full_n);
  output ap_done_reg;
  output ap_sync_channel_write_dst_1_rows_channel;
  output ap_sync_channel_write_p_dst_rows_channel;
  output ap_sync_channel_write_p_dstgx_cols_channel;
  output ap_sync_channel_write_in_mat_cols_c15_channel;
  output ap_sync_channel_write_in_mat_rows_c14_channel;
  output ap_sync_channel_write_p_dstgx_rows_channel;
  output ap_sync_channel_write_dst_1_cols_channel;
  output ap_sync_channel_write_p_dst_cols_channel;
  output ap_sync_ready;
  output [31:0]D;
  output [31:0]in;
  input ap_rst_n_inv;
  input [31:0]Q;
  input ap_clk;
  input [31:0]\ap_return_6_preg_reg[31]_0 ;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_start;
  input ap_done_reg_reg_0;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input dst_1_rows_channel_full_n;
  input ap_sync_reg_channel_write_p_dst_rows_channel;
  input p_dst_rows_channel_full_n;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel;
  input p_dstgx_cols_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  input in_mat_cols_c15_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  input in_mat_rows_c14_channel_full_n;
  input ap_sync_reg_channel_write_p_dstgx_rows_channel_reg;
  input p_dstgx_rows_channel_full_n;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input dst_1_cols_channel_full_n;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input p_dst_cols_channel_full_n;
  input int_ap_start_reg;
  input alpha_c_full_n;
  input shift_c_full_n;

  wire [31:0]D;
  wire [31:0]Q;
  wire alpha_c_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_9;
  wire ap_done_reg_reg_0;
  wire [15:8]ap_return_0_preg;
  wire [7:0]ap_return_4_preg;
  wire [31:16]ap_return_6_preg;
  wire [31:0]\ap_return_6_preg_reg[31]_0 ;
  wire [31:0]ap_return_7_preg;
  wire \ap_return_7_preg[0]_i_1_n_9 ;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_dst_1_cols_channel;
  wire ap_sync_channel_write_dst_1_rows_channel;
  wire ap_sync_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_channel_write_p_dst_cols_channel;
  wire ap_sync_channel_write_p_dst_rows_channel;
  wire ap_sync_channel_write_p_dstgx_cols_channel;
  wire ap_sync_channel_write_p_dstgx_rows_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel_reg;
  wire dst_1_cols_channel_full_n;
  wire dst_1_rows_channel_full_n;
  wire [31:0]in;
  wire in_mat_cols_c15_channel_full_n;
  wire in_mat_rows_c14_channel_full_n;
  wire int_ap_start_reg;
  wire p_dst_cols_channel_full_n;
  wire p_dst_rows_channel_full_n;
  wire p_dstgx_cols_channel_full_n;
  wire p_dstgx_rows_channel_full_n;
  wire shift_c_full_n;

  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [0]),
        .I4(ap_return_4_preg[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[0]),
        .I4(ap_return_7_preg[0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][10]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [10]),
        .I4(ap_return_0_preg[10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[10]),
        .I4(ap_return_7_preg[10]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][11]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [11]),
        .I4(ap_return_0_preg[11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[11]),
        .I4(ap_return_7_preg[11]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][12]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [12]),
        .I4(ap_return_0_preg[12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[12]),
        .I4(ap_return_7_preg[12]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][13]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [13]),
        .I4(ap_return_0_preg[13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[13]),
        .I4(ap_return_7_preg[13]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][14]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [14]),
        .I4(ap_return_0_preg[14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[14]),
        .I4(ap_return_7_preg[14]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][15]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [15]),
        .I4(ap_return_0_preg[15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[15]),
        .I4(ap_return_7_preg[15]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][1]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [1]),
        .I4(ap_return_4_preg[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[1]),
        .I4(ap_return_7_preg[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][2]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [2]),
        .I4(ap_return_4_preg[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[2]),
        .I4(ap_return_7_preg[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][3]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [3]),
        .I4(ap_return_4_preg[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[3]),
        .I4(ap_return_7_preg[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][4]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [4]),
        .I4(ap_return_4_preg[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[4]),
        .I4(ap_return_7_preg[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][5]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [5]),
        .I4(ap_return_4_preg[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[5]),
        .I4(ap_return_7_preg[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][6]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [6]),
        .I4(ap_return_4_preg[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[6]),
        .I4(ap_return_7_preg[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][7]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [7]),
        .I4(ap_return_4_preg[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[7]),
        .I4(ap_return_7_preg[7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][8]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [8]),
        .I4(ap_return_0_preg[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[8]),
        .I4(ap_return_7_preg[8]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][9]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [9]),
        .I4(ap_return_0_preg[9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[9]),
        .I4(ap_return_7_preg[9]),
        .O(in[9]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][16]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [16]),
        .I4(ap_return_6_preg[16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][16]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[16]),
        .I4(ap_return_7_preg[16]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][17]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [17]),
        .I4(ap_return_6_preg[17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][17]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[17]),
        .I4(ap_return_7_preg[17]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][18]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [18]),
        .I4(ap_return_6_preg[18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][18]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[18]),
        .I4(ap_return_7_preg[18]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][19]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [19]),
        .I4(ap_return_6_preg[19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][19]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[19]),
        .I4(ap_return_7_preg[19]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][20]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [20]),
        .I4(ap_return_6_preg[20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][20]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[20]),
        .I4(ap_return_7_preg[20]),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][21]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [21]),
        .I4(ap_return_6_preg[21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][21]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[21]),
        .I4(ap_return_7_preg[21]),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][22]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [22]),
        .I4(ap_return_6_preg[22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][22]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[22]),
        .I4(ap_return_7_preg[22]),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][23]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [23]),
        .I4(ap_return_6_preg[23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][23]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[23]),
        .I4(ap_return_7_preg[23]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][24]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [24]),
        .I4(ap_return_6_preg[24]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][24]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[24]),
        .I4(ap_return_7_preg[24]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][25]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [25]),
        .I4(ap_return_6_preg[25]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][25]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[25]),
        .I4(ap_return_7_preg[25]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][26]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [26]),
        .I4(ap_return_6_preg[26]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][26]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[26]),
        .I4(ap_return_7_preg[26]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][27]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [27]),
        .I4(ap_return_6_preg[27]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][27]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[27]),
        .I4(ap_return_7_preg[27]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][28]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [28]),
        .I4(ap_return_6_preg[28]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][28]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[28]),
        .I4(ap_return_7_preg[28]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][29]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [29]),
        .I4(ap_return_6_preg[29]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][29]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[29]),
        .I4(ap_return_7_preg[29]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][30]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [30]),
        .I4(ap_return_6_preg[30]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][30]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[30]),
        .I4(ap_return_7_preg[30]),
        .O(in[30]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][31]_srl6_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(\ap_return_6_preg_reg[31]_0 [31]),
        .I4(ap_return_6_preg[31]),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \SRL_SIG_reg[5][31]_srl6_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(Q[31]),
        .I4(ap_return_7_preg[31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'h00BA)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(ap_done_reg_reg_0),
        .O(ap_done_reg_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_9),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [10]),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [11]),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [12]),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [13]),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [14]),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [15]),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [8]),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [9]),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[16] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [16]),
        .Q(ap_return_6_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[17] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [17]),
        .Q(ap_return_6_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[18] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [18]),
        .Q(ap_return_6_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[19] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [19]),
        .Q(ap_return_6_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[20] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [20]),
        .Q(ap_return_6_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[21] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [21]),
        .Q(ap_return_6_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[22] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [22]),
        .Q(ap_return_6_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[23] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [23]),
        .Q(ap_return_6_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[24] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [24]),
        .Q(ap_return_6_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[25] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [25]),
        .Q(ap_return_6_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[26] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [26]),
        .Q(ap_return_6_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[27] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [27]),
        .Q(ap_return_6_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[28] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [28]),
        .Q(ap_return_6_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[29] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [29]),
        .Q(ap_return_6_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[30] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [30]),
        .Q(ap_return_6_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[31] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(\ap_return_6_preg_reg[31]_0 [31]),
        .Q(ap_return_6_preg[31]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_return_7_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .O(\ap_return_7_preg[0]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[0]),
        .Q(ap_return_7_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[10]),
        .Q(ap_return_7_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[11]),
        .Q(ap_return_7_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[12]),
        .Q(ap_return_7_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[13]),
        .Q(ap_return_7_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[14]),
        .Q(ap_return_7_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[15]),
        .Q(ap_return_7_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[16] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[16]),
        .Q(ap_return_7_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[17] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[17]),
        .Q(ap_return_7_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[18] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[18]),
        .Q(ap_return_7_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[19] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[19]),
        .Q(ap_return_7_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[1]),
        .Q(ap_return_7_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[20] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[20]),
        .Q(ap_return_7_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[21] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[21]),
        .Q(ap_return_7_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[22] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[22]),
        .Q(ap_return_7_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[23] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[23]),
        .Q(ap_return_7_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[24] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[24]),
        .Q(ap_return_7_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[25] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[25]),
        .Q(ap_return_7_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[26] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[26]),
        .Q(ap_return_7_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[27] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[27]),
        .Q(ap_return_7_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[28] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[28]),
        .Q(ap_return_7_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[29] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[29]),
        .Q(ap_return_7_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[2]),
        .Q(ap_return_7_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[30] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[30]),
        .Q(ap_return_7_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[31] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[31]),
        .Q(ap_return_7_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[3]),
        .Q(ap_return_7_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[4]),
        .Q(ap_return_7_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[5]),
        .Q(ap_return_7_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[6]),
        .Q(ap_return_7_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[7]),
        .Q(ap_return_7_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[8]),
        .Q(ap_return_7_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_7_preg[0]_i_1_n_9 ),
        .D(Q[9]),
        .Q(ap_return_7_preg[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_dst_1_cols_channel_i_1
       (.I0(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(dst_1_cols_channel_full_n),
        .O(ap_sync_channel_write_dst_1_cols_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_dst_1_rows_channel_i_1
       (.I0(ap_sync_reg_channel_write_dst_1_rows_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(dst_1_rows_channel_full_n),
        .O(ap_sync_channel_write_dst_1_rows_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_in_mat_cols_c15_channel_i_1
       (.I0(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(in_mat_cols_c15_channel_full_n),
        .O(ap_sync_channel_write_in_mat_cols_c15_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_in_mat_rows_c14_channel_i_1
       (.I0(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(in_mat_rows_c14_channel_full_n),
        .O(ap_sync_channel_write_in_mat_rows_c14_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_p_dst_cols_channel_i_1
       (.I0(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(p_dst_cols_channel_full_n),
        .O(ap_sync_channel_write_p_dst_cols_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_p_dst_rows_channel_i_1
       (.I0(ap_sync_reg_channel_write_p_dst_rows_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(p_dst_rows_channel_full_n),
        .O(ap_sync_channel_write_p_dst_rows_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_2
       (.I0(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(p_dstgx_cols_channel_full_n),
        .O(ap_sync_channel_write_p_dstgx_cols_channel));
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    ap_sync_reg_channel_write_p_dstgx_rows_channel_i_1
       (.I0(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_start),
        .I4(p_dstgx_rows_channel_full_n),
        .O(ap_sync_channel_write_p_dstgx_rows_channel));
  LUT6 #(
    .INIT(64'hF4C4F400F400F400)) 
    int_ap_start_i_2
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(int_ap_start_reg),
        .I4(alpha_c_full_n),
        .I5(shift_c_full_n),
        .O(ap_sync_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_Scharr_0_16_0_2160_3840_1_2_2_2_s
   (cmp_i_i603_i_reg_614,
    ap_enable_reg_pp0_iter1,
    Q,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
    \trunc_ln350_reg_594_reg[0] ,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
    \ap_CS_fsm_reg[0]_0 ,
    \trunc_ln350_reg_594_reg[0]_0 ,
    D,
    \GradientValuesY_reg_756_reg[7] ,
    \mOutPtr_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    E,
    full_n_reg,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    SS,
    \ap_CS_fsm_reg[8] ,
    ap_rst_n,
    in_mat_data_empty_n,
    ap_block_pp0_stage0_subdone,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    in_mat_cols_c_empty_n,
    in_mat_rows_c_empty_n,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
    push,
    \mOutPtr_reg[0]_0 ,
    d1,
    ram_reg_2,
    ram_reg_2_0,
    \img_width_reg_73_reg[15]_0 ,
    \img_height_reg_68_reg[15]_0 );
  output cmp_i_i603_i_reg_614;
  output ap_enable_reg_pp0_iter1;
  output [0:0]Q;
  output Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  output \trunc_ln350_reg_594_reg[0] ;
  output Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output \trunc_ln350_reg_594_reg[0]_0 ;
  output [7:0]D;
  output [7:0]\GradientValuesY_reg_756_reg[7] ;
  output \mOutPtr_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]E;
  output [0:0]full_n_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input [0:0]SS;
  input \ap_CS_fsm_reg[8] ;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input ap_block_pp0_stage0_subdone;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c_empty_n;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  input push;
  input \mOutPtr_reg[0]_0 ;
  input [23:0]d1;
  input [23:0]ram_reg_2;
  input [23:0]ram_reg_2_0;
  input [15:0]\img_width_reg_73_reg[15]_0 ;
  input [15:0]\img_height_reg_68_reg[15]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\GradientValuesY_reg_756_reg[7] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire cmp_i_i603_i_reg_614;
  wire [23:0]d1;
  wire [0:0]full_n_reg;
  wire grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg;
  wire grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_n_33;
  wire [15:0]img_height_reg_68;
  wire [15:0]\img_height_reg_68_reg[15]_0 ;
  wire [15:0]img_width_reg_73;
  wire [15:0]\img_width_reg_73_reg[15]_0 ;
  wire in_mat_cols_c_empty_n;
  wire in_mat_data_empty_n;
  wire in_mat_rows_c_empty_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire push;
  wire [23:0]ram_reg_2;
  wire [23:0]ram_reg_2_0;
  wire \trunc_ln350_reg_594_reg[0] ;
  wire \trunc_ln350_reg_594_reg[0]_0 ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46
       (.D(ap_NS_fsm),
        .E(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .\GradientValuesX_reg_750_reg[7] (D),
        .\GradientValuesY_reg_756_reg[7] (\GradientValuesY_reg_756_reg[7] ),
        .Q(Q),
        .SS(SS),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 ({ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .\ap_CS_fsm_reg[4]_0 (grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_n_33),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .\cmp_i_i603_i_reg_614_reg[0]_0 (cmp_i_i603_i_reg_614),
        .\cmp_i_i603_i_reg_614_reg[0]_1 (img_height_reg_68),
        .d1(d1),
        .full_n_reg(E),
        .full_n_reg_0(full_n_reg),
        .grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .\icmp_ln272_reg_682_reg[0] (img_width_reg_73),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .push(push),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(ram_reg_2_0),
        .\trunc_ln350_reg_594_reg[0]_0 (\trunc_ln350_reg_594_reg[0] ),
        .\trunc_ln350_reg_594_reg[0]_1 (\trunc_ln350_reg_594_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_n_33),
        .Q(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .R(SS));
  FDRE \img_height_reg_68_reg[0] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [0]),
        .Q(img_height_reg_68[0]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[10] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [10]),
        .Q(img_height_reg_68[10]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[11] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [11]),
        .Q(img_height_reg_68[11]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[12] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [12]),
        .Q(img_height_reg_68[12]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[13] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [13]),
        .Q(img_height_reg_68[13]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[14] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [14]),
        .Q(img_height_reg_68[14]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[15] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [15]),
        .Q(img_height_reg_68[15]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[1] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [1]),
        .Q(img_height_reg_68[1]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[2] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [2]),
        .Q(img_height_reg_68[2]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[3] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [3]),
        .Q(img_height_reg_68[3]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[4] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [4]),
        .Q(img_height_reg_68[4]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[5] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [5]),
        .Q(img_height_reg_68[5]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[6] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [6]),
        .Q(img_height_reg_68[6]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[7] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [7]),
        .Q(img_height_reg_68[7]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[8] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [8]),
        .Q(img_height_reg_68[8]),
        .R(1'b0));
  FDRE \img_height_reg_68_reg[9] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_height_reg_68_reg[15]_0 [9]),
        .Q(img_height_reg_68[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \img_width_reg_73[15]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .I2(in_mat_rows_c_empty_n),
        .I3(in_mat_cols_c_empty_n),
        .O(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read));
  FDRE \img_width_reg_73_reg[0] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [0]),
        .Q(img_width_reg_73[0]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[10] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [10]),
        .Q(img_width_reg_73[10]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[11] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [11]),
        .Q(img_width_reg_73[11]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[12] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [12]),
        .Q(img_width_reg_73[12]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[13] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [13]),
        .Q(img_width_reg_73[13]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[14] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [14]),
        .Q(img_width_reg_73[14]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[15] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [15]),
        .Q(img_width_reg_73[15]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[1] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [1]),
        .Q(img_width_reg_73[1]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[2] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [2]),
        .Q(img_width_reg_73[2]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[3] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [3]),
        .Q(img_width_reg_73[3]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[4] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [4]),
        .Q(img_width_reg_73[4]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[5] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [5]),
        .Q(img_width_reg_73[5]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[6] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [6]),
        .Q(img_width_reg_73[6]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[7] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [7]),
        .Q(img_width_reg_73[7]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[8] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [8]),
        .Q(img_width_reg_73[8]),
        .R(1'b0));
  FDRE \img_width_reg_73_reg[9] 
       (.C(ap_clk),
        .CE(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .D(\img_width_reg_73_reg[15]_0 [9]),
        .Q(img_width_reg_73[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop
   (D,
    push,
    ap_enable_reg_pp0_iter4_reg_0,
    ap_loop_exit_ready_pp0_iter3_reg_reg__0_0,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg,
    temp_4_fu_317_p2,
    \tmp_reg_384_reg[0] ,
    Q,
    ap_clk,
    B,
    A,
    p_reg_reg,
    p_reg_reg_0,
    SS,
    ap_rst_n,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_dst_data_full_n,
    sel,
    icmp_ln64_fu_109_p2_carry__0_0,
    CO,
    \temp_5_reg_429_reg[4] ,
    S,
    \temp_5_reg_429_reg[8] ,
    \temp_5_reg_429_reg[12] ,
    \temp_5_reg_429_reg[16] ,
    \temp_5_reg_429_reg[20] ,
    \temp_5_reg_429_reg[23] ,
    tmp_reg_384,
    mul_ln78_reg_194_reg_0,
    mul_ln78_reg_194_reg_1,
    mul_ln78_reg_194_reg_2,
    mul_ln78_reg_194_reg_3,
    O);
  output [9:0]D;
  output push;
  output ap_enable_reg_pp0_iter4_reg_0;
  output [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg__0_0;
  output grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  output [22:0]temp_4_fu_317_p2;
  output [3:0]\tmp_reg_384_reg[0] ;
  input [2:0]Q;
  input ap_clk;
  input [7:0]B;
  input [22:0]A;
  input [7:0]p_reg_reg;
  input [23:0]p_reg_reg_0;
  input [0:0]SS;
  input ap_rst_n;
  input grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_dst_data_full_n;
  input sel;
  input [15:0]icmp_ln64_fu_109_p2_carry__0_0;
  input [0:0]CO;
  input \temp_5_reg_429_reg[4] ;
  input [3:0]S;
  input [3:0]\temp_5_reg_429_reg[8] ;
  input [3:0]\temp_5_reg_429_reg[12] ;
  input [3:0]\temp_5_reg_429_reg[16] ;
  input [3:0]\temp_5_reg_429_reg[20] ;
  input [2:0]\temp_5_reg_429_reg[23] ;
  input tmp_reg_384;
  input mul_ln78_reg_194_reg_0;
  input mul_ln78_reg_194_reg_1;
  input mul_ln78_reg_194_reg_2;
  input mul_ln78_reg_194_reg_3;
  input [0:0]O;

  wire [22:0]A;
  wire [7:0]B;
  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]O;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire [15:0]add_ln64_fu_115_p2;
  wire add_ln64_fu_115_p2_carry__0_n_10;
  wire add_ln64_fu_115_p2_carry__0_n_11;
  wire add_ln64_fu_115_p2_carry__0_n_12;
  wire add_ln64_fu_115_p2_carry__0_n_9;
  wire add_ln64_fu_115_p2_carry__1_n_10;
  wire add_ln64_fu_115_p2_carry__1_n_11;
  wire add_ln64_fu_115_p2_carry__1_n_12;
  wire add_ln64_fu_115_p2_carry__1_n_9;
  wire add_ln64_fu_115_p2_carry__2_n_11;
  wire add_ln64_fu_115_p2_carry__2_n_12;
  wire add_ln64_fu_115_p2_carry_n_10;
  wire add_ln64_fu_115_p2_carry_n_11;
  wire add_ln64_fu_115_p2_carry_n_12;
  wire add_ln64_fu_115_p2_carry_n_9;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg__0_0;
  wire ap_rst_n;
  wire [15:0]ap_sig_allocacmp_j_load;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  wire icmp_ln64_fu_109_p2;
  wire [15:0]icmp_ln64_fu_109_p2_carry__0_0;
  wire icmp_ln64_fu_109_p2_carry__0_n_12;
  wire icmp_ln64_fu_109_p2_carry_n_10;
  wire icmp_ln64_fu_109_p2_carry_n_11;
  wire icmp_ln64_fu_109_p2_carry_n_12;
  wire icmp_ln64_fu_109_p2_carry_n_9;
  wire j_fu_52;
  wire \j_fu_52_reg_n_9_[0] ;
  wire \j_fu_52_reg_n_9_[10] ;
  wire \j_fu_52_reg_n_9_[11] ;
  wire \j_fu_52_reg_n_9_[12] ;
  wire \j_fu_52_reg_n_9_[13] ;
  wire \j_fu_52_reg_n_9_[14] ;
  wire \j_fu_52_reg_n_9_[15] ;
  wire \j_fu_52_reg_n_9_[1] ;
  wire \j_fu_52_reg_n_9_[2] ;
  wire \j_fu_52_reg_n_9_[3] ;
  wire \j_fu_52_reg_n_9_[4] ;
  wire \j_fu_52_reg_n_9_[5] ;
  wire \j_fu_52_reg_n_9_[6] ;
  wire \j_fu_52_reg_n_9_[7] ;
  wire \j_fu_52_reg_n_9_[8] ;
  wire \j_fu_52_reg_n_9_[9] ;
  wire mul_ln78_reg_194_reg_0;
  wire mul_ln78_reg_194_reg_1;
  wire mul_ln78_reg_194_reg_2;
  wire mul_ln78_reg_194_reg_3;
  wire mul_ln78_reg_194_reg_n_100;
  wire mul_ln78_reg_194_reg_n_101;
  wire mul_ln78_reg_194_reg_n_102;
  wire mul_ln78_reg_194_reg_n_103;
  wire mul_ln78_reg_194_reg_n_104;
  wire mul_ln78_reg_194_reg_n_105;
  wire mul_ln78_reg_194_reg_n_106;
  wire mul_ln78_reg_194_reg_n_107;
  wire mul_ln78_reg_194_reg_n_108;
  wire mul_ln78_reg_194_reg_n_109;
  wire mul_ln78_reg_194_reg_n_110;
  wire mul_ln78_reg_194_reg_n_111;
  wire mul_ln78_reg_194_reg_n_112;
  wire mul_ln78_reg_194_reg_n_113;
  wire mul_ln78_reg_194_reg_n_114;
  wire mul_ln78_reg_194_reg_n_83;
  wire mul_ln78_reg_194_reg_n_84;
  wire mul_ln78_reg_194_reg_n_85;
  wire mul_ln78_reg_194_reg_n_86;
  wire mul_ln78_reg_194_reg_n_87;
  wire mul_ln78_reg_194_reg_n_88;
  wire mul_ln78_reg_194_reg_n_89;
  wire mul_ln78_reg_194_reg_n_90;
  wire mul_ln78_reg_194_reg_n_91;
  wire mul_ln78_reg_194_reg_n_92;
  wire mul_ln78_reg_194_reg_n_93;
  wire mul_ln78_reg_194_reg_n_94;
  wire mul_ln78_reg_194_reg_n_95;
  wire mul_ln78_reg_194_reg_n_96;
  wire mul_ln78_reg_194_reg_n_97;
  wire mul_ln78_reg_194_reg_n_98;
  wire mul_ln78_reg_194_reg_n_99;
  wire p_dst_data_full_n;
  wire p_dstgx_data_empty_n;
  wire p_dstgy_data_empty_n;
  wire [7:0]p_reg_reg;
  wire [23:0]p_reg_reg_0;
  wire push;
  wire sel;
  wire [23:23]temp1_fu_334_p2;
  wire [22:0]temp_4_fu_317_p2;
  wire [3:0]\temp_5_reg_429_reg[12] ;
  wire \temp_5_reg_429_reg[12]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[12]_i_2_n_9 ;
  wire [3:0]\temp_5_reg_429_reg[16] ;
  wire \temp_5_reg_429_reg[16]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[16]_i_2_n_9 ;
  wire [3:0]\temp_5_reg_429_reg[20] ;
  wire \temp_5_reg_429_reg[20]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[20]_i_2_n_9 ;
  wire [2:0]\temp_5_reg_429_reg[23] ;
  wire \temp_5_reg_429_reg[23]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[23]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[4] ;
  wire \temp_5_reg_429_reg[4]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[4]_i_2_n_9 ;
  wire [3:0]\temp_5_reg_429_reg[8] ;
  wire \temp_5_reg_429_reg[8]_i_2_n_10 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_11 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_12 ;
  wire \temp_5_reg_429_reg[8]_i_2_n_9 ;
  wire tmp_reg_384;
  wire [3:0]\tmp_reg_384_reg[0] ;
  wire [3:2]NLW_add_ln64_fu_115_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln64_fu_115_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln64_fu_109_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln64_fu_109_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln64_fu_109_p2_carry__0_O_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln78_reg_194_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln78_reg_194_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln78_reg_194_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln78_reg_194_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln78_reg_194_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln78_reg_194_reg_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_temp_5_reg_429_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_temp_5_reg_429_reg[23]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8000888800000000)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(p_dstgx_data_empty_n),
        .I3(p_dstgy_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(p_dst_data_full_n),
        .O(push));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry
       (.CI(1'b0),
        .CO({add_ln64_fu_115_p2_carry_n_9,add_ln64_fu_115_p2_carry_n_10,add_ln64_fu_115_p2_carry_n_11,add_ln64_fu_115_p2_carry_n_12}),
        .CYINIT(ap_sig_allocacmp_j_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln64_fu_115_p2[4:1]),
        .S(ap_sig_allocacmp_j_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry__0
       (.CI(add_ln64_fu_115_p2_carry_n_9),
        .CO({add_ln64_fu_115_p2_carry__0_n_9,add_ln64_fu_115_p2_carry__0_n_10,add_ln64_fu_115_p2_carry__0_n_11,add_ln64_fu_115_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln64_fu_115_p2[8:5]),
        .S(ap_sig_allocacmp_j_load[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry__1
       (.CI(add_ln64_fu_115_p2_carry__0_n_9),
        .CO({add_ln64_fu_115_p2_carry__1_n_9,add_ln64_fu_115_p2_carry__1_n_10,add_ln64_fu_115_p2_carry__1_n_11,add_ln64_fu_115_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln64_fu_115_p2[12:9]),
        .S(ap_sig_allocacmp_j_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln64_fu_115_p2_carry__2
       (.CI(add_ln64_fu_115_p2_carry__1_n_9),
        .CO({NLW_add_ln64_fu_115_p2_carry__2_CO_UNCONNECTED[3:2],add_ln64_fu_115_p2_carry__2_n_11,add_ln64_fu_115_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln64_fu_115_p2_carry__2_O_UNCONNECTED[3],add_ln64_fu_115_p2[15:13]}),
        .S({1'b0,ap_sig_allocacmp_j_load[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  (* srl_name = "inst/\\accumulateWeighted_0_2_2160_3840_1_2_2_2_U0/grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init_22 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln64_fu_109_p2),
        .D(add_ln64_fu_115_p2[0]),
        .E(j_fu_52),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_11),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_exit_ready_pp0_iter3_reg_reg__0(ap_loop_exit_ready_pp0_iter3_reg_reg__0_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_9),
        .ap_sig_allocacmp_j_load(ap_sig_allocacmp_j_load),
        .\empty_reg_439_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0(CO),
        .icmp_ln64_fu_109_p2_carry__0(icmp_ln64_fu_109_p2_carry__0_0),
        .\j_fu_52_reg[15] ({\j_fu_52_reg_n_9_[15] ,\j_fu_52_reg_n_9_[14] ,\j_fu_52_reg_n_9_[13] ,\j_fu_52_reg_n_9_[12] ,\j_fu_52_reg_n_9_[11] ,\j_fu_52_reg_n_9_[10] ,\j_fu_52_reg_n_9_[9] ,\j_fu_52_reg_n_9_[8] ,\j_fu_52_reg_n_9_[7] ,\j_fu_52_reg_n_9_[6] ,\j_fu_52_reg_n_9_[5] ,\j_fu_52_reg_n_9_[4] ,\j_fu_52_reg_n_9_[3] ,\j_fu_52_reg_n_9_[2] ,\j_fu_52_reg_n_9_[1] ,\j_fu_52_reg_n_9_[0] }),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .sel(sel));
  CARRY4 icmp_ln64_fu_109_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln64_fu_109_p2_carry_n_9,icmp_ln64_fu_109_p2_carry_n_10,icmp_ln64_fu_109_p2_carry_n_11,icmp_ln64_fu_109_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln64_fu_109_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}));
  CARRY4 icmp_ln64_fu_109_p2_carry__0
       (.CI(icmp_ln64_fu_109_p2_carry_n_9),
        .CO({NLW_icmp_ln64_fu_109_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln64_fu_109_p2,icmp_ln64_fu_109_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln64_fu_109_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}));
  FDRE \j_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[0]),
        .Q(\j_fu_52_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[10]),
        .Q(\j_fu_52_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[11]),
        .Q(\j_fu_52_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[12] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[12]),
        .Q(\j_fu_52_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[13] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[13]),
        .Q(\j_fu_52_reg_n_9_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[14] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[14]),
        .Q(\j_fu_52_reg_n_9_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[15] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[15]),
        .Q(\j_fu_52_reg_n_9_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[1]),
        .Q(\j_fu_52_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[2]),
        .Q(\j_fu_52_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[3]),
        .Q(\j_fu_52_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[4]),
        .Q(\j_fu_52_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[5]),
        .Q(\j_fu_52_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[6]),
        .Q(\j_fu_52_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[7]),
        .Q(\j_fu_52_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[8]),
        .Q(\j_fu_52_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_52),
        .D(add_ln64_fu_115_p2[9]),
        .Q(\j_fu_52_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  LUT6 #(
    .INIT(64'hD000000000000000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(p_dst_data_full_n),
        .I2(p_dstgy_data_empty_n),
        .I3(p_dstgx_data_empty_n),
        .I4(Q[2]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter4_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1 mac_muladd_24ns_8ns_32ns_33_4_1_U105
       (.D(D),
        .P({mul_ln78_reg_194_reg_n_83,mul_ln78_reg_194_reg_n_84,mul_ln78_reg_194_reg_n_85,mul_ln78_reg_194_reg_n_86,mul_ln78_reg_194_reg_n_87,mul_ln78_reg_194_reg_n_88,mul_ln78_reg_194_reg_n_89,mul_ln78_reg_194_reg_n_90,mul_ln78_reg_194_reg_n_91,mul_ln78_reg_194_reg_n_92,mul_ln78_reg_194_reg_n_93,mul_ln78_reg_194_reg_n_94,mul_ln78_reg_194_reg_n_95,mul_ln78_reg_194_reg_n_96,mul_ln78_reg_194_reg_n_97,mul_ln78_reg_194_reg_n_98,mul_ln78_reg_194_reg_n_99,mul_ln78_reg_194_reg_n_100,mul_ln78_reg_194_reg_n_101,mul_ln78_reg_194_reg_n_102,mul_ln78_reg_194_reg_n_103,mul_ln78_reg_194_reg_n_104,mul_ln78_reg_194_reg_n_105,mul_ln78_reg_194_reg_n_106,mul_ln78_reg_194_reg_n_107,mul_ln78_reg_194_reg_n_108,mul_ln78_reg_194_reg_n_109,mul_ln78_reg_194_reg_n_110,mul_ln78_reg_194_reg_n_111,mul_ln78_reg_194_reg_n_112,mul_ln78_reg_194_reg_n_113,mul_ln78_reg_194_reg_n_114}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln78_reg_194_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,temp1_fu_334_p2,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln78_reg_194_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln78_reg_194_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln78_reg_194_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln78_reg_194_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln78_reg_194_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln78_reg_194_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln78_reg_194_reg_P_UNCONNECTED[47:32],mul_ln78_reg_194_reg_n_83,mul_ln78_reg_194_reg_n_84,mul_ln78_reg_194_reg_n_85,mul_ln78_reg_194_reg_n_86,mul_ln78_reg_194_reg_n_87,mul_ln78_reg_194_reg_n_88,mul_ln78_reg_194_reg_n_89,mul_ln78_reg_194_reg_n_90,mul_ln78_reg_194_reg_n_91,mul_ln78_reg_194_reg_n_92,mul_ln78_reg_194_reg_n_93,mul_ln78_reg_194_reg_n_94,mul_ln78_reg_194_reg_n_95,mul_ln78_reg_194_reg_n_96,mul_ln78_reg_194_reg_n_97,mul_ln78_reg_194_reg_n_98,mul_ln78_reg_194_reg_n_99,mul_ln78_reg_194_reg_n_100,mul_ln78_reg_194_reg_n_101,mul_ln78_reg_194_reg_n_102,mul_ln78_reg_194_reg_n_103,mul_ln78_reg_194_reg_n_104,mul_ln78_reg_194_reg_n_105,mul_ln78_reg_194_reg_n_106,mul_ln78_reg_194_reg_n_107,mul_ln78_reg_194_reg_n_108,mul_ln78_reg_194_reg_n_109,mul_ln78_reg_194_reg_n_110,mul_ln78_reg_194_reg_n_111,mul_ln78_reg_194_reg_n_112,mul_ln78_reg_194_reg_n_113,mul_ln78_reg_194_reg_n_114}),
        .PATTERNBDETECT(NLW_mul_ln78_reg_194_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln78_reg_194_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln78_reg_194_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln78_reg_194_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln78_reg_194_reg_i_10
       (.I0(O),
        .O(temp1_fu_334_p2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[12]_i_2 
       (.CI(\temp_5_reg_429_reg[8]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[12]_i_2_n_9 ,\temp_5_reg_429_reg[12]_i_2_n_10 ,\temp_5_reg_429_reg[12]_i_2_n_11 ,\temp_5_reg_429_reg[12]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[11:8]),
        .S(\temp_5_reg_429_reg[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[16]_i_2 
       (.CI(\temp_5_reg_429_reg[12]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[16]_i_2_n_9 ,\temp_5_reg_429_reg[16]_i_2_n_10 ,\temp_5_reg_429_reg[16]_i_2_n_11 ,\temp_5_reg_429_reg[16]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[15:12]),
        .S(\temp_5_reg_429_reg[16] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[20]_i_2 
       (.CI(\temp_5_reg_429_reg[16]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[20]_i_2_n_9 ,\temp_5_reg_429_reg[20]_i_2_n_10 ,\temp_5_reg_429_reg[20]_i_2_n_11 ,\temp_5_reg_429_reg[20]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[19:16]),
        .S(\temp_5_reg_429_reg[20] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[23]_i_2 
       (.CI(\temp_5_reg_429_reg[20]_i_2_n_9 ),
        .CO({\NLW_temp_5_reg_429_reg[23]_i_2_CO_UNCONNECTED [3:2],\temp_5_reg_429_reg[23]_i_2_n_11 ,\temp_5_reg_429_reg[23]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_temp_5_reg_429_reg[23]_i_2_O_UNCONNECTED [3],temp_4_fu_317_p2[22:20]}),
        .S({1'b0,\temp_5_reg_429_reg[23] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\temp_5_reg_429_reg[4]_i_2_n_9 ,\temp_5_reg_429_reg[4]_i_2_n_10 ,\temp_5_reg_429_reg[4]_i_2_n_11 ,\temp_5_reg_429_reg[4]_i_2_n_12 }),
        .CYINIT(\temp_5_reg_429_reg[4] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \temp_5_reg_429_reg[8]_i_2 
       (.CI(\temp_5_reg_429_reg[4]_i_2_n_9 ),
        .CO({\temp_5_reg_429_reg[8]_i_2_n_9 ,\temp_5_reg_429_reg[8]_i_2_n_10 ,\temp_5_reg_429_reg[8]_i_2_n_11 ,\temp_5_reg_429_reg[8]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_4_fu_317_p2[7:4]),
        .S(\temp_5_reg_429_reg[8] ));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__4_i_1
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_3),
        .I2(temp_4_fu_317_p2[22]),
        .O(\tmp_reg_384_reg[0] [3]));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__4_i_2
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_2),
        .I2(temp_4_fu_317_p2[21]),
        .O(\tmp_reg_384_reg[0] [2]));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__4_i_3
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_1),
        .I2(temp_4_fu_317_p2[20]),
        .O(\tmp_reg_384_reg[0] [1]));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__4_i_4
       (.I0(tmp_reg_384),
        .I1(mul_ln78_reg_194_reg_0),
        .I2(temp_4_fu_317_p2[19]),
        .O(\tmp_reg_384_reg[0] [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s
   (D,
    CO,
    \ap_CS_fsm_reg[0]_0 ,
    Q,
    push,
    ap_enable_reg_pp0_iter4_reg,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
    empty_n_reg,
    empty_n_reg_0,
    ap_clk,
    B,
    p_reg_reg,
    SS,
    ap_rst_n,
    p_dstgx_rows_channel_empty_n,
    dst_1_rows_channel_empty_n,
    p_dstgx_cols_channel_empty_n,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_dst_data_full_n,
    alpha_c_empty_n,
    out,
    \alpha_read_reg_374_reg[31]_0 ,
    \trunc_ln119_reg_424_reg[15]_0 );
  output [9:0]D;
  output [0:0]CO;
  output \ap_CS_fsm_reg[0]_0 ;
  output [1:0]Q;
  output push;
  output ap_enable_reg_pp0_iter4_reg;
  output accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  output empty_n_reg;
  output empty_n_reg_0;
  input ap_clk;
  input [7:0]B;
  input [7:0]p_reg_reg;
  input [0:0]SS;
  input ap_rst_n;
  input p_dstgx_rows_channel_empty_n;
  input dst_1_rows_channel_empty_n;
  input p_dstgx_cols_channel_empty_n;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_dst_data_full_n;
  input alpha_c_empty_n;
  input [15:0]out;
  input [31:0]\alpha_read_reg_374_reg[31]_0 ;
  input [15:0]\trunc_ln119_reg_424_reg[15]_0 ;

  wire [7:0]B;
  wire [0:0]CO;
  wire [9:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  wire alpha_c_empty_n;
  wire [31:0]alpha_read_reg_374;
  wire [31:0]\alpha_read_reg_374_reg[31]_0 ;
  wire \ap_CS_fsm[1]_i_2__0_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_9_[1] ;
  wire \ap_CS_fsm_reg_n_9_[2] ;
  wire \ap_CS_fsm_reg_n_9_[3] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_rst_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [15:0]empty_reg_439;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_23;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_47;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_48;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_49;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_50;
  wire \i_fu_88[0]_i_3_n_9 ;
  wire [12:0]i_fu_88_reg;
  wire \i_fu_88_reg[0]_i_2_n_10 ;
  wire \i_fu_88_reg[0]_i_2_n_11 ;
  wire \i_fu_88_reg[0]_i_2_n_12 ;
  wire \i_fu_88_reg[0]_i_2_n_13 ;
  wire \i_fu_88_reg[0]_i_2_n_14 ;
  wire \i_fu_88_reg[0]_i_2_n_15 ;
  wire \i_fu_88_reg[0]_i_2_n_16 ;
  wire \i_fu_88_reg[0]_i_2_n_9 ;
  wire \i_fu_88_reg[12]_i_1_n_16 ;
  wire \i_fu_88_reg[4]_i_1_n_10 ;
  wire \i_fu_88_reg[4]_i_1_n_11 ;
  wire \i_fu_88_reg[4]_i_1_n_12 ;
  wire \i_fu_88_reg[4]_i_1_n_13 ;
  wire \i_fu_88_reg[4]_i_1_n_14 ;
  wire \i_fu_88_reg[4]_i_1_n_15 ;
  wire \i_fu_88_reg[4]_i_1_n_16 ;
  wire \i_fu_88_reg[4]_i_1_n_9 ;
  wire \i_fu_88_reg[8]_i_1_n_10 ;
  wire \i_fu_88_reg[8]_i_1_n_11 ;
  wire \i_fu_88_reg[8]_i_1_n_12 ;
  wire \i_fu_88_reg[8]_i_1_n_13 ;
  wire \i_fu_88_reg[8]_i_1_n_14 ;
  wire \i_fu_88_reg[8]_i_1_n_15 ;
  wire \i_fu_88_reg[8]_i_1_n_16 ;
  wire \i_fu_88_reg[8]_i_1_n_9 ;
  wire \icmp_ln295_1_reg_412[0]_i_1_n_9 ;
  wire \icmp_ln295_1_reg_412[0]_i_2_n_9 ;
  wire \icmp_ln295_1_reg_412_reg_n_9_[0] ;
  wire \icmp_ln295_reg_394[0]_i_10_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_1_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_2_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_3_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_4_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_5_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_6_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_7_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_8_n_9 ;
  wire \icmp_ln295_reg_394[0]_i_9_n_9 ;
  wire \icmp_ln295_reg_394_reg_n_9_[0] ;
  wire icmp_ln58_fu_351_p2_carry__0_i_1_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_2_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_3_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_4_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_5_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_6_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_7_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_i_8_n_9;
  wire icmp_ln58_fu_351_p2_carry__0_n_10;
  wire icmp_ln58_fu_351_p2_carry__0_n_11;
  wire icmp_ln58_fu_351_p2_carry__0_n_12;
  wire icmp_ln58_fu_351_p2_carry_i_1_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_2_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_3_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_4_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_5_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_6_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_7_n_9;
  wire icmp_ln58_fu_351_p2_carry_i_8_n_9;
  wire icmp_ln58_fu_351_p2_carry_n_10;
  wire icmp_ln58_fu_351_p2_carry_n_11;
  wire icmp_ln58_fu_351_p2_carry_n_12;
  wire icmp_ln58_fu_351_p2_carry_n_9;
  wire [15:0]out;
  wire p_dst_data_full_n;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_rows_channel_empty_n;
  wire p_dstgy_data_empty_n;
  wire [7:0]p_reg_reg;
  wire push;
  wire [31:0]r_tdata;
  wire [8:0]sub_ln295_reg_400;
  wire \sub_ln295_reg_400[1]_i_1_n_9 ;
  wire \sub_ln295_reg_400[2]_i_1_n_9 ;
  wire \sub_ln295_reg_400[3]_i_1_n_9 ;
  wire \sub_ln295_reg_400[4]_i_1_n_9 ;
  wire \sub_ln295_reg_400[5]_i_1_n_9 ;
  wire \sub_ln295_reg_400[6]_i_1_n_9 ;
  wire \sub_ln295_reg_400[7]_i_1_n_9 ;
  wire \sub_ln295_reg_400[8]_i_1_n_9 ;
  wire \sub_ln295_reg_400[8]_i_2_n_9 ;
  wire [22:0]temp_3_fu_305_p3;
  wire [23:23]temp_3_reg_418;
  wire \temp_3_reg_418[0]_i_2_n_9 ;
  wire \temp_3_reg_418[0]_i_3_n_9 ;
  wire \temp_3_reg_418[0]_i_4_n_9 ;
  wire \temp_3_reg_418[0]_i_5_n_9 ;
  wire \temp_3_reg_418[0]_i_6_n_9 ;
  wire \temp_3_reg_418[0]_i_7_n_9 ;
  wire \temp_3_reg_418[10]_i_2_n_9 ;
  wire \temp_3_reg_418[10]_i_3_n_9 ;
  wire \temp_3_reg_418[10]_i_4_n_9 ;
  wire \temp_3_reg_418[10]_i_5_n_9 ;
  wire \temp_3_reg_418[10]_i_6_n_9 ;
  wire \temp_3_reg_418[10]_i_7_n_9 ;
  wire \temp_3_reg_418[11]_i_2_n_9 ;
  wire \temp_3_reg_418[11]_i_3_n_9 ;
  wire \temp_3_reg_418[11]_i_4_n_9 ;
  wire \temp_3_reg_418[11]_i_5_n_9 ;
  wire \temp_3_reg_418[11]_i_6_n_9 ;
  wire \temp_3_reg_418[12]_i_2_n_9 ;
  wire \temp_3_reg_418[12]_i_3_n_9 ;
  wire \temp_3_reg_418[12]_i_4_n_9 ;
  wire \temp_3_reg_418[12]_i_5_n_9 ;
  wire \temp_3_reg_418[12]_i_6_n_9 ;
  wire \temp_3_reg_418[13]_i_2_n_9 ;
  wire \temp_3_reg_418[13]_i_3_n_9 ;
  wire \temp_3_reg_418[13]_i_4_n_9 ;
  wire \temp_3_reg_418[13]_i_5_n_9 ;
  wire \temp_3_reg_418[13]_i_6_n_9 ;
  wire \temp_3_reg_418[14]_i_2_n_9 ;
  wire \temp_3_reg_418[14]_i_3_n_9 ;
  wire \temp_3_reg_418[14]_i_4_n_9 ;
  wire \temp_3_reg_418[14]_i_5_n_9 ;
  wire \temp_3_reg_418[14]_i_6_n_9 ;
  wire \temp_3_reg_418[15]_i_2_n_9 ;
  wire \temp_3_reg_418[15]_i_3_n_9 ;
  wire \temp_3_reg_418[15]_i_4_n_9 ;
  wire \temp_3_reg_418[15]_i_5_n_9 ;
  wire \temp_3_reg_418[15]_i_6_n_9 ;
  wire \temp_3_reg_418[15]_i_7_n_9 ;
  wire \temp_3_reg_418[15]_i_8_n_9 ;
  wire \temp_3_reg_418[15]_i_9_n_9 ;
  wire \temp_3_reg_418[16]_i_2_n_9 ;
  wire \temp_3_reg_418[16]_i_3_n_9 ;
  wire \temp_3_reg_418[16]_i_4_n_9 ;
  wire \temp_3_reg_418[16]_i_5_n_9 ;
  wire \temp_3_reg_418[16]_i_6_n_9 ;
  wire \temp_3_reg_418[17]_i_2_n_9 ;
  wire \temp_3_reg_418[17]_i_3_n_9 ;
  wire \temp_3_reg_418[17]_i_4_n_9 ;
  wire \temp_3_reg_418[17]_i_5_n_9 ;
  wire \temp_3_reg_418[17]_i_6_n_9 ;
  wire \temp_3_reg_418[17]_i_7_n_9 ;
  wire \temp_3_reg_418[18]_i_2_n_9 ;
  wire \temp_3_reg_418[18]_i_3_n_9 ;
  wire \temp_3_reg_418[18]_i_4_n_9 ;
  wire \temp_3_reg_418[18]_i_5_n_9 ;
  wire \temp_3_reg_418[18]_i_6_n_9 ;
  wire \temp_3_reg_418[18]_i_7_n_9 ;
  wire \temp_3_reg_418[19]_i_2_n_9 ;
  wire \temp_3_reg_418[19]_i_3_n_9 ;
  wire \temp_3_reg_418[19]_i_4_n_9 ;
  wire \temp_3_reg_418[19]_i_5_n_9 ;
  wire \temp_3_reg_418[1]_i_2_n_9 ;
  wire \temp_3_reg_418[1]_i_3_n_9 ;
  wire \temp_3_reg_418[1]_i_4_n_9 ;
  wire \temp_3_reg_418[1]_i_5_n_9 ;
  wire \temp_3_reg_418[1]_i_6_n_9 ;
  wire \temp_3_reg_418[1]_i_7_n_9 ;
  wire \temp_3_reg_418[20]_i_2_n_9 ;
  wire \temp_3_reg_418[20]_i_3_n_9 ;
  wire \temp_3_reg_418[20]_i_4_n_9 ;
  wire \temp_3_reg_418[20]_i_5_n_9 ;
  wire \temp_3_reg_418[21]_i_2_n_9 ;
  wire \temp_3_reg_418[21]_i_3_n_9 ;
  wire \temp_3_reg_418[21]_i_4_n_9 ;
  wire \temp_3_reg_418[21]_i_5_n_9 ;
  wire \temp_3_reg_418[21]_i_6_n_9 ;
  wire \temp_3_reg_418[22]_i_10_n_9 ;
  wire \temp_3_reg_418[22]_i_11_n_9 ;
  wire \temp_3_reg_418[22]_i_12_n_9 ;
  wire \temp_3_reg_418[22]_i_13_n_9 ;
  wire \temp_3_reg_418[22]_i_14_n_9 ;
  wire \temp_3_reg_418[22]_i_15_n_9 ;
  wire \temp_3_reg_418[22]_i_16_n_9 ;
  wire \temp_3_reg_418[22]_i_17_n_9 ;
  wire \temp_3_reg_418[22]_i_18_n_9 ;
  wire \temp_3_reg_418[22]_i_19_n_9 ;
  wire \temp_3_reg_418[22]_i_20_n_9 ;
  wire \temp_3_reg_418[22]_i_21_n_9 ;
  wire \temp_3_reg_418[22]_i_22_n_9 ;
  wire \temp_3_reg_418[22]_i_23_n_9 ;
  wire \temp_3_reg_418[22]_i_24_n_9 ;
  wire \temp_3_reg_418[22]_i_25_n_9 ;
  wire \temp_3_reg_418[22]_i_26_n_9 ;
  wire \temp_3_reg_418[22]_i_3_n_9 ;
  wire \temp_3_reg_418[22]_i_4_n_9 ;
  wire \temp_3_reg_418[22]_i_5_n_9 ;
  wire \temp_3_reg_418[22]_i_6_n_9 ;
  wire \temp_3_reg_418[22]_i_7_n_9 ;
  wire \temp_3_reg_418[22]_i_8_n_9 ;
  wire \temp_3_reg_418[22]_i_9_n_9 ;
  wire \temp_3_reg_418[23]_i_1_n_9 ;
  wire \temp_3_reg_418[23]_i_2_n_9 ;
  wire \temp_3_reg_418[23]_i_3_n_9 ;
  wire \temp_3_reg_418[2]_i_2_n_9 ;
  wire \temp_3_reg_418[2]_i_3_n_9 ;
  wire \temp_3_reg_418[2]_i_4_n_9 ;
  wire \temp_3_reg_418[2]_i_5_n_9 ;
  wire \temp_3_reg_418[2]_i_6_n_9 ;
  wire \temp_3_reg_418[3]_i_2_n_9 ;
  wire \temp_3_reg_418[3]_i_3_n_9 ;
  wire \temp_3_reg_418[3]_i_4_n_9 ;
  wire \temp_3_reg_418[3]_i_5_n_9 ;
  wire \temp_3_reg_418[3]_i_6_n_9 ;
  wire \temp_3_reg_418[4]_i_2_n_9 ;
  wire \temp_3_reg_418[4]_i_3_n_9 ;
  wire \temp_3_reg_418[4]_i_4_n_9 ;
  wire \temp_3_reg_418[4]_i_5_n_9 ;
  wire \temp_3_reg_418[5]_i_2_n_9 ;
  wire \temp_3_reg_418[5]_i_3_n_9 ;
  wire \temp_3_reg_418[5]_i_4_n_9 ;
  wire \temp_3_reg_418[5]_i_5_n_9 ;
  wire \temp_3_reg_418[6]_i_2_n_9 ;
  wire \temp_3_reg_418[6]_i_3_n_9 ;
  wire \temp_3_reg_418[6]_i_4_n_9 ;
  wire \temp_3_reg_418[6]_i_5_n_9 ;
  wire \temp_3_reg_418[6]_i_6_n_9 ;
  wire \temp_3_reg_418[7]_i_2_n_9 ;
  wire \temp_3_reg_418[7]_i_3_n_9 ;
  wire \temp_3_reg_418[7]_i_4_n_9 ;
  wire \temp_3_reg_418[7]_i_5_n_9 ;
  wire \temp_3_reg_418[7]_i_6_n_9 ;
  wire \temp_3_reg_418[7]_i_7_n_9 ;
  wire \temp_3_reg_418[8]_i_2_n_9 ;
  wire \temp_3_reg_418[8]_i_3_n_9 ;
  wire \temp_3_reg_418[8]_i_4_n_9 ;
  wire \temp_3_reg_418[8]_i_5_n_9 ;
  wire \temp_3_reg_418[8]_i_6_n_9 ;
  wire \temp_3_reg_418[8]_i_7_n_9 ;
  wire \temp_3_reg_418[9]_i_2_n_9 ;
  wire \temp_3_reg_418[9]_i_3_n_9 ;
  wire \temp_3_reg_418[9]_i_4_n_9 ;
  wire \temp_3_reg_418[9]_i_5_n_9 ;
  wire \temp_3_reg_418[9]_i_6_n_9 ;
  wire \temp_3_reg_418[9]_i_7_n_9 ;
  wire \temp_3_reg_418_reg_n_9_[10] ;
  wire \temp_3_reg_418_reg_n_9_[11] ;
  wire \temp_3_reg_418_reg_n_9_[12] ;
  wire \temp_3_reg_418_reg_n_9_[13] ;
  wire \temp_3_reg_418_reg_n_9_[14] ;
  wire \temp_3_reg_418_reg_n_9_[15] ;
  wire \temp_3_reg_418_reg_n_9_[16] ;
  wire \temp_3_reg_418_reg_n_9_[17] ;
  wire \temp_3_reg_418_reg_n_9_[18] ;
  wire \temp_3_reg_418_reg_n_9_[19] ;
  wire \temp_3_reg_418_reg_n_9_[1] ;
  wire \temp_3_reg_418_reg_n_9_[20] ;
  wire \temp_3_reg_418_reg_n_9_[21] ;
  wire \temp_3_reg_418_reg_n_9_[22] ;
  wire \temp_3_reg_418_reg_n_9_[23] ;
  wire \temp_3_reg_418_reg_n_9_[2] ;
  wire \temp_3_reg_418_reg_n_9_[3] ;
  wire \temp_3_reg_418_reg_n_9_[4] ;
  wire \temp_3_reg_418_reg_n_9_[5] ;
  wire \temp_3_reg_418_reg_n_9_[6] ;
  wire \temp_3_reg_418_reg_n_9_[7] ;
  wire \temp_3_reg_418_reg_n_9_[8] ;
  wire \temp_3_reg_418_reg_n_9_[9] ;
  wire [23:1]temp_4_fu_317_p2;
  wire [23:0]temp_5_fu_322_p3;
  wire [23:0]temp_5_reg_429;
  wire \temp_5_reg_429[12]_i_3_n_9 ;
  wire \temp_5_reg_429[12]_i_4_n_9 ;
  wire \temp_5_reg_429[12]_i_5_n_9 ;
  wire \temp_5_reg_429[12]_i_6_n_9 ;
  wire \temp_5_reg_429[16]_i_3_n_9 ;
  wire \temp_5_reg_429[16]_i_4_n_9 ;
  wire \temp_5_reg_429[16]_i_5_n_9 ;
  wire \temp_5_reg_429[16]_i_6_n_9 ;
  wire \temp_5_reg_429[20]_i_3_n_9 ;
  wire \temp_5_reg_429[20]_i_4_n_9 ;
  wire \temp_5_reg_429[20]_i_5_n_9 ;
  wire \temp_5_reg_429[20]_i_6_n_9 ;
  wire \temp_5_reg_429[23]_i_3_n_9 ;
  wire \temp_5_reg_429[23]_i_4_n_9 ;
  wire \temp_5_reg_429[23]_i_5_n_9 ;
  wire \temp_5_reg_429[4]_i_3_n_9 ;
  wire \temp_5_reg_429[4]_i_4_n_9 ;
  wire \temp_5_reg_429[4]_i_5_n_9 ;
  wire \temp_5_reg_429[4]_i_6_n_9 ;
  wire \temp_5_reg_429[4]_i_7_n_9 ;
  wire \temp_5_reg_429[8]_i_3_n_9 ;
  wire \temp_5_reg_429[8]_i_4_n_9 ;
  wire \temp_5_reg_429[8]_i_5_n_9 ;
  wire \temp_5_reg_429[8]_i_6_n_9 ;
  wire [22:0]temp_fu_188_p3;
  wire [22:0]temp_i_1_neg_fu_328_p2;
  wire [23:23]temp_i_1_neg_fu_328_p2__0;
  wire temp_i_1_neg_fu_328_p2_carry__0_i_1_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__0_i_2_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__0_i_3_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__0_i_4_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__0_n_10;
  wire temp_i_1_neg_fu_328_p2_carry__0_n_11;
  wire temp_i_1_neg_fu_328_p2_carry__0_n_12;
  wire temp_i_1_neg_fu_328_p2_carry__0_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__1_i_1_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__1_i_2_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__1_i_3_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__1_i_4_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__1_n_10;
  wire temp_i_1_neg_fu_328_p2_carry__1_n_11;
  wire temp_i_1_neg_fu_328_p2_carry__1_n_12;
  wire temp_i_1_neg_fu_328_p2_carry__1_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__2_i_1_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__2_i_2_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__2_i_3_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__2_i_4_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__2_n_10;
  wire temp_i_1_neg_fu_328_p2_carry__2_n_11;
  wire temp_i_1_neg_fu_328_p2_carry__2_n_12;
  wire temp_i_1_neg_fu_328_p2_carry__2_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__3_i_1_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__3_i_2_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__3_i_3_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__3_i_4_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__3_n_10;
  wire temp_i_1_neg_fu_328_p2_carry__3_n_11;
  wire temp_i_1_neg_fu_328_p2_carry__3_n_12;
  wire temp_i_1_neg_fu_328_p2_carry__3_n_9;
  wire temp_i_1_neg_fu_328_p2_carry__4_n_10;
  wire temp_i_1_neg_fu_328_p2_carry__4_n_11;
  wire temp_i_1_neg_fu_328_p2_carry__4_n_12;
  wire temp_i_1_neg_fu_328_p2_carry_i_1_n_9;
  wire temp_i_1_neg_fu_328_p2_carry_i_2_n_9;
  wire temp_i_1_neg_fu_328_p2_carry_i_3_n_9;
  wire temp_i_1_neg_fu_328_p2_carry_i_4_n_9;
  wire temp_i_1_neg_fu_328_p2_carry_n_10;
  wire temp_i_1_neg_fu_328_p2_carry_n_11;
  wire temp_i_1_neg_fu_328_p2_carry_n_12;
  wire temp_i_1_neg_fu_328_p2_carry_n_9;
  wire tmp_reg_384;
  wire [15:0]trunc_ln119_reg_424;
  wire [15:0]\trunc_ln119_reg_424_reg[15]_0 ;
  wire \val_reg_379_reg_n_9_[0] ;
  wire \val_reg_379_reg_n_9_[10] ;
  wire \val_reg_379_reg_n_9_[11] ;
  wire \val_reg_379_reg_n_9_[12] ;
  wire \val_reg_379_reg_n_9_[13] ;
  wire \val_reg_379_reg_n_9_[14] ;
  wire \val_reg_379_reg_n_9_[15] ;
  wire \val_reg_379_reg_n_9_[16] ;
  wire \val_reg_379_reg_n_9_[17] ;
  wire \val_reg_379_reg_n_9_[18] ;
  wire \val_reg_379_reg_n_9_[19] ;
  wire \val_reg_379_reg_n_9_[1] ;
  wire \val_reg_379_reg_n_9_[20] ;
  wire \val_reg_379_reg_n_9_[21] ;
  wire \val_reg_379_reg_n_9_[22] ;
  wire \val_reg_379_reg_n_9_[23] ;
  wire \val_reg_379_reg_n_9_[24] ;
  wire \val_reg_379_reg_n_9_[25] ;
  wire \val_reg_379_reg_n_9_[26] ;
  wire \val_reg_379_reg_n_9_[27] ;
  wire \val_reg_379_reg_n_9_[28] ;
  wire \val_reg_379_reg_n_9_[29] ;
  wire \val_reg_379_reg_n_9_[2] ;
  wire \val_reg_379_reg_n_9_[30] ;
  wire \val_reg_379_reg_n_9_[31] ;
  wire \val_reg_379_reg_n_9_[3] ;
  wire \val_reg_379_reg_n_9_[4] ;
  wire \val_reg_379_reg_n_9_[5] ;
  wire \val_reg_379_reg_n_9_[6] ;
  wire \val_reg_379_reg_n_9_[7] ;
  wire \val_reg_379_reg_n_9_[8] ;
  wire \val_reg_379_reg_n_9_[9] ;
  wire [3:0]\NLW_i_fu_88_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_fu_88_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln58_fu_351_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln58_fu_351_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_temp_i_1_neg_fu_328_p2_carry__4_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \alpha_read_reg_374[31]_i_1 
       (.I0(Q[0]),
        .I1(alpha_c_empty_n),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(p_dstgx_rows_channel_empty_n),
        .O(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \alpha_read_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [0]),
        .Q(alpha_read_reg_374[0]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[10] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [10]),
        .Q(alpha_read_reg_374[10]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[11] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [11]),
        .Q(alpha_read_reg_374[11]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[12] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [12]),
        .Q(alpha_read_reg_374[12]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[13] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [13]),
        .Q(alpha_read_reg_374[13]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[14] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [14]),
        .Q(alpha_read_reg_374[14]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[15] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [15]),
        .Q(alpha_read_reg_374[15]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[16] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [16]),
        .Q(alpha_read_reg_374[16]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[17] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [17]),
        .Q(alpha_read_reg_374[17]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[18] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [18]),
        .Q(alpha_read_reg_374[18]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[19] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [19]),
        .Q(alpha_read_reg_374[19]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [1]),
        .Q(alpha_read_reg_374[1]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[20] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [20]),
        .Q(alpha_read_reg_374[20]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[21] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [21]),
        .Q(alpha_read_reg_374[21]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[22] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [22]),
        .Q(alpha_read_reg_374[22]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[23] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [23]),
        .Q(alpha_read_reg_374[23]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[24] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [24]),
        .Q(alpha_read_reg_374[24]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[25] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [25]),
        .Q(alpha_read_reg_374[25]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[26] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [26]),
        .Q(alpha_read_reg_374[26]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[27] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [27]),
        .Q(alpha_read_reg_374[27]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[28] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [28]),
        .Q(alpha_read_reg_374[28]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[29] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [29]),
        .Q(alpha_read_reg_374[29]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [2]),
        .Q(alpha_read_reg_374[2]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[30] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [30]),
        .Q(alpha_read_reg_374[30]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[31] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [31]),
        .Q(alpha_read_reg_374[31]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [3]),
        .Q(alpha_read_reg_374[3]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [4]),
        .Q(alpha_read_reg_374[4]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [5]),
        .Q(alpha_read_reg_374[5]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [6]),
        .Q(alpha_read_reg_374[6]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [7]),
        .Q(alpha_read_reg_374[7]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[8] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [8]),
        .Q(alpha_read_reg_374[8]),
        .R(1'b0));
  FDRE \alpha_read_reg_374_reg[9] 
       (.C(ap_clk),
        .CE(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .D(\alpha_read_reg_374_reg[31]_0 [9]),
        .Q(alpha_read_reg_374[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F007F00FFFF7F00)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(p_dstgx_rows_channel_empty_n),
        .I1(p_dstgx_cols_channel_empty_n),
        .I2(alpha_c_empty_n),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I1(\ap_CS_fsm[1]_i_2__0_n_9 ),
        .I2(\ap_CS_fsm_reg_n_9_[1] ),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state5),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_9_[2] ),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state6),
        .I4(\ap_CS_fsm_reg_n_9_[3] ),
        .I5(ap_CS_fsm_state8),
        .O(\ap_CS_fsm[1]_i_2__0_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_9_[1] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[1] ),
        .Q(\ap_CS_fsm_reg_n_9_[2] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[2] ),
        .Q(\ap_CS_fsm_reg_n_9_[3] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_9_[3] ),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  FDRE \empty_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[0]),
        .Q(empty_reg_439[0]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[10]),
        .Q(empty_reg_439[10]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[11]),
        .Q(empty_reg_439[11]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[12]),
        .Q(empty_reg_439[12]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[13]),
        .Q(empty_reg_439[13]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[14]),
        .Q(empty_reg_439[14]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[15]),
        .Q(empty_reg_439[15]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[1]),
        .Q(empty_reg_439[1]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[2]),
        .Q(empty_reg_439[2]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[3]),
        .Q(empty_reg_439[3]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[4]),
        .Q(empty_reg_439[4]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[5]),
        .Q(empty_reg_439[5]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[6]),
        .Q(empty_reg_439[6]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[7]),
        .Q(empty_reg_439[7]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[8]),
        .Q(empty_reg_439[8]),
        .R(1'b0));
  FDRE \empty_reg_439_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(out[9]),
        .Q(empty_reg_439[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1 fmul_32ns_32ns_32_4_max_dsp_1_U114
       (.D(r_tdata),
        .Q(alpha_read_reg_374),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110
       (.A(temp_i_1_neg_fu_328_p2),
        .B(B),
        .CO(CO),
        .D(D),
        .O(temp_i_1_neg_fu_328_p2__0),
        .Q({ap_CS_fsm_state10,Q[1],ap_CS_fsm_state8}),
        .S({\temp_5_reg_429[4]_i_4_n_9 ,\temp_5_reg_429[4]_i_5_n_9 ,\temp_5_reg_429[4]_i_6_n_9 ,\temp_5_reg_429[4]_i_7_n_9 }),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4_reg_0(ap_enable_reg_pp0_iter4_reg),
        .ap_loop_exit_ready_pp0_iter3_reg_reg__0_0(ap_NS_fsm[9:8]),
        .ap_rst_n(ap_rst_n),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_23),
        .icmp_ln64_fu_109_p2_carry__0_0(empty_reg_439),
        .mul_ln78_reg_194_reg_0(\temp_3_reg_418_reg_n_9_[20] ),
        .mul_ln78_reg_194_reg_1(\temp_3_reg_418_reg_n_9_[21] ),
        .mul_ln78_reg_194_reg_2(\temp_3_reg_418_reg_n_9_[22] ),
        .mul_ln78_reg_194_reg_3(\temp_3_reg_418_reg_n_9_[23] ),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(temp_5_reg_429),
        .push(push),
        .sel(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .temp_4_fu_317_p2(temp_4_fu_317_p2),
        .\temp_5_reg_429_reg[12] ({\temp_5_reg_429[12]_i_3_n_9 ,\temp_5_reg_429[12]_i_4_n_9 ,\temp_5_reg_429[12]_i_5_n_9 ,\temp_5_reg_429[12]_i_6_n_9 }),
        .\temp_5_reg_429_reg[16] ({\temp_5_reg_429[16]_i_3_n_9 ,\temp_5_reg_429[16]_i_4_n_9 ,\temp_5_reg_429[16]_i_5_n_9 ,\temp_5_reg_429[16]_i_6_n_9 }),
        .\temp_5_reg_429_reg[20] ({\temp_5_reg_429[20]_i_3_n_9 ,\temp_5_reg_429[20]_i_4_n_9 ,\temp_5_reg_429[20]_i_5_n_9 ,\temp_5_reg_429[20]_i_6_n_9 }),
        .\temp_5_reg_429_reg[23] ({\temp_5_reg_429[23]_i_3_n_9 ,\temp_5_reg_429[23]_i_4_n_9 ,\temp_5_reg_429[23]_i_5_n_9 }),
        .\temp_5_reg_429_reg[4] (\temp_5_reg_429[4]_i_3_n_9 ),
        .\temp_5_reg_429_reg[8] ({\temp_5_reg_429[8]_i_3_n_9 ,\temp_5_reg_429[8]_i_4_n_9 ,\temp_5_reg_429[8]_i_5_n_9 ,\temp_5_reg_429[8]_i_6_n_9 }),
        .tmp_reg_384(tmp_reg_384),
        .\tmp_reg_384_reg[0] ({grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_47,grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_48,grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_49,grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_50}));
  FDRE #(
    .INIT(1'b0)) 
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_23),
        .Q(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_88[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .O(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_88[0]_i_3 
       (.I0(i_fu_88_reg[0]),
        .O(\i_fu_88[0]_i_3_n_9 ));
  FDRE \i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_16 ),
        .Q(i_fu_88_reg[0]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_88_reg[0]_i_2_n_9 ,\i_fu_88_reg[0]_i_2_n_10 ,\i_fu_88_reg[0]_i_2_n_11 ,\i_fu_88_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_88_reg[0]_i_2_n_13 ,\i_fu_88_reg[0]_i_2_n_14 ,\i_fu_88_reg[0]_i_2_n_15 ,\i_fu_88_reg[0]_i_2_n_16 }),
        .S({i_fu_88_reg[3:1],\i_fu_88[0]_i_3_n_9 }));
  FDRE \i_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_14 ),
        .Q(i_fu_88_reg[10]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_13 ),
        .Q(i_fu_88_reg[11]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[12] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[12]_i_1_n_16 ),
        .Q(i_fu_88_reg[12]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[12]_i_1 
       (.CI(\i_fu_88_reg[8]_i_1_n_9 ),
        .CO(\NLW_i_fu_88_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_88_reg[12]_i_1_O_UNCONNECTED [3:1],\i_fu_88_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,i_fu_88_reg[12]}));
  FDRE \i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_15 ),
        .Q(i_fu_88_reg[1]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_14 ),
        .Q(i_fu_88_reg[2]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[0]_i_2_n_13 ),
        .Q(i_fu_88_reg[3]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_16 ),
        .Q(i_fu_88_reg[4]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[4]_i_1 
       (.CI(\i_fu_88_reg[0]_i_2_n_9 ),
        .CO({\i_fu_88_reg[4]_i_1_n_9 ,\i_fu_88_reg[4]_i_1_n_10 ,\i_fu_88_reg[4]_i_1_n_11 ,\i_fu_88_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[4]_i_1_n_13 ,\i_fu_88_reg[4]_i_1_n_14 ,\i_fu_88_reg[4]_i_1_n_15 ,\i_fu_88_reg[4]_i_1_n_16 }),
        .S(i_fu_88_reg[7:4]));
  FDRE \i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_15 ),
        .Q(i_fu_88_reg[5]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_14 ),
        .Q(i_fu_88_reg[6]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[4]_i_1_n_13 ),
        .Q(i_fu_88_reg[7]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  FDRE \i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_16 ),
        .Q(i_fu_88_reg[8]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[8]_i_1 
       (.CI(\i_fu_88_reg[4]_i_1_n_9 ),
        .CO({\i_fu_88_reg[8]_i_1_n_9 ,\i_fu_88_reg[8]_i_1_n_10 ,\i_fu_88_reg[8]_i_1_n_11 ,\i_fu_88_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[8]_i_1_n_13 ,\i_fu_88_reg[8]_i_1_n_14 ,\i_fu_88_reg[8]_i_1_n_15 ,\i_fu_88_reg[8]_i_1_n_16 }),
        .S(i_fu_88_reg[11:8]));
  FDRE \i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0),
        .D(\i_fu_88_reg[8]_i_1_n_15 ),
        .Q(i_fu_88_reg[9]),
        .R(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \icmp_ln295_1_reg_412[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I2(\icmp_ln295_1_reg_412[0]_i_2_n_9 ),
        .I3(\val_reg_379_reg_n_9_[26] ),
        .I4(\val_reg_379_reg_n_9_[30] ),
        .I5(\val_reg_379_reg_n_9_[25] ),
        .O(\icmp_ln295_1_reg_412[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \icmp_ln295_1_reg_412[0]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\val_reg_379_reg_n_9_[23] ),
        .I2(\val_reg_379_reg_n_9_[24] ),
        .I3(\val_reg_379_reg_n_9_[27] ),
        .I4(\val_reg_379_reg_n_9_[28] ),
        .I5(\val_reg_379_reg_n_9_[29] ),
        .O(\icmp_ln295_1_reg_412[0]_i_2_n_9 ));
  FDRE \icmp_ln295_1_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln295_1_reg_412[0]_i_1_n_9 ),
        .Q(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \icmp_ln295_reg_394[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I2(\icmp_ln295_reg_394[0]_i_2_n_9 ),
        .I3(\icmp_ln295_reg_394[0]_i_3_n_9 ),
        .I4(\icmp_ln295_reg_394[0]_i_4_n_9 ),
        .I5(\icmp_ln295_reg_394[0]_i_5_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln295_reg_394[0]_i_10 
       (.I0(\val_reg_379_reg_n_9_[10] ),
        .I1(\val_reg_379_reg_n_9_[11] ),
        .I2(\val_reg_379_reg_n_9_[16] ),
        .I3(\val_reg_379_reg_n_9_[3] ),
        .O(\icmp_ln295_reg_394[0]_i_10_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln295_reg_394[0]_i_2 
       (.I0(\val_reg_379_reg_n_9_[14] ),
        .I1(\val_reg_379_reg_n_9_[18] ),
        .I2(\val_reg_379_reg_n_9_[25] ),
        .I3(\val_reg_379_reg_n_9_[15] ),
        .I4(\icmp_ln295_reg_394[0]_i_6_n_9 ),
        .I5(\icmp_ln295_reg_394[0]_i_7_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln295_reg_394[0]_i_3 
       (.I0(\val_reg_379_reg_n_9_[30] ),
        .I1(\val_reg_379_reg_n_9_[6] ),
        .I2(\val_reg_379_reg_n_9_[27] ),
        .I3(\val_reg_379_reg_n_9_[0] ),
        .I4(\icmp_ln295_reg_394[0]_i_8_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln295_reg_394[0]_i_4 
       (.I0(\val_reg_379_reg_n_9_[12] ),
        .I1(\val_reg_379_reg_n_9_[20] ),
        .I2(\val_reg_379_reg_n_9_[1] ),
        .I3(\val_reg_379_reg_n_9_[13] ),
        .I4(\icmp_ln295_reg_394[0]_i_9_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln295_reg_394[0]_i_5 
       (.I0(\val_reg_379_reg_n_9_[22] ),
        .I1(\val_reg_379_reg_n_9_[21] ),
        .I2(\val_reg_379_reg_n_9_[5] ),
        .I3(\val_reg_379_reg_n_9_[4] ),
        .I4(\icmp_ln295_reg_394[0]_i_10_n_9 ),
        .O(\icmp_ln295_reg_394[0]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln295_reg_394[0]_i_6 
       (.I0(\val_reg_379_reg_n_9_[23] ),
        .I1(ap_CS_fsm_state6),
        .O(\icmp_ln295_reg_394[0]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln295_reg_394[0]_i_7 
       (.I0(\val_reg_379_reg_n_9_[28] ),
        .I1(\val_reg_379_reg_n_9_[29] ),
        .O(\icmp_ln295_reg_394[0]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln295_reg_394[0]_i_8 
       (.I0(\val_reg_379_reg_n_9_[9] ),
        .I1(\val_reg_379_reg_n_9_[2] ),
        .I2(\val_reg_379_reg_n_9_[17] ),
        .I3(\val_reg_379_reg_n_9_[24] ),
        .O(\icmp_ln295_reg_394[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln295_reg_394[0]_i_9 
       (.I0(\val_reg_379_reg_n_9_[7] ),
        .I1(\val_reg_379_reg_n_9_[8] ),
        .I2(\val_reg_379_reg_n_9_[19] ),
        .I3(\val_reg_379_reg_n_9_[26] ),
        .O(\icmp_ln295_reg_394[0]_i_9_n_9 ));
  FDRE \icmp_ln295_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln295_reg_394[0]_i_1_n_9 ),
        .Q(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln58_fu_351_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln58_fu_351_p2_carry_n_9,icmp_ln58_fu_351_p2_carry_n_10,icmp_ln58_fu_351_p2_carry_n_11,icmp_ln58_fu_351_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln58_fu_351_p2_carry_i_1_n_9,icmp_ln58_fu_351_p2_carry_i_2_n_9,icmp_ln58_fu_351_p2_carry_i_3_n_9,icmp_ln58_fu_351_p2_carry_i_4_n_9}),
        .O(NLW_icmp_ln58_fu_351_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln58_fu_351_p2_carry_i_5_n_9,icmp_ln58_fu_351_p2_carry_i_6_n_9,icmp_ln58_fu_351_p2_carry_i_7_n_9,icmp_ln58_fu_351_p2_carry_i_8_n_9}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln58_fu_351_p2_carry__0
       (.CI(icmp_ln58_fu_351_p2_carry_n_9),
        .CO({CO,icmp_ln58_fu_351_p2_carry__0_n_10,icmp_ln58_fu_351_p2_carry__0_n_11,icmp_ln58_fu_351_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln58_fu_351_p2_carry__0_i_1_n_9,icmp_ln58_fu_351_p2_carry__0_i_2_n_9,icmp_ln58_fu_351_p2_carry__0_i_3_n_9,icmp_ln58_fu_351_p2_carry__0_i_4_n_9}),
        .O(NLW_icmp_ln58_fu_351_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln58_fu_351_p2_carry__0_i_5_n_9,icmp_ln58_fu_351_p2_carry__0_i_6_n_9,icmp_ln58_fu_351_p2_carry__0_i_7_n_9,icmp_ln58_fu_351_p2_carry__0_i_8_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln58_fu_351_p2_carry__0_i_1
       (.I0(trunc_ln119_reg_424[15]),
        .I1(trunc_ln119_reg_424[14]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln58_fu_351_p2_carry__0_i_2
       (.I0(trunc_ln119_reg_424[13]),
        .I1(i_fu_88_reg[12]),
        .I2(trunc_ln119_reg_424[12]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_2_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln58_fu_351_p2_carry__0_i_3
       (.I0(trunc_ln119_reg_424[11]),
        .I1(i_fu_88_reg[11]),
        .I2(trunc_ln119_reg_424[10]),
        .I3(i_fu_88_reg[10]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln58_fu_351_p2_carry__0_i_4
       (.I0(trunc_ln119_reg_424[9]),
        .I1(i_fu_88_reg[9]),
        .I2(trunc_ln119_reg_424[8]),
        .I3(i_fu_88_reg[8]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_4_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln58_fu_351_p2_carry__0_i_5
       (.I0(trunc_ln119_reg_424[14]),
        .I1(trunc_ln119_reg_424[15]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln58_fu_351_p2_carry__0_i_6
       (.I0(trunc_ln119_reg_424[13]),
        .I1(i_fu_88_reg[12]),
        .I2(trunc_ln119_reg_424[12]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln58_fu_351_p2_carry__0_i_7
       (.I0(i_fu_88_reg[11]),
        .I1(trunc_ln119_reg_424[11]),
        .I2(i_fu_88_reg[10]),
        .I3(trunc_ln119_reg_424[10]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln58_fu_351_p2_carry__0_i_8
       (.I0(i_fu_88_reg[9]),
        .I1(trunc_ln119_reg_424[9]),
        .I2(i_fu_88_reg[8]),
        .I3(trunc_ln119_reg_424[8]),
        .O(icmp_ln58_fu_351_p2_carry__0_i_8_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln58_fu_351_p2_carry_i_1
       (.I0(trunc_ln119_reg_424[7]),
        .I1(i_fu_88_reg[7]),
        .I2(trunc_ln119_reg_424[6]),
        .I3(i_fu_88_reg[6]),
        .O(icmp_ln58_fu_351_p2_carry_i_1_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln58_fu_351_p2_carry_i_2
       (.I0(trunc_ln119_reg_424[5]),
        .I1(i_fu_88_reg[5]),
        .I2(trunc_ln119_reg_424[4]),
        .I3(i_fu_88_reg[4]),
        .O(icmp_ln58_fu_351_p2_carry_i_2_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln58_fu_351_p2_carry_i_3
       (.I0(trunc_ln119_reg_424[3]),
        .I1(i_fu_88_reg[3]),
        .I2(trunc_ln119_reg_424[2]),
        .I3(i_fu_88_reg[2]),
        .O(icmp_ln58_fu_351_p2_carry_i_3_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln58_fu_351_p2_carry_i_4
       (.I0(trunc_ln119_reg_424[1]),
        .I1(i_fu_88_reg[1]),
        .I2(trunc_ln119_reg_424[0]),
        .I3(i_fu_88_reg[0]),
        .O(icmp_ln58_fu_351_p2_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln58_fu_351_p2_carry_i_5
       (.I0(i_fu_88_reg[7]),
        .I1(trunc_ln119_reg_424[7]),
        .I2(i_fu_88_reg[6]),
        .I3(trunc_ln119_reg_424[6]),
        .O(icmp_ln58_fu_351_p2_carry_i_5_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln58_fu_351_p2_carry_i_6
       (.I0(i_fu_88_reg[5]),
        .I1(trunc_ln119_reg_424[5]),
        .I2(i_fu_88_reg[4]),
        .I3(trunc_ln119_reg_424[4]),
        .O(icmp_ln58_fu_351_p2_carry_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln58_fu_351_p2_carry_i_7
       (.I0(i_fu_88_reg[3]),
        .I1(trunc_ln119_reg_424[3]),
        .I2(i_fu_88_reg[2]),
        .I3(trunc_ln119_reg_424[2]),
        .O(icmp_ln58_fu_351_p2_carry_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln58_fu_351_p2_carry_i_8
       (.I0(i_fu_88_reg[1]),
        .I1(trunc_ln119_reg_424[1]),
        .I2(i_fu_88_reg[0]),
        .I3(trunc_ln119_reg_424[0]),
        .O(icmp_ln58_fu_351_p2_carry_i_8_n_9));
  LUT4 #(
    .INIT(16'hFFFD)) 
    int_ap_idle_i_3
       (.I0(Q[0]),
        .I1(p_dstgx_rows_channel_empty_n),
        .I2(dst_1_rows_channel_empty_n),
        .I3(p_dstgx_cols_channel_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[2]_i_2 
       (.I0(p_dstgx_cols_channel_empty_n),
        .I1(Q[1]),
        .I2(CO),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[2]_i_2__0 
       (.I0(p_dstgx_rows_channel_empty_n),
        .I1(Q[1]),
        .I2(CO),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln295_reg_400[1]_i_1 
       (.I0(\val_reg_379_reg_n_9_[24] ),
        .I1(\val_reg_379_reg_n_9_[23] ),
        .O(\sub_ln295_reg_400[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \sub_ln295_reg_400[2]_i_1 
       (.I0(\val_reg_379_reg_n_9_[25] ),
        .I1(\val_reg_379_reg_n_9_[24] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .O(\sub_ln295_reg_400[2]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sub_ln295_reg_400[3]_i_1 
       (.I0(\val_reg_379_reg_n_9_[26] ),
        .I1(\val_reg_379_reg_n_9_[25] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .I3(\val_reg_379_reg_n_9_[24] ),
        .O(\sub_ln295_reg_400[3]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hAAAA9555)) 
    \sub_ln295_reg_400[4]_i_1 
       (.I0(\val_reg_379_reg_n_9_[27] ),
        .I1(\val_reg_379_reg_n_9_[24] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .I3(\val_reg_379_reg_n_9_[25] ),
        .I4(\val_reg_379_reg_n_9_[26] ),
        .O(\sub_ln295_reg_400[4]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h56666666AAAAAAAA)) 
    \sub_ln295_reg_400[5]_i_1 
       (.I0(\val_reg_379_reg_n_9_[28] ),
        .I1(\val_reg_379_reg_n_9_[26] ),
        .I2(\val_reg_379_reg_n_9_[25] ),
        .I3(\val_reg_379_reg_n_9_[23] ),
        .I4(\val_reg_379_reg_n_9_[24] ),
        .I5(\val_reg_379_reg_n_9_[27] ),
        .O(\sub_ln295_reg_400[5]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln295_reg_400[6]_i_1 
       (.I0(\val_reg_379_reg_n_9_[29] ),
        .I1(\sub_ln295_reg_400[8]_i_2_n_9 ),
        .I2(\val_reg_379_reg_n_9_[28] ),
        .O(\sub_ln295_reg_400[6]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub_ln295_reg_400[7]_i_1 
       (.I0(\val_reg_379_reg_n_9_[30] ),
        .I1(\sub_ln295_reg_400[8]_i_2_n_9 ),
        .I2(\val_reg_379_reg_n_9_[28] ),
        .I3(\val_reg_379_reg_n_9_[29] ),
        .O(\sub_ln295_reg_400[7]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \sub_ln295_reg_400[8]_i_1 
       (.I0(\val_reg_379_reg_n_9_[30] ),
        .I1(\sub_ln295_reg_400[8]_i_2_n_9 ),
        .I2(\val_reg_379_reg_n_9_[28] ),
        .I3(\val_reg_379_reg_n_9_[29] ),
        .O(\sub_ln295_reg_400[8]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \sub_ln295_reg_400[8]_i_2 
       (.I0(\val_reg_379_reg_n_9_[27] ),
        .I1(\val_reg_379_reg_n_9_[24] ),
        .I2(\val_reg_379_reg_n_9_[23] ),
        .I3(\val_reg_379_reg_n_9_[25] ),
        .I4(\val_reg_379_reg_n_9_[26] ),
        .O(\sub_ln295_reg_400[8]_i_2_n_9 ));
  FDRE \sub_ln295_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[23] ),
        .Q(sub_ln295_reg_400[0]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[1]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[1]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[2]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[2]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[3]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[3]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[4]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[4]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[5]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[5]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[6]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[6]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[7]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[7]),
        .R(1'b0));
  FDRE \sub_ln295_reg_400_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln295_reg_400[8]_i_1_n_9 ),
        .Q(sub_ln295_reg_400[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \temp_3_reg_418[0]_i_1 
       (.I0(\temp_3_reg_418[0]_i_2_n_9 ),
        .I1(\temp_3_reg_418[0]_i_3_n_9 ),
        .I2(temp_fu_188_p3[0]),
        .I3(\temp_3_reg_418[0]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[3]),
        .I5(\temp_3_reg_418[22]_i_4_n_9 ),
        .O(temp_3_fu_305_p3[0]));
  LUT6 #(
    .INIT(64'hFF000000EAEAEAEA)) 
    \temp_3_reg_418[0]_i_2 
       (.I0(\temp_3_reg_418[0]_i_5_n_9 ),
        .I1(\temp_3_reg_418[1]_i_5_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(temp_fu_188_p3[0]),
        .I5(\temp_3_reg_418[22]_i_3_n_9 ),
        .O(\temp_3_reg_418[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \temp_3_reg_418[0]_i_3 
       (.I0(sub_ln295_reg_400[3]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[2]),
        .I4(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[0]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \temp_3_reg_418[0]_i_4 
       (.I0(sub_ln295_reg_400[2]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \temp_3_reg_418[0]_i_5 
       (.I0(\temp_3_reg_418[0]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(\temp_3_reg_418[0]_i_7_n_9 ),
        .I3(sub_ln295_reg_400[1]),
        .I4(\temp_3_reg_418[2]_i_5_n_9 ),
        .I5(sub_ln295_reg_400[0]),
        .O(\temp_3_reg_418[0]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_6 
       (.I0(temp_fu_188_p3[8]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[16]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[0]),
        .O(\temp_3_reg_418[0]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[0]_i_7 
       (.I0(temp_fu_188_p3[12]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[20]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[4]),
        .O(\temp_3_reg_418[0]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hBBBAAABA)) 
    \temp_3_reg_418[10]_i_1 
       (.I0(\temp_3_reg_418[10]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[11]_i_3_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[10]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[10]));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[10]_i_2 
       (.I0(\temp_3_reg_418[10]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[11]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[10]),
        .O(\temp_3_reg_418[10]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[10]_i_3 
       (.I0(\temp_3_reg_418[10]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[12]_i_4_n_9 ),
        .O(\temp_3_reg_418[10]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[10]_i_4 
       (.I0(\temp_3_reg_418[12]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[10]_i_6_n_9 ),
        .O(\temp_3_reg_418[10]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h00220030)) 
    \temp_3_reg_418[10]_i_5 
       (.I0(temp_fu_188_p3[3]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[7]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[10]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h3022FFFF30220000)) 
    \temp_3_reg_418[10]_i_6 
       (.I0(temp_fu_188_p3[14]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[22]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[10]_i_7_n_9 ),
        .O(\temp_3_reg_418[10]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \temp_3_reg_418[10]_i_7 
       (.I0(temp_fu_188_p3[18]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[10]),
        .I3(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[10]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \temp_3_reg_418[11]_i_1 
       (.I0(\temp_3_reg_418[11]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[12]_i_2_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[11]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[11]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \temp_3_reg_418[11]_i_2 
       (.I0(temp_fu_188_p3[11]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[11]_i_4_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[12]_i_5_n_9 ),
        .I5(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[11]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[11]_i_3 
       (.I0(\temp_3_reg_418[11]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[13]_i_4_n_9 ),
        .O(\temp_3_reg_418[11]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[11]_i_4 
       (.I0(\temp_3_reg_418[13]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[11]_i_6_n_9 ),
        .O(\temp_3_reg_418[11]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[11]_i_5 
       (.I0(temp_fu_188_p3[4]),
        .I1(temp_fu_188_p3[0]),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[8]),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[11]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h00FF00CC00B800B8)) 
    \temp_3_reg_418[11]_i_6 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[11]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[19]),
        .I5(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[11]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \temp_3_reg_418[12]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[12]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[13]_i_2_n_9 ),
        .I4(\temp_3_reg_418[12]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[12]_i_2 
       (.I0(\temp_3_reg_418[12]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[14]_i_5_n_9 ),
        .O(\temp_3_reg_418[12]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[12]_i_3 
       (.I0(\temp_3_reg_418[13]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[12]_i_5_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[12]),
        .O(\temp_3_reg_418[12]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[12]_i_4 
       (.I0(temp_fu_188_p3[5]),
        .I1(temp_fu_188_p3[1]),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[9]),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[12]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \temp_3_reg_418[12]_i_5 
       (.I0(\temp_3_reg_418[14]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[12]_i_6_n_9 ),
        .O(\temp_3_reg_418[12]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h000F000000CA00CA)) 
    \temp_3_reg_418[12]_i_6 
       (.I0(temp_fu_188_p3[12]),
        .I1(temp_fu_188_p3[20]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[16]),
        .I5(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[12]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4045)) 
    \temp_3_reg_418[13]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[13]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[14]_i_3_n_9 ),
        .I4(\temp_3_reg_418[13]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[13]_i_2 
       (.I0(\temp_3_reg_418[13]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[15]_i_4_n_9 ),
        .O(\temp_3_reg_418[13]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF002E2E00002E2E)) 
    \temp_3_reg_418[13]_i_3 
       (.I0(\temp_3_reg_418[13]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[14]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[13]),
        .O(\temp_3_reg_418[13]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[13]_i_4 
       (.I0(temp_fu_188_p3[6]),
        .I1(temp_fu_188_p3[2]),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[10]),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[13]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h74)) 
    \temp_3_reg_418[13]_i_5 
       (.I0(\temp_3_reg_418[15]_i_9_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[13]_i_6_n_9 ),
        .O(\temp_3_reg_418[13]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h000F000000CA00CA)) 
    \temp_3_reg_418[13]_i_6 
       (.I0(temp_fu_188_p3[13]),
        .I1(temp_fu_188_p3[21]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[17]),
        .I5(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[13]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[14]_i_1 
       (.I0(\temp_3_reg_418[14]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[15]_i_2_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[14]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[14]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[14]_i_2 
       (.I0(temp_fu_188_p3[14]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[14]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[15]_i_6_n_9 ),
        .O(\temp_3_reg_418[14]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[14]_i_3 
       (.I0(\temp_3_reg_418[14]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[16]_i_4_n_9 ),
        .O(\temp_3_reg_418[14]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[14]_i_4 
       (.I0(\temp_3_reg_418[15]_i_8_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[14]_i_6_n_9 ),
        .O(\temp_3_reg_418[14]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \temp_3_reg_418[14]_i_5 
       (.I0(temp_fu_188_p3[7]),
        .I1(temp_fu_188_p3[3]),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[11]),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[14]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hFFCCFFFFFF47FF47)) 
    \temp_3_reg_418[14]_i_6 
       (.I0(temp_fu_188_p3[18]),
        .I1(sub_ln295_reg_400[2]),
        .I2(temp_fu_188_p3[14]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[22]),
        .I5(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[14]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF1504)) 
    \temp_3_reg_418[15]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[15]_i_2_n_9 ),
        .I3(\temp_3_reg_418[16]_i_2_n_9 ),
        .I4(\temp_3_reg_418[15]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[15]_i_2 
       (.I0(\temp_3_reg_418[15]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[17]_i_5_n_9 ),
        .O(\temp_3_reg_418[15]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h80808F80808F8F8F)) 
    \temp_3_reg_418[15]_i_3 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(temp_fu_188_p3[15]),
        .I2(\temp_3_reg_418[22]_i_3_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[15]_i_5_n_9 ),
        .I5(\temp_3_reg_418[15]_i_6_n_9 ),
        .O(\temp_3_reg_418[15]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0B080B080000FFFF)) 
    \temp_3_reg_418[15]_i_4 
       (.I0(temp_fu_188_p3[0]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[8]),
        .I4(\temp_3_reg_418[15]_i_7_n_9 ),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[15]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[15]_i_5 
       (.I0(\temp_3_reg_418[18]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[15]_i_8_n_9 ),
        .O(\temp_3_reg_418[15]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[15]_i_6 
       (.I0(\temp_3_reg_418[17]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[15]_i_9_n_9 ),
        .O(\temp_3_reg_418[15]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[15]_i_7 
       (.I0(temp_fu_188_p3[4]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[12]),
        .O(\temp_3_reg_418[15]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \temp_3_reg_418[15]_i_8 
       (.I0(temp_fu_188_p3[20]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[16]),
        .O(\temp_3_reg_418[15]_i_8_n_9 ));
  LUT5 #(
    .INIT(32'hFFC4FFC7)) 
    \temp_3_reg_418[15]_i_9 
       (.I0(temp_fu_188_p3[19]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[15]),
        .O(\temp_3_reg_418[15]_i_9_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4045)) 
    \temp_3_reg_418[16]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[16]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[17]_i_3_n_9 ),
        .I4(\temp_3_reg_418[16]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[16]));
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[16]_i_2 
       (.I0(\temp_3_reg_418[16]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[18]_i_5_n_9 ),
        .O(\temp_3_reg_418[16]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'hC505)) 
    \temp_3_reg_418[16]_i_3 
       (.I0(\temp_3_reg_418[16]_i_5_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_3_n_9 ),
        .I3(temp_fu_188_p3[16]),
        .O(\temp_3_reg_418[16]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7F4F7FFFF0000)) 
    \temp_3_reg_418[16]_i_4 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[9]),
        .I4(\temp_3_reg_418[16]_i_6_n_9 ),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[16]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'hE2FF)) 
    \temp_3_reg_418[16]_i_5 
       (.I0(\temp_3_reg_418[15]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[17]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[16]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[16]_i_6 
       (.I0(temp_fu_188_p3[5]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[13]),
        .O(\temp_3_reg_418[16]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[17]_i_1 
       (.I0(\temp_3_reg_418[17]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[18]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[17]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[17]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[17]_i_2 
       (.I0(temp_fu_188_p3[17]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[17]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[18]_i_4_n_9 ),
        .O(\temp_3_reg_418[17]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[17]_i_3 
       (.I0(\temp_3_reg_418[17]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[19]_i_5_n_9 ),
        .O(\temp_3_reg_418[17]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hEEEFFFFFEEEF0000)) 
    \temp_3_reg_418[17]_i_4 
       (.I0(sub_ln295_reg_400[3]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[19]),
        .I3(sub_ln295_reg_400[2]),
        .I4(sub_ln295_reg_400[1]),
        .I5(\temp_3_reg_418[17]_i_6_n_9 ),
        .O(\temp_3_reg_418[17]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[17]_i_5 
       (.I0(temp_fu_188_p3[2]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[10]),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .I5(\temp_3_reg_418[17]_i_7_n_9 ),
        .O(\temp_3_reg_418[17]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \temp_3_reg_418[17]_i_6 
       (.I0(temp_fu_188_p3[21]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[17]),
        .O(\temp_3_reg_418[17]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[17]_i_7 
       (.I0(temp_fu_188_p3[6]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[14]),
        .O(\temp_3_reg_418[17]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'h47774474)) 
    \temp_3_reg_418[18]_i_1 
       (.I0(\temp_3_reg_418[18]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[18]_i_3_n_9 ),
        .I4(\temp_3_reg_418[19]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[18]));
  LUT6 #(
    .INIT(64'h7774447477777777)) 
    \temp_3_reg_418[18]_i_2 
       (.I0(temp_fu_188_p3[18]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[18]_i_4_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[19]_i_4_n_9 ),
        .I5(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[18]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hD714)) 
    \temp_3_reg_418[18]_i_3 
       (.I0(\temp_3_reg_418[18]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[20]_i_5_n_9 ),
        .O(\temp_3_reg_418[18]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEFF0000)) 
    \temp_3_reg_418[18]_i_4 
       (.I0(sub_ln295_reg_400[4]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[2]),
        .I3(temp_fu_188_p3[20]),
        .I4(sub_ln295_reg_400[1]),
        .I5(\temp_3_reg_418[18]_i_6_n_9 ),
        .O(\temp_3_reg_418[18]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0000FFFF0B080B08)) 
    \temp_3_reg_418[18]_i_5 
       (.I0(temp_fu_188_p3[7]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[15]),
        .I4(\temp_3_reg_418[18]_i_7_n_9 ),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[18]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \temp_3_reg_418[18]_i_6 
       (.I0(temp_fu_188_p3[22]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[18]),
        .O(\temp_3_reg_418[18]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \temp_3_reg_418[18]_i_7 
       (.I0(temp_fu_188_p3[3]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[11]),
        .O(\temp_3_reg_418[18]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hBABBAAAB)) 
    \temp_3_reg_418[19]_i_1 
       (.I0(\temp_3_reg_418[19]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[20]_i_3_n_9 ),
        .I4(\temp_3_reg_418[19]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[19]));
  LUT6 #(
    .INIT(64'h888888880F000FFF)) 
    \temp_3_reg_418[19]_i_2 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(temp_fu_188_p3[19]),
        .I2(\temp_3_reg_418[20]_i_4_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[19]_i_4_n_9 ),
        .I5(\temp_3_reg_418[22]_i_3_n_9 ),
        .O(\temp_3_reg_418[19]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h3553)) 
    \temp_3_reg_418[19]_i_3 
       (.I0(\temp_3_reg_418[19]_i_5_n_9 ),
        .I1(\temp_3_reg_418[21]_i_6_n_9 ),
        .I2(sub_ln295_reg_400[1]),
        .I3(sub_ln295_reg_400[0]),
        .O(\temp_3_reg_418[19]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFDFDFCFCFCFF)) 
    \temp_3_reg_418[19]_i_4 
       (.I0(temp_fu_188_p3[21]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[4]),
        .I3(temp_fu_188_p3[19]),
        .I4(sub_ln295_reg_400[2]),
        .I5(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[19]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[19]_i_5 
       (.I0(temp_fu_188_p3[4]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[12]),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .I5(\temp_3_reg_418[22]_i_15_n_9 ),
        .O(\temp_3_reg_418[19]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h02A20202)) 
    \temp_3_reg_418[1]_i_2 
       (.I0(\temp_3_reg_418[22]_i_6_n_9 ),
        .I1(\temp_3_reg_418[2]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[1]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[1]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \temp_3_reg_418[1]_i_3 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[1]_i_5_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[2]_i_4_n_9 ),
        .I5(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[1]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h777FFFFEFFFFFFFF)) 
    \temp_3_reg_418[1]_i_4 
       (.I0(sub_ln295_reg_400[4]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[1]),
        .I4(sub_ln295_reg_400[3]),
        .I5(temp_fu_188_p3[0]),
        .O(\temp_3_reg_418[1]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \temp_3_reg_418[1]_i_5 
       (.I0(\temp_3_reg_418[3]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[1]_i_6_n_9 ),
        .I3(sub_ln295_reg_400[2]),
        .I4(\temp_3_reg_418[1]_i_7_n_9 ),
        .O(\temp_3_reg_418[1]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[1]_i_6 
       (.I0(temp_fu_188_p3[13]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[21]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[5]),
        .O(\temp_3_reg_418[1]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[1]_i_7 
       (.I0(temp_fu_188_p3[9]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[17]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[1]),
        .O(\temp_3_reg_418[1]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[20]_i_1 
       (.I0(\temp_3_reg_418[20]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[21]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[20]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[20]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[20]_i_2 
       (.I0(temp_fu_188_p3[20]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(\temp_3_reg_418[20]_i_4_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[21]_i_5_n_9 ),
        .O(\temp_3_reg_418[20]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[20]_i_3 
       (.I0(\temp_3_reg_418[20]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[22]_i_21_n_9 ),
        .O(\temp_3_reg_418[20]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \temp_3_reg_418[20]_i_4 
       (.I0(temp_fu_188_p3[22]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[4]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(temp_fu_188_p3[20]),
        .O(\temp_3_reg_418[20]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[20]_i_5 
       (.I0(temp_fu_188_p3[5]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[13]),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .I5(\temp_3_reg_418[22]_i_25_n_9 ),
        .O(\temp_3_reg_418[20]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[21]_i_1 
       (.I0(\temp_3_reg_418[21]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[22]_i_8_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[21]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[21]));
  LUT6 #(
    .INIT(64'hB8888888B8B888B8)) 
    \temp_3_reg_418[21]_i_2 
       (.I0(temp_fu_188_p3[21]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[21]_i_4_n_9 ),
        .I5(\temp_3_reg_418[21]_i_5_n_9 ),
        .O(\temp_3_reg_418[21]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hEFFB2FF8E00B2008)) 
    \temp_3_reg_418[21]_i_3 
       (.I0(\temp_3_reg_418[22]_i_15_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[1]),
        .I4(\temp_3_reg_418[22]_i_16_n_9 ),
        .I5(\temp_3_reg_418[21]_i_6_n_9 ),
        .O(\temp_3_reg_418[21]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \temp_3_reg_418[21]_i_4 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[22]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[21]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'hFFFCFFFD)) 
    \temp_3_reg_418[21]_i_5 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[3]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[21]),
        .O(\temp_3_reg_418[21]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[21]_i_6 
       (.I0(temp_fu_188_p3[6]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[14]),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .I5(\temp_3_reg_418[22]_i_18_n_9 ),
        .O(\temp_3_reg_418[21]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \temp_3_reg_418[22]_i_1 
       (.I0(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I1(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(\temp_3_reg_418[22]_i_3_n_9 ),
        .I4(\temp_3_reg_418[22]_i_4_n_9 ),
        .O(temp_3_reg_418));
  LUT2 #(
    .INIT(4'hE)) 
    \temp_3_reg_418[22]_i_10 
       (.I0(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I1(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .O(\temp_3_reg_418[22]_i_10_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \temp_3_reg_418[22]_i_11 
       (.I0(sub_ln295_reg_400[5]),
        .I1(sub_ln295_reg_400[6]),
        .I2(sub_ln295_reg_400[7]),
        .I3(sub_ln295_reg_400[8]),
        .O(\temp_3_reg_418[22]_i_11_n_9 ));
  LUT4 #(
    .INIT(16'h5556)) 
    \temp_3_reg_418[22]_i_12 
       (.I0(sub_ln295_reg_400[3]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[22]_i_12_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000302)) 
    \temp_3_reg_418[22]_i_13 
       (.I0(sub_ln295_reg_400[0]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[3]),
        .I3(temp_fu_188_p3[22]),
        .I4(sub_ln295_reg_400[4]),
        .I5(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[22]_i_13_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \temp_3_reg_418[22]_i_14 
       (.I0(sub_ln295_reg_400[4]),
        .I1(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[22]_i_14_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_15 
       (.I0(temp_fu_188_p3[8]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[0]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[16]),
        .O(\temp_3_reg_418[22]_i_15_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_16 
       (.I0(temp_fu_188_p3[12]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[4]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[20]),
        .O(\temp_3_reg_418[22]_i_16_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \temp_3_reg_418[22]_i_17 
       (.I0(sub_ln295_reg_400[1]),
        .I1(sub_ln295_reg_400[0]),
        .O(\temp_3_reg_418[22]_i_17_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_18 
       (.I0(temp_fu_188_p3[10]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[2]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[18]),
        .O(\temp_3_reg_418[22]_i_18_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \temp_3_reg_418[22]_i_19 
       (.I0(sub_ln295_reg_400[2]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[1]),
        .O(\temp_3_reg_418[22]_i_19_n_9 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \temp_3_reg_418[22]_i_2 
       (.I0(\temp_3_reg_418[22]_i_5_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[22]_i_7_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[22]_i_8_n_9 ),
        .O(temp_3_fu_305_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_20 
       (.I0(temp_fu_188_p3[14]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[6]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[22]),
        .O(\temp_3_reg_418[22]_i_20_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \temp_3_reg_418[22]_i_21 
       (.I0(temp_fu_188_p3[7]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[15]),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .I5(\temp_3_reg_418[22]_i_24_n_9 ),
        .O(\temp_3_reg_418[22]_i_21_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hEEEB2228)) 
    \temp_3_reg_418[22]_i_22 
       (.I0(\temp_3_reg_418[22]_i_25_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(sub_ln295_reg_400[0]),
        .I3(sub_ln295_reg_400[1]),
        .I4(\temp_3_reg_418[22]_i_26_n_9 ),
        .O(\temp_3_reg_418[22]_i_22_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \temp_3_reg_418[22]_i_23 
       (.I0(sub_ln295_reg_400[0]),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[4]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .O(\temp_3_reg_418[22]_i_23_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_24 
       (.I0(temp_fu_188_p3[11]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[3]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[19]),
        .O(\temp_3_reg_418[22]_i_24_n_9 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_25 
       (.I0(temp_fu_188_p3[9]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[1]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[17]),
        .O(\temp_3_reg_418[22]_i_25_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \temp_3_reg_418[22]_i_26 
       (.I0(temp_fu_188_p3[13]),
        .I1(\temp_3_reg_418[22]_i_12_n_9 ),
        .I2(temp_fu_188_p3[5]),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[21]),
        .O(\temp_3_reg_418[22]_i_26_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFEFEFEFEFEFEF)) 
    \temp_3_reg_418[22]_i_3 
       (.I0(\temp_3_reg_418[22]_i_9_n_9 ),
        .I1(\temp_3_reg_418[22]_i_10_n_9 ),
        .I2(\temp_3_reg_418[22]_i_11_n_9 ),
        .I3(sub_ln295_reg_400[4]),
        .I4(\temp_3_reg_418[0]_i_4_n_9 ),
        .I5(sub_ln295_reg_400[3]),
        .O(\temp_3_reg_418[22]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFF75FFFFFFFF)) 
    \temp_3_reg_418[22]_i_4 
       (.I0(\temp_3_reg_418[22]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[4]),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I4(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I5(\temp_3_reg_418[22]_i_9_n_9 ),
        .O(\temp_3_reg_418[22]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \temp_3_reg_418[22]_i_5 
       (.I0(temp_fu_188_p3[22]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[22]_i_13_n_9 ),
        .I3(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[22]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hFFFE000000000001)) 
    \temp_3_reg_418[22]_i_6 
       (.I0(sub_ln295_reg_400[0]),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[22]_i_14_n_9 ),
        .I3(sub_ln295_reg_400[2]),
        .I4(sub_ln295_reg_400[6]),
        .I5(sub_ln295_reg_400[5]),
        .O(\temp_3_reg_418[22]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \temp_3_reg_418[22]_i_7 
       (.I0(\temp_3_reg_418[22]_i_15_n_9 ),
        .I1(\temp_3_reg_418[22]_i_16_n_9 ),
        .I2(\temp_3_reg_418[22]_i_17_n_9 ),
        .I3(\temp_3_reg_418[22]_i_18_n_9 ),
        .I4(\temp_3_reg_418[22]_i_19_n_9 ),
        .I5(\temp_3_reg_418[22]_i_20_n_9 ),
        .O(\temp_3_reg_418[22]_i_7_n_9 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[22]_i_8 
       (.I0(\temp_3_reg_418[22]_i_21_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[22]_i_22_n_9 ),
        .O(\temp_3_reg_418[22]_i_8_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \temp_3_reg_418[22]_i_9 
       (.I0(sub_ln295_reg_400[8]),
        .I1(sub_ln295_reg_400[7]),
        .I2(\temp_3_reg_418[22]_i_23_n_9 ),
        .I3(sub_ln295_reg_400[5]),
        .I4(sub_ln295_reg_400[6]),
        .O(\temp_3_reg_418[22]_i_9_n_9 ));
  LUT6 #(
    .INIT(64'h30FF303022222222)) 
    \temp_3_reg_418[23]_i_1 
       (.I0(\temp_3_reg_418_reg_n_9_[23] ),
        .I1(temp_3_reg_418),
        .I2(\temp_3_reg_418[23]_i_2_n_9 ),
        .I3(\icmp_ln295_reg_394_reg_n_9_[0] ),
        .I4(\icmp_ln295_1_reg_412_reg_n_9_[0] ),
        .I5(ap_CS_fsm_state7),
        .O(\temp_3_reg_418[23]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    \temp_3_reg_418[23]_i_2 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[23]_i_3_n_9 ),
        .I2(sub_ln295_reg_400[1]),
        .I3(\temp_3_reg_418[22]_i_22_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[22]_i_7_n_9 ),
        .O(\temp_3_reg_418[23]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hBB8B8888BB8BBB88)) 
    \temp_3_reg_418[23]_i_3 
       (.I0(\temp_3_reg_418[22]_i_24_n_9 ),
        .I1(\temp_3_reg_418[22]_i_19_n_9 ),
        .I2(temp_fu_188_p3[7]),
        .I3(\temp_3_reg_418[22]_i_12_n_9 ),
        .I4(\temp_3_reg_418[0]_i_3_n_9 ),
        .I5(temp_fu_188_p3[15]),
        .O(\temp_3_reg_418[23]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF0047)) 
    \temp_3_reg_418[2]_i_1 
       (.I0(\temp_3_reg_418[2]_i_2_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[3]_i_3_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[2]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFEFF)) 
    \temp_3_reg_418[2]_i_2 
       (.I0(sub_ln295_reg_400[2]),
        .I1(sub_ln295_reg_400[0]),
        .I2(sub_ln295_reg_400[1]),
        .I3(temp_fu_188_p3[1]),
        .I4(sub_ln295_reg_400[3]),
        .I5(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[2]_i_3 
       (.I0(\temp_3_reg_418[3]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[2]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[2]),
        .O(\temp_3_reg_418[2]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[2]_i_4 
       (.I0(\temp_3_reg_418[4]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[2]_i_5_n_9 ),
        .O(\temp_3_reg_418[2]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[2]_i_5 
       (.I0(\temp_3_reg_418[6]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[2]),
        .I2(\temp_3_reg_418[2]_i_6_n_9 ),
        .O(\temp_3_reg_418[2]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[2]_i_6 
       (.I0(temp_fu_188_p3[10]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[18]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[2]),
        .O(\temp_3_reg_418[2]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hAABABBBA)) 
    \temp_3_reg_418[3]_i_1 
       (.I0(\temp_3_reg_418[3]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[4]_i_2_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[3]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[3]));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[3]_i_2 
       (.I0(\temp_3_reg_418[4]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[3]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[3]),
        .O(\temp_3_reg_418[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \temp_3_reg_418[3]_i_3 
       (.I0(temp_fu_188_p3[0]),
        .I1(\temp_3_reg_418[22]_i_17_n_9 ),
        .I2(\temp_3_reg_418[0]_i_3_n_9 ),
        .I3(temp_fu_188_p3[2]),
        .I4(\temp_3_reg_418[22]_i_12_n_9 ),
        .I5(\temp_3_reg_418[22]_i_19_n_9 ),
        .O(\temp_3_reg_418[3]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[3]_i_4 
       (.I0(\temp_3_reg_418[5]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[3]_i_5_n_9 ),
        .O(\temp_3_reg_418[3]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h3B38FFFF3B380000)) 
    \temp_3_reg_418[3]_i_5 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[4]),
        .I3(temp_fu_188_p3[7]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[3]_i_6_n_9 ),
        .O(\temp_3_reg_418[3]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[3]_i_6 
       (.I0(temp_fu_188_p3[11]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[19]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[3]),
        .O(\temp_3_reg_418[3]_i_6_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \temp_3_reg_418[4]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[4]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[5]_i_3_n_9 ),
        .I4(\temp_3_reg_418[4]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[4]));
  LUT6 #(
    .INIT(64'h00000000000B0008)) 
    \temp_3_reg_418[4]_i_2 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_17_n_9 ),
        .I2(\temp_3_reg_418[22]_i_19_n_9 ),
        .I3(\temp_3_reg_418[0]_i_3_n_9 ),
        .I4(temp_fu_188_p3[3]),
        .I5(\temp_3_reg_418[22]_i_12_n_9 ),
        .O(\temp_3_reg_418[4]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[4]_i_3 
       (.I0(\temp_3_reg_418[4]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[5]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[4]),
        .O(\temp_3_reg_418[4]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[4]_i_4 
       (.I0(\temp_3_reg_418[6]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[4]_i_5_n_9 ),
        .O(\temp_3_reg_418[4]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[4]_i_5 
       (.I0(temp_fu_188_p3[16]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[8]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[0]_i_7_n_9 ),
        .O(\temp_3_reg_418[4]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \temp_3_reg_418[5]_i_1 
       (.I0(\temp_3_reg_418[5]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[6]_i_2_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[5]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \temp_3_reg_418[5]_i_2 
       (.I0(temp_fu_188_p3[5]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[5]_i_4_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[6]_i_4_n_9 ),
        .I5(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[5]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \temp_3_reg_418[5]_i_3 
       (.I0(\temp_3_reg_418[0]_i_3_n_9 ),
        .I1(temp_fu_188_p3[2]),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(\temp_3_reg_418[22]_i_19_n_9 ),
        .I4(\temp_3_reg_418[22]_i_17_n_9 ),
        .I5(\temp_3_reg_418[7]_i_5_n_9 ),
        .O(\temp_3_reg_418[5]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[5]_i_4 
       (.I0(\temp_3_reg_418[7]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[5]_i_5_n_9 ),
        .O(\temp_3_reg_418[5]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[5]_i_5 
       (.I0(temp_fu_188_p3[17]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[9]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[1]_i_6_n_9 ),
        .O(\temp_3_reg_418[5]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \temp_3_reg_418[6]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[6]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[7]_i_3_n_9 ),
        .I4(\temp_3_reg_418[6]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[6]));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \temp_3_reg_418[6]_i_2 
       (.I0(\temp_3_reg_418[22]_i_19_n_9 ),
        .I1(\temp_3_reg_418[0]_i_3_n_9 ),
        .I2(temp_fu_188_p3[3]),
        .I3(\temp_3_reg_418[22]_i_12_n_9 ),
        .I4(\temp_3_reg_418[22]_i_17_n_9 ),
        .I5(\temp_3_reg_418[8]_i_4_n_9 ),
        .O(\temp_3_reg_418[6]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    \temp_3_reg_418[6]_i_3 
       (.I0(\temp_3_reg_418[7]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[6]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[6]),
        .O(\temp_3_reg_418[6]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[6]_i_4 
       (.I0(\temp_3_reg_418[8]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[6]_i_5_n_9 ),
        .O(\temp_3_reg_418[6]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \temp_3_reg_418[6]_i_5 
       (.I0(temp_fu_188_p3[18]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[10]),
        .I3(sub_ln295_reg_400[4]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[6]_i_6_n_9 ),
        .O(\temp_3_reg_418[6]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \temp_3_reg_418[6]_i_6 
       (.I0(temp_fu_188_p3[14]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[22]),
        .I3(sub_ln295_reg_400[4]),
        .I4(temp_fu_188_p3[6]),
        .O(\temp_3_reg_418[6]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \temp_3_reg_418[7]_i_1 
       (.I0(\temp_3_reg_418[7]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[8]_i_2_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[7]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[7]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \temp_3_reg_418[7]_i_2 
       (.I0(temp_fu_188_p3[7]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[7]_i_4_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[8]_i_5_n_9 ),
        .I5(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[7]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[7]_i_3 
       (.I0(\temp_3_reg_418[7]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[9]_i_5_n_9 ),
        .O(\temp_3_reg_418[7]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[7]_i_4 
       (.I0(\temp_3_reg_418[9]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[7]_i_6_n_9 ),
        .O(\temp_3_reg_418[7]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \temp_3_reg_418[7]_i_5 
       (.I0(temp_fu_188_p3[0]),
        .I1(\temp_3_reg_418[22]_i_19_n_9 ),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(temp_fu_188_p3[4]),
        .I4(\temp_3_reg_418[0]_i_3_n_9 ),
        .O(\temp_3_reg_418[7]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h3022FFFF30220000)) 
    \temp_3_reg_418[7]_i_6 
       (.I0(temp_fu_188_p3[11]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[19]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[7]_i_7_n_9 ),
        .O(\temp_3_reg_418[7]_i_6_n_9 ));
  LUT4 #(
    .INIT(16'h3B38)) 
    \temp_3_reg_418[7]_i_7 
       (.I0(temp_fu_188_p3[15]),
        .I1(sub_ln295_reg_400[3]),
        .I2(sub_ln295_reg_400[4]),
        .I3(temp_fu_188_p3[7]),
        .O(\temp_3_reg_418[7]_i_7_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \temp_3_reg_418[8]_i_1 
       (.I0(\temp_3_reg_418[22]_i_4_n_9 ),
        .I1(\temp_3_reg_418[8]_i_2_n_9 ),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[9]_i_3_n_9 ),
        .I4(\temp_3_reg_418[8]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[8]_i_2 
       (.I0(\temp_3_reg_418[8]_i_4_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[10]_i_5_n_9 ),
        .O(\temp_3_reg_418[8]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFF00E2E20000E2E2)) 
    \temp_3_reg_418[8]_i_3 
       (.I0(\temp_3_reg_418[8]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[0]),
        .I2(\temp_3_reg_418[9]_i_4_n_9 ),
        .I3(\temp_3_reg_418[22]_i_4_n_9 ),
        .I4(\temp_3_reg_418[22]_i_3_n_9 ),
        .I5(temp_fu_188_p3[8]),
        .O(\temp_3_reg_418[8]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \temp_3_reg_418[8]_i_4 
       (.I0(temp_fu_188_p3[1]),
        .I1(\temp_3_reg_418[22]_i_19_n_9 ),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(temp_fu_188_p3[5]),
        .I4(\temp_3_reg_418[0]_i_3_n_9 ),
        .O(\temp_3_reg_418[8]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[8]_i_5 
       (.I0(\temp_3_reg_418[10]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[8]_i_6_n_9 ),
        .O(\temp_3_reg_418[8]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h3022FFFF30220000)) 
    \temp_3_reg_418[8]_i_6 
       (.I0(temp_fu_188_p3[12]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[20]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[8]_i_7_n_9 ),
        .O(\temp_3_reg_418[8]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \temp_3_reg_418[8]_i_7 
       (.I0(temp_fu_188_p3[16]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[8]),
        .I3(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[8]_i_7_n_9 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \temp_3_reg_418[9]_i_1 
       (.I0(\temp_3_reg_418[9]_i_2_n_9 ),
        .I1(\temp_3_reg_418[22]_i_4_n_9 ),
        .I2(\temp_3_reg_418[22]_i_6_n_9 ),
        .I3(\temp_3_reg_418[10]_i_3_n_9 ),
        .I4(sub_ln295_reg_400[0]),
        .I5(\temp_3_reg_418[9]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[9]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \temp_3_reg_418[9]_i_2 
       (.I0(temp_fu_188_p3[9]),
        .I1(\temp_3_reg_418[22]_i_3_n_9 ),
        .I2(\temp_3_reg_418[9]_i_4_n_9 ),
        .I3(sub_ln295_reg_400[0]),
        .I4(\temp_3_reg_418[10]_i_4_n_9 ),
        .I5(\temp_3_reg_418[22]_i_11_n_9 ),
        .O(\temp_3_reg_418[9]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \temp_3_reg_418[9]_i_3 
       (.I0(\temp_3_reg_418[9]_i_5_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(sub_ln295_reg_400[0]),
        .I3(\temp_3_reg_418[11]_i_5_n_9 ),
        .O(\temp_3_reg_418[9]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \temp_3_reg_418[9]_i_4 
       (.I0(\temp_3_reg_418[11]_i_6_n_9 ),
        .I1(sub_ln295_reg_400[1]),
        .I2(\temp_3_reg_418[9]_i_6_n_9 ),
        .O(\temp_3_reg_418[9]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \temp_3_reg_418[9]_i_5 
       (.I0(temp_fu_188_p3[2]),
        .I1(\temp_3_reg_418[22]_i_19_n_9 ),
        .I2(\temp_3_reg_418[22]_i_12_n_9 ),
        .I3(temp_fu_188_p3[6]),
        .I4(\temp_3_reg_418[0]_i_3_n_9 ),
        .O(\temp_3_reg_418[9]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h3022FFFF30220000)) 
    \temp_3_reg_418[9]_i_6 
       (.I0(temp_fu_188_p3[13]),
        .I1(sub_ln295_reg_400[4]),
        .I2(temp_fu_188_p3[21]),
        .I3(sub_ln295_reg_400[3]),
        .I4(sub_ln295_reg_400[2]),
        .I5(\temp_3_reg_418[9]_i_7_n_9 ),
        .O(\temp_3_reg_418[9]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \temp_3_reg_418[9]_i_7 
       (.I0(temp_fu_188_p3[17]),
        .I1(sub_ln295_reg_400[3]),
        .I2(temp_fu_188_p3[9]),
        .I3(sub_ln295_reg_400[4]),
        .O(\temp_3_reg_418[9]_i_7_n_9 ));
  FDRE \temp_3_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[0]),
        .Q(temp_5_fu_322_p3[0]),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[10]),
        .Q(\temp_3_reg_418_reg_n_9_[10] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[11]),
        .Q(\temp_3_reg_418_reg_n_9_[11] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[12]),
        .Q(\temp_3_reg_418_reg_n_9_[12] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[13]),
        .Q(\temp_3_reg_418_reg_n_9_[13] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[14]),
        .Q(\temp_3_reg_418_reg_n_9_[14] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[15]),
        .Q(\temp_3_reg_418_reg_n_9_[15] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[16]),
        .Q(\temp_3_reg_418_reg_n_9_[16] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[17]),
        .Q(\temp_3_reg_418_reg_n_9_[17] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[18]),
        .Q(\temp_3_reg_418_reg_n_9_[18] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[19]),
        .Q(\temp_3_reg_418_reg_n_9_[19] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[1]),
        .Q(\temp_3_reg_418_reg_n_9_[1] ),
        .R(temp_3_reg_418));
  MUXF7 \temp_3_reg_418_reg[1]_i_1 
       (.I0(\temp_3_reg_418[1]_i_2_n_9 ),
        .I1(\temp_3_reg_418[1]_i_3_n_9 ),
        .O(temp_3_fu_305_p3[1]),
        .S(\temp_3_reg_418[22]_i_4_n_9 ));
  FDRE \temp_3_reg_418_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[20]),
        .Q(\temp_3_reg_418_reg_n_9_[20] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[21]),
        .Q(\temp_3_reg_418_reg_n_9_[21] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[22]),
        .Q(\temp_3_reg_418_reg_n_9_[22] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\temp_3_reg_418[23]_i_1_n_9 ),
        .Q(\temp_3_reg_418_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \temp_3_reg_418_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[2]),
        .Q(\temp_3_reg_418_reg_n_9_[2] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[3]),
        .Q(\temp_3_reg_418_reg_n_9_[3] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[4]),
        .Q(\temp_3_reg_418_reg_n_9_[4] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[5]),
        .Q(\temp_3_reg_418_reg_n_9_[5] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[6]),
        .Q(\temp_3_reg_418_reg_n_9_[6] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[7]),
        .Q(\temp_3_reg_418_reg_n_9_[7] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[8]),
        .Q(\temp_3_reg_418_reg_n_9_[8] ),
        .R(temp_3_reg_418));
  FDRE \temp_3_reg_418_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(temp_3_fu_305_p3[9]),
        .Q(\temp_3_reg_418_reg_n_9_[9] ),
        .R(temp_3_reg_418));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[10]_i_1 
       (.I0(temp_4_fu_317_p2[10]),
        .I1(\temp_3_reg_418_reg_n_9_[10] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[11]_i_1 
       (.I0(temp_4_fu_317_p2[11]),
        .I1(\temp_3_reg_418_reg_n_9_[11] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[12]_i_1 
       (.I0(temp_4_fu_317_p2[12]),
        .I1(\temp_3_reg_418_reg_n_9_[12] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_3 
       (.I0(\temp_3_reg_418_reg_n_9_[12] ),
        .O(\temp_5_reg_429[12]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_4 
       (.I0(\temp_3_reg_418_reg_n_9_[11] ),
        .O(\temp_5_reg_429[12]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_5 
       (.I0(\temp_3_reg_418_reg_n_9_[10] ),
        .O(\temp_5_reg_429[12]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[12]_i_6 
       (.I0(\temp_3_reg_418_reg_n_9_[9] ),
        .O(\temp_5_reg_429[12]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[13]_i_1 
       (.I0(temp_4_fu_317_p2[13]),
        .I1(\temp_3_reg_418_reg_n_9_[13] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[14]_i_1 
       (.I0(temp_4_fu_317_p2[14]),
        .I1(\temp_3_reg_418_reg_n_9_[14] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[15]_i_1 
       (.I0(temp_4_fu_317_p2[15]),
        .I1(\temp_3_reg_418_reg_n_9_[15] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[16]_i_1 
       (.I0(temp_4_fu_317_p2[16]),
        .I1(\temp_3_reg_418_reg_n_9_[16] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_3 
       (.I0(\temp_3_reg_418_reg_n_9_[16] ),
        .O(\temp_5_reg_429[16]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_4 
       (.I0(\temp_3_reg_418_reg_n_9_[15] ),
        .O(\temp_5_reg_429[16]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_5 
       (.I0(\temp_3_reg_418_reg_n_9_[14] ),
        .O(\temp_5_reg_429[16]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[16]_i_6 
       (.I0(\temp_3_reg_418_reg_n_9_[13] ),
        .O(\temp_5_reg_429[16]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[17]_i_1 
       (.I0(temp_4_fu_317_p2[17]),
        .I1(\temp_3_reg_418_reg_n_9_[17] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[18]_i_1 
       (.I0(temp_4_fu_317_p2[18]),
        .I1(\temp_3_reg_418_reg_n_9_[18] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[19]_i_1 
       (.I0(temp_4_fu_317_p2[19]),
        .I1(\temp_3_reg_418_reg_n_9_[19] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[1]_i_1 
       (.I0(temp_4_fu_317_p2[1]),
        .I1(\temp_3_reg_418_reg_n_9_[1] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[20]_i_1 
       (.I0(temp_4_fu_317_p2[20]),
        .I1(\temp_3_reg_418_reg_n_9_[20] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_3 
       (.I0(\temp_3_reg_418_reg_n_9_[20] ),
        .O(\temp_5_reg_429[20]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_4 
       (.I0(\temp_3_reg_418_reg_n_9_[19] ),
        .O(\temp_5_reg_429[20]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_5 
       (.I0(\temp_3_reg_418_reg_n_9_[18] ),
        .O(\temp_5_reg_429[20]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[20]_i_6 
       (.I0(\temp_3_reg_418_reg_n_9_[17] ),
        .O(\temp_5_reg_429[20]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[21]_i_1 
       (.I0(temp_4_fu_317_p2[21]),
        .I1(\temp_3_reg_418_reg_n_9_[21] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[22]_i_1 
       (.I0(temp_4_fu_317_p2[22]),
        .I1(\temp_3_reg_418_reg_n_9_[22] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[23]_i_1 
       (.I0(temp_4_fu_317_p2[23]),
        .I1(\temp_3_reg_418_reg_n_9_[23] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[23]_i_3 
       (.I0(\temp_3_reg_418_reg_n_9_[23] ),
        .O(\temp_5_reg_429[23]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[23]_i_4 
       (.I0(\temp_3_reg_418_reg_n_9_[22] ),
        .O(\temp_5_reg_429[23]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[23]_i_5 
       (.I0(\temp_3_reg_418_reg_n_9_[21] ),
        .O(\temp_5_reg_429[23]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[2]_i_1 
       (.I0(temp_4_fu_317_p2[2]),
        .I1(\temp_3_reg_418_reg_n_9_[2] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[3]_i_1 
       (.I0(temp_4_fu_317_p2[3]),
        .I1(\temp_3_reg_418_reg_n_9_[3] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[4]_i_1 
       (.I0(temp_4_fu_317_p2[4]),
        .I1(\temp_3_reg_418_reg_n_9_[4] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_3 
       (.I0(temp_5_fu_322_p3[0]),
        .O(\temp_5_reg_429[4]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_4 
       (.I0(\temp_3_reg_418_reg_n_9_[4] ),
        .O(\temp_5_reg_429[4]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_5 
       (.I0(\temp_3_reg_418_reg_n_9_[3] ),
        .O(\temp_5_reg_429[4]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_6 
       (.I0(\temp_3_reg_418_reg_n_9_[2] ),
        .O(\temp_5_reg_429[4]_i_6_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[4]_i_7 
       (.I0(\temp_3_reg_418_reg_n_9_[1] ),
        .O(\temp_5_reg_429[4]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[5]_i_1 
       (.I0(temp_4_fu_317_p2[5]),
        .I1(\temp_3_reg_418_reg_n_9_[5] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[6]_i_1 
       (.I0(temp_4_fu_317_p2[6]),
        .I1(\temp_3_reg_418_reg_n_9_[6] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[7]_i_1 
       (.I0(temp_4_fu_317_p2[7]),
        .I1(\temp_3_reg_418_reg_n_9_[7] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[8]_i_1 
       (.I0(temp_4_fu_317_p2[8]),
        .I1(\temp_3_reg_418_reg_n_9_[8] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_3 
       (.I0(\temp_3_reg_418_reg_n_9_[8] ),
        .O(\temp_5_reg_429[8]_i_3_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_4 
       (.I0(\temp_3_reg_418_reg_n_9_[7] ),
        .O(\temp_5_reg_429[8]_i_4_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_5 
       (.I0(\temp_3_reg_418_reg_n_9_[6] ),
        .O(\temp_5_reg_429[8]_i_5_n_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \temp_5_reg_429[8]_i_6 
       (.I0(\temp_3_reg_418_reg_n_9_[5] ),
        .O(\temp_5_reg_429[8]_i_6_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \temp_5_reg_429[9]_i_1 
       (.I0(temp_4_fu_317_p2[9]),
        .I1(\temp_3_reg_418_reg_n_9_[9] ),
        .I2(tmp_reg_384),
        .O(temp_5_fu_322_p3[9]));
  FDRE \temp_5_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[0]),
        .Q(temp_5_reg_429[0]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[10]),
        .Q(temp_5_reg_429[10]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[11]),
        .Q(temp_5_reg_429[11]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[12]),
        .Q(temp_5_reg_429[12]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[13]),
        .Q(temp_5_reg_429[13]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[14]),
        .Q(temp_5_reg_429[14]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[15]),
        .Q(temp_5_reg_429[15]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[16]),
        .Q(temp_5_reg_429[16]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[17]),
        .Q(temp_5_reg_429[17]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[18]),
        .Q(temp_5_reg_429[18]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[19]),
        .Q(temp_5_reg_429[19]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[1]),
        .Q(temp_5_reg_429[1]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[20]),
        .Q(temp_5_reg_429[20]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[21]),
        .Q(temp_5_reg_429[21]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[22]),
        .Q(temp_5_reg_429[22]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[23]),
        .Q(temp_5_reg_429[23]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[2]),
        .Q(temp_5_reg_429[2]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[3]),
        .Q(temp_5_reg_429[3]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[4]),
        .Q(temp_5_reg_429[4]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[5]),
        .Q(temp_5_reg_429[5]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[6]),
        .Q(temp_5_reg_429[6]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[7]),
        .Q(temp_5_reg_429[7]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[8]),
        .Q(temp_5_reg_429[8]),
        .R(1'b0));
  FDRE \temp_5_reg_429_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(temp_5_fu_322_p3[9]),
        .Q(temp_5_reg_429[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_i_1_neg_fu_328_p2_carry
       (.CI(1'b0),
        .CO({temp_i_1_neg_fu_328_p2_carry_n_9,temp_i_1_neg_fu_328_p2_carry_n_10,temp_i_1_neg_fu_328_p2_carry_n_11,temp_i_1_neg_fu_328_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(temp_i_1_neg_fu_328_p2[3:0]),
        .S({temp_i_1_neg_fu_328_p2_carry_i_1_n_9,temp_i_1_neg_fu_328_p2_carry_i_2_n_9,temp_i_1_neg_fu_328_p2_carry_i_3_n_9,temp_i_1_neg_fu_328_p2_carry_i_4_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_i_1_neg_fu_328_p2_carry__0
       (.CI(temp_i_1_neg_fu_328_p2_carry_n_9),
        .CO({temp_i_1_neg_fu_328_p2_carry__0_n_9,temp_i_1_neg_fu_328_p2_carry__0_n_10,temp_i_1_neg_fu_328_p2_carry__0_n_11,temp_i_1_neg_fu_328_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[7:4]),
        .S({temp_i_1_neg_fu_328_p2_carry__0_i_1_n_9,temp_i_1_neg_fu_328_p2_carry__0_i_2_n_9,temp_i_1_neg_fu_328_p2_carry__0_i_3_n_9,temp_i_1_neg_fu_328_p2_carry__0_i_4_n_9}));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__0_i_1
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[7] ),
        .I2(temp_4_fu_317_p2[7]),
        .O(temp_i_1_neg_fu_328_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__0_i_2
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[6] ),
        .I2(temp_4_fu_317_p2[6]),
        .O(temp_i_1_neg_fu_328_p2_carry__0_i_2_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__0_i_3
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[5] ),
        .I2(temp_4_fu_317_p2[5]),
        .O(temp_i_1_neg_fu_328_p2_carry__0_i_3_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__0_i_4
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[4] ),
        .I2(temp_4_fu_317_p2[4]),
        .O(temp_i_1_neg_fu_328_p2_carry__0_i_4_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_i_1_neg_fu_328_p2_carry__1
       (.CI(temp_i_1_neg_fu_328_p2_carry__0_n_9),
        .CO({temp_i_1_neg_fu_328_p2_carry__1_n_9,temp_i_1_neg_fu_328_p2_carry__1_n_10,temp_i_1_neg_fu_328_p2_carry__1_n_11,temp_i_1_neg_fu_328_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[11:8]),
        .S({temp_i_1_neg_fu_328_p2_carry__1_i_1_n_9,temp_i_1_neg_fu_328_p2_carry__1_i_2_n_9,temp_i_1_neg_fu_328_p2_carry__1_i_3_n_9,temp_i_1_neg_fu_328_p2_carry__1_i_4_n_9}));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__1_i_1
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[11] ),
        .I2(temp_4_fu_317_p2[11]),
        .O(temp_i_1_neg_fu_328_p2_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__1_i_2
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[10] ),
        .I2(temp_4_fu_317_p2[10]),
        .O(temp_i_1_neg_fu_328_p2_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__1_i_3
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[9] ),
        .I2(temp_4_fu_317_p2[9]),
        .O(temp_i_1_neg_fu_328_p2_carry__1_i_3_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__1_i_4
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[8] ),
        .I2(temp_4_fu_317_p2[8]),
        .O(temp_i_1_neg_fu_328_p2_carry__1_i_4_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_i_1_neg_fu_328_p2_carry__2
       (.CI(temp_i_1_neg_fu_328_p2_carry__1_n_9),
        .CO({temp_i_1_neg_fu_328_p2_carry__2_n_9,temp_i_1_neg_fu_328_p2_carry__2_n_10,temp_i_1_neg_fu_328_p2_carry__2_n_11,temp_i_1_neg_fu_328_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[15:12]),
        .S({temp_i_1_neg_fu_328_p2_carry__2_i_1_n_9,temp_i_1_neg_fu_328_p2_carry__2_i_2_n_9,temp_i_1_neg_fu_328_p2_carry__2_i_3_n_9,temp_i_1_neg_fu_328_p2_carry__2_i_4_n_9}));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__2_i_1
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[15] ),
        .I2(temp_4_fu_317_p2[15]),
        .O(temp_i_1_neg_fu_328_p2_carry__2_i_1_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__2_i_2
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[14] ),
        .I2(temp_4_fu_317_p2[14]),
        .O(temp_i_1_neg_fu_328_p2_carry__2_i_2_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__2_i_3
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[13] ),
        .I2(temp_4_fu_317_p2[13]),
        .O(temp_i_1_neg_fu_328_p2_carry__2_i_3_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__2_i_4
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[12] ),
        .I2(temp_4_fu_317_p2[12]),
        .O(temp_i_1_neg_fu_328_p2_carry__2_i_4_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_i_1_neg_fu_328_p2_carry__3
       (.CI(temp_i_1_neg_fu_328_p2_carry__2_n_9),
        .CO({temp_i_1_neg_fu_328_p2_carry__3_n_9,temp_i_1_neg_fu_328_p2_carry__3_n_10,temp_i_1_neg_fu_328_p2_carry__3_n_11,temp_i_1_neg_fu_328_p2_carry__3_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(temp_i_1_neg_fu_328_p2[19:16]),
        .S({temp_i_1_neg_fu_328_p2_carry__3_i_1_n_9,temp_i_1_neg_fu_328_p2_carry__3_i_2_n_9,temp_i_1_neg_fu_328_p2_carry__3_i_3_n_9,temp_i_1_neg_fu_328_p2_carry__3_i_4_n_9}));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__3_i_1
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[19] ),
        .I2(temp_4_fu_317_p2[19]),
        .O(temp_i_1_neg_fu_328_p2_carry__3_i_1_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__3_i_2
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[18] ),
        .I2(temp_4_fu_317_p2[18]),
        .O(temp_i_1_neg_fu_328_p2_carry__3_i_2_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__3_i_3
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[17] ),
        .I2(temp_4_fu_317_p2[17]),
        .O(temp_i_1_neg_fu_328_p2_carry__3_i_3_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry__3_i_4
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[16] ),
        .I2(temp_4_fu_317_p2[16]),
        .O(temp_i_1_neg_fu_328_p2_carry__3_i_4_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_i_1_neg_fu_328_p2_carry__4
       (.CI(temp_i_1_neg_fu_328_p2_carry__3_n_9),
        .CO({NLW_temp_i_1_neg_fu_328_p2_carry__4_CO_UNCONNECTED[3],temp_i_1_neg_fu_328_p2_carry__4_n_10,temp_i_1_neg_fu_328_p2_carry__4_n_11,temp_i_1_neg_fu_328_p2_carry__4_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({temp_i_1_neg_fu_328_p2__0,temp_i_1_neg_fu_328_p2[22:20]}),
        .S({grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_47,grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_48,grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_49,grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_50}));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry_i_1
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[3] ),
        .I2(temp_4_fu_317_p2[3]),
        .O(temp_i_1_neg_fu_328_p2_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry_i_2
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[2] ),
        .I2(temp_4_fu_317_p2[2]),
        .O(temp_i_1_neg_fu_328_p2_carry_i_2_n_9));
  LUT3 #(
    .INIT(8'h1B)) 
    temp_i_1_neg_fu_328_p2_carry_i_3
       (.I0(tmp_reg_384),
        .I1(\temp_3_reg_418_reg_n_9_[1] ),
        .I2(temp_4_fu_317_p2[1]),
        .O(temp_i_1_neg_fu_328_p2_carry_i_3_n_9));
  LUT1 #(
    .INIT(2'h2)) 
    temp_i_1_neg_fu_328_p2_carry_i_4
       (.I0(temp_5_fu_322_p3[0]),
        .O(temp_i_1_neg_fu_328_p2_carry_i_4_n_9));
  FDRE \tmp_reg_384_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[31] ),
        .Q(tmp_reg_384),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [0]),
        .Q(trunc_ln119_reg_424[0]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [10]),
        .Q(trunc_ln119_reg_424[10]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [11]),
        .Q(trunc_ln119_reg_424[11]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [12]),
        .Q(trunc_ln119_reg_424[12]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [13]),
        .Q(trunc_ln119_reg_424[13]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [14]),
        .Q(trunc_ln119_reg_424[14]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [15]),
        .Q(trunc_ln119_reg_424[15]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [1]),
        .Q(trunc_ln119_reg_424[1]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [2]),
        .Q(trunc_ln119_reg_424[2]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [3]),
        .Q(trunc_ln119_reg_424[3]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [4]),
        .Q(trunc_ln119_reg_424[4]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [5]),
        .Q(trunc_ln119_reg_424[5]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [6]),
        .Q(trunc_ln119_reg_424[6]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [7]),
        .Q(trunc_ln119_reg_424[7]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [8]),
        .Q(trunc_ln119_reg_424[8]),
        .R(1'b0));
  FDRE \trunc_ln119_reg_424_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\trunc_ln119_reg_424_reg[15]_0 [9]),
        .Q(trunc_ln119_reg_424[9]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[0] ),
        .Q(temp_fu_188_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[10] ),
        .Q(temp_fu_188_p3[10]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[11] ),
        .Q(temp_fu_188_p3[11]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[12] ),
        .Q(temp_fu_188_p3[12]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[13] ),
        .Q(temp_fu_188_p3[13]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[14] ),
        .Q(temp_fu_188_p3[14]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[15] ),
        .Q(temp_fu_188_p3[15]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[16] ),
        .Q(temp_fu_188_p3[16]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[17] ),
        .Q(temp_fu_188_p3[17]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[18] ),
        .Q(temp_fu_188_p3[18]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[19] ),
        .Q(temp_fu_188_p3[19]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[1] ),
        .Q(temp_fu_188_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[20] ),
        .Q(temp_fu_188_p3[20]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[21] ),
        .Q(temp_fu_188_p3[21]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[22] ),
        .Q(temp_fu_188_p3[22]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[2] ),
        .Q(temp_fu_188_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[3] ),
        .Q(temp_fu_188_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[4] ),
        .Q(temp_fu_188_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[5] ),
        .Q(temp_fu_188_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[6] ),
        .Q(temp_fu_188_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[7] ),
        .Q(temp_fu_188_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[8] ),
        .Q(temp_fu_188_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln295_1_reg_389_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\val_reg_379_reg_n_9_[9] ),
        .Q(temp_fu_188_p3[9]),
        .R(1'b0));
  FDRE \val_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[0]),
        .Q(\val_reg_379_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[10]),
        .Q(\val_reg_379_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[11]),
        .Q(\val_reg_379_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[12]),
        .Q(\val_reg_379_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[13]),
        .Q(\val_reg_379_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[14]),
        .Q(\val_reg_379_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[15]),
        .Q(\val_reg_379_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[16]),
        .Q(\val_reg_379_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[17]),
        .Q(\val_reg_379_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[18]),
        .Q(\val_reg_379_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[19]),
        .Q(\val_reg_379_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[1]),
        .Q(\val_reg_379_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[20]),
        .Q(\val_reg_379_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[21]),
        .Q(\val_reg_379_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[22]),
        .Q(\val_reg_379_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[23]),
        .Q(\val_reg_379_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[24]),
        .Q(\val_reg_379_reg_n_9_[24] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[25]),
        .Q(\val_reg_379_reg_n_9_[25] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[26]),
        .Q(\val_reg_379_reg_n_9_[26] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[27]),
        .Q(\val_reg_379_reg_n_9_[27] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[28]),
        .Q(\val_reg_379_reg_n_9_[28] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[29]),
        .Q(\val_reg_379_reg_n_9_[29] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[2]),
        .Q(\val_reg_379_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[30]),
        .Q(\val_reg_379_reg_n_9_[30] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[31]),
        .Q(\val_reg_379_reg_n_9_[31] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[3]),
        .Q(\val_reg_379_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[4]),
        .Q(\val_reg_379_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[5]),
        .Q(\val_reg_379_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[6]),
        .Q(\val_reg_379_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[7]),
        .Q(\val_reg_379_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[8]),
        .Q(\val_reg_379_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \val_reg_379_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(r_tdata[9]),
        .Q(\val_reg_379_reg_n_9_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat
   (CO,
    ap_loop_init_int_reg,
    ap_enable_reg_pp0_iter1,
    D,
    j_2_fu_60,
    \j_2_fu_60_reg[11]_0 ,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    \axi_data_reg_138_reg[23]_0 ,
    S,
    DI,
    icmp_ln81_fu_107_p2_carry__1_0,
    icmp_ln81_fu_107_p2_carry__2_0,
    icmp_ln81_fu_107_p2_carry__2_1,
    \j_2_fu_60_reg[0]_0 ,
    \j_2_fu_60_reg[0]_1 ,
    SS,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    ap_block_pp0_stage0_subdone,
    ap_loop_init_int_reg_0,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    push_0,
    in_mat_data_full_n,
    img_inp_TVALID_int_regslice,
    icmp_ln81_fu_107_p2_carry__0_0,
    B_V_data_1_sel,
    \axi_data_reg_138_reg[23]_1 );
  output [0:0]CO;
  output ap_loop_init_int_reg;
  output ap_enable_reg_pp0_iter1;
  output [1:0]D;
  output j_2_fu_60;
  output [11:0]\j_2_fu_60_reg[11]_0 ;
  output grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  output [23:0]\axi_data_reg_138_reg[23]_0 ;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln81_fu_107_p2_carry__1_0;
  input [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  input [3:0]icmp_ln81_fu_107_p2_carry__2_1;
  input [3:0]\j_2_fu_60_reg[0]_0 ;
  input [3:0]\j_2_fu_60_reg[0]_1 ;
  input [0:0]SS;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input ap_block_pp0_stage0_subdone;
  input ap_loop_init_int_reg_0;
  input [2:0]Q;
  input [0:0]\ap_CS_fsm_reg[2]_0 ;
  input push_0;
  input in_mat_data_full_n;
  input img_inp_TVALID_int_regslice;
  input [11:0]icmp_ln81_fu_107_p2_carry__0_0;
  input B_V_data_1_sel;
  input [23:0]\axi_data_reg_138_reg[23]_1 ;

  wire B_V_data_1_sel;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire [23:0]\axi_data_reg_138_reg[23]_0 ;
  wire [23:0]\axi_data_reg_138_reg[23]_1 ;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  wire [11:0]icmp_ln81_fu_107_p2_carry__0_0;
  wire icmp_ln81_fu_107_p2_carry__0_n_10;
  wire icmp_ln81_fu_107_p2_carry__0_n_11;
  wire icmp_ln81_fu_107_p2_carry__0_n_12;
  wire icmp_ln81_fu_107_p2_carry__0_n_9;
  wire [3:0]icmp_ln81_fu_107_p2_carry__1_0;
  wire icmp_ln81_fu_107_p2_carry__1_n_10;
  wire icmp_ln81_fu_107_p2_carry__1_n_11;
  wire icmp_ln81_fu_107_p2_carry__1_n_12;
  wire icmp_ln81_fu_107_p2_carry__1_n_9;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2_1;
  wire icmp_ln81_fu_107_p2_carry__2_n_10;
  wire icmp_ln81_fu_107_p2_carry__2_n_11;
  wire icmp_ln81_fu_107_p2_carry__2_n_12;
  wire icmp_ln81_fu_107_p2_carry_n_10;
  wire icmp_ln81_fu_107_p2_carry_n_11;
  wire icmp_ln81_fu_107_p2_carry_n_12;
  wire icmp_ln81_fu_107_p2_carry_n_9;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_data_full_n;
  wire j_2_fu_60;
  wire [3:0]\j_2_fu_60_reg[0]_0 ;
  wire [3:0]\j_2_fu_60_reg[0]_1 ;
  wire [11:0]\j_2_fu_60_reg[11]_0 ;
  wire [11:0]j_3_fu_113_p2;
  wire p_1_in;
  wire push_0;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_107_p2_carry__2_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(j_2_fu_60),
        .I1(Q[2]),
        .I2(B_V_data_1_sel),
        .O(\ap_CS_fsm_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD000DD00)) 
    \axi_data_reg_138[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(in_mat_data_full_n),
        .I2(img_inp_TVALID_int_regslice),
        .I3(CO),
        .I4(ap_loop_init_int_reg_0),
        .O(p_1_in));
  FDRE \axi_data_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [0]),
        .Q(\axi_data_reg_138_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[10] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [10]),
        .Q(\axi_data_reg_138_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[11] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [11]),
        .Q(\axi_data_reg_138_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[12] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [12]),
        .Q(\axi_data_reg_138_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[13] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [13]),
        .Q(\axi_data_reg_138_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[14] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [14]),
        .Q(\axi_data_reg_138_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[15] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [15]),
        .Q(\axi_data_reg_138_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[16] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [16]),
        .Q(\axi_data_reg_138_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[17] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [17]),
        .Q(\axi_data_reg_138_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[18] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [18]),
        .Q(\axi_data_reg_138_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[19] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [19]),
        .Q(\axi_data_reg_138_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [1]),
        .Q(\axi_data_reg_138_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[20] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [20]),
        .Q(\axi_data_reg_138_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[21] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [21]),
        .Q(\axi_data_reg_138_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[22] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [22]),
        .Q(\axi_data_reg_138_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[23] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [23]),
        .Q(\axi_data_reg_138_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [2]),
        .Q(\axi_data_reg_138_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [3]),
        .Q(\axi_data_reg_138_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [4]),
        .Q(\axi_data_reg_138_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [5]),
        .Q(\axi_data_reg_138_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [6]),
        .Q(\axi_data_reg_138_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [7]),
        .Q(\axi_data_reg_138_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [8]),
        .Q(\axi_data_reg_138_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\axi_data_reg_138_reg[23]_1 [9]),
        .Q(\axi_data_reg_138_reg[23]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init_20 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_31),
        .SS(SS),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_rst_n(ap_rst_n),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg),
        .icmp_ln81_fu_107_p2_carry__0(icmp_ln81_fu_107_p2_carry__0_0),
        .in_mat_data_full_n(in_mat_data_full_n),
        .\j_2_fu_60_reg[0] (ap_enable_reg_pp0_iter1),
        .\j_2_fu_60_reg[11] (j_3_fu_113_p2),
        .\j_2_fu_60_reg[11]_0 (\j_2_fu_60_reg[11]_0 ),
        .push_0(push_0));
  LUT6 #(
    .INIT(64'hF8F8FFF888888888)) 
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_mat_data_full_n),
        .I5(ap_loop_init_int_reg_0),
        .O(\ap_CS_fsm_reg[1] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln81_fu_107_p2_carry_n_9,icmp_ln81_fu_107_p2_carry_n_10,icmp_ln81_fu_107_p2_carry_n_11,icmp_ln81_fu_107_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .O(NLW_icmp_ln81_fu_107_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry__0
       (.CI(icmp_ln81_fu_107_p2_carry_n_9),
        .CO({icmp_ln81_fu_107_p2_carry__0_n_9,icmp_ln81_fu_107_p2_carry__0_n_10,icmp_ln81_fu_107_p2_carry__0_n_11,icmp_ln81_fu_107_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .O(NLW_icmp_ln81_fu_107_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln81_fu_107_p2_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry__1
       (.CI(icmp_ln81_fu_107_p2_carry__0_n_9),
        .CO({icmp_ln81_fu_107_p2_carry__1_n_9,icmp_ln81_fu_107_p2_carry__1_n_10,icmp_ln81_fu_107_p2_carry__1_n_11,icmp_ln81_fu_107_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln81_fu_107_p2_carry__2_0),
        .O(NLW_icmp_ln81_fu_107_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln81_fu_107_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_107_p2_carry__2
       (.CI(icmp_ln81_fu_107_p2_carry__1_n_9),
        .CO({CO,icmp_ln81_fu_107_p2_carry__2_n_10,icmp_ln81_fu_107_p2_carry__2_n_11,icmp_ln81_fu_107_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(\j_2_fu_60_reg[0]_0 ),
        .O(NLW_icmp_ln81_fu_107_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\j_2_fu_60_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \j_2_fu_60[11]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(in_mat_data_full_n),
        .I2(img_inp_TVALID_int_regslice),
        .I3(CO),
        .I4(ap_loop_init_int_reg_0),
        .O(j_2_fu_60));
  FDRE \j_2_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[0]),
        .Q(\j_2_fu_60_reg[11]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[10]),
        .Q(\j_2_fu_60_reg[11]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[11] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[11]),
        .Q(\j_2_fu_60_reg[11]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[1]),
        .Q(\j_2_fu_60_reg[11]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[2]),
        .Q(\j_2_fu_60_reg[11]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[3]),
        .Q(\j_2_fu_60_reg[11]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[4]),
        .Q(\j_2_fu_60_reg[11]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[5]),
        .Q(\j_2_fu_60_reg[11]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[6]),
        .Q(\j_2_fu_60_reg[11]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[7]),
        .Q(\j_2_fu_60_reg[11]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[8]),
        .Q(\j_2_fu_60_reg[11]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
  FDRE \j_2_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(j_2_fu_60),
        .D(j_3_fu_113_p2[9]),
        .Q(\j_2_fu_60_reg[11]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_31));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_axis2xfMat_24_16_2160_3840_1_s
   (\B_V_data_1_state_reg[1] ,
    CO,
    ap_loop_init_int,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    start_once_reg,
    Q,
    push,
    \ap_CS_fsm_reg[1]_0 ,
    \j_2_fu_60_reg[11] ,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0,
    out,
    \axi_data_reg_138_reg[23] ,
    SS,
    ap_clk,
    S,
    DI,
    icmp_ln81_fu_107_p2_carry__1,
    icmp_ln81_fu_107_p2_carry__2,
    icmp_ln81_fu_107_p2_carry__2_0,
    \j_2_fu_60_reg[0] ,
    \j_2_fu_60_reg[0]_0 ,
    icmp_ln79_fu_141_p2_carry__0_0,
    icmp_ln79_fu_141_p2_carry__0_1,
    icmp_ln79_fu_141_p2_carry__1_0,
    icmp_ln79_fu_141_p2_carry__1_1,
    icmp_ln79_fu_141_p2_carry__2_0,
    icmp_ln79_fu_141_p2_carry__2_1,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    start_once_reg_reg_0,
    ap_rst_n,
    in_mat_data_full_n,
    push_0,
    img_inp_TVALID,
    D,
    img_inp_TDATA,
    sel);
  output \B_V_data_1_state_reg[1] ;
  output [0:0]CO;
  output ap_loop_init_int;
  output grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  output start_once_reg;
  output [1:0]Q;
  output push;
  output \ap_CS_fsm_reg[1]_0 ;
  output [11:0]\j_2_fu_60_reg[11] ;
  output grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0;
  output [11:0]out;
  output [23:0]\axi_data_reg_138_reg[23] ;
  input [0:0]SS;
  input ap_clk;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln81_fu_107_p2_carry__1;
  input [3:0]icmp_ln81_fu_107_p2_carry__2;
  input [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  input [3:0]\j_2_fu_60_reg[0] ;
  input [3:0]\j_2_fu_60_reg[0]_0 ;
  input [3:0]icmp_ln79_fu_141_p2_carry__0_0;
  input [3:0]icmp_ln79_fu_141_p2_carry__0_1;
  input [3:0]icmp_ln79_fu_141_p2_carry__1_0;
  input [3:0]icmp_ln79_fu_141_p2_carry__1_1;
  input [3:0]icmp_ln79_fu_141_p2_carry__2_0;
  input [3:0]icmp_ln79_fu_141_p2_carry__2_1;
  input [3:0]\ap_CS_fsm_reg[2]_0 ;
  input [3:0]\ap_CS_fsm_reg[2]_1 ;
  input start_once_reg_reg_0;
  input ap_rst_n;
  input in_mat_data_full_n;
  input push_0;
  input img_inp_TVALID;
  input [11:0]D;
  input [23:0]img_inp_TDATA;
  input sel;

  wire [23:0]B_V_data_1_data_out;
  wire B_V_data_1_sel;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm[0]_i_1__2_n_9 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [3:0]\ap_CS_fsm_reg[2]_0 ;
  wire [3:0]\ap_CS_fsm_reg[2]_1 ;
  wire ap_CS_fsm_state3;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire [23:0]\axi_data_reg_138_reg[23] ;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_12;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_13;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_28;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_29;
  wire \i_fu_76[0]_i_3_n_9 ;
  wire \i_fu_76_reg[0]_i_2_n_10 ;
  wire \i_fu_76_reg[0]_i_2_n_11 ;
  wire \i_fu_76_reg[0]_i_2_n_12 ;
  wire \i_fu_76_reg[0]_i_2_n_13 ;
  wire \i_fu_76_reg[0]_i_2_n_14 ;
  wire \i_fu_76_reg[0]_i_2_n_15 ;
  wire \i_fu_76_reg[0]_i_2_n_16 ;
  wire \i_fu_76_reg[0]_i_2_n_9 ;
  wire \i_fu_76_reg[4]_i_1_n_10 ;
  wire \i_fu_76_reg[4]_i_1_n_11 ;
  wire \i_fu_76_reg[4]_i_1_n_12 ;
  wire \i_fu_76_reg[4]_i_1_n_13 ;
  wire \i_fu_76_reg[4]_i_1_n_14 ;
  wire \i_fu_76_reg[4]_i_1_n_15 ;
  wire \i_fu_76_reg[4]_i_1_n_16 ;
  wire \i_fu_76_reg[4]_i_1_n_9 ;
  wire \i_fu_76_reg[8]_i_1_n_10 ;
  wire \i_fu_76_reg[8]_i_1_n_11 ;
  wire \i_fu_76_reg[8]_i_1_n_12 ;
  wire \i_fu_76_reg[8]_i_1_n_13 ;
  wire \i_fu_76_reg[8]_i_1_n_14 ;
  wire \i_fu_76_reg[8]_i_1_n_15 ;
  wire \i_fu_76_reg[8]_i_1_n_16 ;
  wire [3:0]icmp_ln79_fu_141_p2_carry__0_0;
  wire [3:0]icmp_ln79_fu_141_p2_carry__0_1;
  wire icmp_ln79_fu_141_p2_carry__0_n_10;
  wire icmp_ln79_fu_141_p2_carry__0_n_11;
  wire icmp_ln79_fu_141_p2_carry__0_n_12;
  wire icmp_ln79_fu_141_p2_carry__0_n_9;
  wire [3:0]icmp_ln79_fu_141_p2_carry__1_0;
  wire [3:0]icmp_ln79_fu_141_p2_carry__1_1;
  wire icmp_ln79_fu_141_p2_carry__1_n_10;
  wire icmp_ln79_fu_141_p2_carry__1_n_11;
  wire icmp_ln79_fu_141_p2_carry__1_n_12;
  wire icmp_ln79_fu_141_p2_carry__1_n_9;
  wire [3:0]icmp_ln79_fu_141_p2_carry__2_0;
  wire [3:0]icmp_ln79_fu_141_p2_carry__2_1;
  wire icmp_ln79_fu_141_p2_carry__2_n_10;
  wire icmp_ln79_fu_141_p2_carry__2_n_11;
  wire icmp_ln79_fu_141_p2_carry__2_n_12;
  wire icmp_ln79_fu_141_p2_carry_n_10;
  wire icmp_ln79_fu_141_p2_carry_n_11;
  wire icmp_ln79_fu_141_p2_carry_n_12;
  wire icmp_ln79_fu_141_p2_carry_n_9;
  wire icmp_ln81_fu_107_p2;
  wire [3:0]icmp_ln81_fu_107_p2_carry__1;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2;
  wire [3:0]icmp_ln81_fu_107_p2_carry__2_0;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_data_full_n;
  wire j_2_fu_60;
  wire [3:0]\j_2_fu_60_reg[0] ;
  wire [3:0]\j_2_fu_60_reg[0]_0 ;
  wire [11:0]\j_2_fu_60_reg[11] ;
  wire [11:0]out;
  wire push;
  wire push_0;
  wire regslice_both_img_inp_V_data_V_U_n_12;
  wire sel;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire [3:3]\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln79_fu_141_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln79_fu_141_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln79_fu_141_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln79_fu_141_p2_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hDD0C)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(CO),
        .I1(Q[0]),
        .I2(push_0),
        .I3(Q[1]),
        .O(\ap_CS_fsm[0]_i_1__2_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__2_n_9 ),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_13),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_12),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    full_n_i_2__4
       (.I0(Q[1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108
       (.B_V_data_1_sel(B_V_data_1_sel),
        .CO(icmp_ln81_fu_107_p2),
        .D({grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_12,grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_13}),
        .DI(DI),
        .Q({ap_CS_fsm_state3,Q}),
        .S(S),
        .SS(SS),
        .\ap_CS_fsm_reg[1] (grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_29),
        .\ap_CS_fsm_reg[2] (grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_28),
        .\ap_CS_fsm_reg[2]_0 (CO),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(regslice_both_img_inp_V_data_V_U_n_12),
        .ap_loop_init_int_reg(ap_loop_init_int),
        .ap_loop_init_int_reg_0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .ap_rst_n(ap_rst_n),
        .\axi_data_reg_138_reg[23]_0 (\axi_data_reg_138_reg[23] ),
        .\axi_data_reg_138_reg[23]_1 (B_V_data_1_data_out),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0),
        .icmp_ln81_fu_107_p2_carry__0_0(D),
        .icmp_ln81_fu_107_p2_carry__1_0(icmp_ln81_fu_107_p2_carry__1),
        .icmp_ln81_fu_107_p2_carry__2_0(icmp_ln81_fu_107_p2_carry__2),
        .icmp_ln81_fu_107_p2_carry__2_1(icmp_ln81_fu_107_p2_carry__2_0),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_data_full_n(in_mat_data_full_n),
        .j_2_fu_60(j_2_fu_60),
        .\j_2_fu_60_reg[0]_0 (\j_2_fu_60_reg[0] ),
        .\j_2_fu_60_reg[0]_1 (\j_2_fu_60_reg[0]_0 ),
        .\j_2_fu_60_reg[11]_0 (\j_2_fu_60_reg[11] ),
        .push_0(push_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_29),
        .Q(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_76[0]_i_3 
       (.I0(out[0]),
        .O(\i_fu_76[0]_i_3_n_9 ));
  FDRE \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[0]_i_2_n_16 ),
        .Q(out[0]),
        .R(push_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_76_reg[0]_i_2_n_9 ,\i_fu_76_reg[0]_i_2_n_10 ,\i_fu_76_reg[0]_i_2_n_11 ,\i_fu_76_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_76_reg[0]_i_2_n_13 ,\i_fu_76_reg[0]_i_2_n_14 ,\i_fu_76_reg[0]_i_2_n_15 ,\i_fu_76_reg[0]_i_2_n_16 }),
        .S({out[3:1],\i_fu_76[0]_i_3_n_9 }));
  FDRE \i_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[8]_i_1_n_14 ),
        .Q(out[10]),
        .R(push_0));
  FDRE \i_fu_76_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[8]_i_1_n_13 ),
        .Q(out[11]),
        .R(push_0));
  FDRE \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[0]_i_2_n_15 ),
        .Q(out[1]),
        .R(push_0));
  FDRE \i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[0]_i_2_n_14 ),
        .Q(out[2]),
        .R(push_0));
  FDRE \i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[0]_i_2_n_13 ),
        .Q(out[3]),
        .R(push_0));
  FDRE \i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[4]_i_1_n_16 ),
        .Q(out[4]),
        .R(push_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[4]_i_1 
       (.CI(\i_fu_76_reg[0]_i_2_n_9 ),
        .CO({\i_fu_76_reg[4]_i_1_n_9 ,\i_fu_76_reg[4]_i_1_n_10 ,\i_fu_76_reg[4]_i_1_n_11 ,\i_fu_76_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[4]_i_1_n_13 ,\i_fu_76_reg[4]_i_1_n_14 ,\i_fu_76_reg[4]_i_1_n_15 ,\i_fu_76_reg[4]_i_1_n_16 }),
        .S(out[7:4]));
  FDRE \i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[4]_i_1_n_15 ),
        .Q(out[5]),
        .R(push_0));
  FDRE \i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[4]_i_1_n_14 ),
        .Q(out[6]),
        .R(push_0));
  FDRE \i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[4]_i_1_n_13 ),
        .Q(out[7]),
        .R(push_0));
  FDRE \i_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[8]_i_1_n_16 ),
        .Q(out[8]),
        .R(push_0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[8]_i_1 
       (.CI(\i_fu_76_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_76_reg[8]_i_1_n_10 ,\i_fu_76_reg[8]_i_1_n_11 ,\i_fu_76_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[8]_i_1_n_13 ,\i_fu_76_reg[8]_i_1_n_14 ,\i_fu_76_reg[8]_i_1_n_15 ,\i_fu_76_reg[8]_i_1_n_16 }),
        .S(out[11:8]));
  FDRE \i_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[8]_i_1_n_15 ),
        .Q(out[9]),
        .R(push_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln79_fu_141_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln79_fu_141_p2_carry_n_9,icmp_ln79_fu_141_p2_carry_n_10,icmp_ln79_fu_141_p2_carry_n_11,icmp_ln79_fu_141_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln79_fu_141_p2_carry__0_0),
        .O(NLW_icmp_ln79_fu_141_p2_carry_O_UNCONNECTED[3:0]),
        .S(icmp_ln79_fu_141_p2_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln79_fu_141_p2_carry__0
       (.CI(icmp_ln79_fu_141_p2_carry_n_9),
        .CO({icmp_ln79_fu_141_p2_carry__0_n_9,icmp_ln79_fu_141_p2_carry__0_n_10,icmp_ln79_fu_141_p2_carry__0_n_11,icmp_ln79_fu_141_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln79_fu_141_p2_carry__1_0),
        .O(NLW_icmp_ln79_fu_141_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln79_fu_141_p2_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln79_fu_141_p2_carry__1
       (.CI(icmp_ln79_fu_141_p2_carry__0_n_9),
        .CO({icmp_ln79_fu_141_p2_carry__1_n_9,icmp_ln79_fu_141_p2_carry__1_n_10,icmp_ln79_fu_141_p2_carry__1_n_11,icmp_ln79_fu_141_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln79_fu_141_p2_carry__2_0),
        .O(NLW_icmp_ln79_fu_141_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln79_fu_141_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln79_fu_141_p2_carry__2
       (.CI(icmp_ln79_fu_141_p2_carry__1_n_9),
        .CO({CO,icmp_ln79_fu_141_p2_carry__2_n_10,icmp_ln79_fu_141_p2_carry__2_n_11,icmp_ln79_fu_141_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(\ap_CS_fsm_reg[2]_0 ),
        .O(NLW_icmp_ln79_fu_141_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\ap_CS_fsm_reg[2]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_regslice_both regslice_both_img_inp_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (B_V_data_1_data_out),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_28),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(icmp_ln81_fu_107_p2),
        .Q(ap_CS_fsm_state3),
        .\SRL_SIG_reg[1][0] (grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .SS(SS),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_img_inp_V_data_V_U_n_12),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TVALID(img_inp_TVALID),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_data_full_n(in_mat_data_full_n),
        .j_2_fu_60(j_2_fu_60),
        .push(push));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_control_s_axi
   (SS,
    interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    ap_start,
    int_ap_start_reg_0,
    E,
    push,
    \int_shift_reg[31]_0 ,
    \int_cols_reg[31]_0 ,
    \int_rows_reg[31]_0 ,
    \int_alpha_reg[31]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    ap_done_reg_reg,
    ap_done_reg_reg_0,
    s_axi_control_RDATA,
    ap_clk,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    \int_isr_reg[0]_0 ,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    dst_1_cols_channel_empty_n,
    p_dst_cols_channel_empty_n,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    ap_done_reg,
    p_dstgx_rows_channel_empty_n,
    p_dstgx_cols_channel_empty_n,
    alpha_c_empty_n,
    Q,
    alpha_c_full_n,
    shift_c_full_n,
    s_axi_control_ARADDR,
    ap_rst_n,
    s_axi_control_AWVALID,
    ap_sync_ready,
    s_axi_control_AWADDR);
  output [0:0]SS;
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output ap_start;
  output int_ap_start_reg_0;
  output [0:0]E;
  output push;
  output [31:0]\int_shift_reg[31]_0 ;
  output [31:0]\int_cols_reg[31]_0 ;
  output [31:0]\int_rows_reg[31]_0 ;
  output [31:0]\int_alpha_reg[31]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output ap_done_reg_reg;
  output ap_done_reg_reg_0;
  output [31:0]s_axi_control_RDATA;
  input ap_clk;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input \int_isr_reg[0]_0 ;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input dst_1_cols_channel_empty_n;
  input p_dst_cols_channel_empty_n;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input ap_done_reg;
  input p_dstgx_rows_channel_empty_n;
  input p_dstgx_cols_channel_empty_n;
  input alpha_c_empty_n;
  input [0:0]Q;
  input alpha_c_full_n;
  input shift_c_full_n;
  input [5:0]s_axi_control_ARADDR;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  input ap_sync_ready;
  input [5:0]s_axi_control_AWADDR;

  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_9 ;
  wire \FSM_onehot_rstate[2]_i_1_n_9 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_9 ;
  wire \FSM_onehot_wstate[2]_i_1_n_9 ;
  wire \FSM_onehot_wstate[3]_i_1_n_9 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire alpha_c_empty_n;
  wire alpha_c_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ar_hs;
  wire auto_restart_status_i_1_n_9;
  wire auto_restart_status_reg_n_9;
  wire dst_1_cols_channel_empty_n;
  wire [31:0]int_alpha0;
  wire \int_alpha[31]_i_1_n_9 ;
  wire \int_alpha[31]_i_3_n_9 ;
  wire [31:0]\int_alpha_reg[31]_0 ;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_9;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_9;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_9;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_9 ;
  wire [31:0]\int_cols_reg[31]_0 ;
  wire int_gie_i_1_n_9;
  wire int_gie_reg_n_9;
  wire \int_ier[0]_i_1_n_9 ;
  wire \int_ier[1]_i_1_n_9 ;
  wire \int_ier[1]_i_2_n_9 ;
  wire \int_ier_reg_n_9_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_9 ;
  wire \int_isr[1]_i_1_n_9 ;
  wire \int_isr_reg[0]_0 ;
  wire \int_isr_reg_n_9_[0] ;
  wire \int_isr_reg_n_9_[1] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_9 ;
  wire \int_rows[31]_i_3_n_9 ;
  wire [31:0]\int_rows_reg[31]_0 ;
  wire [31:0]int_shift0;
  wire \int_shift[31]_i_1_n_9 ;
  wire [31:0]\int_shift_reg[31]_0 ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_9;
  wire int_task_ap_done_i_3_n_9;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_4_in;
  wire p_dst_cols_channel_empty_n;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_rows_channel_empty_n;
  wire push;
  wire [9:0]rdata;
  wire \rdata[0]_i_3_n_9 ;
  wire \rdata[0]_i_4_n_9 ;
  wire \rdata[0]_i_5_n_9 ;
  wire \rdata[10]_i_1_n_9 ;
  wire \rdata[11]_i_1_n_9 ;
  wire \rdata[12]_i_1_n_9 ;
  wire \rdata[13]_i_1_n_9 ;
  wire \rdata[14]_i_1_n_9 ;
  wire \rdata[15]_i_1_n_9 ;
  wire \rdata[16]_i_1_n_9 ;
  wire \rdata[17]_i_1_n_9 ;
  wire \rdata[18]_i_1_n_9 ;
  wire \rdata[19]_i_1_n_9 ;
  wire \rdata[1]_i_3_n_9 ;
  wire \rdata[1]_i_4_n_9 ;
  wire \rdata[1]_i_5_n_9 ;
  wire \rdata[1]_i_6_n_9 ;
  wire \rdata[20]_i_1_n_9 ;
  wire \rdata[21]_i_1_n_9 ;
  wire \rdata[22]_i_1_n_9 ;
  wire \rdata[23]_i_1_n_9 ;
  wire \rdata[24]_i_1_n_9 ;
  wire \rdata[25]_i_1_n_9 ;
  wire \rdata[26]_i_1_n_9 ;
  wire \rdata[27]_i_1_n_9 ;
  wire \rdata[28]_i_1_n_9 ;
  wire \rdata[29]_i_1_n_9 ;
  wire \rdata[2]_i_2_n_9 ;
  wire \rdata[30]_i_1_n_9 ;
  wire \rdata[31]_i_1_n_9 ;
  wire \rdata[31]_i_3_n_9 ;
  wire \rdata[3]_i_2_n_9 ;
  wire \rdata[4]_i_1_n_9 ;
  wire \rdata[5]_i_1_n_9 ;
  wire \rdata[6]_i_1_n_9 ;
  wire \rdata[7]_i_2_n_9 ;
  wire \rdata[8]_i_1_n_9 ;
  wire \rdata[9]_i_2_n_9 ;
  wire \rdata[9]_i_3_n_9 ;
  wire \rdata_reg[0]_i_2_n_9 ;
  wire \rdata_reg[1]_i_2_n_9 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shift_c_full_n;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_9_[0] ;
  wire \waddr_reg_n_9_[1] ;
  wire \waddr_reg_n_9_[2] ;
  wire \waddr_reg_n_9_[3] ;
  wire \waddr_reg_n_9_[4] ;
  wire \waddr_reg_n_9_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_9 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_9 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_9 ),
        .Q(s_axi_control_RVALID),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_9 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_9 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_9 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_9 ),
        .Q(s_axi_control_BVALID),
        .R(SS));
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__1 
       (.I0(ap_start),
        .I1(int_ap_idle_reg_0),
        .I2(alpha_c_full_n),
        .I3(shift_c_full_n),
        .O(push));
  LUT6 #(
    .INIT(64'h300030003000F400)) 
    ap_sync_reg_Block_entry2_proc_U0_ap_ready_i_1
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_rst_n),
        .I4(int_ap_idle_reg_0),
        .I5(push),
        .O(ap_done_reg_reg_0));
  LUT3 #(
    .INIT(8'h0D)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_7
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .O(int_ap_start_reg_0));
  LUT6 #(
    .INIT(64'h3B003B003B000000)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_rst_n),
        .I4(int_ap_idle_reg_0),
        .I5(push),
        .O(ap_done_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_4_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_9),
        .O(auto_restart_status_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_9),
        .Q(auto_restart_status_reg_n_9),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [0]),
        .O(int_alpha0[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [10]),
        .O(int_alpha0[10]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [11]),
        .O(int_alpha0[11]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [12]),
        .O(int_alpha0[12]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [13]),
        .O(int_alpha0[13]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [14]),
        .O(int_alpha0[14]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [15]),
        .O(int_alpha0[15]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [16]),
        .O(int_alpha0[16]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [17]),
        .O(int_alpha0[17]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [18]),
        .O(int_alpha0[18]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [19]),
        .O(int_alpha0[19]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [1]),
        .O(int_alpha0[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [20]),
        .O(int_alpha0[20]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [21]),
        .O(int_alpha0[21]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [22]),
        .O(int_alpha0[22]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_alpha_reg[31]_0 [23]),
        .O(int_alpha0[23]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [24]),
        .O(int_alpha0[24]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [25]),
        .O(int_alpha0[25]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [26]),
        .O(int_alpha0[26]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [27]),
        .O(int_alpha0[27]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [28]),
        .O(int_alpha0[28]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [29]),
        .O(int_alpha0[29]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [2]),
        .O(int_alpha0[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [30]),
        .O(int_alpha0[30]));
  LUT4 #(
    .INIT(16'h0010)) 
    \int_alpha[31]_i_1 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\waddr_reg_n_9_[2] ),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\int_alpha[31]_i_3_n_9 ),
        .O(\int_alpha[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_alpha_reg[31]_0 [31]),
        .O(int_alpha0[31]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \int_alpha[31]_i_3 
       (.I0(\waddr_reg_n_9_[5] ),
        .I1(\waddr_reg_n_9_[0] ),
        .I2(\waddr_reg_n_9_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .O(\int_alpha[31]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [3]),
        .O(int_alpha0[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [4]),
        .O(int_alpha0[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [5]),
        .O(int_alpha0[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [6]),
        .O(int_alpha0[6]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_alpha_reg[31]_0 [7]),
        .O(int_alpha0[7]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [8]),
        .O(int_alpha0[8]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_alpha[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_alpha_reg[31]_0 [9]),
        .O(int_alpha0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[0] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[0]),
        .Q(\int_alpha_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[10] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[10]),
        .Q(\int_alpha_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[11] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[11]),
        .Q(\int_alpha_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[12] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[12]),
        .Q(\int_alpha_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[13] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[13]),
        .Q(\int_alpha_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[14] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[14]),
        .Q(\int_alpha_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[15] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[15]),
        .Q(\int_alpha_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[16] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[16]),
        .Q(\int_alpha_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[17] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[17]),
        .Q(\int_alpha_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[18] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[18]),
        .Q(\int_alpha_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[19] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[19]),
        .Q(\int_alpha_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[1] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[1]),
        .Q(\int_alpha_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[20] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[20]),
        .Q(\int_alpha_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[21] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[21]),
        .Q(\int_alpha_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[22] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[22]),
        .Q(\int_alpha_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[23] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[23]),
        .Q(\int_alpha_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[24] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[24]),
        .Q(\int_alpha_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[25] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[25]),
        .Q(\int_alpha_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[26] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[26]),
        .Q(\int_alpha_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[27] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[27]),
        .Q(\int_alpha_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[28] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[28]),
        .Q(\int_alpha_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[29] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[29]),
        .Q(\int_alpha_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[2] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[2]),
        .Q(\int_alpha_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[30] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[30]),
        .Q(\int_alpha_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[31] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[31]),
        .Q(\int_alpha_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[3] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[3]),
        .Q(\int_alpha_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[4] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[4]),
        .Q(\int_alpha_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[5] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[5]),
        .Q(\int_alpha_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[6] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[6]),
        .Q(\int_alpha_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[7] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[7]),
        .Q(\int_alpha_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[8] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[8]),
        .Q(\int_alpha_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_alpha_reg[9] 
       (.C(ap_clk),
        .CE(\int_alpha[31]_i_1_n_9 ),
        .D(int_alpha0[9]),
        .Q(\int_alpha_reg[31]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'h00000000000D0005)) 
    int_ap_idle_i_1
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I2(dst_1_cols_channel_empty_n),
        .I3(p_dst_cols_channel_empty_n),
        .I4(int_ap_idle_reg_0),
        .I5(int_ap_idle_reg_1),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_4_in[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'hF7FFF7F700FF0000)) 
    int_ap_ready_i_1
       (.I0(ar_hs),
        .I1(\rdata[1]_i_3_n_9 ),
        .I2(int_task_ap_done_i_3_n_9),
        .I3(p_4_in[7]),
        .I4(ap_sync_ready),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_9),
        .Q(int_ap_ready__0),
        .R(SS));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_9_[3] ),
        .I3(\waddr_reg_n_9_[2] ),
        .I4(\int_ier[1]_i_2_n_9 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_9),
        .Q(ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_9 ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(p_4_in[7]),
        .O(int_auto_restart_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_9),
        .Q(p_4_in[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [30]),
        .O(int_cols0[30]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\waddr_reg_n_9_[5] ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[4] ),
        .I4(\int_rows[31]_i_3_n_9 ),
        .O(\int_cols[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[0]),
        .Q(\int_cols_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[1]),
        .Q(\int_cols_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[2]),
        .Q(\int_cols_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[3]),
        .Q(\int_cols_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[4]),
        .Q(\int_cols_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[5]),
        .Q(\int_cols_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[6]),
        .Q(\int_cols_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[7]),
        .Q(\int_cols_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[8]),
        .Q(\int_cols_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_9 ),
        .D(int_cols0[9]),
        .Q(\int_cols_reg[31]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_9_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_9_[2] ),
        .I4(\int_ier[1]_i_2_n_9 ),
        .I5(int_gie_reg_n_9),
        .O(int_gie_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_9),
        .Q(int_gie_reg_n_9),
        .R(SS));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_9 ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\int_ier_reg_n_9_[0] ),
        .O(\int_ier[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_9 ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_9_[4] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_9_[1] ),
        .I4(\waddr_reg_n_9_[0] ),
        .I5(\waddr_reg_n_9_[5] ),
        .O(\int_ier[1]_i_2_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_9 ),
        .Q(\int_ier_reg_n_9_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_9 ),
        .Q(p_0_in),
        .R(SS));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_9),
        .I1(\int_isr_reg_n_9_[1] ),
        .I2(\int_isr_reg_n_9_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SS));
  LUT5 #(
    .INIT(32'h7F778F88)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_isr_reg[0]_0 ),
        .I3(\int_ier_reg_n_9_[0] ),
        .I4(\int_isr_reg_n_9_[0] ),
        .O(\int_isr[0]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\int_ier[1]_i_2_n_9 ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(ap_sync_ready),
        .I3(p_0_in),
        .I4(\int_isr_reg_n_9_[1] ),
        .O(\int_isr[1]_i_1_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_9 ),
        .Q(\int_isr_reg_n_9_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_9 ),
        .Q(\int_isr_reg_n_9_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [30]),
        .O(int_rows0[30]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\waddr_reg_n_9_[5] ),
        .I2(\waddr_reg_n_9_[2] ),
        .I3(\waddr_reg_n_9_[4] ),
        .I4(\int_rows[31]_i_3_n_9 ),
        .O(\int_rows[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_rows[31]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_9_[1] ),
        .I3(\waddr_reg_n_9_[0] ),
        .O(\int_rows[31]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[0]),
        .Q(\int_rows_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[10]),
        .Q(\int_rows_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[11]),
        .Q(\int_rows_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[12]),
        .Q(\int_rows_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[13]),
        .Q(\int_rows_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[14]),
        .Q(\int_rows_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[15]),
        .Q(\int_rows_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[16]),
        .Q(\int_rows_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[17]),
        .Q(\int_rows_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[18]),
        .Q(\int_rows_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[19]),
        .Q(\int_rows_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[1]),
        .Q(\int_rows_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[20]),
        .Q(\int_rows_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[21]),
        .Q(\int_rows_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[22]),
        .Q(\int_rows_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[23]),
        .Q(\int_rows_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[24]),
        .Q(\int_rows_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[25]),
        .Q(\int_rows_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[26]),
        .Q(\int_rows_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[27]),
        .Q(\int_rows_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[28]),
        .Q(\int_rows_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[29]),
        .Q(\int_rows_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[2]),
        .Q(\int_rows_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[30]),
        .Q(\int_rows_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[31]),
        .Q(\int_rows_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[3]),
        .Q(\int_rows_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[4]),
        .Q(\int_rows_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[5]),
        .Q(\int_rows_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[6]),
        .Q(\int_rows_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[7]),
        .Q(\int_rows_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[8]),
        .Q(\int_rows_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_9 ),
        .D(int_rows0[9]),
        .Q(\int_rows_reg[31]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [0]),
        .O(int_shift0[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [10]),
        .O(int_shift0[10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [11]),
        .O(int_shift0[11]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [12]),
        .O(int_shift0[12]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [13]),
        .O(int_shift0[13]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [14]),
        .O(int_shift0[14]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [15]),
        .O(int_shift0[15]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [16]),
        .O(int_shift0[16]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [17]),
        .O(int_shift0[17]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [18]),
        .O(int_shift0[18]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [19]),
        .O(int_shift0[19]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [1]),
        .O(int_shift0[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [20]),
        .O(int_shift0[20]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [21]),
        .O(int_shift0[21]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [22]),
        .O(int_shift0[22]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_shift_reg[31]_0 [23]),
        .O(int_shift0[23]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [24]),
        .O(int_shift0[24]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [25]),
        .O(int_shift0[25]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [26]),
        .O(int_shift0[26]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [27]),
        .O(int_shift0[27]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [28]),
        .O(int_shift0[28]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [29]),
        .O(int_shift0[29]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [2]),
        .O(int_shift0[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [30]),
        .O(int_shift0[30]));
  LUT4 #(
    .INIT(16'h0020)) 
    \int_shift[31]_i_1 
       (.I0(\waddr_reg_n_9_[3] ),
        .I1(\waddr_reg_n_9_[2] ),
        .I2(\waddr_reg_n_9_[4] ),
        .I3(\int_alpha[31]_i_3_n_9 ),
        .O(\int_shift[31]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_shift_reg[31]_0 [31]),
        .O(int_shift0[31]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [3]),
        .O(int_shift0[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [4]),
        .O(int_shift0[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [5]),
        .O(int_shift0[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [6]),
        .O(int_shift0[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_shift_reg[31]_0 [7]),
        .O(int_shift0[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [8]),
        .O(int_shift0[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_shift_reg[31]_0 [9]),
        .O(int_shift0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[0] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[0]),
        .Q(\int_shift_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[10] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[10]),
        .Q(\int_shift_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[11] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[11]),
        .Q(\int_shift_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[12] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[12]),
        .Q(\int_shift_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[13] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[13]),
        .Q(\int_shift_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[14] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[14]),
        .Q(\int_shift_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[15] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[15]),
        .Q(\int_shift_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[16] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[16]),
        .Q(\int_shift_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[17] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[17]),
        .Q(\int_shift_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[18] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[18]),
        .Q(\int_shift_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[19] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[19]),
        .Q(\int_shift_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[1] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[1]),
        .Q(\int_shift_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[20] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[20]),
        .Q(\int_shift_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[21] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[21]),
        .Q(\int_shift_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[22] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[22]),
        .Q(\int_shift_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[23] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[23]),
        .Q(\int_shift_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[24] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[24]),
        .Q(\int_shift_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[25] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[25]),
        .Q(\int_shift_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[26] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[26]),
        .Q(\int_shift_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[27] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[27]),
        .Q(\int_shift_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[28] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[28]),
        .Q(\int_shift_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[29] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[29]),
        .Q(\int_shift_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[2] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[2]),
        .Q(\int_shift_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[30] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[30]),
        .Q(\int_shift_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[31] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[31]),
        .Q(\int_shift_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[3] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[3]),
        .Q(\int_shift_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[4] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[4]),
        .Q(\int_shift_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[5] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[5]),
        .Q(\int_shift_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[6] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[6]),
        .Q(\int_shift_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[7] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[7]),
        .Q(\int_shift_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[8] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[8]),
        .Q(\int_shift_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[9] 
       (.C(ap_clk),
        .CE(\int_shift[31]_i_1_n_9 ),
        .D(int_shift0[9]),
        .Q(\int_shift_reg[31]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_task_ap_done_i_3_n_9),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h3505)) 
    int_task_ap_done_i_2
       (.I0(\int_isr_reg[0]_0 ),
        .I1(p_4_in[2]),
        .I2(auto_restart_status_reg_n_9),
        .I3(ap_idle),
        .O(task_ap_done));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[2]),
        .O(int_task_ap_done_i_3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_9),
        .Q(int_task_ap_done__0),
        .R(SS));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[3]_i_1__3 
       (.I0(push),
        .I1(p_dstgx_rows_channel_empty_n),
        .I2(p_dstgx_cols_channel_empty_n),
        .I3(alpha_c_empty_n),
        .I4(Q),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_9 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_9 ),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .O(rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(int_gie_reg_n_9),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_isr_reg_n_9_[0] ),
        .O(\rdata[0]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(\int_alpha_reg[31]_0 [0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_rows_reg[31]_0 [0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(ap_start),
        .O(\rdata[0]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_5 
       (.I0(\int_shift_reg[31]_0 [0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_cols_reg[31]_0 [0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_ier_reg_n_9_[0] ),
        .O(\rdata[0]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_1 
       (.I0(\int_shift_reg[31]_0 [10]),
        .I1(\int_cols_reg[31]_0 [10]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [10]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [10]),
        .O(\rdata[10]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_1 
       (.I0(\int_shift_reg[31]_0 [11]),
        .I1(\int_cols_reg[31]_0 [11]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [11]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [11]),
        .O(\rdata[11]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_1 
       (.I0(\int_shift_reg[31]_0 [12]),
        .I1(\int_cols_reg[31]_0 [12]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [12]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [12]),
        .O(\rdata[12]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_1 
       (.I0(\int_shift_reg[31]_0 [13]),
        .I1(\int_cols_reg[31]_0 [13]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [13]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [13]),
        .O(\rdata[13]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_1 
       (.I0(\int_shift_reg[31]_0 [14]),
        .I1(\int_cols_reg[31]_0 [14]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [14]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [14]),
        .O(\rdata[14]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_1 
       (.I0(\int_shift_reg[31]_0 [15]),
        .I1(\int_cols_reg[31]_0 [15]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [15]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [15]),
        .O(\rdata[15]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_1 
       (.I0(\int_shift_reg[31]_0 [16]),
        .I1(\int_cols_reg[31]_0 [16]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [16]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [16]),
        .O(\rdata[16]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_1 
       (.I0(\int_shift_reg[31]_0 [17]),
        .I1(\int_cols_reg[31]_0 [17]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [17]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [17]),
        .O(\rdata[17]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_1 
       (.I0(\int_shift_reg[31]_0 [18]),
        .I1(\int_cols_reg[31]_0 [18]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [18]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [18]),
        .O(\rdata[18]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_1 
       (.I0(\int_shift_reg[31]_0 [19]),
        .I1(\int_cols_reg[31]_0 [19]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [19]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [19]),
        .O(\rdata[19]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h00000000E2222222)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1]_i_2_n_9 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_isr_reg_n_9_[1] ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[1]_i_3_n_9 ),
        .I5(\rdata[1]_i_4_n_9 ),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .O(\rdata[1]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(\int_alpha_reg[31]_0 [1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_rows_reg[31]_0 [1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_task_ap_done__0),
        .O(\rdata[1]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_6 
       (.I0(\int_shift_reg[31]_0 [1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_cols_reg[31]_0 [1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_0_in),
        .O(\rdata[1]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_1 
       (.I0(\int_shift_reg[31]_0 [20]),
        .I1(\int_cols_reg[31]_0 [20]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [20]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [20]),
        .O(\rdata[20]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_1 
       (.I0(\int_shift_reg[31]_0 [21]),
        .I1(\int_cols_reg[31]_0 [21]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [21]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [21]),
        .O(\rdata[21]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_1 
       (.I0(\int_shift_reg[31]_0 [22]),
        .I1(\int_cols_reg[31]_0 [22]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [22]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [22]),
        .O(\rdata[22]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_1 
       (.I0(\int_shift_reg[31]_0 [23]),
        .I1(\int_cols_reg[31]_0 [23]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [23]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [23]),
        .O(\rdata[23]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_1 
       (.I0(\int_shift_reg[31]_0 [24]),
        .I1(\int_cols_reg[31]_0 [24]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [24]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [24]),
        .O(\rdata[24]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_1 
       (.I0(\int_shift_reg[31]_0 [25]),
        .I1(\int_cols_reg[31]_0 [25]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [25]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [25]),
        .O(\rdata[25]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_1 
       (.I0(\int_shift_reg[31]_0 [26]),
        .I1(\int_cols_reg[31]_0 [26]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [26]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [26]),
        .O(\rdata[26]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_1 
       (.I0(\int_shift_reg[31]_0 [27]),
        .I1(\int_cols_reg[31]_0 [27]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [27]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [27]),
        .O(\rdata[27]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_1 
       (.I0(\int_shift_reg[31]_0 [28]),
        .I1(\int_cols_reg[31]_0 [28]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [28]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [28]),
        .O(\rdata[28]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_1 
       (.I0(\int_shift_reg[31]_0 [29]),
        .I1(\int_cols_reg[31]_0 [29]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [29]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [29]),
        .O(\rdata[29]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \rdata[2]_i_1 
       (.I0(\int_shift_reg[31]_0 [2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_cols_reg[31]_0 [2]),
        .I4(\rdata[9]_i_2_n_9 ),
        .I5(\rdata[2]_i_2_n_9 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[2]_i_2 
       (.I0(p_4_in[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_rows_reg[31]_0 [2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_alpha_reg[31]_0 [2]),
        .I5(int_task_ap_done_i_3_n_9),
        .O(\rdata[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_1 
       (.I0(\int_shift_reg[31]_0 [30]),
        .I1(\int_cols_reg[31]_0 [30]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [30]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [30]),
        .O(\rdata[30]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFF900000000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(ar_hs),
        .O(\rdata[31]_i_1_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_3 
       (.I0(\int_shift_reg[31]_0 [31]),
        .I1(\int_cols_reg[31]_0 [31]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [31]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [31]),
        .O(\rdata[31]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \rdata[3]_i_1 
       (.I0(\int_shift_reg[31]_0 [3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_cols_reg[31]_0 [3]),
        .I4(\rdata[9]_i_2_n_9 ),
        .I5(\rdata[3]_i_2_n_9 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready__0),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_rows_reg[31]_0 [3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_alpha_reg[31]_0 [3]),
        .I5(int_task_ap_done_i_3_n_9),
        .O(\rdata[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(\int_shift_reg[31]_0 [4]),
        .I1(\int_cols_reg[31]_0 [4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [4]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [4]),
        .O(\rdata[4]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(\int_shift_reg[31]_0 [5]),
        .I1(\int_cols_reg[31]_0 [5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [5]),
        .O(\rdata[5]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(\int_shift_reg[31]_0 [6]),
        .I1(\int_cols_reg[31]_0 [6]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [6]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [6]),
        .O(\rdata[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F220000)) 
    \rdata[7]_i_1 
       (.I0(\int_shift_reg[31]_0 [7]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_cols_reg[31]_0 [7]),
        .I4(\rdata[9]_i_2_n_9 ),
        .I5(\rdata[7]_i_2_n_9 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[7]_i_2 
       (.I0(p_4_in[7]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_rows_reg[31]_0 [7]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_alpha_reg[31]_0 [7]),
        .I5(int_task_ap_done_i_3_n_9),
        .O(\rdata[7]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_1 
       (.I0(\int_shift_reg[31]_0 [8]),
        .I1(\int_cols_reg[31]_0 [8]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_alpha_reg[31]_0 [8]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_rows_reg[31]_0 [8]),
        .O(\rdata[8]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F440000)) 
    \rdata[9]_i_1 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(\int_shift_reg[31]_0 [9]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_cols_reg[31]_0 [9]),
        .I4(\rdata[9]_i_2_n_9 ),
        .I5(\rdata[9]_i_3_n_9 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'h0100010001000000)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[9]_i_3 
       (.I0(interrupt),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\int_rows_reg[31]_0 [9]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_alpha_reg[31]_0 [9]),
        .I5(int_task_ap_done_i_3_n_9),
        .O(\rdata[9]_i_3_n_9 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_9 ),
        .I1(\rdata[0]_i_5_n_9 ),
        .O(\rdata_reg[0]_i_2_n_9 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_5_n_9 ),
        .I1(\rdata[1]_i_6_n_9 ),
        .O(\rdata_reg[1]_i_2_n_9 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_9 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_9 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_9 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_9_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8
   (convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
    icmp_ln104_reg_211,
    ap_block_pp0_stage0_subdone,
    CO,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    \mOutPtr_reg[0] ,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    full_n,
    full_n_0,
    \ap_CS_fsm_reg[2]_1 ,
    push,
    empty_n_reg,
    empty_n_reg_0,
    \trunc_ln105_reg_206_reg[7] ,
    rev_fu_108_p2,
    ap_clk,
    S,
    \sub_i377_i_reg_175_reg[7]_0 ,
    \sub_i377_i_reg_175_reg[11]_0 ,
    \sub_i377_i_reg_175_reg[15]_0 ,
    \sub_i377_i_reg_175_reg[19]_0 ,
    \sub_i377_i_reg_175_reg[23]_0 ,
    \sub_i377_i_reg_175_reg[27]_0 ,
    \sub_i377_i_reg_175_reg[31]_0 ,
    SS,
    \mOutPtr_reg[0]_0 ,
    push_1,
    \mOutPtr_reg[1] ,
    ap_rst_n,
    in_mat_rows_c14_channel_empty_n,
    int_ap_idle_reg,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    p_dst_rows_channel_empty_n,
    push_2,
    p_dst_cols_channel_empty_n,
    push_3,
    shift_c_empty_n,
    p_dst_data_empty_n,
    dst_1_data_full_n,
    out,
    D,
    \p_shift_read_reg_155_reg[31]_0 ,
    \height_reg_165_reg[15]_0 );
  output convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  output icmp_ln104_reg_211;
  output ap_block_pp0_stage0_subdone;
  output [0:0]CO;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter3;
  output \mOutPtr_reg[0] ;
  output [1:0]Q;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output full_n;
  output full_n_0;
  output \ap_CS_fsm_reg[2]_1 ;
  output push;
  output empty_n_reg;
  output empty_n_reg_0;
  output [7:0]\trunc_ln105_reg_206_reg[7] ;
  input rev_fu_108_p2;
  input ap_clk;
  input [3:0]S;
  input [3:0]\sub_i377_i_reg_175_reg[7]_0 ;
  input [3:0]\sub_i377_i_reg_175_reg[11]_0 ;
  input [3:0]\sub_i377_i_reg_175_reg[15]_0 ;
  input [3:0]\sub_i377_i_reg_175_reg[19]_0 ;
  input [3:0]\sub_i377_i_reg_175_reg[23]_0 ;
  input [3:0]\sub_i377_i_reg_175_reg[27]_0 ;
  input [3:0]\sub_i377_i_reg_175_reg[31]_0 ;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input push_1;
  input \mOutPtr_reg[1] ;
  input ap_rst_n;
  input in_mat_rows_c14_channel_empty_n;
  input [0:0]int_ap_idle_reg;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input p_dst_rows_channel_empty_n;
  input push_2;
  input p_dst_cols_channel_empty_n;
  input push_3;
  input shift_c_empty_n;
  input p_dst_data_empty_n;
  input dst_1_data_full_n;
  input [15:0]out;
  input [9:0]D;
  input [30:0]\p_shift_read_reg_155_reg[31]_0 ;
  input [15:0]\height_reg_165_reg[15]_0 ;

  wire [0:0]CO;
  wire [9:0]D;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  wire \ap_CS_fsm[0]_i_1__4_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire dst_1_data_full_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_0;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_19;
  wire [15:0]height_reg_165;
  wire [15:0]\height_reg_165_reg[15]_0 ;
  wire icmp_ln104_reg_211;
  wire icmp_ln75_fu_132_p2_carry__0_i_1_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_2_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_3_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_4_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_5_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_6_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_7_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_i_8_n_9;
  wire icmp_ln75_fu_132_p2_carry__0_n_10;
  wire icmp_ln75_fu_132_p2_carry__0_n_11;
  wire icmp_ln75_fu_132_p2_carry__0_n_12;
  wire icmp_ln75_fu_132_p2_carry_i_1_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_2_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_3_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_4_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_5_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_6_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_7_n_9;
  wire icmp_ln75_fu_132_p2_carry_i_8_n_9;
  wire icmp_ln75_fu_132_p2_carry_n_10;
  wire icmp_ln75_fu_132_p2_carry_n_11;
  wire icmp_ln75_fu_132_p2_carry_n_12;
  wire icmp_ln75_fu_132_p2_carry_n_9;
  wire in_mat_rows_c14_channel_empty_n;
  wire [0:0]int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1] ;
  wire [15:0]out;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire [31:0]p_shift_read_reg_155;
  wire [30:0]\p_shift_read_reg_155_reg[31]_0 ;
  wire push;
  wire push_1;
  wire push_2;
  wire push_3;
  wire rev_fu_108_p2;
  wire rev_reg_170;
  wire \row_fu_58[0]_i_3_n_9 ;
  wire [12:0]row_fu_58_reg;
  wire \row_fu_58_reg[0]_i_2_n_10 ;
  wire \row_fu_58_reg[0]_i_2_n_11 ;
  wire \row_fu_58_reg[0]_i_2_n_12 ;
  wire \row_fu_58_reg[0]_i_2_n_13 ;
  wire \row_fu_58_reg[0]_i_2_n_14 ;
  wire \row_fu_58_reg[0]_i_2_n_15 ;
  wire \row_fu_58_reg[0]_i_2_n_16 ;
  wire \row_fu_58_reg[0]_i_2_n_9 ;
  wire \row_fu_58_reg[12]_i_1_n_16 ;
  wire \row_fu_58_reg[4]_i_1_n_10 ;
  wire \row_fu_58_reg[4]_i_1_n_11 ;
  wire \row_fu_58_reg[4]_i_1_n_12 ;
  wire \row_fu_58_reg[4]_i_1_n_13 ;
  wire \row_fu_58_reg[4]_i_1_n_14 ;
  wire \row_fu_58_reg[4]_i_1_n_15 ;
  wire \row_fu_58_reg[4]_i_1_n_16 ;
  wire \row_fu_58_reg[4]_i_1_n_9 ;
  wire \row_fu_58_reg[8]_i_1_n_10 ;
  wire \row_fu_58_reg[8]_i_1_n_11 ;
  wire \row_fu_58_reg[8]_i_1_n_12 ;
  wire \row_fu_58_reg[8]_i_1_n_13 ;
  wire \row_fu_58_reg[8]_i_1_n_14 ;
  wire \row_fu_58_reg[8]_i_1_n_15 ;
  wire \row_fu_58_reg[8]_i_1_n_16 ;
  wire \row_fu_58_reg[8]_i_1_n_9 ;
  wire shift_c_empty_n;
  wire sub_i377_i_fu_114_p2_carry__0_n_10;
  wire sub_i377_i_fu_114_p2_carry__0_n_11;
  wire sub_i377_i_fu_114_p2_carry__0_n_12;
  wire sub_i377_i_fu_114_p2_carry__0_n_13;
  wire sub_i377_i_fu_114_p2_carry__0_n_14;
  wire sub_i377_i_fu_114_p2_carry__0_n_15;
  wire sub_i377_i_fu_114_p2_carry__0_n_16;
  wire sub_i377_i_fu_114_p2_carry__0_n_9;
  wire sub_i377_i_fu_114_p2_carry__1_n_10;
  wire sub_i377_i_fu_114_p2_carry__1_n_11;
  wire sub_i377_i_fu_114_p2_carry__1_n_12;
  wire sub_i377_i_fu_114_p2_carry__1_n_13;
  wire sub_i377_i_fu_114_p2_carry__1_n_14;
  wire sub_i377_i_fu_114_p2_carry__1_n_15;
  wire sub_i377_i_fu_114_p2_carry__1_n_16;
  wire sub_i377_i_fu_114_p2_carry__1_n_9;
  wire sub_i377_i_fu_114_p2_carry__2_n_10;
  wire sub_i377_i_fu_114_p2_carry__2_n_11;
  wire sub_i377_i_fu_114_p2_carry__2_n_12;
  wire sub_i377_i_fu_114_p2_carry__2_n_13;
  wire sub_i377_i_fu_114_p2_carry__2_n_14;
  wire sub_i377_i_fu_114_p2_carry__2_n_15;
  wire sub_i377_i_fu_114_p2_carry__2_n_16;
  wire sub_i377_i_fu_114_p2_carry__2_n_9;
  wire sub_i377_i_fu_114_p2_carry__3_n_10;
  wire sub_i377_i_fu_114_p2_carry__3_n_11;
  wire sub_i377_i_fu_114_p2_carry__3_n_12;
  wire sub_i377_i_fu_114_p2_carry__3_n_13;
  wire sub_i377_i_fu_114_p2_carry__3_n_14;
  wire sub_i377_i_fu_114_p2_carry__3_n_15;
  wire sub_i377_i_fu_114_p2_carry__3_n_16;
  wire sub_i377_i_fu_114_p2_carry__3_n_9;
  wire sub_i377_i_fu_114_p2_carry__4_n_10;
  wire sub_i377_i_fu_114_p2_carry__4_n_11;
  wire sub_i377_i_fu_114_p2_carry__4_n_12;
  wire sub_i377_i_fu_114_p2_carry__4_n_13;
  wire sub_i377_i_fu_114_p2_carry__4_n_14;
  wire sub_i377_i_fu_114_p2_carry__4_n_15;
  wire sub_i377_i_fu_114_p2_carry__4_n_16;
  wire sub_i377_i_fu_114_p2_carry__4_n_9;
  wire sub_i377_i_fu_114_p2_carry__5_n_10;
  wire sub_i377_i_fu_114_p2_carry__5_n_11;
  wire sub_i377_i_fu_114_p2_carry__5_n_12;
  wire sub_i377_i_fu_114_p2_carry__5_n_13;
  wire sub_i377_i_fu_114_p2_carry__5_n_14;
  wire sub_i377_i_fu_114_p2_carry__5_n_15;
  wire sub_i377_i_fu_114_p2_carry__5_n_16;
  wire sub_i377_i_fu_114_p2_carry__5_n_9;
  wire sub_i377_i_fu_114_p2_carry__6_n_10;
  wire sub_i377_i_fu_114_p2_carry__6_n_11;
  wire sub_i377_i_fu_114_p2_carry__6_n_12;
  wire sub_i377_i_fu_114_p2_carry__6_n_13;
  wire sub_i377_i_fu_114_p2_carry__6_n_14;
  wire sub_i377_i_fu_114_p2_carry__6_n_15;
  wire sub_i377_i_fu_114_p2_carry__6_n_16;
  wire sub_i377_i_fu_114_p2_carry_n_10;
  wire sub_i377_i_fu_114_p2_carry_n_11;
  wire sub_i377_i_fu_114_p2_carry_n_12;
  wire sub_i377_i_fu_114_p2_carry_n_13;
  wire sub_i377_i_fu_114_p2_carry_n_14;
  wire sub_i377_i_fu_114_p2_carry_n_15;
  wire sub_i377_i_fu_114_p2_carry_n_16;
  wire sub_i377_i_fu_114_p2_carry_n_9;
  wire [31:0]sub_i377_i_reg_175;
  wire [3:0]\sub_i377_i_reg_175_reg[11]_0 ;
  wire [3:0]\sub_i377_i_reg_175_reg[15]_0 ;
  wire [3:0]\sub_i377_i_reg_175_reg[19]_0 ;
  wire [3:0]\sub_i377_i_reg_175_reg[23]_0 ;
  wire [3:0]\sub_i377_i_reg_175_reg[27]_0 ;
  wire [3:0]\sub_i377_i_reg_175_reg[31]_0 ;
  wire [3:0]\sub_i377_i_reg_175_reg[7]_0 ;
  wire [7:0]\trunc_ln105_reg_206_reg[7] ;
  wire [15:0]width_reg_160;
  wire [3:0]NLW_icmp_ln75_fu_132_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln75_fu_132_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_sub_i377_i_fu_114_p2_carry__6_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hDDDDDDDD0CCCCCCC)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg_n_9_[0] ),
        .I2(shift_c_empty_n),
        .I3(p_dst_cols_channel_empty_n),
        .I4(p_dst_rows_channel_empty_n),
        .I5(Q[0]),
        .O(\ap_CS_fsm[0]_i_1__4_n_9 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__4_n_9 ),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16),
        .Q(Q[0]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15),
        .Q(Q[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h20)) 
    empty_n_i_3
       (.I0(p_dst_cols_channel_empty_n),
        .I1(CO),
        .I2(Q[0]),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h20)) 
    empty_n_i_3__0
       (.I0(p_dst_rows_channel_empty_n),
        .I1(CO),
        .I2(Q[0]),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_2
       (.I0(Q[0]),
        .I1(CO),
        .I2(p_dst_rows_channel_empty_n),
        .I3(push_2),
        .O(full_n));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    full_n_i_2__0
       (.I0(Q[0]),
        .I1(CO),
        .I2(p_dst_cols_channel_empty_n),
        .I3(push_3),
        .O(full_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80
       (.CO(CO),
        .D({grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_15,grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_16}),
        .E(ap_block_pp0_stage0_subdone),
        .Q({Q,\ap_CS_fsm_reg_n_9_[0] }),
        .SS(SS),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .\buf_reg_201_reg[9]_0 (D),
        .dst_1_data_full_n(dst_1_data_full_n),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_19),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .\icmp_ln104_reg_211[0]_i_18_0 (sub_i377_i_reg_175),
        .\icmp_ln104_reg_211[0]_i_21_0 (p_shift_read_reg_155),
        .icmp_ln81_fu_111_p2_carry__0_0(width_reg_160),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .push(push),
        .push_1(push_1),
        .rev_reg_170(rev_reg_170),
        .shift_c_empty_n(shift_c_empty_n),
        .\trunc_ln105_reg_206_reg[7]_0 (\trunc_ln105_reg_206_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_19),
        .Q(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .R(SS));
  FDRE \height_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [0]),
        .Q(height_reg_165[0]),
        .R(1'b0));
  FDRE \height_reg_165_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [10]),
        .Q(height_reg_165[10]),
        .R(1'b0));
  FDRE \height_reg_165_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [11]),
        .Q(height_reg_165[11]),
        .R(1'b0));
  FDRE \height_reg_165_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [12]),
        .Q(height_reg_165[12]),
        .R(1'b0));
  FDRE \height_reg_165_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [13]),
        .Q(height_reg_165[13]),
        .R(1'b0));
  FDRE \height_reg_165_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [14]),
        .Q(height_reg_165[14]),
        .R(1'b0));
  FDRE \height_reg_165_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [15]),
        .Q(height_reg_165[15]),
        .R(1'b0));
  FDRE \height_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [1]),
        .Q(height_reg_165[1]),
        .R(1'b0));
  FDRE \height_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [2]),
        .Q(height_reg_165[2]),
        .R(1'b0));
  FDRE \height_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [3]),
        .Q(height_reg_165[3]),
        .R(1'b0));
  FDRE \height_reg_165_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [4]),
        .Q(height_reg_165[4]),
        .R(1'b0));
  FDRE \height_reg_165_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [5]),
        .Q(height_reg_165[5]),
        .R(1'b0));
  FDRE \height_reg_165_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [6]),
        .Q(height_reg_165[6]),
        .R(1'b0));
  FDRE \height_reg_165_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [7]),
        .Q(height_reg_165[7]),
        .R(1'b0));
  FDRE \height_reg_165_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [8]),
        .Q(height_reg_165[8]),
        .R(1'b0));
  FDRE \height_reg_165_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\height_reg_165_reg[15]_0 [9]),
        .Q(height_reg_165[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln75_fu_132_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln75_fu_132_p2_carry_n_9,icmp_ln75_fu_132_p2_carry_n_10,icmp_ln75_fu_132_p2_carry_n_11,icmp_ln75_fu_132_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln75_fu_132_p2_carry_i_1_n_9,icmp_ln75_fu_132_p2_carry_i_2_n_9,icmp_ln75_fu_132_p2_carry_i_3_n_9,icmp_ln75_fu_132_p2_carry_i_4_n_9}),
        .O(NLW_icmp_ln75_fu_132_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln75_fu_132_p2_carry_i_5_n_9,icmp_ln75_fu_132_p2_carry_i_6_n_9,icmp_ln75_fu_132_p2_carry_i_7_n_9,icmp_ln75_fu_132_p2_carry_i_8_n_9}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln75_fu_132_p2_carry__0
       (.CI(icmp_ln75_fu_132_p2_carry_n_9),
        .CO({CO,icmp_ln75_fu_132_p2_carry__0_n_10,icmp_ln75_fu_132_p2_carry__0_n_11,icmp_ln75_fu_132_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln75_fu_132_p2_carry__0_i_1_n_9,icmp_ln75_fu_132_p2_carry__0_i_2_n_9,icmp_ln75_fu_132_p2_carry__0_i_3_n_9,icmp_ln75_fu_132_p2_carry__0_i_4_n_9}),
        .O(NLW_icmp_ln75_fu_132_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln75_fu_132_p2_carry__0_i_5_n_9,icmp_ln75_fu_132_p2_carry__0_i_6_n_9,icmp_ln75_fu_132_p2_carry__0_i_7_n_9,icmp_ln75_fu_132_p2_carry__0_i_8_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln75_fu_132_p2_carry__0_i_1
       (.I0(height_reg_165[15]),
        .I1(height_reg_165[14]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln75_fu_132_p2_carry__0_i_2
       (.I0(height_reg_165[13]),
        .I1(row_fu_58_reg[12]),
        .I2(height_reg_165[12]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_2_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln75_fu_132_p2_carry__0_i_3
       (.I0(height_reg_165[11]),
        .I1(row_fu_58_reg[11]),
        .I2(height_reg_165[10]),
        .I3(row_fu_58_reg[10]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln75_fu_132_p2_carry__0_i_4
       (.I0(height_reg_165[9]),
        .I1(row_fu_58_reg[9]),
        .I2(height_reg_165[8]),
        .I3(row_fu_58_reg[8]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_4_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln75_fu_132_p2_carry__0_i_5
       (.I0(height_reg_165[14]),
        .I1(height_reg_165[15]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln75_fu_132_p2_carry__0_i_6
       (.I0(height_reg_165[13]),
        .I1(row_fu_58_reg[12]),
        .I2(height_reg_165[12]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln75_fu_132_p2_carry__0_i_7
       (.I0(row_fu_58_reg[11]),
        .I1(height_reg_165[11]),
        .I2(row_fu_58_reg[10]),
        .I3(height_reg_165[10]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln75_fu_132_p2_carry__0_i_8
       (.I0(row_fu_58_reg[9]),
        .I1(height_reg_165[9]),
        .I2(row_fu_58_reg[8]),
        .I3(height_reg_165[8]),
        .O(icmp_ln75_fu_132_p2_carry__0_i_8_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln75_fu_132_p2_carry_i_1
       (.I0(height_reg_165[7]),
        .I1(row_fu_58_reg[7]),
        .I2(height_reg_165[6]),
        .I3(row_fu_58_reg[6]),
        .O(icmp_ln75_fu_132_p2_carry_i_1_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln75_fu_132_p2_carry_i_2
       (.I0(height_reg_165[5]),
        .I1(row_fu_58_reg[5]),
        .I2(height_reg_165[4]),
        .I3(row_fu_58_reg[4]),
        .O(icmp_ln75_fu_132_p2_carry_i_2_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln75_fu_132_p2_carry_i_3
       (.I0(height_reg_165[3]),
        .I1(row_fu_58_reg[3]),
        .I2(height_reg_165[2]),
        .I3(row_fu_58_reg[2]),
        .O(icmp_ln75_fu_132_p2_carry_i_3_n_9));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln75_fu_132_p2_carry_i_4
       (.I0(height_reg_165[1]),
        .I1(row_fu_58_reg[1]),
        .I2(height_reg_165[0]),
        .I3(row_fu_58_reg[0]),
        .O(icmp_ln75_fu_132_p2_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln75_fu_132_p2_carry_i_5
       (.I0(row_fu_58_reg[7]),
        .I1(height_reg_165[7]),
        .I2(row_fu_58_reg[6]),
        .I3(height_reg_165[6]),
        .O(icmp_ln75_fu_132_p2_carry_i_5_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln75_fu_132_p2_carry_i_6
       (.I0(row_fu_58_reg[5]),
        .I1(height_reg_165[5]),
        .I2(row_fu_58_reg[4]),
        .I3(height_reg_165[4]),
        .O(icmp_ln75_fu_132_p2_carry_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln75_fu_132_p2_carry_i_7
       (.I0(row_fu_58_reg[3]),
        .I1(height_reg_165[3]),
        .I2(row_fu_58_reg[2]),
        .I3(height_reg_165[2]),
        .O(icmp_ln75_fu_132_p2_carry_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln75_fu_132_p2_carry_i_8
       (.I0(row_fu_58_reg[1]),
        .I1(height_reg_165[1]),
        .I2(row_fu_58_reg[0]),
        .I3(height_reg_165[0]),
        .O(icmp_ln75_fu_132_p2_carry_i_8_n_9));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    int_ap_idle_i_2
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(in_mat_rows_c14_channel_empty_n),
        .I2(int_ap_idle_reg),
        .I3(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .I4(int_ap_idle_reg_0),
        .I5(int_ap_idle_reg_1),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \p_shift_read_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(S[0]),
        .Q(p_shift_read_reg_155[0]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [9]),
        .Q(p_shift_read_reg_155[10]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [10]),
        .Q(p_shift_read_reg_155[11]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [11]),
        .Q(p_shift_read_reg_155[12]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [12]),
        .Q(p_shift_read_reg_155[13]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [13]),
        .Q(p_shift_read_reg_155[14]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [14]),
        .Q(p_shift_read_reg_155[15]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[16] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [15]),
        .Q(p_shift_read_reg_155[16]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[17] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [16]),
        .Q(p_shift_read_reg_155[17]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[18] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [17]),
        .Q(p_shift_read_reg_155[18]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[19] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [18]),
        .Q(p_shift_read_reg_155[19]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [0]),
        .Q(p_shift_read_reg_155[1]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[20] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [19]),
        .Q(p_shift_read_reg_155[20]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[21] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [20]),
        .Q(p_shift_read_reg_155[21]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[22] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [21]),
        .Q(p_shift_read_reg_155[22]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[23] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [22]),
        .Q(p_shift_read_reg_155[23]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[24] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [23]),
        .Q(p_shift_read_reg_155[24]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[25] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [24]),
        .Q(p_shift_read_reg_155[25]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[26] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [25]),
        .Q(p_shift_read_reg_155[26]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[27] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [26]),
        .Q(p_shift_read_reg_155[27]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[28] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [27]),
        .Q(p_shift_read_reg_155[28]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[29] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [28]),
        .Q(p_shift_read_reg_155[29]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [1]),
        .Q(p_shift_read_reg_155[2]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[30] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [29]),
        .Q(p_shift_read_reg_155[30]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[31] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [30]),
        .Q(p_shift_read_reg_155[31]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [2]),
        .Q(p_shift_read_reg_155[3]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [3]),
        .Q(p_shift_read_reg_155[4]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [4]),
        .Q(p_shift_read_reg_155[5]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [5]),
        .Q(p_shift_read_reg_155[6]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [6]),
        .Q(p_shift_read_reg_155[7]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [7]),
        .Q(p_shift_read_reg_155[8]),
        .R(1'b0));
  FDRE \p_shift_read_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(\p_shift_read_reg_155_reg[31]_0 [8]),
        .Q(p_shift_read_reg_155[9]),
        .R(1'b0));
  FDRE \rev_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(rev_fu_108_p2),
        .Q(rev_reg_170),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \row_fu_58[0]_i_1 
       (.I0(Q[0]),
        .I1(CO),
        .O(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_58[0]_i_3 
       (.I0(row_fu_58_reg[0]),
        .O(\row_fu_58[0]_i_3_n_9 ));
  FDRE \row_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_16 ),
        .Q(row_fu_58_reg[0]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\row_fu_58_reg[0]_i_2_n_9 ,\row_fu_58_reg[0]_i_2_n_10 ,\row_fu_58_reg[0]_i_2_n_11 ,\row_fu_58_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_fu_58_reg[0]_i_2_n_13 ,\row_fu_58_reg[0]_i_2_n_14 ,\row_fu_58_reg[0]_i_2_n_15 ,\row_fu_58_reg[0]_i_2_n_16 }),
        .S({row_fu_58_reg[3:1],\row_fu_58[0]_i_3_n_9 }));
  FDRE \row_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_14 ),
        .Q(row_fu_58_reg[10]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[11] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_13 ),
        .Q(row_fu_58_reg[11]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[12] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[12]_i_1_n_16 ),
        .Q(row_fu_58_reg[12]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[12]_i_1 
       (.CI(\row_fu_58_reg[8]_i_1_n_9 ),
        .CO(\NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED [3:1],\row_fu_58_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,row_fu_58_reg[12]}));
  FDRE \row_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_15 ),
        .Q(row_fu_58_reg[1]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_14 ),
        .Q(row_fu_58_reg[2]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[0]_i_2_n_13 ),
        .Q(row_fu_58_reg[3]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_16 ),
        .Q(row_fu_58_reg[4]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[4]_i_1 
       (.CI(\row_fu_58_reg[0]_i_2_n_9 ),
        .CO({\row_fu_58_reg[4]_i_1_n_9 ,\row_fu_58_reg[4]_i_1_n_10 ,\row_fu_58_reg[4]_i_1_n_11 ,\row_fu_58_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_58_reg[4]_i_1_n_13 ,\row_fu_58_reg[4]_i_1_n_14 ,\row_fu_58_reg[4]_i_1_n_15 ,\row_fu_58_reg[4]_i_1_n_16 }),
        .S(row_fu_58_reg[7:4]));
  FDRE \row_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_15 ),
        .Q(row_fu_58_reg[5]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_14 ),
        .Q(row_fu_58_reg[6]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[4]_i_1_n_13 ),
        .Q(row_fu_58_reg[7]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \row_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_16 ),
        .Q(row_fu_58_reg[8]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_58_reg[8]_i_1 
       (.CI(\row_fu_58_reg[4]_i_1_n_9 ),
        .CO({\row_fu_58_reg[8]_i_1_n_9 ,\row_fu_58_reg[8]_i_1_n_10 ,\row_fu_58_reg[8]_i_1_n_11 ,\row_fu_58_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_58_reg[8]_i_1_n_13 ,\row_fu_58_reg[8]_i_1_n_14 ,\row_fu_58_reg[8]_i_1_n_15 ,\row_fu_58_reg[8]_i_1_n_16 }),
        .S(row_fu_58_reg[11:8]));
  FDRE \row_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0),
        .D(\row_fu_58_reg[8]_i_1_n_15 ),
        .Q(row_fu_58_reg[9]),
        .R(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry
       (.CI(1'b0),
        .CO({sub_i377_i_fu_114_p2_carry_n_9,sub_i377_i_fu_114_p2_carry_n_10,sub_i377_i_fu_114_p2_carry_n_11,sub_i377_i_fu_114_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({sub_i377_i_fu_114_p2_carry_n_13,sub_i377_i_fu_114_p2_carry_n_14,sub_i377_i_fu_114_p2_carry_n_15,sub_i377_i_fu_114_p2_carry_n_16}),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__0
       (.CI(sub_i377_i_fu_114_p2_carry_n_9),
        .CO({sub_i377_i_fu_114_p2_carry__0_n_9,sub_i377_i_fu_114_p2_carry__0_n_10,sub_i377_i_fu_114_p2_carry__0_n_11,sub_i377_i_fu_114_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__0_n_13,sub_i377_i_fu_114_p2_carry__0_n_14,sub_i377_i_fu_114_p2_carry__0_n_15,sub_i377_i_fu_114_p2_carry__0_n_16}),
        .S(\sub_i377_i_reg_175_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__1
       (.CI(sub_i377_i_fu_114_p2_carry__0_n_9),
        .CO({sub_i377_i_fu_114_p2_carry__1_n_9,sub_i377_i_fu_114_p2_carry__1_n_10,sub_i377_i_fu_114_p2_carry__1_n_11,sub_i377_i_fu_114_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__1_n_13,sub_i377_i_fu_114_p2_carry__1_n_14,sub_i377_i_fu_114_p2_carry__1_n_15,sub_i377_i_fu_114_p2_carry__1_n_16}),
        .S(\sub_i377_i_reg_175_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__2
       (.CI(sub_i377_i_fu_114_p2_carry__1_n_9),
        .CO({sub_i377_i_fu_114_p2_carry__2_n_9,sub_i377_i_fu_114_p2_carry__2_n_10,sub_i377_i_fu_114_p2_carry__2_n_11,sub_i377_i_fu_114_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__2_n_13,sub_i377_i_fu_114_p2_carry__2_n_14,sub_i377_i_fu_114_p2_carry__2_n_15,sub_i377_i_fu_114_p2_carry__2_n_16}),
        .S(\sub_i377_i_reg_175_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__3
       (.CI(sub_i377_i_fu_114_p2_carry__2_n_9),
        .CO({sub_i377_i_fu_114_p2_carry__3_n_9,sub_i377_i_fu_114_p2_carry__3_n_10,sub_i377_i_fu_114_p2_carry__3_n_11,sub_i377_i_fu_114_p2_carry__3_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__3_n_13,sub_i377_i_fu_114_p2_carry__3_n_14,sub_i377_i_fu_114_p2_carry__3_n_15,sub_i377_i_fu_114_p2_carry__3_n_16}),
        .S(\sub_i377_i_reg_175_reg[19]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__4
       (.CI(sub_i377_i_fu_114_p2_carry__3_n_9),
        .CO({sub_i377_i_fu_114_p2_carry__4_n_9,sub_i377_i_fu_114_p2_carry__4_n_10,sub_i377_i_fu_114_p2_carry__4_n_11,sub_i377_i_fu_114_p2_carry__4_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__4_n_13,sub_i377_i_fu_114_p2_carry__4_n_14,sub_i377_i_fu_114_p2_carry__4_n_15,sub_i377_i_fu_114_p2_carry__4_n_16}),
        .S(\sub_i377_i_reg_175_reg[23]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__5
       (.CI(sub_i377_i_fu_114_p2_carry__4_n_9),
        .CO({sub_i377_i_fu_114_p2_carry__5_n_9,sub_i377_i_fu_114_p2_carry__5_n_10,sub_i377_i_fu_114_p2_carry__5_n_11,sub_i377_i_fu_114_p2_carry__5_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__5_n_13,sub_i377_i_fu_114_p2_carry__5_n_14,sub_i377_i_fu_114_p2_carry__5_n_15,sub_i377_i_fu_114_p2_carry__5_n_16}),
        .S(\sub_i377_i_reg_175_reg[27]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i377_i_fu_114_p2_carry__6
       (.CI(sub_i377_i_fu_114_p2_carry__5_n_9),
        .CO({NLW_sub_i377_i_fu_114_p2_carry__6_CO_UNCONNECTED[3],sub_i377_i_fu_114_p2_carry__6_n_10,sub_i377_i_fu_114_p2_carry__6_n_11,sub_i377_i_fu_114_p2_carry__6_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i377_i_fu_114_p2_carry__6_n_13,sub_i377_i_fu_114_p2_carry__6_n_14,sub_i377_i_fu_114_p2_carry__6_n_15,sub_i377_i_fu_114_p2_carry__6_n_16}),
        .S(\sub_i377_i_reg_175_reg[31]_0 ));
  FDRE \sub_i377_i_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry_n_16),
        .Q(sub_i377_i_reg_175[0]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__1_n_14),
        .Q(sub_i377_i_reg_175[10]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__1_n_13),
        .Q(sub_i377_i_reg_175[11]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__2_n_16),
        .Q(sub_i377_i_reg_175[12]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__2_n_15),
        .Q(sub_i377_i_reg_175[13]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__2_n_14),
        .Q(sub_i377_i_reg_175[14]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__2_n_13),
        .Q(sub_i377_i_reg_175[15]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[16] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__3_n_16),
        .Q(sub_i377_i_reg_175[16]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[17] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__3_n_15),
        .Q(sub_i377_i_reg_175[17]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[18] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__3_n_14),
        .Q(sub_i377_i_reg_175[18]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[19] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__3_n_13),
        .Q(sub_i377_i_reg_175[19]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry_n_15),
        .Q(sub_i377_i_reg_175[1]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[20] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__4_n_16),
        .Q(sub_i377_i_reg_175[20]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[21] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__4_n_15),
        .Q(sub_i377_i_reg_175[21]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[22] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__4_n_14),
        .Q(sub_i377_i_reg_175[22]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[23] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__4_n_13),
        .Q(sub_i377_i_reg_175[23]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[24] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__5_n_16),
        .Q(sub_i377_i_reg_175[24]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[25] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__5_n_15),
        .Q(sub_i377_i_reg_175[25]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[26] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__5_n_14),
        .Q(sub_i377_i_reg_175[26]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[27] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__5_n_13),
        .Q(sub_i377_i_reg_175[27]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[28] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__6_n_16),
        .Q(sub_i377_i_reg_175[28]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[29] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__6_n_15),
        .Q(sub_i377_i_reg_175[29]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry_n_14),
        .Q(sub_i377_i_reg_175[2]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[30] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__6_n_14),
        .Q(sub_i377_i_reg_175[30]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[31] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__6_n_13),
        .Q(sub_i377_i_reg_175[31]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry_n_13),
        .Q(sub_i377_i_reg_175[3]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__0_n_16),
        .Q(sub_i377_i_reg_175[4]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__0_n_15),
        .Q(sub_i377_i_reg_175[5]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__0_n_14),
        .Q(sub_i377_i_reg_175[6]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__0_n_13),
        .Q(sub_i377_i_reg_175[7]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__1_n_16),
        .Q(sub_i377_i_reg_175[8]),
        .R(1'b0));
  FDRE \sub_i377_i_reg_175_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(sub_i377_i_fu_114_p2_carry__1_n_15),
        .Q(sub_i377_i_reg_175[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \width_reg_160[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(shift_c_empty_n),
        .I2(p_dst_cols_channel_empty_n),
        .I3(p_dst_rows_channel_empty_n),
        .O(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read));
  FDRE \width_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[0]),
        .Q(width_reg_160[0]),
        .R(1'b0));
  FDRE \width_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[10]),
        .Q(width_reg_160[10]),
        .R(1'b0));
  FDRE \width_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[11]),
        .Q(width_reg_160[11]),
        .R(1'b0));
  FDRE \width_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[12]),
        .Q(width_reg_160[12]),
        .R(1'b0));
  FDRE \width_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[13]),
        .Q(width_reg_160[13]),
        .R(1'b0));
  FDRE \width_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[14]),
        .Q(width_reg_160[14]),
        .R(1'b0));
  FDRE \width_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[15]),
        .Q(width_reg_160[15]),
        .R(1'b0));
  FDRE \width_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[1]),
        .Q(width_reg_160[1]),
        .R(1'b0));
  FDRE \width_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[2]),
        .Q(width_reg_160[2]),
        .R(1'b0));
  FDRE \width_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[3]),
        .Q(width_reg_160[3]),
        .R(1'b0));
  FDRE \width_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[4]),
        .Q(width_reg_160[4]),
        .R(1'b0));
  FDRE \width_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[5]),
        .Q(width_reg_160[5]),
        .R(1'b0));
  FDRE \width_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[6]),
        .Q(width_reg_160[6]),
        .R(1'b0));
  FDRE \width_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[7]),
        .Q(width_reg_160[7]),
        .R(1'b0));
  FDRE \width_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[8]),
        .Q(width_reg_160[8]),
        .R(1'b0));
  FDRE \width_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .D(out[9]),
        .Q(width_reg_160[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP
   (icmp_ln104_reg_211,
    E,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter3_reg_0,
    \mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[2] ,
    D,
    \ap_CS_fsm_reg[2]_0 ,
    push,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg,
    \trunc_ln105_reg_206_reg[7]_0 ,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    push_1,
    Q,
    \mOutPtr_reg[1] ,
    ap_rst_n,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
    CO,
    shift_c_empty_n,
    p_dst_cols_channel_empty_n,
    p_dst_rows_channel_empty_n,
    p_dst_data_empty_n,
    dst_1_data_full_n,
    icmp_ln81_fu_111_p2_carry__0_0,
    \icmp_ln104_reg_211[0]_i_18_0 ,
    \buf_reg_201_reg[9]_0 ,
    \icmp_ln104_reg_211[0]_i_21_0 ,
    rev_reg_170);
  output icmp_ln104_reg_211;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \mOutPtr_reg[0] ;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]D;
  output \ap_CS_fsm_reg[2]_0 ;
  output push;
  output grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  output [7:0]\trunc_ln105_reg_206_reg[7]_0 ;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input push_1;
  input [2:0]Q;
  input \mOutPtr_reg[1] ;
  input ap_rst_n;
  input grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  input [0:0]CO;
  input shift_c_empty_n;
  input p_dst_cols_channel_empty_n;
  input p_dst_rows_channel_empty_n;
  input p_dst_data_empty_n;
  input dst_1_data_full_n;
  input [15:0]icmp_ln81_fu_111_p2_carry__0_0;
  input [31:0]\icmp_ln104_reg_211[0]_i_18_0 ;
  input [9:0]\buf_reg_201_reg[9]_0 ;
  input [31:0]\icmp_ln104_reg_211[0]_i_21_0 ;
  input rev_reg_170;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_9;
  wire ap_enable_reg_pp0_iter3_i_1_n_9;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n;
  wire [9:0]buf_reg_201;
  wire [9:0]\buf_reg_201_reg[9]_0 ;
  wire [12:0]col_6_fu_117_p2;
  wire col_fu_58;
  wire \col_fu_58_reg_n_9_[0] ;
  wire \col_fu_58_reg_n_9_[10] ;
  wire \col_fu_58_reg_n_9_[11] ;
  wire \col_fu_58_reg_n_9_[12] ;
  wire \col_fu_58_reg_n_9_[1] ;
  wire \col_fu_58_reg_n_9_[2] ;
  wire \col_fu_58_reg_n_9_[3] ;
  wire \col_fu_58_reg_n_9_[4] ;
  wire \col_fu_58_reg_n_9_[5] ;
  wire \col_fu_58_reg_n_9_[6] ;
  wire \col_fu_58_reg_n_9_[7] ;
  wire \col_fu_58_reg_n_9_[8] ;
  wire \col_fu_58_reg_n_9_[9] ;
  wire dst_1_data_full_n;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  wire icmp_ln104_fu_162_p2;
  wire icmp_ln104_reg_211;
  wire \icmp_ln104_reg_211[0]_i_10_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_11_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_12_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_13_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_14_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_15_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_16_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_17_n_9 ;
  wire [31:0]\icmp_ln104_reg_211[0]_i_18_0 ;
  wire \icmp_ln104_reg_211[0]_i_18_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_19_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_20_n_9 ;
  wire [31:0]\icmp_ln104_reg_211[0]_i_21_0 ;
  wire \icmp_ln104_reg_211[0]_i_21_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_22_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_23_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_24_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_25_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_26_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_27_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_28_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_2_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_3_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_4_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_5_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_6_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_7_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_8_n_9 ;
  wire \icmp_ln104_reg_211[0]_i_9_n_9 ;
  wire icmp_ln81_fu_111_p2;
  wire [15:0]icmp_ln81_fu_111_p2_carry__0_0;
  wire icmp_ln81_fu_111_p2_carry__0_i_1_n_9;
  wire icmp_ln81_fu_111_p2_carry__0_i_5_n_9;
  wire icmp_ln81_fu_111_p2_carry__0_n_10;
  wire icmp_ln81_fu_111_p2_carry__0_n_11;
  wire icmp_ln81_fu_111_p2_carry__0_n_12;
  wire icmp_ln81_fu_111_p2_carry_n_10;
  wire icmp_ln81_fu_111_p2_carry_n_11;
  wire icmp_ln81_fu_111_p2_carry_n_12;
  wire icmp_ln81_fu_111_p2_carry_n_9;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1] ;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire push;
  wire push_1;
  wire rev_reg_170;
  wire shift_c_empty_n;
  wire \trunc_ln105_reg_206[0]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[0]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[0]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[0]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[1]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[2]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[3]_i_5_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[4]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[5]_i_5_n_9 ;
  wire \trunc_ln105_reg_206[6]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[6]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[6]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_1_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_2_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_3_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_4_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_5_n_9 ;
  wire \trunc_ln105_reg_206[7]_i_6_n_9 ;
  wire [7:0]\trunc_ln105_reg_206_reg[7]_0 ;
  wire [3:0]NLW_icmp_ln81_fu_111_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln81_fu_111_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(Q[2]),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(dst_1_data_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(push));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hCFCC8088)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(p_dst_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(dst_1_data_full_n),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hBAFF8A8A)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(dst_1_data_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(ap_enable_reg_pp0_iter3_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter3_reg_0),
        .R(SS));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(E),
        .D(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE \buf_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [0]),
        .Q(buf_reg_201[0]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [1]),
        .Q(buf_reg_201[1]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [2]),
        .Q(buf_reg_201[2]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [3]),
        .Q(buf_reg_201[3]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [4]),
        .Q(buf_reg_201[4]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [5]),
        .Q(buf_reg_201[5]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [6]),
        .Q(buf_reg_201[6]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [7]),
        .Q(buf_reg_201[7]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [8]),
        .Q(buf_reg_201[8]),
        .R(1'b0));
  FDRE \buf_reg_201_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\buf_reg_201_reg[9]_0 [9]),
        .Q(buf_reg_201[9]),
        .R(1'b0));
  FDRE \col_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[0]),
        .Q(\col_fu_58_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[10]),
        .Q(\col_fu_58_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[11]),
        .Q(\col_fu_58_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[12] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[12]),
        .Q(\col_fu_58_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[1]),
        .Q(\col_fu_58_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[2]),
        .Q(\col_fu_58_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[3]),
        .Q(\col_fu_58_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[4]),
        .Q(\col_fu_58_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[5]),
        .Q(\col_fu_58_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[6]),
        .Q(\col_fu_58_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[7]),
        .Q(\col_fu_58_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[8]),
        .Q(\col_fu_58_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE \col_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_58),
        .D(col_6_fu_117_p2[9]),
        .Q(\col_fu_58_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h80008080)) 
    empty_n_i_2
       (.I0(Q[2]),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(dst_1_data_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(\ap_CS_fsm_reg[2]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init_19 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln81_fu_111_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .E(col_fu_58),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_14),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_9),
        .\col_fu_58_reg[0] (ap_enable_reg_pp0_iter3_reg_0),
        .\col_fu_58_reg[12] (col_6_fu_117_p2),
        .\col_fu_58_reg[12]_0 ({\col_fu_58_reg_n_9_[12] ,\col_fu_58_reg_n_9_[11] ,\col_fu_58_reg_n_9_[10] ,\col_fu_58_reg_n_9_[9] ,\col_fu_58_reg_n_9_[8] ,\col_fu_58_reg_n_9_[7] ,\col_fu_58_reg_n_9_[6] ,\col_fu_58_reg_n_9_[5] ,\col_fu_58_reg_n_9_[4] ,\col_fu_58_reg_n_9_[3] ,\col_fu_58_reg_n_9_[2] ,\col_fu_58_reg_n_9_[1] ,\col_fu_58_reg_n_9_[0] }),
        .dst_1_data_full_n(dst_1_data_full_n),
        .empty_n_reg(E),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg),
        .grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0(CO),
        .icmp_ln81_fu_111_p2_carry__0(icmp_ln81_fu_111_p2_carry__0_0[13:0]),
        .p_dst_cols_channel_empty_n(p_dst_cols_channel_empty_n),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .p_dst_rows_channel_empty_n(p_dst_rows_channel_empty_n),
        .shift_c_empty_n(shift_c_empty_n),
        .\width_reg_160_reg[13] ({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .\width_reg_160_reg[13]_0 ({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}));
  LUT6 #(
    .INIT(64'hFB00FB00FB00FFFF)) 
    \icmp_ln104_reg_211[0]_i_1 
       (.I0(\icmp_ln104_reg_211[0]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_3_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_4_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_6_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .O(icmp_ln104_fu_162_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FE00)) 
    \icmp_ln104_reg_211[0]_i_10 
       (.I0(buf_reg_201[4]),
        .I1(buf_reg_201[3]),
        .I2(buf_reg_201[2]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I5(\icmp_ln104_reg_211[0]_i_22_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_10_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \icmp_ln104_reg_211[0]_i_11 
       (.I0(buf_reg_201[4]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I2(buf_reg_201[0]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[8]),
        .O(\icmp_ln104_reg_211[0]_i_11_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h0F00ACAC)) 
    \icmp_ln104_reg_211[0]_i_12 
       (.I0(buf_reg_201[1]),
        .I1(buf_reg_201[9]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I3(buf_reg_201[5]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\icmp_ln104_reg_211[0]_i_12_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \icmp_ln104_reg_211[0]_i_13 
       (.I0(buf_reg_201[1]),
        .I1(buf_reg_201[9]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[5]),
        .O(\icmp_ln104_reg_211[0]_i_13_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln104_reg_211[0]_i_14 
       (.I0(buf_reg_201[3]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I2(buf_reg_201[7]),
        .O(\icmp_ln104_reg_211[0]_i_14_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAEAAAA)) 
    \icmp_ln104_reg_211[0]_i_15 
       (.I0(\icmp_ln104_reg_211[0]_i_13_n_9 ),
        .I1(buf_reg_201[6]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .O(\icmp_ln104_reg_211[0]_i_15_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_16 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [30]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [10]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [24]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [13]),
        .O(\icmp_ln104_reg_211[0]_i_16_n_9 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln104_reg_211[0]_i_17 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [12]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [25]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [8]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [26]),
        .I4(\icmp_ln104_reg_211[0]_i_23_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_17_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_18 
       (.I0(\icmp_ln104_reg_211[0]_i_24_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_25_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [7]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [4]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [29]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [17]),
        .O(\icmp_ln104_reg_211[0]_i_18_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_19 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [15]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [5]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [13]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [11]),
        .O(\icmp_ln104_reg_211[0]_i_19_n_9 ));
  LUT6 #(
    .INIT(64'hF7F7FFFFF7F7FFF0)) 
    \icmp_ln104_reg_211[0]_i_2 
       (.I0(\icmp_ln104_reg_211[0]_i_8_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_9_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_10_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_11_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I5(\icmp_ln104_reg_211[0]_i_12_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_20 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [10]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [12]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [8]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [21]),
        .I4(\icmp_ln104_reg_211[0]_i_26_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_20_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_21 
       (.I0(\icmp_ln104_reg_211[0]_i_27_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_28_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [7]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [6]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [29]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [27]),
        .O(\icmp_ln104_reg_211[0]_i_21_n_9 ));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A8A8A80)) 
    \icmp_ln104_reg_211[0]_i_22 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I1(buf_reg_201[0]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I3(buf_reg_201[8]),
        .I4(buf_reg_201[7]),
        .I5(buf_reg_201[6]),
        .O(\icmp_ln104_reg_211[0]_i_22_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_23 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [28]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [21]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [20]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [15]),
        .O(\icmp_ln104_reg_211[0]_i_23_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_24 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [6]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [5]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [14]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [27]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [18]),
        .I5(rev_reg_170),
        .O(\icmp_ln104_reg_211[0]_i_24_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_25 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [31]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [11]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [19]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [9]),
        .O(\icmp_ln104_reg_211[0]_i_25_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_26 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [26]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [24]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [30]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [19]),
        .O(\icmp_ln104_reg_211[0]_i_26_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \icmp_ln104_reg_211[0]_i_27 
       (.I0(rev_reg_170),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [4]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [25]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [18]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [20]),
        .O(\icmp_ln104_reg_211[0]_i_27_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln104_reg_211[0]_i_28 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [31]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [16]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [28]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [14]),
        .O(\icmp_ln104_reg_211[0]_i_28_n_9 ));
  LUT5 #(
    .INIT(32'hBBABBBBB)) 
    \icmp_ln104_reg_211[0]_i_3 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I1(\icmp_ln104_reg_211[0]_i_13_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_14_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .O(\icmp_ln104_reg_211[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFD0FFF0F0D0D0)) 
    \icmp_ln104_reg_211[0]_i_4 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_11_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_15_n_9 ),
        .I3(\trunc_ln105_reg_206[7]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_12_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .O(\icmp_ln104_reg_211[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \icmp_ln104_reg_211[0]_i_5 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [16]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [22]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [23]),
        .I3(\icmp_ln104_reg_211[0]_i_16_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_17_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_18_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFFFEEFFEFFFEF)) 
    \icmp_ln104_reg_211[0]_i_6 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I2(buf_reg_201[9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(buf_reg_201[8]),
        .O(\icmp_ln104_reg_211[0]_i_6_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln104_reg_211[0]_i_7 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [17]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [22]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [23]),
        .I3(\icmp_ln104_reg_211[0]_i_19_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_20_n_9 ),
        .I5(\icmp_ln104_reg_211[0]_i_21_n_9 ),
        .O(\icmp_ln104_reg_211[0]_i_7_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \icmp_ln104_reg_211[0]_i_8 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I1(buf_reg_201[7]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[3]),
        .O(\icmp_ln104_reg_211[0]_i_8_n_9 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \icmp_ln104_reg_211[0]_i_9 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I1(buf_reg_201[6]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[2]),
        .O(\icmp_ln104_reg_211[0]_i_9_n_9 ));
  FDRE \icmp_ln104_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln104_fu_162_p2),
        .Q(icmp_ln104_reg_211),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_111_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln81_fu_111_p2_carry_n_9,icmp_ln81_fu_111_p2_carry_n_10,icmp_ln81_fu_111_p2_carry_n_11,icmp_ln81_fu_111_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .O(NLW_icmp_ln81_fu_111_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln81_fu_111_p2_carry__0
       (.CI(icmp_ln81_fu_111_p2_carry_n_9),
        .CO({icmp_ln81_fu_111_p2,icmp_ln81_fu_111_p2_carry__0_n_10,icmp_ln81_fu_111_p2_carry__0_n_11,icmp_ln81_fu_111_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln81_fu_111_p2_carry__0_i_1_n_9,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .O(NLW_icmp_ln81_fu_111_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln81_fu_111_p2_carry__0_i_5_n_9,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln81_fu_111_p2_carry__0_i_1
       (.I0(icmp_ln81_fu_111_p2_carry__0_0[15]),
        .I1(icmp_ln81_fu_111_p2_carry__0_0[14]),
        .O(icmp_ln81_fu_111_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln81_fu_111_p2_carry__0_i_5
       (.I0(icmp_ln81_fu_111_p2_carry__0_0[14]),
        .I1(icmp_ln81_fu_111_p2_carry__0_0[15]),
        .O(icmp_ln81_fu_111_p2_carry__0_i_5_n_9));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1__4 
       (.I0(Q[2]),
        .I1(E),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(push_1),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push_1),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(E),
        .I4(Q[2]),
        .I5(\mOutPtr_reg[1] ),
        .O(\mOutPtr_reg[0] ));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \trunc_ln105_reg_206[0]_i_1 
       (.I0(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I1(\trunc_ln105_reg_206[0]_i_2_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I3(\trunc_ln105_reg_206[0]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .O(\trunc_ln105_reg_206[0]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \trunc_ln105_reg_206[0]_i_2 
       (.I0(\trunc_ln105_reg_206[1]_i_3_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I2(\trunc_ln105_reg_206[2]_i_4_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I4(\trunc_ln105_reg_206[0]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[0]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \trunc_ln105_reg_206[0]_i_3 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I2(buf_reg_201[0]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\trunc_ln105_reg_206[0]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \trunc_ln105_reg_206[0]_i_4 
       (.I0(buf_reg_201[4]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[8]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(buf_reg_201[0]),
        .O(\trunc_ln105_reg_206[0]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[1]_i_1 
       (.I0(\trunc_ln105_reg_206[1]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[2]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[1]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \trunc_ln105_reg_206[1]_i_2 
       (.I0(buf_reg_201[0]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[1]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\trunc_ln105_reg_206[1]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \trunc_ln105_reg_206[1]_i_3 
       (.I0(buf_reg_201[7]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[3]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I5(\trunc_ln105_reg_206[1]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[1]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \trunc_ln105_reg_206[1]_i_4 
       (.I0(buf_reg_201[5]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(buf_reg_201[1]),
        .O(\trunc_ln105_reg_206[1]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \trunc_ln105_reg_206[2]_i_1 
       (.I0(\trunc_ln105_reg_206[2]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[2]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[3]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[2]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \trunc_ln105_reg_206[2]_i_2 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I2(buf_reg_201[1]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I5(\trunc_ln105_reg_206[3]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[2]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \trunc_ln105_reg_206[2]_i_3 
       (.I0(buf_reg_201[8]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[4]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I5(\trunc_ln105_reg_206[2]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[2]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \trunc_ln105_reg_206[2]_i_4 
       (.I0(buf_reg_201[6]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[2]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[2]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[3]_i_1 
       (.I0(\trunc_ln105_reg_206[3]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[4]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[3]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[3]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_206[3]_i_2 
       (.I0(\trunc_ln105_reg_206[3]_i_4_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[4]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[3]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \trunc_ln105_reg_206[3]_i_3 
       (.I0(buf_reg_201[9]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[5]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I5(\trunc_ln105_reg_206[3]_i_5_n_9 ),
        .O(\trunc_ln105_reg_206[3]_i_3_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \trunc_ln105_reg_206[3]_i_4 
       (.I0(buf_reg_201[0]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .O(\trunc_ln105_reg_206[3]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \trunc_ln105_reg_206[3]_i_5 
       (.I0(buf_reg_201[7]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I2(buf_reg_201[3]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[3]_i_5_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[4]_i_1 
       (.I0(\trunc_ln105_reg_206[4]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[5]_i_4_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[4]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[4]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_206[4]_i_2 
       (.I0(\trunc_ln105_reg_206[4]_i_4_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[5]_i_5_n_9 ),
        .O(\trunc_ln105_reg_206[4]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \trunc_ln105_reg_206[4]_i_3 
       (.I0(buf_reg_201[6]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(buf_reg_201[8]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I4(buf_reg_201[4]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[4]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \trunc_ln105_reg_206[4]_i_4 
       (.I0(buf_reg_201[1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I3(buf_reg_201[3]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .O(\trunc_ln105_reg_206[4]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \trunc_ln105_reg_206[5]_i_1 
       (.I0(\trunc_ln105_reg_206[5]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I3(\trunc_ln105_reg_206[5]_i_3_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I5(\trunc_ln105_reg_206[5]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[5]_i_1_n_9 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln105_reg_206[5]_i_2 
       (.I0(\trunc_ln105_reg_206[5]_i_5_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[6]_i_2_n_9 ),
        .O(\trunc_ln105_reg_206[5]_i_2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \trunc_ln105_reg_206[5]_i_3 
       (.I0(buf_reg_201[8]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I3(buf_reg_201[6]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .O(\trunc_ln105_reg_206[5]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \trunc_ln105_reg_206[5]_i_4 
       (.I0(buf_reg_201[7]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(buf_reg_201[9]),
        .I3(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I4(buf_reg_201[5]),
        .I5(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .O(\trunc_ln105_reg_206[5]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hFFCCFFFFFF47FF47)) 
    \trunc_ln105_reg_206[5]_i_5 
       (.I0(buf_reg_201[2]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(buf_reg_201[4]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I4(buf_reg_201[0]),
        .I5(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .O(\trunc_ln105_reg_206[5]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF2070)) 
    \trunc_ln105_reg_206[6]_i_1 
       (.I0(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I1(\trunc_ln105_reg_206[6]_i_2_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I3(\trunc_ln105_reg_206[7]_i_2_n_9 ),
        .I4(\trunc_ln105_reg_206[6]_i_3_n_9 ),
        .O(\trunc_ln105_reg_206[6]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \trunc_ln105_reg_206[6]_i_2 
       (.I0(buf_reg_201[3]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I2(buf_reg_201[1]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I5(buf_reg_201[5]),
        .O(\trunc_ln105_reg_206[6]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \trunc_ln105_reg_206[6]_i_3 
       (.I0(\trunc_ln105_reg_206[7]_i_5_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I2(\trunc_ln105_reg_206[5]_i_3_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .O(\trunc_ln105_reg_206[6]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \trunc_ln105_reg_206[7]_i_1 
       (.I0(\trunc_ln105_reg_206[7]_i_2_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [0]),
        .I2(\trunc_ln105_reg_206[7]_i_3_n_9 ),
        .I3(\icmp_ln104_reg_211[0]_i_5_n_9 ),
        .I4(\trunc_ln105_reg_206[7]_i_4_n_9 ),
        .O(\trunc_ln105_reg_206[7]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hCFDDFFFFCFDD0000)) 
    \trunc_ln105_reg_206[7]_i_2 
       (.I0(buf_reg_201[4]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I2(buf_reg_201[0]),
        .I3(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I5(\icmp_ln104_reg_211[0]_i_9_n_9 ),
        .O(\trunc_ln105_reg_206[7]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \trunc_ln105_reg_206[7]_i_3 
       (.I0(buf_reg_201[1]),
        .I1(\icmp_ln104_reg_211[0]_i_18_0 [2]),
        .I2(\icmp_ln104_reg_211[0]_i_18_0 [3]),
        .I3(buf_reg_201[5]),
        .I4(\icmp_ln104_reg_211[0]_i_18_0 [1]),
        .I5(\icmp_ln104_reg_211[0]_i_8_n_9 ),
        .O(\trunc_ln105_reg_206[7]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'h02020232)) 
    \trunc_ln105_reg_206[7]_i_4 
       (.I0(\trunc_ln105_reg_206[7]_i_5_n_9 ),
        .I1(\icmp_ln104_reg_211[0]_i_7_n_9 ),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [0]),
        .I3(\trunc_ln105_reg_206[7]_i_6_n_9 ),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .O(\trunc_ln105_reg_206[7]_i_4_n_9 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \trunc_ln105_reg_206[7]_i_5 
       (.I0(buf_reg_201[9]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [1]),
        .I2(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I3(buf_reg_201[7]),
        .I4(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .O(\trunc_ln105_reg_206[7]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \trunc_ln105_reg_206[7]_i_6 
       (.I0(\icmp_ln104_reg_211[0]_i_21_0 [2]),
        .I1(\icmp_ln104_reg_211[0]_i_21_0 [3]),
        .I2(buf_reg_201[8]),
        .O(\trunc_ln105_reg_206[7]_i_6_n_9 ));
  FDRE \trunc_ln105_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[0]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[1]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[2]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[3]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[4]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[5]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[6]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln105_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln105_reg_206[7]_i_1_n_9 ),
        .Q(\trunc_ln105_reg_206_reg[7]_0 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w16_d2_S
   (\mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    p_dst_data_empty_n,
    p_dst_data_full_n,
    D,
    SS,
    \mOutPtr_reg[1]_1 ,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    empty_n_reg_0,
    push,
    \SRL_SIG_reg[0][9] );
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output p_dst_data_empty_n;
  output p_dst_data_full_n;
  output [9:0]D;
  input [0:0]SS;
  input \mOutPtr_reg[1]_1 ;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input empty_n_reg_0;
  input push;
  input [9:0]\SRL_SIG_reg[0][9] ;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__11_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__11_n_9;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire p_dst_data_empty_n;
  wire p_dst_data_full_n;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w16_d2_S_ShiftReg U_scharr_accel_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .\buf_reg_201_reg[9] (\mOutPtr_reg[1]_0 ),
        .\buf_reg_201_reg[9]_0 (\mOutPtr_reg[0]_0 ),
        .push(push));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1__11
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(p_dst_data_empty_n),
        .O(empty_n_i_1__11_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_9),
        .Q(p_dst_data_empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1__11
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(push),
        .I3(empty_n_reg_0),
        .I4(p_dst_data_full_n),
        .O(full_n_i_1__11_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_9),
        .Q(p_dst_data_full_n),
        .S(SS));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[1]_1 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w16_d2_S_ShiftReg
   (D,
    \buf_reg_201_reg[9] ,
    \buf_reg_201_reg[9]_0 ,
    push,
    \SRL_SIG_reg[0][9]_0 ,
    ap_clk);
  output [9:0]D;
  input \buf_reg_201_reg[9] ;
  input \buf_reg_201_reg[9]_0 ;
  input push;
  input [9:0]\SRL_SIG_reg[0][9]_0 ;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire [9:0]\SRL_SIG_reg[0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \buf_reg_201_reg[9] ;
  wire \buf_reg_201_reg[9]_0 ;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][9]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buf_reg_201[9]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(\buf_reg_201_reg[9] ),
        .I2(\buf_reg_201_reg[9]_0 ),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w24_d2_S
   (\mOutPtr_reg[0]_0 ,
    in_mat_data_empty_n,
    in_mat_data_full_n,
    ap_block_pp0_stage0_subdone,
    d1,
    \cmp_i_i603_i_reg_614_reg[0] ,
    \SRL_SIG_reg[1][23] ,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    ram_reg_2,
    cmp_i_i603_i_reg_614,
    Q,
    ram_reg_2_0,
    push,
    empty_n_reg_0,
    D);
  output \mOutPtr_reg[0]_0 ;
  output in_mat_data_empty_n;
  output in_mat_data_full_n;
  output ap_block_pp0_stage0_subdone;
  output [23:0]d1;
  output [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  output [23:0]\SRL_SIG_reg[1][23] ;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_2;
  input cmp_i_i603_i_reg_614;
  input [0:0]Q;
  input ram_reg_2_0;
  input push;
  input empty_n_reg_0;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]Q;
  wire [23:0]\SRL_SIG_reg[1][23] ;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire cmp_i_i603_i_reg_614;
  wire [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  wire [23:0]d1;
  wire empty_n_i_1_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1_n_9;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire \mOutPtr[1]_i_1__1_n_9 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire push;
  wire ram_reg_2;
  wire ram_reg_2_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w24_d2_S_ShiftReg U_scharr_accel_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1][23] ),
        .ap_clk(ap_clk),
        .cmp_i_i603_i_reg_614(cmp_i_i603_i_reg_614),
        .\cmp_i_i603_i_reg_614_reg[0] (\cmp_i_i603_i_reg_614_reg[0] ),
        .d1(d1),
        .push(push),
        .ram_reg_0(\mOutPtr_reg_n_9_[1] ),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(\mOutPtr_reg[0]_0 ),
        .ram_reg_2_1(ram_reg_2_0));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(in_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_9_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(in_mat_data_empty_n),
        .O(empty_n_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_9),
        .Q(in_mat_data_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1
       (.I0(\mOutPtr_reg_n_9_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(push),
        .I3(empty_n_reg_0),
        .I4(in_mat_data_full_n),
        .O(full_n_i_1_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_9),
        .Q(in_mat_data_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w24_d2_S_ShiftReg
   (d1,
    \cmp_i_i603_i_reg_614_reg[0] ,
    \SRL_SIG_reg[1][23]_0 ,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_0,
    cmp_i_i603_i_reg_614,
    Q,
    ram_reg_2_1,
    push,
    D,
    ap_clk);
  output [23:0]d1;
  output [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  output [23:0]\SRL_SIG_reg[1][23]_0 ;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_0;
  input cmp_i_i603_i_reg_614;
  input [0:0]Q;
  input ram_reg_2_1;
  input push;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]Q;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1][23]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire cmp_i_i603_i_reg_614;
  wire [23:0]\cmp_i_i603_i_reg_614_reg[0] ;
  wire [23:0]d1;
  wire push;
  wire ram_reg_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_10__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [0]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [0]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_11__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [8]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [8]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_14__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [7]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .O(\SRL_SIG_reg[1][23]_0 [7]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_15
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [7]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .O(d1[7]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_15__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][23]_0 [6]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_16
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .O(d1[6]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_16__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .O(\SRL_SIG_reg[1][23]_0 [5]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_17
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .O(d1[5]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_17__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][23]_0 [4]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_18
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .O(d1[4]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_18__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .O(\SRL_SIG_reg[1][23]_0 [3]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_19
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .O(d1[3]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_19__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][23]_0 [2]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_20
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .O(d1[2]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_20__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .O(\SRL_SIG_reg[1][23]_0 [1]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_21
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .O(d1[1]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_21__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][23]_0 [0]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_22
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .O(d1[0]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_22__0
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][23]_0 [8]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_0_i_23__0
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .O(d1[8]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_3__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [7]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [7]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_4__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [6]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [6]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_5__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [5]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [5]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_6__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [4]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [4]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_7__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [3]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [3]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_8__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [2]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [2]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_0_i_9__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [1]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [1]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_1
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .O(d1[16]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_1__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [16]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [16]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [16]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_1__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .O(\SRL_SIG_reg[1][23]_0 [16]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_2
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [15]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .O(d1[15]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_2__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [15]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [15]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [15]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_2__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [15]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .O(\SRL_SIG_reg[1][23]_0 [15]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_3
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [14]),
        .O(d1[14]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_3__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [14]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [14]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [14]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_3__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [14]),
        .O(\SRL_SIG_reg[1][23]_0 [14]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_4
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [13]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .O(d1[13]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_4__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [13]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [13]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [13]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_4__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [13]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .O(\SRL_SIG_reg[1][23]_0 [13]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_5
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [12]),
        .O(d1[12]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_5__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [12]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [12]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [12]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_5__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [12]),
        .O(\SRL_SIG_reg[1][23]_0 [12]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_6
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [11]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [11]),
        .O(d1[11]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_6__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [11]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [11]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_6__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [11]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [11]),
        .O(\SRL_SIG_reg[1][23]_0 [11]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_7
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .O(d1[10]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_7__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [10]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [10]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_7__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][23]_0 [10]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_8
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [9]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .O(d1[9]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_8__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [9]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [9]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [9]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_8__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [9]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .O(\SRL_SIG_reg[1][23]_0 [9]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_9
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [17]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .O(d1[17]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_1_i_9__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [17]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [17]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [17]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_1_i_9__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [17]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .O(\SRL_SIG_reg[1][23]_0 [17]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_1
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [23]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .O(d1[23]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_2_i_1__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [23]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [23]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [23]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_1__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [23]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .O(\SRL_SIG_reg[1][23]_0 [23]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_2
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .O(d1[22]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_2_i_2__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [22]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [22]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [22]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_2__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .O(\SRL_SIG_reg[1][23]_0 [22]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_3
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [21]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .O(d1[21]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_2_i_3__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [21]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [21]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [21]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_3__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [21]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .O(\SRL_SIG_reg[1][23]_0 [21]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_4
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .O(d1[20]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_2_i_4__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [20]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [20]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [20]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_4__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .O(\SRL_SIG_reg[1][23]_0 [20]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_5
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [19]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .O(d1[19]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_2_i_5__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [19]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [19]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [19]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_5__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [19]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .O(\SRL_SIG_reg[1][23]_0 [19]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_6
       (.I0(ram_reg_2),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .O(d1[18]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    ram_reg_2_i_6__0
       (.I0(cmp_i_i603_i_reg_614),
        .I1(Q),
        .I2(\SRL_SIG_reg[1]_1 [18]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_0),
        .I5(\SRL_SIG_reg[0]_0 [18]),
        .O(\cmp_i_i603_i_reg_614_reg[0] [18]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    ram_reg_2_i_6__1
       (.I0(ram_reg_2_1),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_0),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .O(\SRL_SIG_reg[1][23]_0 [18]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S
   (in_mat_cols_c15_channel_empty_n,
    in_mat_cols_c15_channel_full_n,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[0][31]_0 ,
    \SRL_SIG_reg[0][23] ,
    \SRL_SIG_reg[1][22] ,
    S,
    D,
    \SRL_SIG_reg[0][15] ,
    DI,
    SS,
    ap_clk,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    icmp_ln81_fu_107_p2_carry__0_i_7,
    icmp_ln81_fu_107_p2_carry,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    ap_loop_init_int,
    Q,
    CO,
    full_n_reg_0,
    \SRL_SIG_reg[0][31]_1 );
  output in_mat_cols_c15_channel_empty_n;
  output in_mat_cols_c15_channel_full_n;
  output [3:0]\SRL_SIG_reg[0][31] ;
  output [3:0]\SRL_SIG_reg[0][31]_0 ;
  output [3:0]\SRL_SIG_reg[0][23] ;
  output [3:0]\SRL_SIG_reg[1][22] ;
  output [3:0]S;
  output [15:0]D;
  output [3:0]\SRL_SIG_reg[0][15] ;
  output [1:0]DI;
  input [0:0]SS;
  input ap_clk;
  input ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [11:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  input icmp_ln81_fu_107_p2_carry;
  input grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input ap_loop_init_int;
  input [0:0]Q;
  input [0:0]CO;
  input full_n_reg_0;
  input [31:0]\SRL_SIG_reg[0][31]_1 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][15] ;
  wire [3:0]\SRL_SIG_reg[0][23] ;
  wire [3:0]\SRL_SIG_reg[0][31] ;
  wire [3:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_1 ;
  wire [3:0]\SRL_SIG_reg[1][22] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_loop_init_int;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire empty_n_i_1__10_n_9;
  wire full_n_i_1__10_n_9;
  wire full_n_reg_0;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire icmp_ln81_fu_107_p2_carry;
  wire [11:0]icmp_ln81_fu_107_p2_carry__0_i_7;
  wire icmp_ln81_fu_107_p2_carry_i_11_n_9;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c15_channel_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__0_n_9 ;
  wire \mOutPtr[1]_i_1__0_n_9 ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_ShiftReg_15 U_scharr_accel_fifo_w32_d2_S_ShiftReg
       (.D(D),
        .DI(DI),
        .S(S),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .\SRL_SIG_reg[0][31]_2 (\SRL_SIG_reg[0][31]_1 ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_loop_init_int(ap_loop_init_int),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_in_mat_cols_c15_channel(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln81_fu_107_p2_carry(icmp_ln81_fu_107_p2_carry),
        .icmp_ln81_fu_107_p2_carry__0_i_7_0(icmp_ln81_fu_107_p2_carry__0_i_7),
        .icmp_ln81_fu_107_p2_carry__0_i_7_1(icmp_ln81_fu_107_p2_carry_i_11_n_9),
        .in_mat_cols_c15_channel_full_n(in_mat_cols_c15_channel_full_n),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1__10
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(Q),
        .I3(CO),
        .I4(in_mat_cols_c15_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__10_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_9),
        .Q(in_mat_cols_c15_channel_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__10
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(full_n_reg_0),
        .I4(in_mat_cols_c15_channel_empty_n),
        .I5(in_mat_cols_c15_channel_full_n),
        .O(full_n_i_1__10_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_9),
        .Q(in_mat_cols_c15_channel_full_n),
        .S(SS));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln81_fu_107_p2_carry_i_11
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(icmp_ln81_fu_107_p2_carry_i_11_n_9));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__0 
       (.I0(in_mat_cols_c15_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(Q),
        .I3(CO),
        .I4(in_mat_cols_c15_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__0_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_9 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_9 ),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_1
   (\mOutPtr_reg[0]_0 ,
    in_mat_cols_c_empty_n,
    in_mat_cols_c_full_n,
    \SRL_SIG_reg[0][15] ,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    push,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output in_mat_cols_c_empty_n;
  output in_mat_cols_c_full_n;
  output [15:0]\SRL_SIG_reg[0][15] ;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input push;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  input [15:0]D;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire empty_n_i_1__2_n_9;
  wire full_n_i_1__2_n_9;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire [1:1]mOutPtr;
  wire \mOutPtr[1]_i_1__3_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_ShiftReg_14 U_scharr_accel_fifo_w32_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\img_width_reg_73_reg[15] (\mOutPtr_reg[0]_0 ),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFE0F0)) 
    empty_n_i_1__2
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr),
        .I2(in_mat_cols_c_empty_n),
        .I3(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .I4(push),
        .O(empty_n_i_1__2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_9),
        .Q(in_mat_cols_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFF8FFFF00008888)) 
    full_n_i_1__2
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .I1(in_mat_cols_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr),
        .I4(push),
        .I5(in_mat_cols_c_full_n),
        .O(full_n_i_1__2_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_9),
        .Q(in_mat_cols_c_full_n),
        .S(SS));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(in_mat_cols_c_empty_n),
        .I3(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .I4(mOutPtr),
        .O(\mOutPtr[1]_i_1__3_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_9 ),
        .Q(mOutPtr),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_2
   (in_mat_rows_c14_channel_empty_n,
    in_mat_rows_c14_channel_full_n,
    sel,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[0][31]_0 ,
    \SRL_SIG_reg[0][23] ,
    \SRL_SIG_reg[1][22] ,
    \i_fu_76_reg[7] ,
    D,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[0][15] ,
    empty_n_reg_0,
    SS,
    ap_clk,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    CO,
    Q,
    out,
    in_mat_cols_c15_channel_empty_n,
    start_once_reg,
    start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n,
    full_n_reg_0,
    \SRL_SIG_reg[0][31]_1 );
  output in_mat_rows_c14_channel_empty_n;
  output in_mat_rows_c14_channel_full_n;
  output sel;
  output [3:0]\SRL_SIG_reg[0][31] ;
  output [3:0]\SRL_SIG_reg[0][31]_0 ;
  output [3:0]\SRL_SIG_reg[0][23] ;
  output [3:0]\SRL_SIG_reg[1][22] ;
  output [3:0]\i_fu_76_reg[7] ;
  output [15:0]D;
  output [3:0]\SRL_SIG_reg[1][7] ;
  output [3:0]\SRL_SIG_reg[1][14] ;
  output [3:0]\SRL_SIG_reg[0][15] ;
  output empty_n_reg_0;
  input [0:0]SS;
  input ap_clk;
  input ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [0:0]CO;
  input [0:0]Q;
  input [11:0]out;
  input in_mat_cols_c15_channel_empty_n;
  input start_once_reg;
  input start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  input full_n_reg_0;
  input [31:0]\SRL_SIG_reg[0][31]_1 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]Q;
  wire [3:0]\SRL_SIG_reg[0][15] ;
  wire [3:0]\SRL_SIG_reg[0][23] ;
  wire [3:0]\SRL_SIG_reg[0][31] ;
  wire [3:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_1 ;
  wire [3:0]\SRL_SIG_reg[1][14] ;
  wire [3:0]\SRL_SIG_reg[1][22] ;
  wire [3:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_60;
  wire U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_61;
  wire U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_62;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire empty_n_reg_0;
  wire full_n_i_1__9_n_9;
  wire full_n_reg_0;
  wire [3:0]\i_fu_76_reg[7] ;
  wire icmp_ln79_fu_141_p2_carry_i_9_n_9;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c14_channel_full_n;
  wire [1:0]mOutPtr;
  wire [11:0]out;
  wire push;
  wire sel;
  wire start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  wire start_once_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_ShiftReg_13 U_scharr_accel_fifo_w32_d2_S_ShiftReg
       (.CO(CO),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .\SRL_SIG_reg[0][31]_2 (\SRL_SIG_reg[0][31]_1 ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_in_mat_rows_c14_channel(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .empty_n_reg(empty_n_reg_0),
        .empty_n_reg_0(U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_62),
        .empty_n_reg_1(in_mat_rows_c14_channel_empty_n),
        .\i_fu_76_reg[7] (\i_fu_76_reg[7] ),
        .icmp_ln79_fu_141_p2_carry__0(icmp_ln79_fu_141_p2_carry_i_9_n_9),
        .in_mat_cols_c15_channel_empty_n(in_mat_cols_c15_channel_empty_n),
        .in_mat_rows_c14_channel_full_n(in_mat_rows_c14_channel_full_n),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_60),
        .\mOutPtr_reg[0]_0 (U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_61),
        .out(out),
        .push(push),
        .sel(sel),
        .start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_60),
        .Q(in_mat_rows_c14_channel_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(full_n_reg_0),
        .I4(in_mat_rows_c14_channel_empty_n),
        .I5(in_mat_rows_c14_channel_full_n),
        .O(full_n_i_1__9_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_9),
        .Q(in_mat_rows_c14_channel_full_n),
        .S(SS));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln79_fu_141_p2_carry_i_9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(icmp_ln79_fu_141_p2_carry_i_9_n_9));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_62),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_scharr_accel_fifo_w32_d2_S_ShiftReg_n_61),
        .Q(mOutPtr[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_3
   (\mOutPtr_reg[0]_0 ,
    in_mat_rows_c_empty_n,
    in_mat_rows_c_full_n,
    \SRL_SIG_reg[0][15] ,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    push,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output in_mat_rows_c_empty_n;
  output in_mat_rows_c_full_n;
  output [15:0]\SRL_SIG_reg[0][15] ;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input push;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  input [15:0]D;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire empty_n_i_1__1_n_9;
  wire full_n_i_1__1_n_9;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire [1:1]mOutPtr;
  wire \mOutPtr[1]_i_1__2_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_ShiftReg U_scharr_accel_fifo_w32_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\img_height_reg_68_reg[15] (\mOutPtr_reg[0]_0 ),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    empty_n_i_1__1
       (.I0(push),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr),
        .I3(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .I4(in_mat_rows_c_empty_n),
        .O(empty_n_i_1__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_9),
        .Q(in_mat_rows_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFF8FFFF00008888)) 
    full_n_i_1__1
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .I1(in_mat_rows_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr),
        .I4(push),
        .I5(in_mat_rows_c_full_n),
        .O(full_n_i_1__1_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_9),
        .Q(in_mat_rows_c_full_n),
        .S(SS));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(in_mat_rows_c_empty_n),
        .I3(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
        .I4(mOutPtr),
        .O(\mOutPtr[1]_i_1__2_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_9 ),
        .Q(mOutPtr),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_ShiftReg
   (\SRL_SIG_reg[0][15]_0 ,
    mOutPtr,
    \img_height_reg_68_reg[15] ,
    push,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[0][15]_0 ;
  input [0:0]mOutPtr;
  input \img_height_reg_68_reg[15] ;
  input push;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \img_height_reg_68_reg[15] ;
  wire [0:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][15]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\SRL_SIG_reg[0][15]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][15]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][15]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][15]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][15]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][15]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][15]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][15]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][15]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_68[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(mOutPtr),
        .I2(\img_height_reg_68_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_ShiftReg_13
   (push,
    sel,
    \SRL_SIG_reg[0][31]_0 ,
    \SRL_SIG_reg[0][31]_1 ,
    \SRL_SIG_reg[0][23]_0 ,
    \SRL_SIG_reg[1][22]_0 ,
    \i_fu_76_reg[7] ,
    D,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    empty_n_reg,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    empty_n_reg_0,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel,
    in_mat_rows_c14_channel_full_n,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    CO,
    Q,
    mOutPtr,
    out,
    icmp_ln79_fu_141_p2_carry__0,
    empty_n_reg_1,
    in_mat_cols_c15_channel_empty_n,
    start_once_reg,
    start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n,
    \SRL_SIG_reg[0][31]_2 ,
    ap_clk);
  output push;
  output sel;
  output [3:0]\SRL_SIG_reg[0][31]_0 ;
  output [3:0]\SRL_SIG_reg[0][31]_1 ;
  output [3:0]\SRL_SIG_reg[0][23]_0 ;
  output [3:0]\SRL_SIG_reg[1][22]_0 ;
  output [3:0]\i_fu_76_reg[7] ;
  output [15:0]D;
  output [3:0]\SRL_SIG_reg[1][7]_0 ;
  output [3:0]\SRL_SIG_reg[1][14]_0 ;
  output [3:0]\SRL_SIG_reg[0][15]_0 ;
  output empty_n_reg;
  output \mOutPtr_reg[0] ;
  output \mOutPtr_reg[0]_0 ;
  output empty_n_reg_0;
  input ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  input in_mat_rows_c14_channel_full_n;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [0:0]CO;
  input [0:0]Q;
  input [1:0]mOutPtr;
  input [11:0]out;
  input icmp_ln79_fu_141_p2_carry__0;
  input empty_n_reg_1;
  input in_mat_cols_c15_channel_empty_n;
  input start_once_reg;
  input start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  input [31:0]\SRL_SIG_reg[0][31]_2 ;
  input ap_clk;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]Q;
  wire [3:0]\SRL_SIG_reg[0][15]_0 ;
  wire [3:0]\SRL_SIG_reg[0][23]_0 ;
  wire [3:0]\SRL_SIG_reg[0][31]_0 ;
  wire [3:0]\SRL_SIG_reg[0][31]_1 ;
  wire [31:0]\SRL_SIG_reg[0][31]_2 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][14]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22]_0 ;
  wire [3:0]\SRL_SIG_reg[1][7]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire [3:0]\i_fu_76_reg[7] ;
  wire icmp_ln79_fu_141_p2_carry__0;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_rows_c14_channel_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [11:0]out;
  wire push;
  wire sel;
  wire start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .I1(in_mat_rows_c14_channel_full_n),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(push));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1__9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(Q),
        .I3(CO),
        .I4(empty_n_reg_1),
        .I5(push),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_76[0]_i_1__0 
       (.I0(CO),
        .I1(Q),
        .O(sel));
  LUT6 #(
    .INIT(64'hFFFFFBFBFF0CFB08)) 
    icmp_ln79_fu_141_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .I4(\SRL_SIG_reg[1]_1 [15]),
        .I5(\SRL_SIG_reg[0]_0 [15]),
        .O(\SRL_SIG_reg[1][14]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFBFBFF0CFB08)) 
    icmp_ln79_fu_141_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(\SRL_SIG_reg[1]_1 [13]),
        .I5(\SRL_SIG_reg[0]_0 [13]),
        .O(\SRL_SIG_reg[1][14]_0 [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln79_fu_141_p2_carry__0_i_3
       (.I0(out[11]),
        .I1(D[11]),
        .I2(\SRL_SIG_reg[0]_0 [10]),
        .I3(icmp_ln79_fu_141_p2_carry__0),
        .I4(\SRL_SIG_reg[1]_1 [10]),
        .I5(out[10]),
        .O(\SRL_SIG_reg[1][14]_0 [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln79_fu_141_p2_carry__0_i_4
       (.I0(out[9]),
        .I1(D[9]),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(icmp_ln79_fu_141_p2_carry__0),
        .I4(\SRL_SIG_reg[1]_1 [8]),
        .I5(out[8]),
        .O(\SRL_SIG_reg[1][14]_0 [0]));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    icmp_ln79_fu_141_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(\SRL_SIG_reg[1]_1 [15]),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    icmp_ln79_fu_141_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\SRL_SIG_reg[1]_1 [13]),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln79_fu_141_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(icmp_ln79_fu_141_p2_carry__0),
        .I2(\SRL_SIG_reg[0]_0 [11]),
        .I3(out[11]),
        .I4(D[10]),
        .I5(out[10]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln79_fu_141_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(icmp_ln79_fu_141_p2_carry__0),
        .I2(\SRL_SIG_reg[0]_0 [9]),
        .I3(out[9]),
        .I4(D[8]),
        .I5(out[8]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [23]),
        .I5(\SRL_SIG_reg[1]_1 [22]),
        .O(\SRL_SIG_reg[0][23]_0 [3]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [21]),
        .I5(\SRL_SIG_reg[1]_1 [20]),
        .O(\SRL_SIG_reg[0][23]_0 [2]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [19]),
        .I5(\SRL_SIG_reg[1]_1 [18]),
        .O(\SRL_SIG_reg[0][23]_0 [1]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [17]),
        .I5(\SRL_SIG_reg[1]_1 [16]),
        .O(\SRL_SIG_reg[0][23]_0 [0]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[1]_1 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .I5(\SRL_SIG_reg[0]_0 [23]),
        .O(\SRL_SIG_reg[1][22]_0 [3]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[1]_1 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .I5(\SRL_SIG_reg[0]_0 [21]),
        .O(\SRL_SIG_reg[1][22]_0 [2]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[1]_1 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .I5(\SRL_SIG_reg[0]_0 [19]),
        .O(\SRL_SIG_reg[1][22]_0 [1]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[1]_1 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .I5(\SRL_SIG_reg[0]_0 [17]),
        .O(\SRL_SIG_reg[1][22]_0 [0]));
  LUT6 #(
    .INIT(64'h5033505050005050)) 
    icmp_ln79_fu_141_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(\SRL_SIG_reg[1]_1 [31]),
        .I2(\SRL_SIG_reg[0]_0 [30]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [30]),
        .O(\SRL_SIG_reg[0][31]_1 [3]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [29]),
        .I5(\SRL_SIG_reg[1]_1 [28]),
        .O(\SRL_SIG_reg[0][31]_1 [2]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [27]),
        .I5(\SRL_SIG_reg[1]_1 [26]),
        .O(\SRL_SIG_reg[0][31]_1 [1]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln79_fu_141_p2_carry__2_i_4
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [25]),
        .I5(\SRL_SIG_reg[1]_1 [24]),
        .O(\SRL_SIG_reg[0][31]_1 [0]));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    icmp_ln79_fu_141_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(\SRL_SIG_reg[1]_1 [31]),
        .I2(\SRL_SIG_reg[0]_0 [30]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [30]),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[1]_1 [29]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [28]),
        .I5(\SRL_SIG_reg[0]_0 [29]),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[1]_1 [27]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [26]),
        .I5(\SRL_SIG_reg[0]_0 [27]),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln79_fu_141_p2_carry__2_i_8
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[1]_1 [25]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [24]),
        .I5(\SRL_SIG_reg[0]_0 [25]),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln79_fu_141_p2_carry_i_1
       (.I0(out[7]),
        .I1(D[7]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(icmp_ln79_fu_141_p2_carry__0),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .I5(out[6]),
        .O(\i_fu_76_reg[7] [3]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln79_fu_141_p2_carry_i_2
       (.I0(out[5]),
        .I1(D[5]),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(icmp_ln79_fu_141_p2_carry__0),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .I5(out[4]),
        .O(\i_fu_76_reg[7] [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln79_fu_141_p2_carry_i_3
       (.I0(out[3]),
        .I1(D[3]),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(icmp_ln79_fu_141_p2_carry__0),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .I5(out[2]),
        .O(\i_fu_76_reg[7] [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln79_fu_141_p2_carry_i_4
       (.I0(out[1]),
        .I1(D[1]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(icmp_ln79_fu_141_p2_carry__0),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .I5(out[0]),
        .O(\i_fu_76_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln79_fu_141_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(icmp_ln79_fu_141_p2_carry__0),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(out[7]),
        .I4(D[6]),
        .I5(out[6]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln79_fu_141_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(icmp_ln79_fu_141_p2_carry__0),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(out[5]),
        .I4(D[4]),
        .I5(out[4]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln79_fu_141_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(icmp_ln79_fu_141_p2_carry__0),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(out[3]),
        .I4(D[2]),
        .I5(out[2]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln79_fu_141_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(icmp_ln79_fu_141_p2_carry__0),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(out[1]),
        .I4(D[0]),
        .I5(out[0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(empty_n_reg_1),
        .I1(CO),
        .I2(Q),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(Q),
        .I3(CO),
        .I4(empty_n_reg_1),
        .I5(mOutPtr[1]),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF8F00000F8F0F8F0)) 
    start_once_reg_i_1
       (.I0(empty_n_reg_1),
        .I1(in_mat_cols_c15_channel_empty_n),
        .I2(start_once_reg),
        .I3(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .I4(CO),
        .I5(Q),
        .O(empty_n_reg));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_ShiftReg_14
   (\SRL_SIG_reg[0][15]_0 ,
    mOutPtr,
    \img_width_reg_73_reg[15] ,
    push,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[0][15]_0 ;
  input [0:0]mOutPtr;
  input \img_width_reg_73_reg[15] ;
  input push;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \img_width_reg_73_reg[15] ;
  wire [0:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][15]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\SRL_SIG_reg[0][15]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][15]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][15]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[15]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][15]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][15]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][15]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][15]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][15]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][15]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_73[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(mOutPtr),
        .I2(\img_width_reg_73_reg[15] ),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d2_S_ShiftReg_15
   (push,
    \SRL_SIG_reg[0][31]_0 ,
    \SRL_SIG_reg[0][31]_1 ,
    \SRL_SIG_reg[0][23]_0 ,
    \SRL_SIG_reg[1][22]_0 ,
    S,
    D,
    \SRL_SIG_reg[0][15]_0 ,
    DI,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel,
    in_mat_cols_c15_channel_full_n,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    mOutPtr,
    icmp_ln81_fu_107_p2_carry__0_i_7_0,
    icmp_ln81_fu_107_p2_carry,
    icmp_ln81_fu_107_p2_carry__0_i_7_1,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    ap_loop_init_int,
    \SRL_SIG_reg[0][31]_2 ,
    ap_clk);
  output push;
  output [3:0]\SRL_SIG_reg[0][31]_0 ;
  output [3:0]\SRL_SIG_reg[0][31]_1 ;
  output [3:0]\SRL_SIG_reg[0][23]_0 ;
  output [3:0]\SRL_SIG_reg[1][22]_0 ;
  output [3:0]S;
  output [15:0]D;
  output [3:0]\SRL_SIG_reg[0][15]_0 ;
  output [1:0]DI;
  input ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  input in_mat_cols_c15_channel_full_n;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [1:0]mOutPtr;
  input [11:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  input icmp_ln81_fu_107_p2_carry;
  input icmp_ln81_fu_107_p2_carry__0_i_7_1;
  input grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input ap_loop_init_int;
  input [31:0]\SRL_SIG_reg[0][31]_2 ;
  input ap_clk;

  wire [15:0]D;
  wire [1:0]DI;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][15]_0 ;
  wire [3:0]\SRL_SIG_reg[0][23]_0 ;
  wire [3:0]\SRL_SIG_reg[0][31]_0 ;
  wire [3:0]\SRL_SIG_reg[0][31]_1 ;
  wire [31:0]\SRL_SIG_reg[0][31]_2 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_loop_init_int;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire icmp_ln81_fu_107_p2_carry;
  wire icmp_ln81_fu_107_p2_carry__0_i_10_n_9;
  wire [11:0]icmp_ln81_fu_107_p2_carry__0_i_7_0;
  wire icmp_ln81_fu_107_p2_carry__0_i_7_1;
  wire icmp_ln81_fu_107_p2_carry__0_i_9_n_9;
  wire icmp_ln81_fu_107_p2_carry_i_12_n_9;
  wire icmp_ln81_fu_107_p2_carry_i_13_n_9;
  wire icmp_ln81_fu_107_p2_carry_i_14_n_9;
  wire icmp_ln81_fu_107_p2_carry_i_9_n_9;
  wire in_mat_cols_c15_channel_full_n;
  wire [1:0]mOutPtr;
  wire push;

  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .I1(in_mat_cols_c15_channel_full_n),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(push));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_2 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFBFF0CFB08)) 
    icmp_ln81_fu_107_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .I4(\SRL_SIG_reg[1]_1 [15]),
        .I5(\SRL_SIG_reg[0]_0 [15]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h1DE2E2E21D1D1D1D)) 
    icmp_ln81_fu_107_p2_carry__0_i_10
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I2(\SRL_SIG_reg[1]_1 [9]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[9]),
        .O(icmp_ln81_fu_107_p2_carry__0_i_10_n_9));
  LUT6 #(
    .INIT(64'hFFFFFBFBFF0CFB08)) 
    icmp_ln81_fu_107_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(\SRL_SIG_reg[1]_1 [13]),
        .I5(\SRL_SIG_reg[0]_0 [13]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    icmp_ln81_fu_107_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(\SRL_SIG_reg[1]_1 [15]),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    icmp_ln81_fu_107_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\SRL_SIG_reg[1]_1 [13]),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT6 #(
    .INIT(64'h08A2080808A2A2A2)) 
    icmp_ln81_fu_107_p2_carry__0_i_7
       (.I0(icmp_ln81_fu_107_p2_carry__0_i_9_n_9),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_0[10]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I5(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT6 #(
    .INIT(64'h08A2080808A2A2A2)) 
    icmp_ln81_fu_107_p2_carry__0_i_8
       (.I0(icmp_ln81_fu_107_p2_carry__0_i_10_n_9),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_0[8]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I5(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT6 #(
    .INIT(64'h1DE2E2E21D1D1D1D)) 
    icmp_ln81_fu_107_p2_carry__0_i_9
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[11]),
        .O(icmp_ln81_fu_107_p2_carry__0_i_9_n_9));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [23]),
        .I5(\SRL_SIG_reg[1]_1 [22]),
        .O(\SRL_SIG_reg[0][23]_0 [3]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [21]),
        .I5(\SRL_SIG_reg[1]_1 [20]),
        .O(\SRL_SIG_reg[0][23]_0 [2]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [19]),
        .I5(\SRL_SIG_reg[1]_1 [18]),
        .O(\SRL_SIG_reg[0][23]_0 [1]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [17]),
        .I5(\SRL_SIG_reg[1]_1 [16]),
        .O(\SRL_SIG_reg[0][23]_0 [0]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[1]_1 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .I5(\SRL_SIG_reg[0]_0 [23]),
        .O(\SRL_SIG_reg[1][22]_0 [3]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[1]_1 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .I5(\SRL_SIG_reg[0]_0 [21]),
        .O(\SRL_SIG_reg[1][22]_0 [2]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[1]_1 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .I5(\SRL_SIG_reg[0]_0 [19]),
        .O(\SRL_SIG_reg[1][22]_0 [1]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[1]_1 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .I5(\SRL_SIG_reg[0]_0 [17]),
        .O(\SRL_SIG_reg[1][22]_0 [0]));
  LUT6 #(
    .INIT(64'h5033505050005050)) 
    icmp_ln81_fu_107_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(\SRL_SIG_reg[1]_1 [31]),
        .I2(\SRL_SIG_reg[0]_0 [30]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [30]),
        .O(\SRL_SIG_reg[0][31]_1 [3]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [29]),
        .I5(\SRL_SIG_reg[1]_1 [28]),
        .O(\SRL_SIG_reg[0][31]_1 [2]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [27]),
        .I5(\SRL_SIG_reg[1]_1 [26]),
        .O(\SRL_SIG_reg[0][31]_1 [1]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEE0EE)) 
    icmp_ln81_fu_107_p2_carry__2_i_4
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1]_1 [25]),
        .I5(\SRL_SIG_reg[1]_1 [24]),
        .O(\SRL_SIG_reg[0][31]_1 [0]));
  LUT6 #(
    .INIT(64'h0500050505330505)) 
    icmp_ln81_fu_107_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(\SRL_SIG_reg[1]_1 [31]),
        .I2(\SRL_SIG_reg[0]_0 [30]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(\SRL_SIG_reg[1]_1 [30]),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[1]_1 [29]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [28]),
        .I5(\SRL_SIG_reg[0]_0 [29]),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[1]_1 [27]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [26]),
        .I5(\SRL_SIG_reg[0]_0 [27]),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT6 #(
    .INIT(64'h001000100010FF1F)) 
    icmp_ln81_fu_107_p2_carry__2_i_8
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[1]_1 [25]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(\SRL_SIG_reg[0]_0 [24]),
        .I5(\SRL_SIG_reg[0]_0 [25]),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT6 #(
    .INIT(64'h1DE2E2E21D1D1D1D)) 
    icmp_ln81_fu_107_p2_carry_i_12
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[5]),
        .O(icmp_ln81_fu_107_p2_carry_i_12_n_9));
  LUT6 #(
    .INIT(64'h1DE2E2E21D1D1D1D)) 
    icmp_ln81_fu_107_p2_carry_i_13
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[3]),
        .O(icmp_ln81_fu_107_p2_carry_i_13_n_9));
  LUT6 #(
    .INIT(64'hE21D1D1DE2E2E2E2)) 
    icmp_ln81_fu_107_p2_carry_i_14
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[1]),
        .O(icmp_ln81_fu_107_p2_carry_i_14_n_9));
  LUT6 #(
    .INIT(64'h08A2080808A2A2A2)) 
    icmp_ln81_fu_107_p2_carry_i_5
       (.I0(icmp_ln81_fu_107_p2_carry_i_9_n_9),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_0[6]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I5(\SRL_SIG_reg[0]_0 [6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h08A2080808A2A2A2)) 
    icmp_ln81_fu_107_p2_carry_i_6
       (.I0(icmp_ln81_fu_107_p2_carry_i_12_n_9),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_0[4]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I5(\SRL_SIG_reg[0]_0 [4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h08A2080808A2A2A2)) 
    icmp_ln81_fu_107_p2_carry_i_7
       (.I0(icmp_ln81_fu_107_p2_carry_i_13_n_9),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_0[2]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I5(\SRL_SIG_reg[0]_0 [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0451040404515151)) 
    icmp_ln81_fu_107_p2_carry_i_8
       (.I0(icmp_ln81_fu_107_p2_carry_i_14_n_9),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_0[0]),
        .I2(icmp_ln81_fu_107_p2_carry),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I5(\SRL_SIG_reg[0]_0 [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h1DE2E2E21D1D1D1D)) 
    icmp_ln81_fu_107_p2_carry_i_9
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(icmp_ln81_fu_107_p2_carry__0_i_7_1),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln81_fu_107_p2_carry__0_i_7_0[7]),
        .O(icmp_ln81_fu_107_p2_carry_i_9_n_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d4_S
   (p_dstgx_cols_channel_empty_n,
    p_dstgx_cols_channel_full_n,
    ap_sync_reg_channel_write_p_dstgx_cols_channel_reg,
    out,
    SS,
    ap_clk,
    ap_sync_reg_channel_write_p_dstgx_cols_channel,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    ap_sync_reg_channel_write_in_mat_cols_c15_channel,
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3,
    in_mat_cols_c15_channel_full_n,
    \mOutPtr_reg[2]_0 ,
    in,
    CO,
    Q);
  output p_dstgx_cols_channel_empty_n;
  output p_dstgx_cols_channel_full_n;
  output ap_sync_reg_channel_write_p_dstgx_cols_channel_reg;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3;
  input in_mat_cols_c15_channel_full_n;
  input \mOutPtr_reg[2]_0 ;
  input [15:0]in;
  input [0:0]CO;
  input [0:0]Q;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_in_mat_cols_c15_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel_reg;
  wire empty_n_i_1__13_n_9;
  wire full_n_i_1__13_n_9;
  wire [15:0]in;
  wire in_mat_cols_c15_channel_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [15:0]out;
  wire p_dstgx_cols_channel_empty_n;
  wire p_dstgx_cols_channel_full_n;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d4_S_ShiftReg_11 U_scharr_accel_fifo_w32_d4_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_p_dstgx_cols_channel(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .\empty_reg_439_reg[15] (p_dstgx_cols_channel_full_n),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .push(push));
  LUT5 #(
    .INIT(32'h5F115F1F)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_6
       (.I0(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .I1(p_dstgx_cols_channel_full_n),
        .I2(ap_sync_reg_channel_write_in_mat_cols_c15_channel),
        .I3(ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3),
        .I4(in_mat_cols_c15_channel_full_n),
        .O(ap_sync_reg_channel_write_p_dstgx_cols_channel_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__13
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(push),
        .I5(p_dstgx_cols_channel_empty_n),
        .O(empty_n_i_1__13_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_9),
        .Q(p_dstgx_cols_channel_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__13
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(push),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(p_dstgx_cols_channel_full_n),
        .O(full_n_i_1__13_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_9),
        .Q(p_dstgx_cols_channel_full_n),
        .S(SS));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[0]_i_1 
       (.I0(p_dstgx_cols_channel_empty_n),
        .I1(Q),
        .I2(CO),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7E77777781888888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(CO),
        .I3(Q),
        .I4(p_dstgx_cols_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d4_S_7
   (p_dstgx_rows_channel_empty_n,
    p_dstgx_rows_channel_full_n,
    ap_sync_reg_channel_write_p_dstgx_rows_channel,
    ap_sync_reg_channel_write_dst_1_rows_channel_reg,
    out,
    SS,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_0,
    \trunc_ln119_reg_424_reg[15] ,
    in_mat_rows_c14_channel_full_n,
    ap_sync_reg_channel_write_in_mat_rows_c14_channel,
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_1,
    \mOutPtr_reg[2]_0 ,
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    push,
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_0,
    D,
    CO,
    Q);
  output p_dstgx_rows_channel_empty_n;
  output p_dstgx_rows_channel_full_n;
  output ap_sync_reg_channel_write_p_dstgx_rows_channel;
  output ap_sync_reg_channel_write_dst_1_rows_channel_reg;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_0;
  input \trunc_ln119_reg_424_reg[15] ;
  input in_mat_rows_c14_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_1;
  input \mOutPtr_reg[2]_0 ;
  input ap_sync_reg_channel_write_p_dstgx_rows_channel_reg;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input push;
  input ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_0;
  input [15:0]D;
  input [0:0]CO;
  input [0:0]Q;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire ap_sync_reg_channel_write_dst_1_rows_channel_reg;
  wire ap_sync_reg_channel_write_in_mat_rows_c14_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_0;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_1;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4_n_9;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel_reg;
  wire ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_0;
  wire empty_n_i_1__12_n_9;
  wire full_n_i_1__12_n_9;
  wire in_mat_rows_c14_channel_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire \mOutPtr[2]_i_1_n_9 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [15:0]out;
  wire p_dstgx_rows_channel_empty_n;
  wire p_dstgx_rows_channel_full_n;
  wire push;
  wire push_0;
  wire \trunc_ln119_reg_424_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d4_S_ShiftReg U_scharr_accel_fifo_w32_d4_S_ShiftReg
       (.D(D),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .mOutPtr(mOutPtr),
        .out(out),
        .push_0(push_0),
        .\trunc_ln119_reg_424_reg[15] (\trunc_ln119_reg_424_reg[15] ),
        .\trunc_ln119_reg_424_reg[15]_0 (p_dstgx_rows_channel_full_n));
  LUT5 #(
    .INIT(32'hAAAA22A2)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_1
       (.I0(ap_sync_reg_channel_write_dst_1_rows_channel_reg),
        .I1(ap_rst_n),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(ap_sync_reg_channel_write_p_dstgx_rows_channel));
  LUT6 #(
    .INIT(64'h00001110FFFFFFFF)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3
       (.I0(ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4_n_9),
        .I1(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg),
        .I2(ap_sync_reg_channel_write_dst_1_rows_channel),
        .I3(push),
        .I4(ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_0),
        .I5(ap_rst_n),
        .O(ap_sync_reg_channel_write_dst_1_rows_channel_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D0DCDFF)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4
       (.I0(p_dstgx_rows_channel_full_n),
        .I1(ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_0),
        .I2(\trunc_ln119_reg_424_reg[15] ),
        .I3(in_mat_rows_c14_channel_full_n),
        .I4(ap_sync_reg_channel_write_in_mat_rows_c14_channel),
        .I5(ap_sync_reg_channel_write_p_dstgx_cols_channel_i_3_1),
        .O(ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4_n_9));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__12
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(push_0),
        .I5(p_dstgx_rows_channel_empty_n),
        .O(empty_n_i_1__12_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_9),
        .Q(p_dstgx_rows_channel_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__12
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(push_0),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(p_dstgx_rows_channel_full_n),
        .O(full_n_i_1__12_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_9),
        .Q(p_dstgx_rows_channel_full_n),
        .S(SS));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[0]_i_1 
       (.I0(p_dstgx_rows_channel_empty_n),
        .I1(Q),
        .I2(CO),
        .I3(push_0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h7E77777781888888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push_0),
        .I2(CO),
        .I3(Q),
        .I4(p_dstgx_rows_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_9 ));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push_0),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_9 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d4_S_ShiftReg
   (push_0,
    out,
    \trunc_ln119_reg_424_reg[15] ,
    \trunc_ln119_reg_424_reg[15]_0 ,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    mOutPtr,
    D,
    ap_clk);
  output push_0;
  output [15:0]out;
  input \trunc_ln119_reg_424_reg[15] ;
  input \trunc_ln119_reg_424_reg[15]_0 ;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [2:0]mOutPtr;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [1:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire push_0;
  wire \trunc_ln119_reg_424_reg[15] ;
  wire \trunc_ln119_reg_424_reg[15]_0 ;

  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(\trunc_ln119_reg_424_reg[15] ),
        .I1(\trunc_ln119_reg_424_reg[15]_0 ),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_rows_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(D[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d4_S_ShiftReg_11
   (push,
    out,
    ap_sync_reg_channel_write_p_dstgx_cols_channel,
    \empty_reg_439_reg[15] ,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    mOutPtr,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel;
  input \empty_reg_439_reg[15] ;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [2:0]mOutPtr;
  input [15:0]in;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel;
  wire \empty_reg_439_reg[15] ;
  wire [15:0]in;
  wire [2:0]mOutPtr;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(ap_sync_reg_channel_write_p_dstgx_cols_channel),
        .I1(\empty_reg_439_reg[15] ),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\p_dstgx_cols_channel_U/U_scharr_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d5_S
   (alpha_c_empty_n,
    alpha_c_full_n,
    out,
    SS,
    ap_clk,
    push,
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
    Q,
    E);
  output alpha_c_empty_n;
  output alpha_c_full_n;
  output [31:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  input [31:0]Q;
  input [0:0]E;

  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SS;
  wire accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
  wire alpha_c_empty_n;
  wire alpha_c_full_n;
  wire ap_clk;
  wire empty_n_i_1__3_n_9;
  wire empty_n_i_2__0_n_9;
  wire full_n_i_1__3_n_9;
  wire full_n_i_2__1_n_9;
  wire \mOutPtr[2]_i_1__4_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire [3:0]p_1_out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d5_S_ShiftReg_21 U_scharr_accel_fifo_w32_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .\alpha_read_reg_374_reg[31] (Q),
        .ap_clk(ap_clk),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    empty_n_i_1__3
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(empty_n_i_2__0_n_9),
        .I3(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I4(push),
        .I5(alpha_c_empty_n),
        .O(empty_n_i_1__3_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_9),
        .Q(alpha_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFF4F44444444)) 
    full_n_i_1__3
       (.I0(push),
        .I1(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I2(full_n_i_2__1_n_9),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[3]),
        .I5(alpha_c_full_n),
        .O(full_n_i_1__3_n_9));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    full_n_i_2__1
       (.I0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(full_n_i_2__1_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_9),
        .Q(alpha_c_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__9 
       (.I0(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h9AAAAA65)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[2]),
        .I1(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .I2(push),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_9 ));
  LUT6 #(
    .INIT(64'hAAA9AAA96AAAAAA9)) 
    \mOutPtr[3]_i_2__3 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(push),
        .I5(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read),
        .O(p_1_out[3]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_9 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d5_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d5_S_4
   (p_dst_cols_channel_empty_n,
    p_dst_cols_channel_full_n,
    push,
    out,
    SS,
    ap_clk,
    CO,
    Q,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    empty_n_reg_0,
    full_n,
    in);
  output p_dst_cols_channel_empty_n;
  output p_dst_cols_channel_full_n;
  output push;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input empty_n_reg_0;
  input full_n;
  input [15:0]in;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire empty_n_i_1__6_n_9;
  wire empty_n_i_2__3_n_9;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__6_n_9;
  wire full_n_i_3__0_n_9;
  wire [15:0]in;
  wire mOutPtr17_out;
  wire \mOutPtr[2]_i_1__3_n_9 ;
  wire \mOutPtr[3]_i_1__2_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire [3:0]p_1_out;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_cols_channel_full_n;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d5_S_ShiftReg_12 U_scharr_accel_fifo_w32_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_p_dst_cols_channel(ap_sync_reg_channel_write_p_dst_cols_channel),
        .in(in),
        .out(out),
        .p_dst_cols_channel_full_n(p_dst_cols_channel_full_n),
        .sel(push));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    empty_n_i_1__6
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(empty_n_i_2__3_n_9),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(p_dst_cols_channel_empty_n),
        .O(empty_n_i_1__6_n_9));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__3
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_9),
        .Q(p_dst_cols_channel_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    full_n_i_1__6
       (.I0(full_n),
        .I1(full_n_i_3__0_n_9),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[3]),
        .I4(p_dst_cols_channel_full_n),
        .O(full_n_i_1__6_n_9));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    full_n_i_3__0
       (.I0(p_dst_cols_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(push),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(full_n_i_3__0_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_9),
        .Q(p_dst_cols_channel_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  LUT6 #(
    .INIT(64'h20FFDF00DF0020FF)) 
    \mOutPtr[1]_i_1__8 
       (.I0(p_dst_cols_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(push),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_9 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mOutPtr[3]_i_1__2 
       (.I0(push),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_cols_channel_empty_n),
        .O(\mOutPtr[3]_i_1__2_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr17_out),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \mOutPtr[3]_i_3__2 
       (.I0(push),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_cols_channel_empty_n),
        .O(mOutPtr17_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_9 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_9 ),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_9 ),
        .D(\mOutPtr[2]_i_1__3_n_9 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_9 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d5_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d5_S_5
   (p_dst_rows_channel_empty_n,
    p_dst_rows_channel_full_n,
    push,
    full_n_reg_0,
    out,
    SS,
    ap_clk,
    CO,
    Q,
    ap_sync_reg_channel_write_p_dst_rows_channel,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    empty_n_reg_0,
    full_n,
    in);
  output p_dst_rows_channel_empty_n;
  output p_dst_rows_channel_full_n;
  output push;
  output full_n_reg_0;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input ap_sync_reg_channel_write_p_dst_rows_channel;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input empty_n_reg_0;
  input full_n;
  input [15:0]in;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire empty_n_i_1__5_n_9;
  wire empty_n_i_2__2_n_9;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__5_n_9;
  wire full_n_i_3_n_9;
  wire full_n_reg_0;
  wire [15:0]in;
  wire mOutPtr17_out;
  wire \mOutPtr[2]_i_1__2_n_9 ;
  wire \mOutPtr[3]_i_1__0_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire [3:0]p_1_out;
  wire p_dst_rows_channel_empty_n;
  wire p_dst_rows_channel_full_n;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d5_S_ShiftReg U_scharr_accel_fifo_w32_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_p_dst_rows_channel(ap_sync_reg_channel_write_p_dst_rows_channel),
        .\height_reg_165_reg[0] (p_dst_rows_channel_full_n),
        .in(in),
        .out(out),
        .sel(push));
  LUT5 #(
    .INIT(32'h000055F7)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_5
       (.I0(p_dst_rows_channel_full_n),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_p_dst_rows_channel),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    empty_n_i_1__5
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(empty_n_i_2__2_n_9),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(p_dst_rows_channel_empty_n),
        .O(empty_n_i_1__5_n_9));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__2
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_9),
        .Q(p_dst_rows_channel_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    full_n_i_1__5
       (.I0(full_n),
        .I1(full_n_i_3_n_9),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[3]),
        .I4(p_dst_rows_channel_full_n),
        .O(full_n_i_1__5_n_9));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    full_n_i_3
       (.I0(p_dst_rows_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(push),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(full_n_i_3_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_9),
        .Q(p_dst_rows_channel_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  LUT6 #(
    .INIT(64'h20FFDF00DF0020FF)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_dst_rows_channel_empty_n),
        .I1(CO),
        .I2(Q),
        .I3(push),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr17_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_9 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \mOutPtr[3]_i_1__0 
       (.I0(push),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_rows_channel_empty_n),
        .O(\mOutPtr[3]_i_1__0_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr17_out),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \mOutPtr[3]_i_3__0 
       (.I0(push),
        .I1(Q),
        .I2(CO),
        .I3(p_dst_rows_channel_empty_n),
        .O(mOutPtr17_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_9 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_9 ),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_9 ),
        .D(\mOutPtr[2]_i_1__2_n_9 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_9 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d5_S_ShiftReg
   (sel,
    out,
    ap_sync_reg_channel_write_p_dst_rows_channel,
    \height_reg_165_reg[0] ,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    Q,
    in,
    ap_clk);
  output sel;
  output [15:0]out;
  input ap_sync_reg_channel_write_p_dst_rows_channel;
  input \height_reg_165_reg[0] ;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_p_dst_rows_channel;
  wire \height_reg_165_reg[0] ;
  wire [15:0]in;
  wire [15:0]out;
  wire sel;

  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(ap_sync_reg_channel_write_p_dst_rows_channel),
        .I1(\height_reg_165_reg[0] ),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_rows_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d5_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d5_S_ShiftReg_12
   (sel,
    out,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    p_dst_cols_channel_full_n,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    Q,
    in,
    ap_clk);
  output sel;
  output [15:0]out;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input p_dst_cols_channel_full_n;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire [15:0]in;
  wire [15:0]out;
  wire p_dst_cols_channel_full_n;
  wire sel;

  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I1(p_dst_cols_channel_full_n),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\p_dst_cols_channel_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d5_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d5_S_ShiftReg_21
   (out,
    Q,
    push,
    \alpha_read_reg_374_reg[31] ,
    ap_clk);
  output [31:0]out;
  input [3:0]Q;
  input push;
  input [31:0]\alpha_read_reg_374_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire [31:0]\alpha_read_reg_374_reg[31] ;
  wire ap_clk;
  wire [31:0]out;
  wire push;

  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\alpha_c_U/U_scharr_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\alpha_read_reg_374_reg[31] [9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d6_S
   (dst_1_cols_channel_empty_n,
    dst_1_cols_channel_full_n,
    push,
    ap_sync_reg_channel_write_dst_1_cols_channel_reg,
    S,
    out,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    DI,
    ap_clk_3,
    ap_clk_4,
    ap_clk_5,
    ap_clk_6,
    ap_clk_7,
    ap_clk_8,
    ap_clk_9,
    ap_clk_10,
    ap_clk_11,
    D,
    SS,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    ap_sync_reg_channel_write_p_dst_cols_channel,
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4,
    p_dst_cols_channel_full_n,
    empty_n_reg_0,
    full_n_reg_0,
    in,
    E);
  output dst_1_cols_channel_empty_n;
  output dst_1_cols_channel_full_n;
  output push;
  output ap_sync_reg_channel_write_dst_1_cols_channel_reg;
  output [3:0]S;
  output [30:0]out;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output [3:0]ap_clk_2;
  output [1:0]DI;
  output [1:0]ap_clk_3;
  output [3:0]ap_clk_4;
  output [3:0]ap_clk_5;
  output [3:0]ap_clk_6;
  output [3:0]ap_clk_7;
  output [3:0]ap_clk_8;
  output [3:0]ap_clk_9;
  output [3:0]ap_clk_10;
  output [2:0]ap_clk_11;
  output [0:0]D;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input ap_sync_reg_channel_write_p_dst_cols_channel;
  input ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4;
  input p_dst_cols_channel_full_n;
  input empty_n_reg_0;
  input full_n_reg_0;
  input [31:0]in;
  input [0:0]E;

  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]S;
  wire [0:0]SS;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_10;
  wire [2:0]ap_clk_11;
  wire [3:0]ap_clk_2;
  wire [1:0]ap_clk_3;
  wire [3:0]ap_clk_4;
  wire [3:0]ap_clk_5;
  wire [3:0]ap_clk_6;
  wire [3:0]ap_clk_7;
  wire [3:0]ap_clk_8;
  wire [3:0]ap_clk_9;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire ap_sync_reg_channel_write_dst_1_cols_channel_reg;
  wire ap_sync_reg_channel_write_p_dst_cols_channel;
  wire ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_cols_channel_full_n;
  wire empty_n_i_1__8_n_9;
  wire empty_n_i_2__5_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__8_n_9;
  wire full_n_reg_0;
  wire [31:0]in;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [30:0]out;
  wire [3:0]p_1_out;
  wire p_dst_cols_channel_full_n;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d6_S_ShiftReg_18 U_scharr_accel_fifo_w32_d6_S_ShiftReg
       (.D(D),
        .DI(DI),
        .Q(mOutPtr_reg),
        .S(S),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_10(ap_clk_10),
        .ap_clk_11(ap_clk_11),
        .ap_clk_2(ap_clk_2),
        .ap_clk_3(ap_clk_3),
        .ap_clk_4(ap_clk_4),
        .ap_clk_5(ap_clk_5),
        .ap_clk_6(ap_clk_6),
        .ap_clk_7(ap_clk_7),
        .ap_clk_8(ap_clk_8),
        .ap_clk_9(ap_clk_9),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_cols_channel(ap_sync_reg_channel_write_dst_1_cols_channel),
        .empty_n_reg(dst_1_cols_channel_full_n),
        .in(in),
        .out(out),
        .sel(push));
  LUT5 #(
    .INIT(32'h5F115F1F)) 
    ap_sync_reg_channel_write_p_dstgx_cols_channel_i_8
       (.I0(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I1(dst_1_cols_channel_full_n),
        .I2(ap_sync_reg_channel_write_p_dst_cols_channel),
        .I3(ap_sync_reg_channel_write_p_dstgx_cols_channel_i_4),
        .I4(p_dst_cols_channel_full_n),
        .O(ap_sync_reg_channel_write_dst_1_cols_channel_reg));
  LUT6 #(
    .INIT(64'hFFFFFF00FFFEFF00)) 
    empty_n_i_1__8
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(empty_n_i_2__5_n_9),
        .I3(push),
        .I4(dst_1_cols_channel_empty_n),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1__8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__5
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .O(empty_n_i_2__5_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_9),
        .Q(dst_1_cols_channel_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__8
       (.I0(empty_n_i_2__5_n_9),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(push),
        .I4(full_n_reg_0),
        .I5(dst_1_cols_channel_full_n),
        .O(full_n_i_1__8_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_9),
        .Q(dst_1_cols_channel_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hB4D2)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d6_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d6_S_0
   (dst_1_rows_channel_empty_n,
    dst_1_rows_channel_full_n,
    push,
    S,
    out,
    D,
    ap_clk_0,
    ap_clk_1,
    DI,
    ap_clk_2,
    ap_clk_3,
    ap_clk_4,
    ap_clk_5,
    ap_clk_6,
    ap_clk_7,
    SS,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    icmp_ln104_fu_131_p2_carry__0,
    empty_n_reg_0,
    full_n_reg_0,
    icmp_ln104_fu_131_p2_carry__2_i_1,
    E);
  output dst_1_rows_channel_empty_n;
  output dst_1_rows_channel_full_n;
  output push;
  output [3:0]S;
  output [11:0]out;
  output [0:0]D;
  output [3:0]ap_clk_0;
  output [2:0]ap_clk_1;
  output [3:0]DI;
  output [3:0]ap_clk_2;
  output [1:0]ap_clk_3;
  output [3:0]ap_clk_4;
  output [3:0]ap_clk_5;
  output [3:0]ap_clk_6;
  output [3:0]ap_clk_7;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input [11:0]icmp_ln104_fu_131_p2_carry__0;
  input empty_n_reg_0;
  input full_n_reg_0;
  input [31:0]icmp_ln104_fu_131_p2_carry__2_i_1;
  input [0:0]E;

  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]S;
  wire [0:0]SS;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [2:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [1:0]ap_clk_3;
  wire [3:0]ap_clk_4;
  wire [3:0]ap_clk_5;
  wire [3:0]ap_clk_6;
  wire [3:0]ap_clk_7;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire dst_1_rows_channel_empty_n;
  wire dst_1_rows_channel_full_n;
  wire empty_n_i_1__7_n_9;
  wire empty_n_i_2__4_n_9;
  wire empty_n_reg_0;
  wire full_n_i_1__7_n_9;
  wire full_n_reg_0;
  wire [11:0]icmp_ln104_fu_131_p2_carry__0;
  wire [31:0]icmp_ln104_fu_131_p2_carry__2_i_1;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [11:0]out;
  wire [3:0]p_1_out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d6_S_ShiftReg_16 U_scharr_accel_fifo_w32_d6_S_ShiftReg
       (.D(D),
        .DI(DI),
        .Q(mOutPtr_reg),
        .S(S),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .ap_clk_3(ap_clk_3),
        .ap_clk_4(ap_clk_4),
        .ap_clk_5(ap_clk_5),
        .ap_clk_6(ap_clk_6),
        .ap_clk_7(ap_clk_7),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry2_proc_U0_ap_ready(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_dst_1_rows_channel(ap_sync_reg_channel_write_dst_1_rows_channel),
        .dst_1_rows_channel_full_n(dst_1_rows_channel_full_n),
        .icmp_ln104_fu_131_p2_carry__0(icmp_ln104_fu_131_p2_carry__0),
        .icmp_ln104_fu_131_p2_carry__2_i_1_0(icmp_ln104_fu_131_p2_carry__2_i_1),
        .out(out),
        .sel(push));
  LUT6 #(
    .INIT(64'hFFFFFF00FFFEFF00)) 
    empty_n_i_1__7
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(empty_n_i_2__4_n_9),
        .I3(push),
        .I4(dst_1_rows_channel_empty_n),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1__7_n_9));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__4
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .O(empty_n_i_2__4_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_9),
        .Q(dst_1_rows_channel_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__7
       (.I0(empty_n_i_2__4_n_9),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(push),
        .I4(full_n_reg_0),
        .I5(dst_1_rows_channel_full_n),
        .O(full_n_i_1__7_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_9),
        .Q(dst_1_rows_channel_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hB4D2)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d6_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d6_S_9
   (shift_c_empty_n,
    shift_c_full_n,
    S,
    out,
    \int_shift_reg[7] ,
    \int_shift_reg[11] ,
    \int_shift_reg[15] ,
    \int_shift_reg[19] ,
    \int_shift_reg[23] ,
    \int_shift_reg[27] ,
    \int_shift_reg[31] ,
    rev_fu_108_p2,
    SS,
    ap_clk,
    push,
    convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
    alpha_c_full_n,
    \mOutPtr_reg[0]_0 ,
    ap_start,
    in);
  output shift_c_empty_n;
  output shift_c_full_n;
  output [3:0]S;
  output [30:0]out;
  output [3:0]\int_shift_reg[7] ;
  output [3:0]\int_shift_reg[11] ;
  output [3:0]\int_shift_reg[15] ;
  output [3:0]\int_shift_reg[19] ;
  output [3:0]\int_shift_reg[23] ;
  output [3:0]\int_shift_reg[27] ;
  output [3:0]\int_shift_reg[31] ;
  output rev_fu_108_p2;
  input [0:0]SS;
  input ap_clk;
  input push;
  input convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  input alpha_c_full_n;
  input \mOutPtr_reg[0]_0 ;
  input ap_start;
  input [31:0]in;

  wire [3:0]S;
  wire [0:0]SS;
  wire alpha_c_full_n;
  wire ap_clk;
  wire ap_start;
  wire convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
  wire empty_n_i_1__4_n_9;
  wire empty_n_i_2__1_n_9;
  wire full_n_i_1__4_n_9;
  wire [31:0]in;
  wire [3:0]\int_shift_reg[11] ;
  wire [3:0]\int_shift_reg[15] ;
  wire [3:0]\int_shift_reg[19] ;
  wire [3:0]\int_shift_reg[23] ;
  wire [3:0]\int_shift_reg[27] ;
  wire [3:0]\int_shift_reg[31] ;
  wire [3:0]\int_shift_reg[7] ;
  wire \mOutPtr[3]_i_1__4_n_9 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [30:0]out;
  wire [3:0]p_1_out;
  wire push;
  wire rev_fu_108_p2;
  wire shift_c_empty_n;
  wire shift_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d6_S_ShiftReg U_scharr_accel_fifo_w32_d6_S_ShiftReg
       (.Q(mOutPtr_reg),
        .S(S),
        .ap_clk(ap_clk),
        .in(in),
        .\int_shift_reg[11] (\int_shift_reg[11] ),
        .\int_shift_reg[15] (\int_shift_reg[15] ),
        .\int_shift_reg[19] (\int_shift_reg[19] ),
        .\int_shift_reg[23] (\int_shift_reg[23] ),
        .\int_shift_reg[27] (\int_shift_reg[27] ),
        .\int_shift_reg[31] (\int_shift_reg[31] ),
        .\int_shift_reg[7] (\int_shift_reg[7] ),
        .out(out),
        .push(push),
        .rev_fu_108_p2(rev_fu_108_p2));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__4
       (.I0(empty_n_i_2__1_n_9),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I4(push),
        .I5(shift_c_empty_n),
        .O(empty_n_i_1__4_n_9));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .O(empty_n_i_2__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_9),
        .Q(shift_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFBFF00F000F0)) 
    full_n_i_1__4
       (.I0(empty_n_i_2__1_n_9),
        .I1(mOutPtr_reg[2]),
        .I2(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I3(push),
        .I4(mOutPtr_reg[1]),
        .I5(shift_c_full_n),
        .O(full_n_i_1__4_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_9),
        .Q(shift_c_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hBF40F40B)) 
    \mOutPtr[2]_i_1__1 
       (.I0(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \mOutPtr[3]_i_1__4 
       (.I0(shift_c_full_n),
        .I1(alpha_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_start),
        .I4(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .O(\mOutPtr[3]_i_1__4_n_9 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA9A9AAA9)) 
    \mOutPtr[3]_i_2__4 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(push),
        .I4(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read),
        .I5(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_9 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_9 ),
        .D(p_1_out[1]),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_9 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_9 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d6_S_ShiftReg
   (S,
    out,
    \int_shift_reg[7] ,
    \int_shift_reg[11] ,
    \int_shift_reg[15] ,
    \int_shift_reg[19] ,
    \int_shift_reg[23] ,
    \int_shift_reg[27] ,
    \int_shift_reg[31] ,
    rev_fu_108_p2,
    Q,
    push,
    in,
    ap_clk);
  output [3:0]S;
  output [30:0]out;
  output [3:0]\int_shift_reg[7] ;
  output [3:0]\int_shift_reg[11] ;
  output [3:0]\int_shift_reg[15] ;
  output [3:0]\int_shift_reg[19] ;
  output [3:0]\int_shift_reg[23] ;
  output [3:0]\int_shift_reg[27] ;
  output [3:0]\int_shift_reg[31] ;
  output rev_fu_108_p2;
  input [3:0]Q;
  input push;
  input [31:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [3:0]S;
  wire [2:0]addr;
  wire ap_clk;
  wire [31:0]in;
  wire [3:0]\int_shift_reg[11] ;
  wire [3:0]\int_shift_reg[15] ;
  wire [3:0]\int_shift_reg[19] ;
  wire [3:0]\int_shift_reg[23] ;
  wire [3:0]\int_shift_reg[27] ;
  wire [3:0]\int_shift_reg[31] ;
  wire [3:0]\int_shift_reg[7] ;
  wire [30:0]out;
  wire push;
  wire rev_fu_108_p2;

  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\shift_c_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_170[0]_i_1 
       (.I0(out[30]),
        .O(rev_fu_108_p2));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__0_i_1
       (.I0(out[6]),
        .O(\int_shift_reg[7] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__0_i_2
       (.I0(out[5]),
        .O(\int_shift_reg[7] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__0_i_3
       (.I0(out[4]),
        .O(\int_shift_reg[7] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__0_i_4
       (.I0(out[3]),
        .O(\int_shift_reg[7] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__1_i_1
       (.I0(out[10]),
        .O(\int_shift_reg[11] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__1_i_2
       (.I0(out[9]),
        .O(\int_shift_reg[11] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__1_i_3
       (.I0(out[8]),
        .O(\int_shift_reg[11] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__1_i_4
       (.I0(out[7]),
        .O(\int_shift_reg[11] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__2_i_1
       (.I0(out[14]),
        .O(\int_shift_reg[15] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__2_i_2
       (.I0(out[13]),
        .O(\int_shift_reg[15] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__2_i_3
       (.I0(out[12]),
        .O(\int_shift_reg[15] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__2_i_4
       (.I0(out[11]),
        .O(\int_shift_reg[15] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__3_i_1
       (.I0(out[18]),
        .O(\int_shift_reg[19] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__3_i_2
       (.I0(out[17]),
        .O(\int_shift_reg[19] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__3_i_3
       (.I0(out[16]),
        .O(\int_shift_reg[19] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__3_i_4
       (.I0(out[15]),
        .O(\int_shift_reg[19] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__4_i_1
       (.I0(out[22]),
        .O(\int_shift_reg[23] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__4_i_2
       (.I0(out[21]),
        .O(\int_shift_reg[23] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__4_i_3
       (.I0(out[20]),
        .O(\int_shift_reg[23] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__4_i_4
       (.I0(out[19]),
        .O(\int_shift_reg[23] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__5_i_1
       (.I0(out[26]),
        .O(\int_shift_reg[27] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__5_i_2
       (.I0(out[25]),
        .O(\int_shift_reg[27] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__5_i_3
       (.I0(out[24]),
        .O(\int_shift_reg[27] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__5_i_4
       (.I0(out[23]),
        .O(\int_shift_reg[27] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__6_i_1
       (.I0(out[30]),
        .O(\int_shift_reg[31] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__6_i_2
       (.I0(out[29]),
        .O(\int_shift_reg[31] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__6_i_3
       (.I0(out[28]),
        .O(\int_shift_reg[31] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry__6_i_4
       (.I0(out[27]),
        .O(\int_shift_reg[31] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry_i_1
       (.I0(out[2]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry_i_2
       (.I0(out[1]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i377_i_fu_114_p2_carry_i_3
       (.I0(out[0]),
        .O(S[1]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d6_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d6_S_ShiftReg_16
   (sel,
    S,
    out,
    D,
    ap_clk_0,
    ap_clk_1,
    DI,
    ap_clk_2,
    ap_clk_3,
    ap_clk_4,
    ap_clk_5,
    ap_clk_6,
    ap_clk_7,
    dst_1_rows_channel_full_n,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    ap_sync_reg_channel_write_dst_1_rows_channel,
    icmp_ln104_fu_131_p2_carry__0,
    Q,
    icmp_ln104_fu_131_p2_carry__2_i_1_0,
    ap_clk);
  output sel;
  output [3:0]S;
  output [11:0]out;
  output [0:0]D;
  output [3:0]ap_clk_0;
  output [2:0]ap_clk_1;
  output [3:0]DI;
  output [3:0]ap_clk_2;
  output [1:0]ap_clk_3;
  output [3:0]ap_clk_4;
  output [3:0]ap_clk_5;
  output [3:0]ap_clk_6;
  output [3:0]ap_clk_7;
  input dst_1_rows_channel_full_n;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input ap_sync_reg_channel_write_dst_1_rows_channel;
  input [11:0]icmp_ln104_fu_131_p2_carry__0;
  input [3:0]Q;
  input [31:0]icmp_ln104_fu_131_p2_carry__2_i_1_0;
  input ap_clk;

  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire [2:0]addr;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [2:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [1:0]ap_clk_3;
  wire [3:0]ap_clk_4;
  wire [3:0]ap_clk_5;
  wire [3:0]ap_clk_6;
  wire [3:0]ap_clk_7;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_rows_channel;
  wire [31:12]dst_1_rows_channel_dout;
  wire dst_1_rows_channel_full_n;
  wire [11:0]icmp_ln104_fu_131_p2_carry__0;
  wire [31:0]icmp_ln104_fu_131_p2_carry__2_i_1_0;
  wire [11:0]out;
  wire sel;

  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h0000AA08)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(dst_1_rows_channel_full_n),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_dst_1_rows_channel),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[12]),
        .Q(dst_1_rows_channel_dout[12]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[13]),
        .Q(dst_1_rows_channel_dout[13]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[14]),
        .Q(dst_1_rows_channel_dout[14]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[15]),
        .Q(dst_1_rows_channel_dout[15]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[16]),
        .Q(dst_1_rows_channel_dout[16]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[17]),
        .Q(dst_1_rows_channel_dout[17]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[18]),
        .Q(dst_1_rows_channel_dout[18]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[19]),
        .Q(dst_1_rows_channel_dout[19]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[20]),
        .Q(dst_1_rows_channel_dout[20]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[21]),
        .Q(dst_1_rows_channel_dout[21]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[22]),
        .Q(dst_1_rows_channel_dout[22]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[23]),
        .Q(dst_1_rows_channel_dout[23]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[24]),
        .Q(dst_1_rows_channel_dout[24]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[25]),
        .Q(dst_1_rows_channel_dout[25]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[26]),
        .Q(dst_1_rows_channel_dout[26]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[27]),
        .Q(dst_1_rows_channel_dout[27]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[28]),
        .Q(dst_1_rows_channel_dout[28]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[29]),
        .Q(dst_1_rows_channel_dout[29]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[30]),
        .Q(dst_1_rows_channel_dout[30]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[31]),
        .Q(dst_1_rows_channel_dout[31]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_rows_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(icmp_ln104_fu_131_p2_carry__2_i_1_0[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__0_i_1
       (.I0(dst_1_rows_channel_dout[15]),
        .I1(dst_1_rows_channel_dout[14]),
        .O(ap_clk_2[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__0_i_2
       (.I0(dst_1_rows_channel_dout[13]),
        .I1(dst_1_rows_channel_dout[12]),
        .O(ap_clk_2[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln104_fu_131_p2_carry__0_i_3
       (.I0(out[11]),
        .I1(icmp_ln104_fu_131_p2_carry__0[11]),
        .I2(out[10]),
        .I3(icmp_ln104_fu_131_p2_carry__0[10]),
        .O(ap_clk_2[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln104_fu_131_p2_carry__0_i_4
       (.I0(out[9]),
        .I1(icmp_ln104_fu_131_p2_carry__0[9]),
        .I2(out[8]),
        .I3(icmp_ln104_fu_131_p2_carry__0[8]),
        .O(ap_clk_2[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__0_i_5
       (.I0(dst_1_rows_channel_dout[14]),
        .I1(dst_1_rows_channel_dout[15]),
        .O(ap_clk_3[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__0_i_6
       (.I0(dst_1_rows_channel_dout[12]),
        .I1(dst_1_rows_channel_dout[13]),
        .O(ap_clk_3[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__1_i_1
       (.I0(dst_1_rows_channel_dout[23]),
        .I1(dst_1_rows_channel_dout[22]),
        .O(ap_clk_4[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__1_i_2
       (.I0(dst_1_rows_channel_dout[21]),
        .I1(dst_1_rows_channel_dout[20]),
        .O(ap_clk_4[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__1_i_3
       (.I0(dst_1_rows_channel_dout[19]),
        .I1(dst_1_rows_channel_dout[18]),
        .O(ap_clk_4[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__1_i_4
       (.I0(dst_1_rows_channel_dout[17]),
        .I1(dst_1_rows_channel_dout[16]),
        .O(ap_clk_4[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__1_i_5
       (.I0(dst_1_rows_channel_dout[22]),
        .I1(dst_1_rows_channel_dout[23]),
        .O(ap_clk_5[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__1_i_6
       (.I0(dst_1_rows_channel_dout[20]),
        .I1(dst_1_rows_channel_dout[21]),
        .O(ap_clk_5[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__1_i_7
       (.I0(dst_1_rows_channel_dout[18]),
        .I1(dst_1_rows_channel_dout[19]),
        .O(ap_clk_5[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__1_i_8
       (.I0(dst_1_rows_channel_dout[16]),
        .I1(dst_1_rows_channel_dout[17]),
        .O(ap_clk_5[0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln104_fu_131_p2_carry__2_i_1
       (.I0(dst_1_rows_channel_dout[30]),
        .I1(dst_1_rows_channel_dout[31]),
        .O(ap_clk_6[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__2_i_2
       (.I0(dst_1_rows_channel_dout[29]),
        .I1(dst_1_rows_channel_dout[28]),
        .O(ap_clk_6[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__2_i_3
       (.I0(dst_1_rows_channel_dout[27]),
        .I1(dst_1_rows_channel_dout[26]),
        .O(ap_clk_6[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln104_fu_131_p2_carry__2_i_4
       (.I0(dst_1_rows_channel_dout[25]),
        .I1(dst_1_rows_channel_dout[24]),
        .O(ap_clk_6[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__2_i_5
       (.I0(dst_1_rows_channel_dout[30]),
        .I1(dst_1_rows_channel_dout[31]),
        .O(ap_clk_7[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__2_i_6
       (.I0(dst_1_rows_channel_dout[28]),
        .I1(dst_1_rows_channel_dout[29]),
        .O(ap_clk_7[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__2_i_7
       (.I0(dst_1_rows_channel_dout[26]),
        .I1(dst_1_rows_channel_dout[27]),
        .O(ap_clk_7[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln104_fu_131_p2_carry__2_i_8
       (.I0(dst_1_rows_channel_dout[24]),
        .I1(dst_1_rows_channel_dout[25]),
        .O(ap_clk_7[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln104_fu_131_p2_carry_i_1
       (.I0(out[7]),
        .I1(icmp_ln104_fu_131_p2_carry__0[7]),
        .I2(out[6]),
        .I3(icmp_ln104_fu_131_p2_carry__0[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln104_fu_131_p2_carry_i_2
       (.I0(out[5]),
        .I1(icmp_ln104_fu_131_p2_carry__0[5]),
        .I2(out[4]),
        .I3(icmp_ln104_fu_131_p2_carry__0[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln104_fu_131_p2_carry_i_3
       (.I0(out[3]),
        .I1(icmp_ln104_fu_131_p2_carry__0[3]),
        .I2(out[2]),
        .I3(icmp_ln104_fu_131_p2_carry__0[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln104_fu_131_p2_carry_i_4
       (.I0(out[1]),
        .I1(icmp_ln104_fu_131_p2_carry__0[1]),
        .I2(out[0]),
        .I3(icmp_ln104_fu_131_p2_carry__0[0]),
        .O(DI[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__0_i_1
       (.I0(out[8]),
        .O(ap_clk_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__0_i_2
       (.I0(out[7]),
        .O(ap_clk_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__0_i_3
       (.I0(out[6]),
        .O(ap_clk_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__0_i_4
       (.I0(out[5]),
        .O(ap_clk_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__1_i_1
       (.I0(out[11]),
        .O(ap_clk_1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__1_i_2
       (.I0(out[10]),
        .O(ap_clk_1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry__1_i_3
       (.I0(out[9]),
        .O(ap_clk_1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry_i_1
       (.I0(out[4]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry_i_2
       (.I0(out[3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry_i_3
       (.I0(out[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_fu_112_p2_carry_i_4
       (.I0(out[1]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[0]_i_1 
       (.I0(out[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w32_d6_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w32_d6_S_ShiftReg_18
   (sel,
    S,
    out,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    DI,
    ap_clk_3,
    ap_clk_4,
    ap_clk_5,
    ap_clk_6,
    ap_clk_7,
    ap_clk_8,
    ap_clk_9,
    ap_clk_10,
    ap_clk_11,
    D,
    ap_sync_reg_channel_write_dst_1_cols_channel,
    empty_n_reg,
    ap_start,
    ap_sync_reg_Block_entry2_proc_U0_ap_ready,
    ap_done_reg,
    Q,
    in,
    ap_clk);
  output sel;
  output [3:0]S;
  output [30:0]out;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output [3:0]ap_clk_2;
  output [1:0]DI;
  output [1:0]ap_clk_3;
  output [3:0]ap_clk_4;
  output [3:0]ap_clk_5;
  output [3:0]ap_clk_6;
  output [3:0]ap_clk_7;
  output [3:0]ap_clk_8;
  output [3:0]ap_clk_9;
  output [3:0]ap_clk_10;
  output [2:0]ap_clk_11;
  output [0:0]D;
  input ap_sync_reg_channel_write_dst_1_cols_channel;
  input empty_n_reg;
  input ap_start;
  input ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  input ap_done_reg;
  input [3:0]Q;
  input [31:0]in;
  input ap_clk;

  wire [0:0]D;
  wire [1:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire [2:0]addr;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_10;
  wire [2:0]ap_clk_11;
  wire [3:0]ap_clk_2;
  wire [1:0]ap_clk_3;
  wire [3:0]ap_clk_4;
  wire [3:0]ap_clk_5;
  wire [3:0]ap_clk_6;
  wire [3:0]ap_clk_7;
  wire [3:0]ap_clk_8;
  wire [3:0]ap_clk_9;
  wire ap_done_reg;
  wire ap_start;
  wire ap_sync_reg_Block_entry2_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_dst_1_cols_channel;
  wire [31:31]dst_1_cols_channel_dout;
  wire empty_n_reg;
  wire [31:0]in;
  wire [30:0]out;
  wire sel;

  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h44440040)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(ap_sync_reg_channel_write_dst_1_cols_channel),
        .I1(empty_n_reg),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_entry2_proc_U0_ap_ready),
        .I4(ap_done_reg),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(dst_1_cols_channel_dout));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\dst_1_cols_channel_U/U_scharr_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__0_i_1
       (.I0(out[15]),
        .I1(out[14]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__0_i_2
       (.I0(out[13]),
        .I1(out[12]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__0_i_5
       (.I0(out[14]),
        .I1(out[15]),
        .O(ap_clk_3[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__0_i_6
       (.I0(out[12]),
        .I1(out[13]),
        .O(ap_clk_3[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_1
       (.I0(out[23]),
        .I1(out[22]),
        .O(ap_clk_5[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_2
       (.I0(out[21]),
        .I1(out[20]),
        .O(ap_clk_5[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_3
       (.I0(out[19]),
        .I1(out[18]),
        .O(ap_clk_5[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__1_i_4
       (.I0(out[17]),
        .I1(out[16]),
        .O(ap_clk_5[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_5
       (.I0(out[22]),
        .I1(out[23]),
        .O(ap_clk_6[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_6
       (.I0(out[20]),
        .I1(out[21]),
        .O(ap_clk_6[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_7
       (.I0(out[18]),
        .I1(out[19]),
        .O(ap_clk_6[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__1_i_8
       (.I0(out[16]),
        .I1(out[17]),
        .O(ap_clk_6[0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln106_fu_149_p2_carry__2_i_1
       (.I0(out[30]),
        .I1(dst_1_cols_channel_dout),
        .O(ap_clk_9[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__2_i_2
       (.I0(out[29]),
        .I1(out[28]),
        .O(ap_clk_9[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__2_i_3
       (.I0(out[27]),
        .I1(out[26]),
        .O(ap_clk_9[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln106_fu_149_p2_carry__2_i_4
       (.I0(out[25]),
        .I1(out[24]),
        .O(ap_clk_9[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_5
       (.I0(out[30]),
        .I1(dst_1_cols_channel_dout),
        .O(ap_clk_10[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_6
       (.I0(out[28]),
        .I1(out[29]),
        .O(ap_clk_10[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_7
       (.I0(out[26]),
        .I1(out[27]),
        .O(ap_clk_10[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln106_fu_149_p2_carry__2_i_8
       (.I0(out[24]),
        .I1(out[25]),
        .O(ap_clk_10[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__0_i_1
       (.I0(out[8]),
        .O(ap_clk_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__0_i_2
       (.I0(out[7]),
        .O(ap_clk_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__0_i_3
       (.I0(out[6]),
        .O(ap_clk_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__0_i_4
       (.I0(out[5]),
        .O(ap_clk_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__1_i_1
       (.I0(out[12]),
        .O(ap_clk_1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__1_i_2
       (.I0(out[11]),
        .O(ap_clk_1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__1_i_3
       (.I0(out[10]),
        .O(ap_clk_1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__1_i_4
       (.I0(out[9]),
        .O(ap_clk_1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__2_i_1
       (.I0(out[16]),
        .O(ap_clk_2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__2_i_2
       (.I0(out[15]),
        .O(ap_clk_2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__2_i_3
       (.I0(out[14]),
        .O(ap_clk_2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__2_i_4
       (.I0(out[13]),
        .O(ap_clk_2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__3_i_1
       (.I0(out[20]),
        .O(ap_clk_4[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__3_i_2
       (.I0(out[19]),
        .O(ap_clk_4[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__3_i_3
       (.I0(out[18]),
        .O(ap_clk_4[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__3_i_4
       (.I0(out[17]),
        .O(ap_clk_4[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__4_i_1
       (.I0(out[24]),
        .O(ap_clk_7[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__4_i_2
       (.I0(out[23]),
        .O(ap_clk_7[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__4_i_3
       (.I0(out[22]),
        .O(ap_clk_7[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__4_i_4
       (.I0(out[21]),
        .O(ap_clk_7[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__5_i_1
       (.I0(out[28]),
        .O(ap_clk_8[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__5_i_2
       (.I0(out[27]),
        .O(ap_clk_8[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__5_i_3
       (.I0(out[26]),
        .O(ap_clk_8[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__5_i_4
       (.I0(out[25]),
        .O(ap_clk_8[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__6_i_1
       (.I0(dst_1_cols_channel_dout),
        .O(ap_clk_11[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__6_i_2
       (.I0(out[30]),
        .O(ap_clk_11[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry__6_i_3
       (.I0(out[29]),
        .O(ap_clk_11[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry_i_1
       (.I0(out[4]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry_i_2
       (.I0(out[3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry_i_3
       (.I0(out[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_106_p2_carry_i_4
       (.I0(out[1]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[0]_i_1 
       (.I0(out[0]),
        .O(D));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w8_d2_S
   (dst_1_data_empty_n,
    dst_1_data_full_n,
    D,
    SS,
    ap_clk,
    B_V_data_1_sel_wr01_out,
    push,
    ap_enable_reg_pp0_iter3,
    ap_block_pp0_stage0_subdone,
    Q,
    ap_enable_reg_pp0_iter1,
    img_out_TREADY_int_regslice,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][7] ,
    icmp_ln104_reg_211,
    ap_enable_reg_pp0_iter1_0,
    p_dst_data_empty_n);
  output dst_1_data_empty_n;
  output dst_1_data_full_n;
  output [7:0]D;
  input [0:0]SS;
  input ap_clk;
  input B_V_data_1_sel_wr01_out;
  input push;
  input ap_enable_reg_pp0_iter3;
  input ap_block_pp0_stage0_subdone;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input img_out_TREADY_int_regslice;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input icmp_ln104_reg_211;
  input ap_enable_reg_pp0_iter1_0;
  input p_dst_data_empty_n;

  wire B_V_data_1_sel_wr01_out;
  wire [7:0]D;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter3;
  wire dst_1_data_empty_n;
  wire dst_1_data_full_n;
  wire empty_n_i_1__14_n_9;
  wire full_n_i_1__14_n_9;
  wire icmp_ln104_reg_211;
  wire img_out_TREADY_int_regslice;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire p_dst_data_empty_n;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w8_d2_S_ShiftReg_17 U_scharr_accel_fifo_w8_d2_S_ShiftReg
       (.\B_V_data_1_payload_B_reg[0] (\mOutPtr_reg_n_9_[1] ),
        .\B_V_data_1_payload_B_reg[0]_0 (\mOutPtr_reg_n_9_[0] ),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .dst_1_data_full_n(dst_1_data_full_n),
        .icmp_ln104_reg_211(icmp_ln104_reg_211),
        .p_dst_data_empty_n(p_dst_data_empty_n),
        .push(push));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1__14
       (.I0(\mOutPtr_reg_n_9_[1] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(B_V_data_1_sel_wr01_out),
        .I3(push),
        .I4(dst_1_data_empty_n),
        .O(empty_n_i_1__14_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_9),
        .Q(dst_1_data_empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1__14
       (.I0(\mOutPtr_reg_n_9_[1] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(push),
        .I3(B_V_data_1_sel_wr01_out),
        .I4(dst_1_data_full_n),
        .O(full_n_i_1__14_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_9),
        .Q(dst_1_data_full_n),
        .S(SS));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \mOutPtr[0]_i_1 
       (.I0(push),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img_out_TREADY_int_regslice),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(dst_1_data_empty_n),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hDBBBBBBB24444444)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q),
        .I5(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w8_d2_S_6
   (p_dstgx_data_empty_n,
    p_dstgx_data_full_n,
    \SRL_SIG_reg[0][7] ,
    SS,
    ap_clk,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
    full_n_reg_0,
    E,
    D);
  output p_dstgx_data_empty_n;
  output p_dstgx_data_full_n;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input [0:0]SS;
  input ap_clk;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  input full_n_reg_0;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  wire ap_clk;
  wire empty_n_i_1__15_n_9;
  wire full_n_i_1__15_n_9;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__11_n_9 ;
  wire \mOutPtr[1]_i_1__11_n_9 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire p_dstgx_data_empty_n;
  wire p_dstgx_data_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w8_d2_S_ShiftReg_10 U_scharr_accel_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .p_reg_reg(\mOutPtr_reg_n_9_[1] ),
        .p_reg_reg_0(\mOutPtr_reg_n_9_[0] ));
  LUT6 #(
    .INIT(64'hFFF8FFFF00008888)) 
    empty_n_i_1__15
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgx_data_full_n),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .I4(full_n_reg_0),
        .I5(p_dstgx_data_empty_n),
        .O(empty_n_i_1__15_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_9),
        .Q(p_dstgx_data_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFFFCCC4)) 
    full_n_i_1__15
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgx_data_full_n),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .I4(full_n_reg_0),
        .O(full_n_i_1__15_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_9),
        .Q(p_dstgx_data_full_n),
        .S(SS));
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__11 
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgx_data_full_n),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hF87F0780)) 
    \mOutPtr[1]_i_1__11 
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgx_data_full_n),
        .I2(\mOutPtr_reg_n_9_[0] ),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w8_d2_S_8
   (p_dstgy_data_empty_n,
    p_dstgy_data_full_n,
    full_n_reg_0,
    B,
    SS,
    ap_clk,
    p_dstgx_data_full_n,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
    full_n_reg_1,
    E,
    D);
  output p_dstgy_data_empty_n;
  output p_dstgy_data_full_n;
  output full_n_reg_0;
  output [7:0]B;
  input [0:0]SS;
  input ap_clk;
  input p_dstgx_data_full_n;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  input full_n_reg_1;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  wire ap_clk;
  wire empty_n_i_1__16_n_9;
  wire full_n_i_1__16_n_9;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1__12_n_9 ;
  wire \mOutPtr[1]_i_1__12_n_9 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_empty_n;
  wire p_dstgy_data_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w8_d2_S_ShiftReg U_scharr_accel_fifo_w8_d2_S_ShiftReg
       (.B(B),
        .D(D),
        .E(E),
        .\ap_CS_fsm_reg[8] (p_dstgy_data_full_n),
        .ap_clk(ap_clk),
        .full_n_reg(full_n_reg_0),
        .mul_ln78_reg_194_reg(\mOutPtr_reg_n_9_[1] ),
        .mul_ln78_reg_194_reg_0(\mOutPtr_reg_n_9_[0] ),
        .p_dstgx_data_full_n(p_dstgx_data_full_n));
  LUT6 #(
    .INIT(64'hFFF8FFFF00008888)) 
    empty_n_i_1__16
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgy_data_full_n),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .I4(full_n_reg_1),
        .I5(p_dstgy_data_empty_n),
        .O(empty_n_i_1__16_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_9),
        .Q(p_dstgy_data_empty_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFFFFCCC4)) 
    full_n_i_1__16
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgy_data_full_n),
        .I2(\mOutPtr_reg_n_9_[1] ),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .I4(full_n_reg_1),
        .O(full_n_i_1__16_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_9),
        .Q(p_dstgy_data_full_n),
        .S(SS));
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__12 
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgy_data_full_n),
        .I2(full_n_reg_1),
        .I3(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hF87F0780)) 
    \mOutPtr[1]_i_1__12 
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgy_data_full_n),
        .I2(\mOutPtr_reg_n_9_[0] ),
        .I3(full_n_reg_1),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w8_d2_S_ShiftReg
   (full_n_reg,
    B,
    \ap_CS_fsm_reg[8] ,
    p_dstgx_data_full_n,
    mul_ln78_reg_194_reg,
    mul_ln78_reg_194_reg_0,
    E,
    D,
    ap_clk);
  output full_n_reg;
  output [7:0]B;
  input \ap_CS_fsm_reg[8] ;
  input p_dstgx_data_full_n;
  input mul_ln78_reg_194_reg;
  input mul_ln78_reg_194_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg_n_9_[0][0] ;
  wire \SRL_SIG_reg_n_9_[0][1] ;
  wire \SRL_SIG_reg_n_9_[0][2] ;
  wire \SRL_SIG_reg_n_9_[0][3] ;
  wire \SRL_SIG_reg_n_9_[0][4] ;
  wire \SRL_SIG_reg_n_9_[0][5] ;
  wire \SRL_SIG_reg_n_9_[0][6] ;
  wire \SRL_SIG_reg_n_9_[0][7] ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire \SRL_SIG_reg_n_9_[1][1] ;
  wire \SRL_SIG_reg_n_9_[1][2] ;
  wire \SRL_SIG_reg_n_9_[1][3] ;
  wire \SRL_SIG_reg_n_9_[1][4] ;
  wire \SRL_SIG_reg_n_9_[1][5] ;
  wire \SRL_SIG_reg_n_9_[1][6] ;
  wire \SRL_SIG_reg_n_9_[1][7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire full_n_reg;
  wire mul_ln78_reg_194_reg;
  wire mul_ln78_reg_194_reg_0;
  wire p_dstgx_data_full_n;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_9_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_9_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_9_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_9_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_9_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_9_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_9_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_9_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][0] ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][1] ),
        .Q(\SRL_SIG_reg_n_9_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][2] ),
        .Q(\SRL_SIG_reg_n_9_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][3] ),
        .Q(\SRL_SIG_reg_n_9_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][4] ),
        .Q(\SRL_SIG_reg_n_9_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][5] ),
        .Q(\SRL_SIG_reg_n_9_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][6] ),
        .Q(\SRL_SIG_reg_n_9_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_9_[0][7] ),
        .Q(\SRL_SIG_reg_n_9_[1][7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(p_dstgx_data_full_n),
        .O(full_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_2
       (.I0(\SRL_SIG_reg_n_9_[0][7] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][7] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_3
       (.I0(\SRL_SIG_reg_n_9_[0][6] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][6] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_4
       (.I0(\SRL_SIG_reg_n_9_[0][5] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][5] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_5
       (.I0(\SRL_SIG_reg_n_9_[0][4] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][4] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_6
       (.I0(\SRL_SIG_reg_n_9_[0][3] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][3] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_7
       (.I0(\SRL_SIG_reg_n_9_[0][2] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][2] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_8
       (.I0(\SRL_SIG_reg_n_9_[0][1] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln78_reg_194_reg_i_9
       (.I0(\SRL_SIG_reg_n_9_[0][0] ),
        .I1(mul_ln78_reg_194_reg),
        .I2(mul_ln78_reg_194_reg_0),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w8_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w8_d2_S_ShiftReg_10
   (\SRL_SIG_reg[0][7]_0 ,
    p_reg_reg,
    p_reg_reg_0,
    E,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input p_reg_reg;
  input p_reg_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1] ;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [0]),
        .Q(\SRL_SIG_reg[1] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [1]),
        .Q(\SRL_SIG_reg[1] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [2]),
        .Q(\SRL_SIG_reg[1] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [3]),
        .Q(\SRL_SIG_reg[1] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [4]),
        .Q(\SRL_SIG_reg[1] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [5]),
        .Q(\SRL_SIG_reg[1] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [6]),
        .Q(\SRL_SIG_reg[1] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [7]),
        .Q(\SRL_SIG_reg[1] [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_1
       (.I0(\SRL_SIG_reg[0] [7]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2
       (.I0(\SRL_SIG_reg[0] [6]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3
       (.I0(\SRL_SIG_reg[0] [5]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4
       (.I0(\SRL_SIG_reg[0] [4]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5
       (.I0(\SRL_SIG_reg[0] [3]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6
       (.I0(\SRL_SIG_reg[0] [2]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7
       (.I0(\SRL_SIG_reg[0] [1]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8
       (.I0(\SRL_SIG_reg[0] [0]),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[1] [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_fifo_w8_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fifo_w8_d2_S_ShiftReg_17
   (D,
    \B_V_data_1_payload_B_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    push,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    icmp_ln104_reg_211,
    ap_enable_reg_pp0_iter3,
    dst_1_data_full_n,
    ap_enable_reg_pp0_iter1_0,
    p_dst_data_empty_n,
    Q);
  output [7:0]D;
  input \B_V_data_1_payload_B_reg[0] ;
  input \B_V_data_1_payload_B_reg[0]_0 ;
  input push;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input icmp_ln104_reg_211;
  input ap_enable_reg_pp0_iter3;
  input dst_1_data_full_n;
  input ap_enable_reg_pp0_iter1_0;
  input p_dst_data_empty_n;
  input [0:0]Q;

  wire \B_V_data_1_payload_B_reg[0] ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire [7:0]D;
  wire [0:0]Q;
  wire \SRL_SIG[0][7]_i_1_n_9 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_9_[0][0] ;
  wire \SRL_SIG_reg_n_9_[0][1] ;
  wire \SRL_SIG_reg_n_9_[0][2] ;
  wire \SRL_SIG_reg_n_9_[0][3] ;
  wire \SRL_SIG_reg_n_9_[0][4] ;
  wire \SRL_SIG_reg_n_9_[0][5] ;
  wire \SRL_SIG_reg_n_9_[0][6] ;
  wire \SRL_SIG_reg_n_9_[0][7] ;
  wire \SRL_SIG_reg_n_9_[1][0] ;
  wire \SRL_SIG_reg_n_9_[1][1] ;
  wire \SRL_SIG_reg_n_9_[1][2] ;
  wire \SRL_SIG_reg_n_9_[1][3] ;
  wire \SRL_SIG_reg_n_9_[1][4] ;
  wire \SRL_SIG_reg_n_9_[1][5] ;
  wire \SRL_SIG_reg_n_9_[1][6] ;
  wire \SRL_SIG_reg_n_9_[1][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter3;
  wire dst_1_data_full_n;
  wire icmp_ln104_reg_211;
  wire p_dst_data_empty_n;
  wire push;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][0] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][1] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][2] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][3] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][4] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][5] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg_n_9_[0][6] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg_n_9_[0][7] ),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_9_[1][7] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h8080008000000000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(icmp_ln104_reg_211),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(dst_1_data_full_n),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(p_dst_data_empty_n),
        .I5(Q),
        .O(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg_n_9_[0][0] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg_n_9_[0][1] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg_n_9_[0][2] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg_n_9_[0][3] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg_n_9_[0][4] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg_n_9_[0][5] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg_n_9_[0][6] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg_n_9_[0][7] ),
        .S(\SRL_SIG[0][7]_i_1_n_9 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][0] ),
        .Q(\SRL_SIG_reg_n_9_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][1] ),
        .Q(\SRL_SIG_reg_n_9_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][2] ),
        .Q(\SRL_SIG_reg_n_9_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][3] ),
        .Q(\SRL_SIG_reg_n_9_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][4] ),
        .Q(\SRL_SIG_reg_n_9_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][5] ),
        .Q(\SRL_SIG_reg_n_9_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][6] ),
        .Q(\SRL_SIG_reg_n_9_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_9_[0][7] ),
        .Q(\SRL_SIG_reg_n_9_[1][7] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init
   (ap_enable_reg_pp0_iter1_reg,
    SR,
    ap_done_reg1,
    D,
    DI,
    S,
    \sub_reg_164_reg[9] ,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg,
    \j_fu_72_reg[7] ,
    \j_fu_72_reg[11] ,
    SS,
    ap_clk,
    ap_rst_n,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    CO,
    clear,
    Q,
    \ap_CS_fsm_reg[2] ,
    ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    dst_1_data_empty_n,
    out,
    \j_fu_72_reg[11]_0 ,
    icmp_ln111_fu_161_p2_carry);
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]SR;
  output ap_done_reg1;
  output [1:0]D;
  output [1:0]DI;
  output [1:0]S;
  output [3:0]\sub_reg_164_reg[9] ;
  output [3:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  output [3:0]\j_fu_72_reg[7] ;
  output [11:0]\j_fu_72_reg[11] ;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input [0:0]CO;
  input clear;
  input [1:0]Q;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_done_cache_reg_0;
  input ap_done_cache_reg_1;
  input dst_1_data_empty_n;
  input [11:0]out;
  input [11:0]\j_fu_72_reg[11]_0 ;
  input [11:0]icmp_ln111_fu_161_p2_carry;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_9;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_9;
  wire ap_rst_n;
  wire clear;
  wire dst_1_data_empty_n;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire [3:0]grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  wire [11:0]icmp_ln111_fu_161_p2_carry;
  wire \j_fu_72[11]_i_5_n_9 ;
  wire \j_fu_72[11]_i_6_n_9 ;
  wire \j_fu_72[11]_i_7_n_9 ;
  wire \j_fu_72[4]_i_3_n_9 ;
  wire \j_fu_72[4]_i_4_n_9 ;
  wire \j_fu_72[4]_i_5_n_9 ;
  wire \j_fu_72[4]_i_6_n_9 ;
  wire \j_fu_72[8]_i_2_n_9 ;
  wire \j_fu_72[8]_i_3_n_9 ;
  wire \j_fu_72[8]_i_4_n_9 ;
  wire \j_fu_72[8]_i_5_n_9 ;
  wire [11:0]\j_fu_72_reg[11] ;
  wire [11:0]\j_fu_72_reg[11]_0 ;
  wire \j_fu_72_reg[11]_i_3_n_11 ;
  wire \j_fu_72_reg[11]_i_3_n_12 ;
  wire \j_fu_72_reg[4]_i_1_n_10 ;
  wire \j_fu_72_reg[4]_i_1_n_11 ;
  wire \j_fu_72_reg[4]_i_1_n_12 ;
  wire \j_fu_72_reg[4]_i_1_n_9 ;
  wire [3:0]\j_fu_72_reg[7] ;
  wire \j_fu_72_reg[8]_i_1_n_10 ;
  wire \j_fu_72_reg[8]_i_1_n_11 ;
  wire \j_fu_72_reg[8]_i_1_n_12 ;
  wire \j_fu_72_reg[8]_i_1_n_9 ;
  wire [11:0]out;
  wire [11:0]p_0_in;
  wire [3:0]\sub_reg_164_reg[9] ;
  wire [3:2]\NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(clear),
        .I1(ap_done_reg1),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(Q[0]),
        .I2(ap_done_reg1),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__3
       (.I0(ap_done_reg1),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_9),
        .Q(ap_done_cache),
        .R(SS));
  LUT5 #(
    .INIT(32'hB3BBBFBB)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(CO),
        .O(ap_loop_init_int_i_1__5_n_9));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ap_loop_init_int_i_2__0
       (.I0(ap_done_cache_reg_0),
        .I1(ap_done_cache_reg_1),
        .I2(Q[1]),
        .I3(dst_1_data_empty_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln106_fu_149_p2_carry__0_i_3
       (.I0(out[11]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_72_reg[11]_0 [11]),
        .I4(out[10]),
        .I5(\j_fu_72_reg[11]_0 [10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln106_fu_149_p2_carry__0_i_4
       (.I0(out[9]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_72_reg[11]_0 [9]),
        .I4(out[8]),
        .I5(\j_fu_72_reg[11]_0 [8]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln106_fu_149_p2_carry__0_i_7
       (.I0(\j_fu_72_reg[11]_0 [11]),
        .I1(out[11]),
        .I2(\j_fu_72_reg[11]_0 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[10]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln106_fu_149_p2_carry__0_i_8
       (.I0(\j_fu_72_reg[11]_0 [9]),
        .I1(out[9]),
        .I2(\j_fu_72_reg[11]_0 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[8]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln106_fu_149_p2_carry_i_1
       (.I0(out[7]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_72_reg[11]_0 [7]),
        .I4(out[6]),
        .I5(\j_fu_72_reg[11]_0 [6]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln106_fu_149_p2_carry_i_2
       (.I0(out[5]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_72_reg[11]_0 [5]),
        .I4(out[4]),
        .I5(\j_fu_72_reg[11]_0 [4]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln106_fu_149_p2_carry_i_3
       (.I0(out[3]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_72_reg[11]_0 [3]),
        .I4(out[2]),
        .I5(\j_fu_72_reg[11]_0 [2]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln106_fu_149_p2_carry_i_4
       (.I0(out[1]),
        .I1(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_72_reg[11]_0 [1]),
        .I4(out[0]),
        .I5(\j_fu_72_reg[11]_0 [0]),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln106_fu_149_p2_carry_i_5
       (.I0(\j_fu_72_reg[11]_0 [7]),
        .I1(out[7]),
        .I2(\j_fu_72_reg[11]_0 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[6]),
        .O(\j_fu_72_reg[7] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln106_fu_149_p2_carry_i_6
       (.I0(\j_fu_72_reg[11]_0 [5]),
        .I1(out[5]),
        .I2(\j_fu_72_reg[11]_0 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[4]),
        .O(\j_fu_72_reg[7] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln106_fu_149_p2_carry_i_7
       (.I0(\j_fu_72_reg[11]_0 [3]),
        .I1(out[3]),
        .I2(\j_fu_72_reg[11]_0 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[2]),
        .O(\j_fu_72_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln106_fu_149_p2_carry_i_8
       (.I0(\j_fu_72_reg[11]_0 [1]),
        .I1(out[1]),
        .I2(\j_fu_72_reg[11]_0 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[0]),
        .O(\j_fu_72_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_fu_161_p2_carry_i_1
       (.I0(icmp_ln111_fu_161_p2_carry[9]),
        .I1(p_0_in[9]),
        .I2(icmp_ln111_fu_161_p2_carry[11]),
        .I3(p_0_in[11]),
        .I4(p_0_in[10]),
        .I5(icmp_ln111_fu_161_p2_carry[10]),
        .O(\sub_reg_164_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_10
       (.I0(\j_fu_72_reg[11]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_11
       (.I0(\j_fu_72_reg[11]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_12
       (.I0(\j_fu_72_reg[11]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_13
       (.I0(\j_fu_72_reg[11]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_14
       (.I0(\j_fu_72_reg[11]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_15
       (.I0(\j_fu_72_reg[11]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_fu_161_p2_carry_i_2
       (.I0(icmp_ln111_fu_161_p2_carry[6]),
        .I1(p_0_in[6]),
        .I2(icmp_ln111_fu_161_p2_carry[8]),
        .I3(p_0_in[8]),
        .I4(p_0_in[7]),
        .I5(icmp_ln111_fu_161_p2_carry[7]),
        .O(\sub_reg_164_reg[9] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_fu_161_p2_carry_i_3
       (.I0(icmp_ln111_fu_161_p2_carry[3]),
        .I1(p_0_in[3]),
        .I2(icmp_ln111_fu_161_p2_carry[5]),
        .I3(p_0_in[5]),
        .I4(p_0_in[4]),
        .I5(icmp_ln111_fu_161_p2_carry[4]),
        .O(\sub_reg_164_reg[9] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_fu_161_p2_carry_i_4
       (.I0(p_0_in[0]),
        .I1(icmp_ln111_fu_161_p2_carry[0]),
        .I2(icmp_ln111_fu_161_p2_carry[1]),
        .I3(p_0_in[1]),
        .I4(icmp_ln111_fu_161_p2_carry[2]),
        .I5(p_0_in[2]),
        .O(\sub_reg_164_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_5
       (.I0(\j_fu_72_reg[11]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_6
       (.I0(\j_fu_72_reg[11]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_7
       (.I0(\j_fu_72_reg[11]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_8
       (.I0(\j_fu_72_reg[11]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln111_fu_161_p2_carry_i_9
       (.I0(\j_fu_72_reg[11]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[8]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_72[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_72_reg[11]_0 [0]),
        .O(\j_fu_72_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_72[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_done_reg1),
        .O(SR));
  LUT6 #(
    .INIT(64'h00000000D5550000)) 
    \j_fu_72[11]_i_4 
       (.I0(ap_done_cache_reg_0),
        .I1(ap_done_cache_reg_1),
        .I2(Q[1]),
        .I3(dst_1_data_empty_n),
        .I4(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(CO),
        .O(ap_done_reg1));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[11]_i_5 
       (.I0(\j_fu_72_reg[11]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[11]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[11]_i_6 
       (.I0(\j_fu_72_reg[11]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[11]_i_6_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[11]_i_7 
       (.I0(\j_fu_72_reg[11]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[11]_i_7_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[4]_i_2 
       (.I0(\j_fu_72_reg[11]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[4]_i_3 
       (.I0(\j_fu_72_reg[11]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[4]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[4]_i_4 
       (.I0(\j_fu_72_reg[11]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[4]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[4]_i_5 
       (.I0(\j_fu_72_reg[11]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[4]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[4]_i_6 
       (.I0(\j_fu_72_reg[11]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[4]_i_6_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[8]_i_2 
       (.I0(\j_fu_72_reg[11]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[8]_i_2_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[8]_i_3 
       (.I0(\j_fu_72_reg[11]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[8]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[8]_i_4 
       (.I0(\j_fu_72_reg[11]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[8]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_72[8]_i_5 
       (.I0(\j_fu_72_reg[11]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\j_fu_72[8]_i_5_n_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[11]_i_3 
       (.CI(\j_fu_72_reg[8]_i_1_n_9 ),
        .CO({\NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_fu_72_reg[11]_i_3_n_11 ,\j_fu_72_reg[11]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED [3],\j_fu_72_reg[11] [11:9]}),
        .S({1'b0,\j_fu_72[11]_i_5_n_9 ,\j_fu_72[11]_i_6_n_9 ,\j_fu_72[11]_i_7_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_72_reg[4]_i_1_n_9 ,\j_fu_72_reg[4]_i_1_n_10 ,\j_fu_72_reg[4]_i_1_n_11 ,\j_fu_72_reg[4]_i_1_n_12 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_fu_72_reg[11] [4:1]),
        .S({\j_fu_72[4]_i_3_n_9 ,\j_fu_72[4]_i_4_n_9 ,\j_fu_72[4]_i_5_n_9 ,\j_fu_72[4]_i_6_n_9 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_72_reg[8]_i_1 
       (.CI(\j_fu_72_reg[4]_i_1_n_9 ),
        .CO({\j_fu_72_reg[8]_i_1_n_9 ,\j_fu_72_reg[8]_i_1_n_10 ,\j_fu_72_reg[8]_i_1_n_11 ,\j_fu_72_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_fu_72_reg[11] [8:5]),
        .S({\j_fu_72[8]_i_2_n_9 ,\j_fu_72[8]_i_3_n_9 ,\j_fu_72[8]_i_4_n_9 ,\j_fu_72[8]_i_5_n_9 }));
endmodule

(* ORIG_REF_NAME = "scharr_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init_19
   (ap_rst_n_0,
    empty_n_reg,
    D,
    E,
    SR,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready,
    DI,
    S,
    \width_reg_160_reg[13] ,
    \width_reg_160_reg[13]_0 ,
    \col_fu_58_reg[12] ,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg,
    SS,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    CO,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    Q,
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0,
    shift_c_empty_n,
    p_dst_cols_channel_empty_n,
    p_dst_rows_channel_empty_n,
    p_dst_data_empty_n,
    dst_1_data_full_n,
    \col_fu_58_reg[0] ,
    icmp_ln81_fu_111_p2_carry__0,
    \col_fu_58_reg[12]_0 );
  output ap_rst_n_0;
  output empty_n_reg;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  output [3:0]DI;
  output [3:0]S;
  output [2:0]\width_reg_160_reg[13] ;
  output [2:0]\width_reg_160_reg[13]_0 ;
  output [12:0]\col_fu_58_reg[12] ;
  output grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input [0:0]CO;
  input grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [2:0]Q;
  input [0:0]grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0;
  input shift_c_empty_n;
  input p_dst_cols_channel_empty_n;
  input p_dst_rows_channel_empty_n;
  input p_dst_data_empty_n;
  input dst_1_data_full_n;
  input \col_fu_58_reg[0] ;
  input [13:0]icmp_ln81_fu_111_p2_carry__0;
  input [12:0]\col_fu_58_reg[12]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_2__0_n_9 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_9;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_9;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [12:0]ap_sig_allocacmp_col_5;
  wire \col_fu_58_reg[0] ;
  wire [12:0]\col_fu_58_reg[12] ;
  wire [12:0]\col_fu_58_reg[12]_0 ;
  wire \col_fu_58_reg[12]_i_3_n_10 ;
  wire \col_fu_58_reg[12]_i_3_n_11 ;
  wire \col_fu_58_reg[12]_i_3_n_12 ;
  wire \col_fu_58_reg[4]_i_1_n_10 ;
  wire \col_fu_58_reg[4]_i_1_n_11 ;
  wire \col_fu_58_reg[4]_i_1_n_12 ;
  wire \col_fu_58_reg[4]_i_1_n_9 ;
  wire \col_fu_58_reg[8]_i_1_n_10 ;
  wire \col_fu_58_reg[8]_i_1_n_11 ;
  wire \col_fu_58_reg[8]_i_1_n_12 ;
  wire \col_fu_58_reg[8]_i_1_n_9 ;
  wire dst_1_data_full_n;
  wire empty_n_reg;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
  wire grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg;
  wire [0:0]grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0;
  wire [13:0]icmp_ln81_fu_111_p2_carry__0;
  wire p_dst_cols_channel_empty_n;
  wire p_dst_data_empty_n;
  wire p_dst_rows_channel_empty_n;
  wire shift_c_empty_n;
  wire [2:0]\width_reg_160_reg[13] ;
  wire [2:0]\width_reg_160_reg[13]_0 ;
  wire [3:3]\NLW_col_fu_58_reg[12]_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0080008000FF0000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(shift_c_empty_n),
        .I1(p_dst_cols_channel_empty_n),
        .I2(p_dst_rows_channel_empty_n),
        .I3(Q[1]),
        .I4(\ap_CS_fsm[2]_i_2__0_n_9 ),
        .I5(Q[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h00D1)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_9 ),
        .I1(Q[1]),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0),
        .I3(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(Q[2]),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(empty_n_reg),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm[2]_i_2__0_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__2
       (.I0(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_9),
        .Q(ap_done_cache),
        .R(SS));
  LUT5 #(
    .INIT(32'hA0008888)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(CO),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(empty_n_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h00000000B0BB0000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(p_dst_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(dst_1_data_full_n),
        .I3(\col_fu_58_reg[0] ),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(CO),
        .O(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready));
  LUT5 #(
    .INIT(32'hBBF3FBF3)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(empty_n_reg),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_loop_init_int_i_1__4_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \buf_reg_201[9]_i_1 
       (.I0(p_dst_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(dst_1_data_full_n),
        .I3(\col_fu_58_reg[0] ),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_58[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_58_reg[12]_0 [0]),
        .O(\col_fu_58_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \col_fu_58[12]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I3(empty_n_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'h8A008A8A00000000)) 
    \col_fu_58[12]_i_2 
       (.I0(CO),
        .I1(p_dst_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(dst_1_data_full_n),
        .I4(\col_fu_58_reg[0] ),
        .I5(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_4 
       (.I0(\col_fu_58_reg[12]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_5 
       (.I0(\col_fu_58_reg[12]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_6 
       (.I0(\col_fu_58_reg[12]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[12]_i_7 
       (.I0(\col_fu_58_reg[12]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_2 
       (.I0(\col_fu_58_reg[12]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_3 
       (.I0(\col_fu_58_reg[12]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_4 
       (.I0(\col_fu_58_reg[12]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_5 
       (.I0(\col_fu_58_reg[12]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[4]_i_6 
       (.I0(\col_fu_58_reg[12]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_2 
       (.I0(\col_fu_58_reg[12]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_3 
       (.I0(\col_fu_58_reg[12]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_4 
       (.I0(\col_fu_58_reg[12]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_58[8]_i_5 
       (.I0(\col_fu_58_reg[12]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .O(ap_sig_allocacmp_col_5[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_58_reg[12]_i_3 
       (.CI(\col_fu_58_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_58_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_58_reg[12]_i_3_n_10 ,\col_fu_58_reg[12]_i_3_n_11 ,\col_fu_58_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_58_reg[12] [12:9]),
        .S(ap_sig_allocacmp_col_5[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_58_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_58_reg[4]_i_1_n_9 ,\col_fu_58_reg[4]_i_1_n_10 ,\col_fu_58_reg[4]_i_1_n_11 ,\col_fu_58_reg[4]_i_1_n_12 }),
        .CYINIT(ap_sig_allocacmp_col_5[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_58_reg[12] [4:1]),
        .S(ap_sig_allocacmp_col_5[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_58_reg[8]_i_1 
       (.CI(\col_fu_58_reg[4]_i_1_n_9 ),
        .CO({\col_fu_58_reg[8]_i_1_n_9 ,\col_fu_58_reg[8]_i_1_n_10 ,\col_fu_58_reg[8]_i_1_n_11 ,\col_fu_58_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_58_reg[12] [8:5]),
        .S(ap_sig_allocacmp_col_5[8:5]));
  LUT5 #(
    .INIT(32'hFF8C8C8C)) 
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_i_1
       (.I0(CO),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(empty_n_reg),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg_0),
        .I4(Q[1]),
        .O(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hFBBBAAAA)) 
    icmp_ln81_fu_111_p2_carry__0_i_2
       (.I0(icmp_ln81_fu_111_p2_carry__0[13]),
        .I1(\col_fu_58_reg[12]_0 [12]),
        .I2(ap_loop_init_int),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(icmp_ln81_fu_111_p2_carry__0[12]),
        .O(\width_reg_160_reg[13] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_111_p2_carry__0_i_3
       (.I0(icmp_ln81_fu_111_p2_carry__0[11]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_58_reg[12]_0 [11]),
        .I4(icmp_ln81_fu_111_p2_carry__0[10]),
        .I5(\col_fu_58_reg[12]_0 [10]),
        .O(\width_reg_160_reg[13] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_111_p2_carry__0_i_4
       (.I0(icmp_ln81_fu_111_p2_carry__0[9]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_58_reg[12]_0 [9]),
        .I4(icmp_ln81_fu_111_p2_carry__0[8]),
        .I5(\col_fu_58_reg[12]_0 [8]),
        .O(\width_reg_160_reg[13] [0]));
  LUT5 #(
    .INIT(32'h04445111)) 
    icmp_ln81_fu_111_p2_carry__0_i_6
       (.I0(icmp_ln81_fu_111_p2_carry__0[13]),
        .I1(\col_fu_58_reg[12]_0 [12]),
        .I2(ap_loop_init_int),
        .I3(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I4(icmp_ln81_fu_111_p2_carry__0[12]),
        .O(\width_reg_160_reg[13]_0 [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_111_p2_carry__0_i_7
       (.I0(\col_fu_58_reg[12]_0 [11]),
        .I1(icmp_ln81_fu_111_p2_carry__0[11]),
        .I2(\col_fu_58_reg[12]_0 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(icmp_ln81_fu_111_p2_carry__0[10]),
        .O(\width_reg_160_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_111_p2_carry__0_i_8
       (.I0(\col_fu_58_reg[12]_0 [9]),
        .I1(icmp_ln81_fu_111_p2_carry__0[9]),
        .I2(\col_fu_58_reg[12]_0 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(icmp_ln81_fu_111_p2_carry__0[8]),
        .O(\width_reg_160_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_111_p2_carry_i_1
       (.I0(icmp_ln81_fu_111_p2_carry__0[7]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_58_reg[12]_0 [7]),
        .I4(icmp_ln81_fu_111_p2_carry__0[6]),
        .I5(\col_fu_58_reg[12]_0 [6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_111_p2_carry_i_2
       (.I0(icmp_ln81_fu_111_p2_carry__0[5]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_58_reg[12]_0 [5]),
        .I4(icmp_ln81_fu_111_p2_carry__0[4]),
        .I5(\col_fu_58_reg[12]_0 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_111_p2_carry_i_3
       (.I0(icmp_ln81_fu_111_p2_carry__0[3]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_58_reg[12]_0 [3]),
        .I4(icmp_ln81_fu_111_p2_carry__0[2]),
        .I5(\col_fu_58_reg[12]_0 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_111_p2_carry_i_4
       (.I0(icmp_ln81_fu_111_p2_carry__0[1]),
        .I1(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_58_reg[12]_0 [1]),
        .I4(icmp_ln81_fu_111_p2_carry__0[0]),
        .I5(\col_fu_58_reg[12]_0 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_111_p2_carry_i_5
       (.I0(\col_fu_58_reg[12]_0 [7]),
        .I1(icmp_ln81_fu_111_p2_carry__0[7]),
        .I2(\col_fu_58_reg[12]_0 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(icmp_ln81_fu_111_p2_carry__0[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_111_p2_carry_i_6
       (.I0(\col_fu_58_reg[12]_0 [5]),
        .I1(icmp_ln81_fu_111_p2_carry__0[5]),
        .I2(\col_fu_58_reg[12]_0 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(icmp_ln81_fu_111_p2_carry__0[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_111_p2_carry_i_7
       (.I0(\col_fu_58_reg[12]_0 [3]),
        .I1(icmp_ln81_fu_111_p2_carry__0[3]),
        .I2(\col_fu_58_reg[12]_0 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(icmp_ln81_fu_111_p2_carry__0[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln81_fu_111_p2_carry_i_8
       (.I0(\col_fu_58_reg[12]_0 [1]),
        .I1(icmp_ln81_fu_111_p2_carry__0[1]),
        .I2(\col_fu_58_reg[12]_0 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg),
        .I5(icmp_ln81_fu_111_p2_carry__0[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init_20
   (ap_loop_init_int_reg_0,
    D,
    DI,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg,
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0,
    \j_2_fu_60_reg[11] ,
    SR,
    SS,
    ap_clk,
    ap_rst_n,
    ap_block_pp0_stage0_subdone,
    ap_loop_init_int_reg_1,
    CO,
    Q,
    \ap_CS_fsm_reg[2] ,
    push_0,
    icmp_ln81_fu_107_p2_carry__0,
    \j_2_fu_60_reg[11]_0 ,
    \j_2_fu_60_reg[0] ,
    in_mat_data_full_n);
  output ap_loop_init_int_reg_0;
  output [1:0]D;
  output [3:0]DI;
  output [1:0]grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  output grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0;
  output [11:0]\j_2_fu_60_reg[11] ;
  output [0:0]SR;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input ap_block_pp0_stage0_subdone;
  input ap_loop_init_int_reg_1;
  input [0:0]CO;
  input [2:0]Q;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input push_0;
  input [11:0]icmp_ln81_fu_107_p2_carry__0;
  input [11:0]\j_2_fu_60_reg[11]_0 ;
  input \j_2_fu_60_reg[0] ;
  input in_mat_data_full_n;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_2__1_n_9 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_9;
  wire ap_loop_init_int_i_1__2_n_9;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire [1:0]grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  wire grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0;
  wire [11:0]icmp_ln81_fu_107_p2_carry__0;
  wire in_mat_data_full_n;
  wire \j_2_fu_60_reg[0] ;
  wire [11:0]\j_2_fu_60_reg[11] ;
  wire [11:0]\j_2_fu_60_reg[11]_0 ;
  wire \j_2_fu_60_reg[11]_i_3_n_11 ;
  wire \j_2_fu_60_reg[11]_i_3_n_12 ;
  wire \j_2_fu_60_reg[4]_i_1_n_10 ;
  wire \j_2_fu_60_reg[4]_i_1_n_11 ;
  wire \j_2_fu_60_reg[4]_i_1_n_12 ;
  wire \j_2_fu_60_reg[4]_i_1_n_9 ;
  wire \j_2_fu_60_reg[8]_i_1_n_10 ;
  wire \j_2_fu_60_reg[8]_i_1_n_11 ;
  wire \j_2_fu_60_reg[8]_i_1_n_12 ;
  wire \j_2_fu_60_reg[8]_i_1_n_9 ;
  wire [11:0]p_0_in;
  wire push_0;
  wire [3:2]\NLW_j_2_fu_60_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_2_fu_60_reg[11]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h2230)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(push_0),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[2]_i_2__1_n_9 ),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h00D1)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_9 ),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[2] ),
        .I3(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h55DF0000008A0000)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_loop_init_int_reg_1),
        .I1(in_mat_data_full_n),
        .I2(\j_2_fu_60_reg[0] ),
        .I3(CO),
        .I4(Q[2]),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm[2]_i_2__1_n_9 ));
  LUT5 #(
    .INIT(32'h0BFF0B00)) 
    ap_done_cache_i_1__4
       (.I0(in_mat_data_full_n),
        .I1(\j_2_fu_60_reg[0] ),
        .I2(CO),
        .I3(ap_loop_init_int_reg_1),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_9),
        .Q(ap_done_cache),
        .R(SS));
  LUT5 #(
    .INIT(32'h3BBBFBBB)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_rst_n),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_loop_init_int_reg_1),
        .I4(CO),
        .O(ap_loop_init_int_i_1__2_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_9),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_107_p2_carry__0_i_3
       (.I0(icmp_ln81_fu_107_p2_carry__0[11]),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_2_fu_60_reg[11]_0 [11]),
        .I4(icmp_ln81_fu_107_p2_carry__0[10]),
        .I5(\j_2_fu_60_reg[11]_0 [10]),
        .O(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_107_p2_carry__0_i_4
       (.I0(icmp_ln81_fu_107_p2_carry__0[9]),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_2_fu_60_reg[11]_0 [9]),
        .I4(icmp_ln81_fu_107_p2_carry__0[8]),
        .I5(\j_2_fu_60_reg[11]_0 [8]),
        .O(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_107_p2_carry_i_1
       (.I0(icmp_ln81_fu_107_p2_carry__0[7]),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_2_fu_60_reg[11]_0 [7]),
        .I4(icmp_ln81_fu_107_p2_carry__0[6]),
        .I5(\j_2_fu_60_reg[11]_0 [6]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln81_fu_107_p2_carry_i_10
       (.I0(ap_loop_init_int_reg_1),
        .I1(ap_loop_init_int_reg_0),
        .O(grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_107_p2_carry_i_2
       (.I0(icmp_ln81_fu_107_p2_carry__0[5]),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_2_fu_60_reg[11]_0 [5]),
        .I4(icmp_ln81_fu_107_p2_carry__0[4]),
        .I5(\j_2_fu_60_reg[11]_0 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln81_fu_107_p2_carry_i_3
       (.I0(icmp_ln81_fu_107_p2_carry__0[3]),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_2_fu_60_reg[11]_0 [3]),
        .I4(icmp_ln81_fu_107_p2_carry__0[2]),
        .I5(\j_2_fu_60_reg[11]_0 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA8080FFFF80AA)) 
    icmp_ln81_fu_107_p2_carry_i_4
       (.I0(icmp_ln81_fu_107_p2_carry__0[0]),
        .I1(ap_loop_init_int_reg_1),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_2_fu_60_reg[11]_0 [0]),
        .I4(icmp_ln81_fu_107_p2_carry__0[1]),
        .I5(\j_2_fu_60_reg[11]_0 [1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_2_fu_60[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\j_2_fu_60_reg[11]_0 [0]),
        .O(\j_2_fu_60_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h22020000)) 
    \j_2_fu_60[11]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(CO),
        .I2(\j_2_fu_60_reg[0] ),
        .I3(in_mat_data_full_n),
        .I4(ap_loop_init_int_reg_1),
        .O(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[11]_i_4 
       (.I0(\j_2_fu_60_reg[11]_0 [11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[11]_i_5 
       (.I0(\j_2_fu_60_reg[11]_0 [10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[11]_i_6 
       (.I0(\j_2_fu_60_reg[11]_0 [9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_2 
       (.I0(\j_2_fu_60_reg[11]_0 [0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_3 
       (.I0(\j_2_fu_60_reg[11]_0 [4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_4 
       (.I0(\j_2_fu_60_reg[11]_0 [3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_5 
       (.I0(\j_2_fu_60_reg[11]_0 [2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[4]_i_6 
       (.I0(\j_2_fu_60_reg[11]_0 [1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_2 
       (.I0(\j_2_fu_60_reg[11]_0 [8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_3 
       (.I0(\j_2_fu_60_reg[11]_0 [7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_4 
       (.I0(\j_2_fu_60_reg[11]_0 [6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_fu_60[8]_i_5 
       (.I0(\j_2_fu_60_reg[11]_0 [5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_loop_init_int_reg_1),
        .O(p_0_in[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_2_fu_60_reg[11]_i_3 
       (.CI(\j_2_fu_60_reg[8]_i_1_n_9 ),
        .CO({\NLW_j_2_fu_60_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_2_fu_60_reg[11]_i_3_n_11 ,\j_2_fu_60_reg[11]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_2_fu_60_reg[11]_i_3_O_UNCONNECTED [3],\j_2_fu_60_reg[11] [11:9]}),
        .S({1'b0,p_0_in[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_2_fu_60_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_2_fu_60_reg[4]_i_1_n_9 ,\j_2_fu_60_reg[4]_i_1_n_10 ,\j_2_fu_60_reg[4]_i_1_n_11 ,\j_2_fu_60_reg[4]_i_1_n_12 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_2_fu_60_reg[11] [4:1]),
        .S(p_0_in[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_2_fu_60_reg[8]_i_1 
       (.CI(\j_2_fu_60_reg[4]_i_1_n_9 ),
        .CO({\j_2_fu_60_reg[8]_i_1_n_9 ,\j_2_fu_60_reg[8]_i_1_n_10 ,\j_2_fu_60_reg[8]_i_1_n_11 ,\j_2_fu_60_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_2_fu_60_reg[11] [8:5]),
        .S(p_0_in[8:5]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init_22
   (ap_rst_n_0,
    E,
    SR,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready,
    ap_loop_exit_ready_pp0_iter3_reg_reg__0,
    S,
    ap_sig_allocacmp_j_load,
    \empty_reg_439_reg[15] ,
    D,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg,
    SS,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
    CO,
    ap_loop_exit_ready_pp0_iter3_reg,
    Q,
    sel,
    p_dstgx_data_empty_n,
    p_dstgy_data_empty_n,
    p_dst_data_full_n,
    ap_enable_reg_pp0_iter4,
    \j_fu_52_reg[15] ,
    icmp_ln64_fu_109_p2_carry__0,
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0);
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]SR;
  output grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready;
  output [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg__0;
  output [3:0]S;
  output [15:0]ap_sig_allocacmp_j_load;
  output [1:0]\empty_reg_439_reg[15] ;
  output [0:0]D;
  output grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  input [0:0]CO;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input [2:0]Q;
  input sel;
  input p_dstgx_data_empty_n;
  input p_dstgy_data_empty_n;
  input p_dst_data_full_n;
  input ap_enable_reg_pp0_iter4;
  input [15:0]\j_fu_52_reg[15] ;
  input [15:0]icmp_ln64_fu_109_p2_carry__0;
  input [0:0]grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[9]_i_2_n_9 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_9;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg__0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_9;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [15:0]ap_sig_allocacmp_j_load;
  wire [1:0]\empty_reg_439_reg[15] ;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg;
  wire grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg;
  wire [0:0]grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0;
  wire [15:0]icmp_ln64_fu_109_p2_carry__0;
  wire icmp_ln64_fu_109_p2_carry__0_i_3_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_5_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_6_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_7_n_9;
  wire icmp_ln64_fu_109_p2_carry_i_8_n_9;
  wire [15:0]\j_fu_52_reg[15] ;
  wire p_dst_data_full_n;
  wire p_dstgx_data_empty_n;
  wire p_dstgy_data_empty_n;
  wire sel;

  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_1
       (.I0(\j_fu_52_reg[15] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_2
       (.I0(\j_fu_52_reg[15] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_3
       (.I0(\j_fu_52_reg[15] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__0_i_4
       (.I0(\j_fu_52_reg[15] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_1
       (.I0(\j_fu_52_reg[15] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_2
       (.I0(\j_fu_52_reg[15] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_3
       (.I0(\j_fu_52_reg[15] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__1_i_4
       (.I0(\j_fu_52_reg[15] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__2_i_1
       (.I0(\j_fu_52_reg[15] [15]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__2_i_2
       (.I0(\j_fu_52_reg[15] [14]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry__2_i_3
       (.I0(\j_fu_52_reg[15] [13]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_1
       (.I0(\j_fu_52_reg[15] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_2
       (.I0(\j_fu_52_reg[15] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_3
       (.I0(\j_fu_52_reg[15] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_4
       (.I0(\j_fu_52_reg[15] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln64_fu_115_p2_carry_i_5
       (.I0(\j_fu_52_reg[15] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_sig_allocacmp_j_load[1]));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[9]_i_2_n_9 ),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg__0[0]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(sel),
        .I1(\ap_CS_fsm[9]_i_2_n_9 ),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg__0[1]));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(p_dstgx_data_empty_n),
        .I1(p_dstgy_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_dst_data_full_n),
        .I4(ap_enable_reg_pp0_iter4),
        .O(\ap_CS_fsm[9]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__1
       (.I0(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I1(\ap_CS_fsm[9]_i_2_n_9 ),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_9),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I3(\ap_CS_fsm[9]_i_2_n_9 ),
        .I4(CO),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(CO),
        .I1(\ap_CS_fsm[9]_i_2_n_9 ),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready));
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm[9]_i_2_n_9 ),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .O(ap_loop_init_int_i_1__3_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_i_1
       (.I0(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I1(\ap_CS_fsm[9]_i_2_n_9 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0),
        .O(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln64_fu_109_p2_carry__0_i_1
       (.I0(icmp_ln64_fu_109_p2_carry__0[15]),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_52_reg[15] [15]),
        .O(\empty_reg_439_reg[15] [1]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry__0_i_2
       (.I0(icmp_ln64_fu_109_p2_carry__0_i_3_n_9),
        .I1(\j_fu_52_reg[15] [12]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[12]),
        .O(\empty_reg_439_reg[15] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry__0_i_3
       (.I0(\j_fu_52_reg[15] [14]),
        .I1(icmp_ln64_fu_109_p2_carry__0[14]),
        .I2(\j_fu_52_reg[15] [13]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[13]),
        .O(icmp_ln64_fu_109_p2_carry__0_i_3_n_9));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry_i_1
       (.I0(icmp_ln64_fu_109_p2_carry_i_5_n_9),
        .I1(\j_fu_52_reg[15] [9]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry_i_2
       (.I0(icmp_ln64_fu_109_p2_carry_i_6_n_9),
        .I1(\j_fu_52_reg[15] [6]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln64_fu_109_p2_carry_i_3
       (.I0(icmp_ln64_fu_109_p2_carry_i_7_n_9),
        .I1(\j_fu_52_reg[15] [3]),
        .I2(ap_loop_init_int),
        .I3(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I4(icmp_ln64_fu_109_p2_carry__0[3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln64_fu_109_p2_carry_i_4
       (.I0(\j_fu_52_reg[15] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I3(icmp_ln64_fu_109_p2_carry__0[0]),
        .I4(icmp_ln64_fu_109_p2_carry_i_8_n_9),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry_i_5
       (.I0(\j_fu_52_reg[15] [11]),
        .I1(icmp_ln64_fu_109_p2_carry__0[11]),
        .I2(\j_fu_52_reg[15] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[10]),
        .O(icmp_ln64_fu_109_p2_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry_i_6
       (.I0(\j_fu_52_reg[15] [8]),
        .I1(icmp_ln64_fu_109_p2_carry__0[8]),
        .I2(\j_fu_52_reg[15] [7]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[7]),
        .O(icmp_ln64_fu_109_p2_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln64_fu_109_p2_carry_i_7
       (.I0(\j_fu_52_reg[15] [5]),
        .I1(icmp_ln64_fu_109_p2_carry__0[5]),
        .I2(\j_fu_52_reg[15] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[4]),
        .O(icmp_ln64_fu_109_p2_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    icmp_ln64_fu_109_p2_carry_i_8
       (.I0(\j_fu_52_reg[15] [2]),
        .I1(icmp_ln64_fu_109_p2_carry__0[2]),
        .I2(\j_fu_52_reg[15] [1]),
        .I3(ap_loop_init_int),
        .I4(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I5(icmp_ln64_fu_109_p2_carry__0[1]),
        .O(icmp_ln64_fu_109_p2_carry_i_8_n_9));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_52[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_52_reg[15] [0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \j_fu_52[15]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I2(\ap_CS_fsm[9]_i_2_n_9 ),
        .I3(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_52[15]_i_2 
       (.I0(\ap_CS_fsm[9]_i_2_n_9 ),
        .I1(grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg),
        .I2(CO),
        .O(E));
endmodule

(* ORIG_REF_NAME = "scharr_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init_27
   (ap_done_cache,
    D,
    \ap_CS_fsm_reg[6] ,
    \ref_tmp1_reg_775_reg[7] ,
    \ref_tmp_reg_770_reg[7] ,
    E,
    \i_fu_76_reg[0] ,
    icmp_ln466_fu_188_p2,
    i_fu_760,
    ap_loop_init_int_reg_0,
    grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready,
    i_4_fu_194_p2,
    q_1_fu_679_p2,
    p_0_in,
    SS,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[8] ,
    \trunc_ln469_reg_743_reg[7] ,
    \trunc_ln469_reg_743_reg[7]_0 ,
    ref_tmp1_reg_775,
    \GradientValuesY_fu_68_reg[7] ,
    ref_tmp_reg_770,
    \GradientValuesX_fu_72_reg[7] ,
    ap_enable_reg_pp0_iter6,
    ap_rst_n,
    q_fu_80);
  output ap_done_cache;
  output [1:0]D;
  output \ap_CS_fsm_reg[6] ;
  output [7:0]\ref_tmp1_reg_775_reg[7] ;
  output [7:0]\ref_tmp_reg_770_reg[7] ;
  output [0:0]E;
  output [0:0]\i_fu_76_reg[0] ;
  output icmp_ln466_fu_188_p2;
  output i_fu_760;
  output ap_loop_init_int_reg_0;
  output grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready;
  output [1:0]i_4_fu_194_p2;
  output [0:0]q_1_fu_679_p2;
  output [0:0]p_0_in;
  input [0:0]SS;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [2:0]Q;
  input grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg;
  input \ap_CS_fsm_reg[7] ;
  input \ap_CS_fsm_reg[8] ;
  input \trunc_ln469_reg_743_reg[7] ;
  input \trunc_ln469_reg_743_reg[7]_0 ;
  input [7:0]ref_tmp1_reg_775;
  input [7:0]\GradientValuesY_fu_68_reg[7] ;
  input [7:0]ref_tmp_reg_770;
  input [7:0]\GradientValuesX_fu_72_reg[7] ;
  input ap_enable_reg_pp0_iter6;
  input ap_rst_n;
  input [1:0]q_fu_80;

  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]\GradientValuesX_fu_72_reg[7] ;
  wire [7:0]\GradientValuesY_fu_68_reg[7] ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_9;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg;
  wire [1:0]i_4_fu_194_p2;
  wire i_fu_760;
  wire [0:0]\i_fu_76_reg[0] ;
  wire icmp_ln466_fu_188_p2;
  wire [0:0]p_0_in;
  wire [0:0]q_1_fu_679_p2;
  wire [1:0]q_fu_80;
  wire [7:0]ref_tmp1_reg_775;
  wire [7:0]\ref_tmp1_reg_775_reg[7] ;
  wire [7:0]ref_tmp_reg_770;
  wire [7:0]\ref_tmp_reg_770_reg[7] ;
  wire \trunc_ln469_reg_743_reg[7] ;
  wire \trunc_ln469_reg_743_reg[7]_0 ;

  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[0]_i_1 
       (.I0(ref_tmp_reg_770[0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [0]),
        .O(\ref_tmp_reg_770_reg[7] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[1]_i_1 
       (.I0(ref_tmp_reg_770[1]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [1]),
        .O(\ref_tmp_reg_770_reg[7] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[2]_i_1 
       (.I0(ref_tmp_reg_770[2]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [2]),
        .O(\ref_tmp_reg_770_reg[7] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[3]_i_1 
       (.I0(ref_tmp_reg_770[3]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [3]),
        .O(\ref_tmp_reg_770_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[4]_i_1 
       (.I0(ref_tmp_reg_770[4]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [4]),
        .O(\ref_tmp_reg_770_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[5]_i_1 
       (.I0(ref_tmp_reg_770[5]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [5]),
        .O(\ref_tmp_reg_770_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[6]_i_1 
       (.I0(ref_tmp_reg_770[6]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [6]),
        .O(\ref_tmp_reg_770_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \GradientValuesX_fu_72[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(E));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesX_fu_72[7]_i_2 
       (.I0(ref_tmp_reg_770[7]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesX_fu_72_reg[7] [7]),
        .O(\ref_tmp_reg_770_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[0]_i_1 
       (.I0(ref_tmp1_reg_775[0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [0]),
        .O(\ref_tmp1_reg_775_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[1]_i_1 
       (.I0(ref_tmp1_reg_775[1]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [1]),
        .O(\ref_tmp1_reg_775_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[2]_i_1 
       (.I0(ref_tmp1_reg_775[2]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [2]),
        .O(\ref_tmp1_reg_775_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[3]_i_1 
       (.I0(ref_tmp1_reg_775[3]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [3]),
        .O(\ref_tmp1_reg_775_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[4]_i_1 
       (.I0(ref_tmp1_reg_775[4]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [4]),
        .O(\ref_tmp1_reg_775_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[5]_i_1 
       (.I0(ref_tmp1_reg_775[5]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [5]),
        .O(\ref_tmp1_reg_775_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[6]_i_1 
       (.I0(ref_tmp1_reg_775[6]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [6]),
        .O(\ref_tmp1_reg_775_reg[7] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GradientValuesY_fu_68[7]_i_1 
       (.I0(ref_tmp1_reg_775[7]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(\GradientValuesY_fu_68_reg[7] [7]),
        .O(\ref_tmp1_reg_775_reg[7] [7]));
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I1(ap_done_cache),
        .I2(\ap_CS_fsm_reg[7] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAA20FFFFAA20AA20)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[1]),
        .I1(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(Q[2]),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I2(\trunc_ln469_reg_743_reg[7]_0 ),
        .I3(\trunc_ln469_reg_743_reg[7] ),
        .O(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready));
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFAABFAA)) 
    grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\trunc_ln469_reg_743_reg[7] ),
        .I2(\trunc_ln469_reg_743_reg[7]_0 ),
        .I3(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_76[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\trunc_ln469_reg_743_reg[7] ),
        .O(i_4_fu_194_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hF070)) 
    \i_fu_76[1]_i_1 
       (.I0(\trunc_ln469_reg_743_reg[7] ),
        .I1(\trunc_ln469_reg_743_reg[7]_0 ),
        .I2(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(i_fu_760));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \i_fu_76[1]_i_2 
       (.I0(ap_loop_init_int),
        .I1(\trunc_ln469_reg_743_reg[7] ),
        .I2(\trunc_ln469_reg_743_reg[7]_0 ),
        .O(i_4_fu_194_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    \icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\trunc_ln469_reg_743_reg[7]_0 ),
        .I3(\trunc_ln469_reg_743_reg[7] ),
        .O(icmp_ln466_fu_188_p2));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \q_fu_80[3]_i_1 
       (.I0(ap_loop_init_int),
        .I1(q_fu_80[0]),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'h12)) 
    \q_fu_80[4]_i_1 
       (.I0(q_fu_80[1]),
        .I1(ap_loop_init_int),
        .I2(q_fu_80[0]),
        .O(q_1_fu_679_p2));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF777)) 
    \trunc_ln469_reg_743[7]_i_1 
       (.I0(\trunc_ln469_reg_743_reg[7] ),
        .I1(\trunc_ln469_reg_743_reg[7]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .O(\i_fu_76_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln469_reg_743[7]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init_28
   (D,
    \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ,
    \cmp_i_i603_i_reg_614_reg[0] ,
    SR,
    \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_0 ,
    E,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg,
    \GradientValuesX_reg_750_reg[7] ,
    \GradientValuesY_reg_756_reg[7] ,
    S,
    DI,
    \col_fu_104_reg[6] ,
    \col_fu_104_reg[6]_0 ,
    \col_fu_104_reg[12] ,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready,
    \col_fu_104_reg[12]_0 ,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1,
    SS,
    ap_clk,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
    Q,
    ap_loop_exit_ready_pp0_iter9_reg,
    CO,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    ap_rst_n,
    \src_buf1_fu_108_reg[0] ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    \src_buf1_fu_108_reg[0]_0 ,
    ap_done_cache_reg_0,
    ap_enable_reg_pp0_iter1,
    icmp_ln272_reg_682,
    in_mat_data_empty_n,
    GradientValuesX_reg_750,
    \P0_fu_120_reg[7] ,
    GradientValuesY_reg_756,
    \P1_fu_124_reg[7] ,
    \col_1_reg_674_reg[12] ,
    \icmp_ln272_reg_682_reg[0] ,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_2,
    ap_block_pp0_stage0_subdone);
  output [1:0]D;
  output \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ;
  output \cmp_i_i603_i_reg_614_reg[0] ;
  output [0:0]SR;
  output [0:0]\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_0 ;
  output [0:0]E;
  output [0:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  output [7:0]\GradientValuesX_reg_750_reg[7] ;
  output [7:0]\GradientValuesY_reg_756_reg[7] ;
  output [2:0]S;
  output [2:0]DI;
  output [3:0]\col_fu_104_reg[6] ;
  output [3:0]\col_fu_104_reg[6]_0 ;
  output [1:0]\col_fu_104_reg[12] ;
  output grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready;
  output [12:0]\col_fu_104_reg[12]_0 ;
  output grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  output grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1;
  input [0:0]SS;
  input ap_clk;
  input grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter9_reg;
  input [0:0]CO;
  input \ap_CS_fsm_reg[5] ;
  input \ap_CS_fsm_reg[5]_0 ;
  input ap_rst_n;
  input \src_buf1_fu_108_reg[0] ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input \src_buf1_fu_108_reg[0]_0 ;
  input ap_done_cache_reg_0;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln272_reg_682;
  input in_mat_data_empty_n;
  input [7:0]GradientValuesX_reg_750;
  input [7:0]\P0_fu_120_reg[7] ;
  input [7:0]GradientValuesY_reg_756;
  input [7:0]\P1_fu_124_reg[7] ;
  input [12:0]\col_1_reg_674_reg[12] ;
  input [13:0]\icmp_ln272_reg_682_reg[0] ;
  input [0:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_2;
  input ap_block_pp0_stage0_subdone;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [7:0]GradientValuesX_reg_750;
  wire [7:0]\GradientValuesX_reg_750_reg[7] ;
  wire [7:0]GradientValuesY_reg_756;
  wire [7:0]\GradientValuesY_reg_756_reg[7] ;
  wire [7:0]\P0_fu_120_reg[7] ;
  wire \P1_fu_124[7]_i_3_n_9 ;
  wire [7:0]\P1_fu_124_reg[7] ;
  wire [1:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_9;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter9_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_9;
  wire ap_rst_n;
  wire [11:1]ap_sig_allocacmp_col_1;
  wire \cmp_i_i603_i_reg_614_reg[0] ;
  wire [12:0]\col_1_reg_674_reg[12] ;
  wire \col_fu_104[12]_i_4_n_9 ;
  wire [1:0]\col_fu_104_reg[12] ;
  wire [12:0]\col_fu_104_reg[12]_0 ;
  wire \col_fu_104_reg[12]_i_3_n_10 ;
  wire \col_fu_104_reg[12]_i_3_n_11 ;
  wire \col_fu_104_reg[12]_i_3_n_12 ;
  wire \col_fu_104_reg[4]_i_1_n_10 ;
  wire \col_fu_104_reg[4]_i_1_n_11 ;
  wire \col_fu_104_reg[4]_i_1_n_12 ;
  wire \col_fu_104_reg[4]_i_1_n_9 ;
  wire [3:0]\col_fu_104_reg[6] ;
  wire [3:0]\col_fu_104_reg[6]_0 ;
  wire \col_fu_104_reg[8]_i_1_n_10 ;
  wire \col_fu_104_reg[8]_i_1_n_11 ;
  wire \col_fu_104_reg[8]_i_1_n_12 ;
  wire \col_fu_104_reg[8]_i_1_n_9 ;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg;
  wire [0:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1;
  wire [0:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_2;
  wire icmp_ln272_reg_682;
  wire [13:0]\icmp_ln272_reg_682_reg[0] ;
  wire \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ;
  wire [0:0]\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_0 ;
  wire in_mat_data_empty_n;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire \src_buf1_fu_108_reg[0] ;
  wire \src_buf1_fu_108_reg[0]_0 ;
  wire [3:3]\NLW_col_fu_104_reg[12]_i_3_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[0]_i_1 
       (.I0(GradientValuesX_reg_750[0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [0]),
        .O(\GradientValuesX_reg_750_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[1]_i_1 
       (.I0(GradientValuesX_reg_750[1]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [1]),
        .O(\GradientValuesX_reg_750_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[2]_i_1 
       (.I0(GradientValuesX_reg_750[2]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [2]),
        .O(\GradientValuesX_reg_750_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[3]_i_1 
       (.I0(GradientValuesX_reg_750[3]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [3]),
        .O(\GradientValuesX_reg_750_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[4]_i_1 
       (.I0(GradientValuesX_reg_750[4]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [4]),
        .O(\GradientValuesX_reg_750_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[5]_i_1 
       (.I0(GradientValuesX_reg_750[5]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [5]),
        .O(\GradientValuesX_reg_750_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[6]_i_1 
       (.I0(GradientValuesX_reg_750[6]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [6]),
        .O(\GradientValuesX_reg_750_reg[7] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P0_fu_120[7]_i_1 
       (.I0(GradientValuesX_reg_750[7]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P0_fu_120_reg[7] [7]),
        .O(\GradientValuesX_reg_750_reg[7] [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[0]_i_1 
       (.I0(GradientValuesY_reg_756[0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [0]),
        .O(\GradientValuesY_reg_756_reg[7] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[1]_i_1 
       (.I0(GradientValuesY_reg_756[1]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [1]),
        .O(\GradientValuesY_reg_756_reg[7] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[2]_i_1 
       (.I0(GradientValuesY_reg_756[2]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [2]),
        .O(\GradientValuesY_reg_756_reg[7] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[3]_i_1 
       (.I0(GradientValuesY_reg_756[3]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [3]),
        .O(\GradientValuesY_reg_756_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[4]_i_1 
       (.I0(GradientValuesY_reg_756[4]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [4]),
        .O(\GradientValuesY_reg_756_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[5]_i_1 
       (.I0(GradientValuesY_reg_756[5]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [5]),
        .O(\GradientValuesY_reg_756_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[6]_i_1 
       (.I0(GradientValuesY_reg_756[6]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [6]),
        .O(\GradientValuesY_reg_756_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEA00EA000000FF00)) 
    \P1_fu_124[7]_i_1 
       (.I0(\src_buf1_fu_108_reg[0] ),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .I3(\cmp_i_i603_i_reg_614_reg[0] ),
        .I4(\P1_fu_124[7]_i_3_n_9 ),
        .I5(\src_buf1_fu_108_reg[0]_0 ),
        .O(E));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \P1_fu_124[7]_i_2 
       (.I0(GradientValuesY_reg_756[7]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\P1_fu_124_reg[7] [7]),
        .O(\GradientValuesY_reg_756_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \P1_fu_124[7]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\P1_fu_124[7]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBB0B0000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_exit_ready_pp0_iter9_reg),
        .I2(ap_done_cache),
        .I3(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg[5]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF400440044004400)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_done_cache),
        .I2(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .I3(Q[1]),
        .I4(\cmp_i_i603_i_reg_614_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter9_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    ap_done_cache_i_1__0
       (.I0(\cmp_i_i603_i_reg_614_reg[0] ),
        .I1(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .I2(ap_loop_exit_ready_pp0_iter9_reg),
        .I3(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_9),
        .Q(ap_done_cache),
        .R(SS));
  LUT3 #(
    .INIT(8'h40)) 
    ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_i_1
       (.I0(CO),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I2(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .O(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready));
  LUT6 #(
    .INIT(64'hFFDDDDDD5DDDDDDD)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\cmp_i_i603_i_reg_614_reg[0] ),
        .I4(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .I5(ap_loop_exit_ready_pp0_iter9_reg),
        .O(ap_loop_init_int_i_1__1_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_1_reg_674[0]_i_1 
       (.I0(\col_1_reg_674_reg[12] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\col_fu_104_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \col_1_reg_674[11]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_1_reg_674[12]_i_1 
       (.I0(\col_1_reg_674_reg[12] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\col_fu_104_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_104[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_1_reg_674_reg[12] [0]),
        .O(\col_fu_104_reg[12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \col_fu_104[12]_i_1 
       (.I0(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(CO),
        .I4(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \col_fu_104[12]_i_2 
       (.I0(CO),
        .I1(\cmp_i_i603_i_reg_614_reg[0] ),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .O(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_104[12]_i_4 
       (.I0(\col_1_reg_674_reg[12] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\col_fu_104[12]_i_4_n_9 ));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[12]_i_5 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [11]),
        .O(ap_sig_allocacmp_col_1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[12]_i_6 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [10]),
        .O(ap_sig_allocacmp_col_1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[12]_i_7 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [9]),
        .O(ap_sig_allocacmp_col_1[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_2 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [4]),
        .O(ap_sig_allocacmp_col_1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_3 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [3]),
        .O(ap_sig_allocacmp_col_1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_4 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [2]),
        .O(ap_sig_allocacmp_col_1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[4]_i_5 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [1]),
        .O(ap_sig_allocacmp_col_1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_2 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [8]),
        .O(ap_sig_allocacmp_col_1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_3 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [7]),
        .O(ap_sig_allocacmp_col_1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_4 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [6]),
        .O(ap_sig_allocacmp_col_1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_104[8]_i_5 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [5]),
        .O(ap_sig_allocacmp_col_1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_104_reg[12]_i_3 
       (.CI(\col_fu_104_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_104_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_104_reg[12]_i_3_n_10 ,\col_fu_104_reg[12]_i_3_n_11 ,\col_fu_104_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_104_reg[12]_0 [12:9]),
        .S({\col_fu_104[12]_i_4_n_9 ,ap_sig_allocacmp_col_1[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_104_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_104_reg[4]_i_1_n_9 ,\col_fu_104_reg[4]_i_1_n_10 ,\col_fu_104_reg[4]_i_1_n_11 ,\col_fu_104_reg[4]_i_1_n_12 }),
        .CYINIT(\col_fu_104_reg[12] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_104_reg[12]_0 [4:1]),
        .S(ap_sig_allocacmp_col_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_104_reg[8]_i_1 
       (.CI(\col_fu_104_reg[4]_i_1_n_9 ),
        .CO({\col_fu_104_reg[8]_i_1_n_9 ,\col_fu_104_reg[8]_i_1_n_10 ,\col_fu_104_reg[8]_i_1_n_11 ,\col_fu_104_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_104_reg[12]_0 [8:5]),
        .S(ap_sig_allocacmp_col_1[8:5]));
  LUT6 #(
    .INIT(64'hCC4CFFFFCC4CCC4C)) 
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1
       (.I0(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I2(\cmp_i_i603_i_reg_614_reg[0] ),
        .I3(CO),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_2),
        .I5(Q[0]),
        .O(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln272_fu_426_p2_carry__0_i_2
       (.I0(\icmp_ln272_reg_682_reg[0] [12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_1_reg_674_reg[12] [12]),
        .I4(\icmp_ln272_reg_682_reg[0] [13]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln272_fu_426_p2_carry__0_i_3
       (.I0(\col_1_reg_674_reg[12] [10]),
        .I1(\icmp_ln272_reg_682_reg[0] [10]),
        .I2(\col_1_reg_674_reg[12] [11]),
        .I3(\icmp_ln272_reg_682_reg[0] [11]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln272_fu_426_p2_carry__0_i_4
       (.I0(\col_1_reg_674_reg[12] [8]),
        .I1(\icmp_ln272_reg_682_reg[0] [8]),
        .I2(\col_1_reg_674_reg[12] [9]),
        .I3(\icmp_ln272_reg_682_reg[0] [9]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h0000708F)) 
    icmp_ln272_fu_426_p2_carry__0_i_6
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_1_reg_674_reg[12] [12]),
        .I3(\icmp_ln272_reg_682_reg[0] [12]),
        .I4(\icmp_ln272_reg_682_reg[0] [13]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln272_fu_426_p2_carry__0_i_7
       (.I0(\col_1_reg_674_reg[12] [10]),
        .I1(\col_1_reg_674_reg[12] [11]),
        .I2(\icmp_ln272_reg_682_reg[0] [10]),
        .I3(\icmp_ln272_reg_682_reg[0] [11]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln272_fu_426_p2_carry__0_i_8
       (.I0(\col_1_reg_674_reg[12] [8]),
        .I1(\col_1_reg_674_reg[12] [9]),
        .I2(\icmp_ln272_reg_682_reg[0] [8]),
        .I3(\icmp_ln272_reg_682_reg[0] [9]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln272_fu_426_p2_carry_i_1
       (.I0(\col_1_reg_674_reg[12] [6]),
        .I1(\icmp_ln272_reg_682_reg[0] [6]),
        .I2(\col_1_reg_674_reg[12] [7]),
        .I3(\icmp_ln272_reg_682_reg[0] [7]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_104_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln272_fu_426_p2_carry_i_2
       (.I0(\col_1_reg_674_reg[12] [4]),
        .I1(\icmp_ln272_reg_682_reg[0] [4]),
        .I2(\col_1_reg_674_reg[12] [5]),
        .I3(\icmp_ln272_reg_682_reg[0] [5]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_104_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln272_fu_426_p2_carry_i_3
       (.I0(\col_1_reg_674_reg[12] [2]),
        .I1(\icmp_ln272_reg_682_reg[0] [2]),
        .I2(\col_1_reg_674_reg[12] [3]),
        .I3(\icmp_ln272_reg_682_reg[0] [3]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_104_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln272_fu_426_p2_carry_i_4
       (.I0(\col_1_reg_674_reg[12] [0]),
        .I1(\icmp_ln272_reg_682_reg[0] [0]),
        .I2(\col_1_reg_674_reg[12] [1]),
        .I3(\icmp_ln272_reg_682_reg[0] [1]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_104_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln272_fu_426_p2_carry_i_5
       (.I0(\col_1_reg_674_reg[12] [6]),
        .I1(\col_1_reg_674_reg[12] [7]),
        .I2(\icmp_ln272_reg_682_reg[0] [6]),
        .I3(\icmp_ln272_reg_682_reg[0] [7]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\col_fu_104_reg[6] [3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln272_fu_426_p2_carry_i_6
       (.I0(\col_1_reg_674_reg[12] [4]),
        .I1(\col_1_reg_674_reg[12] [5]),
        .I2(\icmp_ln272_reg_682_reg[0] [4]),
        .I3(\icmp_ln272_reg_682_reg[0] [5]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\col_fu_104_reg[6] [2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln272_fu_426_p2_carry_i_7
       (.I0(\col_1_reg_674_reg[12] [2]),
        .I1(\col_1_reg_674_reg[12] [3]),
        .I2(\icmp_ln272_reg_682_reg[0] [2]),
        .I3(\icmp_ln272_reg_682_reg[0] [3]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .O(\col_fu_104_reg[6] [1]));
  LUT6 #(
    .INIT(64'h1888122214441111)) 
    icmp_ln272_fu_426_p2_carry_i_8
       (.I0(\icmp_ln272_reg_682_reg[0] [1]),
        .I1(\icmp_ln272_reg_682_reg[0] [0]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\col_1_reg_674_reg[12] [0]),
        .I5(\col_1_reg_674_reg[12] [1]),
        .O(\col_fu_104_reg[6] [0]));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ram_reg_0_i_27
       (.I0(ap_done_cache_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln272_reg_682),
        .I3(in_mat_data_empty_n),
        .O(\cmp_i_i603_i_reg_614_reg[0] ));
  LUT4 #(
    .INIT(16'hEAFF)) 
    ram_reg_0_i_28
       (.I0(\src_buf1_fu_108_reg[0] ),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .I3(\src_buf1_fu_108_reg[0]_0 ),
        .O(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'h5444555500000000)) 
    \src_buf3_fu_136[23]_i_1 
       (.I0(\P1_fu_124[7]_i_3_n_9 ),
        .I1(\src_buf1_fu_108_reg[0] ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(\src_buf1_fu_108_reg[0]_0 ),
        .I5(\cmp_i_i603_i_reg_614_reg[0] ),
        .O(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_0 ));
endmodule

(* ORIG_REF_NAME = "scharr_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init_33
   (ap_rst_n_0,
    D,
    E,
    we1,
    p_1_in,
    SR,
    address1,
    S,
    DI,
    \col_fu_50_reg[6] ,
    \col_fu_50_reg[6]_0 ,
    ap_loop_init_int_reg_0,
    \col_fu_50_reg[12] ,
    \ap_CS_fsm_reg[1] ,
    empty_n_reg,
    SS,
    ap_clk,
    ap_rst_n,
    CO,
    \col_fu_50_reg[0] ,
    in_mat_data_empty_n,
    grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
    Q,
    ram_reg_2,
    ram_reg_2_0,
    ap_block_pp0_stage0_subdone,
    ADDRARDADDR,
    \col_fu_50_reg[12]_0 ,
    icmp_ln386_fu_114_p2_carry__0);
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output we1;
  output p_1_in;
  output [0:0]SR;
  output [11:0]address1;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\col_fu_50_reg[6] ;
  output [3:0]\col_fu_50_reg[6]_0 ;
  output ap_loop_init_int_reg_0;
  output [12:0]\col_fu_50_reg[12] ;
  output \ap_CS_fsm_reg[1] ;
  output empty_n_reg;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input \col_fu_50_reg[0] ;
  input in_mat_data_empty_n;
  input grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  input [2:0]Q;
  input ram_reg_2;
  input ram_reg_2_0;
  input ap_block_pp0_stage0_subdone;
  input [11:0]ADDRARDADDR;
  input [12:0]\col_fu_50_reg[12]_0 ;
  input [15:0]icmp_ln386_fu_114_p2_carry__0;

  wire [11:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [11:0]address1;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_9;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_9;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [12:12]ap_sig_allocacmp_col_3;
  wire \col_fu_50_reg[0] ;
  wire [12:0]\col_fu_50_reg[12] ;
  wire [12:0]\col_fu_50_reg[12]_0 ;
  wire \col_fu_50_reg[12]_i_3_n_10 ;
  wire \col_fu_50_reg[12]_i_3_n_11 ;
  wire \col_fu_50_reg[12]_i_3_n_12 ;
  wire \col_fu_50_reg[4]_i_1_n_10 ;
  wire \col_fu_50_reg[4]_i_1_n_11 ;
  wire \col_fu_50_reg[4]_i_1_n_12 ;
  wire \col_fu_50_reg[4]_i_1_n_9 ;
  wire [3:0]\col_fu_50_reg[6] ;
  wire [3:0]\col_fu_50_reg[6]_0 ;
  wire \col_fu_50_reg[8]_i_1_n_10 ;
  wire \col_fu_50_reg[8]_i_1_n_11 ;
  wire \col_fu_50_reg[8]_i_1_n_12 ;
  wire \col_fu_50_reg[8]_i_1_n_9 ;
  wire empty_n_reg;
  wire grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire [11:0]grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1;
  wire [15:0]icmp_ln386_fu_114_p2_carry__0;
  wire in_mat_data_empty_n;
  wire p_1_in;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire we1;
  wire [3:3]\NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFAFFAAAABBBBAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_cache),
        .I2(CO),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0B000B00FF000000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(in_mat_data_empty_n),
        .I1(\col_fu_50_reg[0] ),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_done_cache),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h51FF5100)) 
    ap_done_cache_i_1
       (.I0(CO),
        .I1(\col_fu_50_reg[0] ),
        .I2(in_mat_data_empty_n),
        .I3(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_9),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h88A800A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(\col_fu_50_reg[0] ),
        .I3(in_mat_data_empty_n),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h7777F377F3F3F3F3)) 
    ap_loop_init_int_i_1__0
       (.I0(CO),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\col_fu_50_reg[0] ),
        .I4(in_mat_data_empty_n),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_9));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_9),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_50[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_fu_50_reg[12]_0 [0]),
        .O(\col_fu_50_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0B000000)) 
    \col_fu_50[12]_i_1 
       (.I0(in_mat_data_empty_n),
        .I1(\col_fu_50_reg[0] ),
        .I2(CO),
        .I3(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \col_fu_50[12]_i_2 
       (.I0(CO),
        .I1(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I2(in_mat_data_empty_n),
        .I3(\col_fu_50_reg[0] ),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_50[12]_i_4 
       (.I0(\col_fu_50_reg[12]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(ap_sig_allocacmp_col_3));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_5 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [11]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_6 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [10]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[12]_i_7 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [9]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_fu_50[4]_i_2 
       (.I0(\col_fu_50_reg[12]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_3 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [4]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_4 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [3]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_5 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [2]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[4]_i_6 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [1]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_2 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [8]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_3 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [7]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_4 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [6]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \col_fu_50[8]_i_5 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [5]),
        .O(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[12]_i_3 
       (.CI(\col_fu_50_reg[8]_i_1_n_9 ),
        .CO({\NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED [3],\col_fu_50_reg[12]_i_3_n_10 ,\col_fu_50_reg[12]_i_3_n_11 ,\col_fu_50_reg[12]_i_3_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [12:9]),
        .S({ap_sig_allocacmp_col_3,grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_fu_50_reg[4]_i_1_n_9 ,\col_fu_50_reg[4]_i_1_n_10 ,\col_fu_50_reg[4]_i_1_n_11 ,\col_fu_50_reg[4]_i_1_n_12 }),
        .CYINIT(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [4:1]),
        .S(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_fu_50_reg[8]_i_1 
       (.CI(\col_fu_50_reg[4]_i_1_n_9 ),
        .CO({\col_fu_50_reg[8]_i_1_n_9 ,\col_fu_50_reg[8]_i_1_n_10 ,\col_fu_50_reg[8]_i_1_n_11 ,\col_fu_50_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_fu_50_reg[12] [8:5]),
        .S(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1[8:5]));
  LUT5 #(
    .INIT(32'hEEFEAAAA)) 
    grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(CO),
        .I2(\col_fu_50_reg[0] ),
        .I3(in_mat_data_empty_n),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln386_fu_114_p2_carry__0_i_1
       (.I0(icmp_ln386_fu_114_p2_carry__0[14]),
        .I1(icmp_ln386_fu_114_p2_carry__0[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFFFF80AA)) 
    icmp_ln386_fu_114_p2_carry__0_i_2
       (.I0(icmp_ln386_fu_114_p2_carry__0[12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\col_fu_50_reg[12]_0 [12]),
        .I4(icmp_ln386_fu_114_p2_carry__0[13]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln386_fu_114_p2_carry__0_i_3
       (.I0(\col_fu_50_reg[12]_0 [10]),
        .I1(icmp_ln386_fu_114_p2_carry__0[10]),
        .I2(\col_fu_50_reg[12]_0 [11]),
        .I3(icmp_ln386_fu_114_p2_carry__0[11]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln386_fu_114_p2_carry__0_i_4
       (.I0(\col_fu_50_reg[12]_0 [8]),
        .I1(icmp_ln386_fu_114_p2_carry__0[8]),
        .I2(\col_fu_50_reg[12]_0 [9]),
        .I3(icmp_ln386_fu_114_p2_carry__0[9]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln386_fu_114_p2_carry__0_i_5
       (.I0(icmp_ln386_fu_114_p2_carry__0[14]),
        .I1(icmp_ln386_fu_114_p2_carry__0[15]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h0000708F)) 
    icmp_ln386_fu_114_p2_carry__0_i_6
       (.I0(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_50_reg[12]_0 [12]),
        .I3(icmp_ln386_fu_114_p2_carry__0[12]),
        .I4(icmp_ln386_fu_114_p2_carry__0[13]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln386_fu_114_p2_carry__0_i_7
       (.I0(\col_fu_50_reg[12]_0 [10]),
        .I1(\col_fu_50_reg[12]_0 [11]),
        .I2(icmp_ln386_fu_114_p2_carry__0[10]),
        .I3(icmp_ln386_fu_114_p2_carry__0[11]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln386_fu_114_p2_carry__0_i_8
       (.I0(\col_fu_50_reg[12]_0 [8]),
        .I1(\col_fu_50_reg[12]_0 [9]),
        .I2(icmp_ln386_fu_114_p2_carry__0[8]),
        .I3(icmp_ln386_fu_114_p2_carry__0[9]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln386_fu_114_p2_carry_i_1
       (.I0(\col_fu_50_reg[12]_0 [6]),
        .I1(icmp_ln386_fu_114_p2_carry__0[6]),
        .I2(\col_fu_50_reg[12]_0 [7]),
        .I3(icmp_ln386_fu_114_p2_carry__0[7]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln386_fu_114_p2_carry_i_2
       (.I0(\col_fu_50_reg[12]_0 [4]),
        .I1(icmp_ln386_fu_114_p2_carry__0[4]),
        .I2(\col_fu_50_reg[12]_0 [5]),
        .I3(icmp_ln386_fu_114_p2_carry__0[5]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln386_fu_114_p2_carry_i_3
       (.I0(\col_fu_50_reg[12]_0 [2]),
        .I1(icmp_ln386_fu_114_p2_carry__0[2]),
        .I2(\col_fu_50_reg[12]_0 [3]),
        .I3(icmp_ln386_fu_114_p2_carry__0[3]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hFFCC4F044F044F04)) 
    icmp_ln386_fu_114_p2_carry_i_4
       (.I0(\col_fu_50_reg[12]_0 [0]),
        .I1(icmp_ln386_fu_114_p2_carry__0[0]),
        .I2(\col_fu_50_reg[12]_0 [1]),
        .I3(icmp_ln386_fu_114_p2_carry__0[1]),
        .I4(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\col_fu_50_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln386_fu_114_p2_carry_i_5
       (.I0(\col_fu_50_reg[12]_0 [6]),
        .I1(\col_fu_50_reg[12]_0 [7]),
        .I2(icmp_ln386_fu_114_p2_carry__0[6]),
        .I3(icmp_ln386_fu_114_p2_carry__0[7]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(\col_fu_50_reg[6] [3]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln386_fu_114_p2_carry_i_6
       (.I0(\col_fu_50_reg[12]_0 [4]),
        .I1(\col_fu_50_reg[12]_0 [5]),
        .I2(icmp_ln386_fu_114_p2_carry__0[4]),
        .I3(icmp_ln386_fu_114_p2_carry__0[5]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(\col_fu_50_reg[6] [2]));
  LUT6 #(
    .INIT(64'h000F842184218421)) 
    icmp_ln386_fu_114_p2_carry_i_7
       (.I0(\col_fu_50_reg[12]_0 [2]),
        .I1(\col_fu_50_reg[12]_0 [3]),
        .I2(icmp_ln386_fu_114_p2_carry__0[2]),
        .I3(icmp_ln386_fu_114_p2_carry__0[3]),
        .I4(ap_loop_init_int),
        .I5(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(\col_fu_50_reg[6] [1]));
  LUT6 #(
    .INIT(64'h1888122214441111)) 
    icmp_ln386_fu_114_p2_carry_i_8
       (.I0(icmp_ln386_fu_114_p2_carry__0[1]),
        .I1(icmp_ln386_fu_114_p2_carry__0[0]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\col_fu_50_reg[12]_0 [0]),
        .I5(\col_fu_50_reg[12]_0 [1]),
        .O(\col_fu_50_reg[6] [0]));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    ram_reg_0_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_2_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(CO),
        .O(we1));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_10
       (.I0(ADDRARDADDR[4]),
        .I1(\col_fu_50_reg[12]_0 [4]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[4]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_11
       (.I0(ADDRARDADDR[3]),
        .I1(\col_fu_50_reg[12]_0 [3]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[3]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_12__0
       (.I0(ADDRARDADDR[2]),
        .I1(\col_fu_50_reg[12]_0 [2]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[2]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_13
       (.I0(ADDRARDADDR[1]),
        .I1(\col_fu_50_reg[12]_0 [1]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[1]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_14
       (.I0(ADDRARDADDR[0]),
        .I1(\col_fu_50_reg[12]_0 [0]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[0]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_3
       (.I0(ADDRARDADDR[11]),
        .I1(\col_fu_50_reg[12]_0 [11]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[11]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_4
       (.I0(ADDRARDADDR[10]),
        .I1(\col_fu_50_reg[12]_0 [10]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[10]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_5
       (.I0(ADDRARDADDR[9]),
        .I1(\col_fu_50_reg[12]_0 [9]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[9]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_6
       (.I0(ADDRARDADDR[8]),
        .I1(\col_fu_50_reg[12]_0 [8]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[8]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_7
       (.I0(ADDRARDADDR[7]),
        .I1(\col_fu_50_reg[12]_0 [7]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[7]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_8
       (.I0(ADDRARDADDR[6]),
        .I1(\col_fu_50_reg[12]_0 [6]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[6]));
  LUT5 #(
    .INIT(32'hAAAA0CCC)) 
    ram_reg_0_i_9
       (.I0(ADDRARDADDR[5]),
        .I1(\col_fu_50_reg[12]_0 [5]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .O(address1[5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \zext_ln392_reg_146[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \zext_ln392_reg_146[11]_i_1 
       (.I0(CO),
        .I1(in_mat_data_empty_n),
        .I2(\col_fu_50_reg[0] ),
        .I3(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \zext_ln392_reg_146[11]_i_2 
       (.I0(\col_fu_50_reg[0] ),
        .I1(in_mat_data_empty_n),
        .I2(CO),
        .O(p_1_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1
   (D,
    ap_clk,
    Q);
  output [31:0]D;
  input ap_clk;
  input [31:0]Q;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]din0_buf1;

  FDRE \din0_buf1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(din0_buf1[0]),
        .R(1'b0));
  FDRE \din0_buf1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(din0_buf1[10]),
        .R(1'b0));
  FDRE \din0_buf1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(din0_buf1[11]),
        .R(1'b0));
  FDRE \din0_buf1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(din0_buf1[12]),
        .R(1'b0));
  FDRE \din0_buf1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(din0_buf1[13]),
        .R(1'b0));
  FDRE \din0_buf1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(din0_buf1[14]),
        .R(1'b0));
  FDRE \din0_buf1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(din0_buf1[15]),
        .R(1'b0));
  FDRE \din0_buf1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(din0_buf1[16]),
        .R(1'b0));
  FDRE \din0_buf1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(din0_buf1[17]),
        .R(1'b0));
  FDRE \din0_buf1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(din0_buf1[18]),
        .R(1'b0));
  FDRE \din0_buf1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(din0_buf1[19]),
        .R(1'b0));
  FDRE \din0_buf1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(din0_buf1[1]),
        .R(1'b0));
  FDRE \din0_buf1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(din0_buf1[20]),
        .R(1'b0));
  FDRE \din0_buf1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(din0_buf1[21]),
        .R(1'b0));
  FDRE \din0_buf1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(din0_buf1[22]),
        .R(1'b0));
  FDRE \din0_buf1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(din0_buf1[23]),
        .R(1'b0));
  FDRE \din0_buf1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(din0_buf1[24]),
        .R(1'b0));
  FDRE \din0_buf1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(din0_buf1[25]),
        .R(1'b0));
  FDRE \din0_buf1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(din0_buf1[26]),
        .R(1'b0));
  FDRE \din0_buf1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(din0_buf1[27]),
        .R(1'b0));
  FDRE \din0_buf1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(din0_buf1[28]),
        .R(1'b0));
  FDRE \din0_buf1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(din0_buf1[29]),
        .R(1'b0));
  FDRE \din0_buf1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(din0_buf1[2]),
        .R(1'b0));
  FDRE \din0_buf1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(din0_buf1[30]),
        .R(1'b0));
  FDRE \din0_buf1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(din0_buf1[31]),
        .R(1'b0));
  FDRE \din0_buf1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(din0_buf1[3]),
        .R(1'b0));
  FDRE \din0_buf1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(din0_buf1[4]),
        .R(1'b0));
  FDRE \din0_buf1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(din0_buf1[5]),
        .R(1'b0));
  FDRE \din0_buf1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(din0_buf1[6]),
        .R(1'b0));
  FDRE \din0_buf1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(din0_buf1[7]),
        .R(1'b0));
  FDRE \din0_buf1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(din0_buf1[8]),
        .R(1'b0));
  FDRE \din0_buf1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(din0_buf1[9]),
        .R(1'b0));
  (* X_CORE_INFO = "floating_point_v7_1_15,Vivado 2023.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u
       (.D(D),
        .Q(din0_buf1),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip
   (D,
    ap_clk,
    Q);
  output [31:0]D;
  input ap_clk;
  input [31:0]Q;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire NLW_inst_m_axis_result_tlast_UNCONNECTED;
  wire NLW_inst_m_axis_result_tvalid_UNCONNECTED;
  wire NLW_inst_s_axis_a_tready_UNCONNECTED;
  wire NLW_inst_s_axis_b_tready_UNCONNECTED;
  wire NLW_inst_s_axis_c_tready_UNCONNECTED;
  wire NLW_inst_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_result_tuser_UNCONNECTED;

  (* C_ACCUM_INPUT_MSB = "32" *) 
  (* C_ACCUM_LSB = "-31" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "24" *) 
  (* C_A_TDATA_WIDTH = "32" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "24" *) 
  (* C_B_TDATA_WIDTH = "32" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "24" *) 
  (* C_C_TDATA_WIDTH = "32" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "32" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_S = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "1" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "1" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "0" *) 
  (* C_HAS_FLT_TO_FIX = "0" *) 
  (* C_HAS_FLT_TO_FLT = "0" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "1" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ADD = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_SUB = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MULT_USAGE = "3" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_PART = "xc7z020clg400-1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "24" *) 
  (* C_RESULT_TDATA_WIDTH = "32" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "32" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_15 inst
       (.aclk(ap_clk),
        .aclken(1'b1),
        .aresetn(1'b1),
        .m_axis_result_tdata(D),
        .m_axis_result_tlast(NLW_inst_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_inst_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(NLW_inst_m_axis_result_tvalid_UNCONNECTED),
        .s_axis_a_tdata(Q),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_inst_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(1'b1),
        .s_axis_b_tdata({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_inst_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b1),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_inst_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_inst_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    P,
    ap_enable_reg_pp0_iter4,
    p_dst_data_full_n,
    ap_enable_reg_pp0_iter1,
    p_dstgy_data_empty_n,
    p_dstgx_data_empty_n);
  output [9:0]D;
  output ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]p_reg_reg;
  input [23:0]p_reg_reg_0;
  input [31:0]P;
  input ap_enable_reg_pp0_iter4;
  input p_dst_data_full_n;
  input ap_enable_reg_pp0_iter1;
  input p_dstgy_data_empty_n;
  input p_dstgx_data_empty_n;

  wire [9:0]D;
  wire [31:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire p_dst_data_full_n;
  wire p_dstgx_data_empty_n;
  wire p_dstgy_data_empty_n;
  wire [7:0]p_reg_reg;
  wire [23:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0 scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0_U
       (.D(D),
        .P(P),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter4_reg(ap_block_pp0_stage0_subdone),
        .p_dst_data_full_n(p_dst_data_full_n),
        .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
        .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0
   (D,
    ap_enable_reg_pp0_iter4_reg,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    P,
    ap_enable_reg_pp0_iter4,
    p_dst_data_full_n,
    ap_enable_reg_pp0_iter1,
    p_dstgy_data_empty_n,
    p_dstgx_data_empty_n);
  output [9:0]D;
  output ap_enable_reg_pp0_iter4_reg;
  input ap_clk;
  input [7:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;
  input [31:0]P;
  input ap_enable_reg_pp0_iter4;
  input p_dst_data_full_n;
  input ap_enable_reg_pp0_iter1;
  input p_dstgy_data_empty_n;
  input p_dstgx_data_empty_n;

  wire [9:0]D;
  wire [31:0]P;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_reg;
  wire p_dst_data_full_n;
  wire p_dstgx_data_empty_n;
  wire p_dstgy_data_empty_n;
  wire [7:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hDD0D0D0D)) 
    mul_ln78_reg_194_reg_i_1
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(p_dst_data_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_dstgy_data_empty_n),
        .I4(p_dstgx_data_empty_n),
        .O(ap_enable_reg_pp0_iter4_reg));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_enable_reg_pp0_iter4_reg),
        .CEA2(ap_enable_reg_pp0_iter4_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_enable_reg_pp0_iter4_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_enable_reg_pp0_iter4_reg),
        .CEP(ap_enable_reg_pp0_iter4_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],D,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    B_V_data_1_sel,
    img_inp_TVALID_int_regslice,
    ap_rst_n_0,
    push,
    ap_block_pp0_stage0_subdone,
    \B_V_data_1_payload_B_reg[23]_0 ,
    SS,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    ap_rst_n,
    \SRL_SIG_reg[1][0] ,
    in_mat_data_full_n,
    ap_enable_reg_pp0_iter1,
    CO,
    img_inp_TVALID,
    j_2_fu_60,
    Q,
    img_inp_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output B_V_data_1_sel;
  output img_inp_TVALID_int_regslice;
  output ap_rst_n_0;
  output push;
  output ap_block_pp0_stage0_subdone;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input [0:0]SS;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input ap_rst_n;
  input \SRL_SIG_reg[1][0] ;
  input in_mat_data_full_n;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input img_inp_TVALID;
  input j_2_fu_60;
  input [0:0]Q;
  input [23:0]img_inp_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_9_[0] ;
  wire \B_V_data_1_payload_A_reg_n_9_[10] ;
  wire \B_V_data_1_payload_A_reg_n_9_[11] ;
  wire \B_V_data_1_payload_A_reg_n_9_[12] ;
  wire \B_V_data_1_payload_A_reg_n_9_[13] ;
  wire \B_V_data_1_payload_A_reg_n_9_[14] ;
  wire \B_V_data_1_payload_A_reg_n_9_[15] ;
  wire \B_V_data_1_payload_A_reg_n_9_[16] ;
  wire \B_V_data_1_payload_A_reg_n_9_[17] ;
  wire \B_V_data_1_payload_A_reg_n_9_[18] ;
  wire \B_V_data_1_payload_A_reg_n_9_[19] ;
  wire \B_V_data_1_payload_A_reg_n_9_[1] ;
  wire \B_V_data_1_payload_A_reg_n_9_[20] ;
  wire \B_V_data_1_payload_A_reg_n_9_[21] ;
  wire \B_V_data_1_payload_A_reg_n_9_[22] ;
  wire \B_V_data_1_payload_A_reg_n_9_[23] ;
  wire \B_V_data_1_payload_A_reg_n_9_[2] ;
  wire \B_V_data_1_payload_A_reg_n_9_[3] ;
  wire \B_V_data_1_payload_A_reg_n_9_[4] ;
  wire \B_V_data_1_payload_A_reg_n_9_[5] ;
  wire \B_V_data_1_payload_A_reg_n_9_[6] ;
  wire \B_V_data_1_payload_A_reg_n_9_[7] ;
  wire \B_V_data_1_payload_A_reg_n_9_[8] ;
  wire \B_V_data_1_payload_A_reg_n_9_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_9_[0] ;
  wire \B_V_data_1_payload_B_reg_n_9_[10] ;
  wire \B_V_data_1_payload_B_reg_n_9_[11] ;
  wire \B_V_data_1_payload_B_reg_n_9_[12] ;
  wire \B_V_data_1_payload_B_reg_n_9_[13] ;
  wire \B_V_data_1_payload_B_reg_n_9_[14] ;
  wire \B_V_data_1_payload_B_reg_n_9_[15] ;
  wire \B_V_data_1_payload_B_reg_n_9_[16] ;
  wire \B_V_data_1_payload_B_reg_n_9_[17] ;
  wire \B_V_data_1_payload_B_reg_n_9_[18] ;
  wire \B_V_data_1_payload_B_reg_n_9_[19] ;
  wire \B_V_data_1_payload_B_reg_n_9_[1] ;
  wire \B_V_data_1_payload_B_reg_n_9_[20] ;
  wire \B_V_data_1_payload_B_reg_n_9_[21] ;
  wire \B_V_data_1_payload_B_reg_n_9_[22] ;
  wire \B_V_data_1_payload_B_reg_n_9_[23] ;
  wire \B_V_data_1_payload_B_reg_n_9_[2] ;
  wire \B_V_data_1_payload_B_reg_n_9_[3] ;
  wire \B_V_data_1_payload_B_reg_n_9_[4] ;
  wire \B_V_data_1_payload_B_reg_n_9_[5] ;
  wire \B_V_data_1_payload_B_reg_n_9_[6] ;
  wire \B_V_data_1_payload_B_reg_n_9_[7] ;
  wire \B_V_data_1_payload_B_reg_n_9_[8] ;
  wire \B_V_data_1_payload_B_reg_n_9_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_9;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_9 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_data_full_n;
  wire j_2_fu_60;
  wire push;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(img_inp_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(img_inp_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[9] ),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(img_inp_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'h8A80AA80AA80AA80)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(img_inp_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(img_inp_TVALID_int_regslice),
        .I4(j_2_fu_60),
        .I5(Q),
        .O(\B_V_data_1_state[0]_i_1__0_n_9 ));
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(img_inp_TVALID_int_regslice),
        .I1(Q),
        .I2(j_2_fu_60),
        .I3(img_inp_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_9 ),
        .Q(img_inp_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT6 #(
    .INIT(64'hAA2A000000000000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(Q),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(CO),
        .I3(img_inp_TVALID_int_regslice),
        .I4(in_mat_data_full_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(push));
  LUT6 #(
    .INIT(64'h88AA808000AA0000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(img_inp_TVALID_int_regslice),
        .I3(in_mat_data_full_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hF700F7F7)) 
    ap_loop_init_int_i_2
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(CO),
        .I2(img_inp_TVALID_int_regslice),
        .I3(in_mat_data_full_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
endmodule

(* ORIG_REF_NAME = "scharr_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_regslice_both__parameterized1
   (img_out_TLAST,
    SS,
    ap_clk,
    ap_rst_n,
    img_out_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    axi_last_reg_194,
    ap_enable_reg_pp0_iter1,
    img_out_TREADY_int_regslice,
    Q,
    dst_1_data_empty_n);
  output [0:0]img_out_TLAST;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input img_out_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input axi_last_reg_194;
  input ap_enable_reg_pp0_iter1;
  input img_out_TREADY_int_regslice;
  input [0:0]Q;
  input dst_1_data_empty_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_9 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_9 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_9;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_9 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_9_[0] ;
  wire \B_V_data_1_state_reg_n_9_[1] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire axi_last_reg_194;
  wire dst_1_data_empty_n;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(axi_last_reg_194),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(\B_V_data_1_state_reg_n_9_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_9 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_9 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(axi_last_reg_194),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(\B_V_data_1_state_reg_n_9_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_9 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_9 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\B_V_data_1_state_reg_n_9_[0] ),
        .I1(img_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_9));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_9),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_9_[1] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img_out_TREADY_int_regslice),
        .I3(Q),
        .I4(dst_1_data_empty_n),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_9_[0] ),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(img_out_TREADY),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_9_[1] ),
        .I3(\B_V_data_1_state_reg_n_9_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_9 ),
        .Q(\B_V_data_1_state_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_9_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \img_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(img_out_TLAST));
endmodule

(* ORIG_REF_NAME = "scharr_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_regslice_both__parameterized2
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_1 ,
    E,
    \B_V_data_1_state_reg[0]_2 ,
    \B_V_data_1_state_reg[0]_3 ,
    empty_n_reg,
    empty_n_reg_0,
    D,
    \B_V_data_1_state_reg[0]_4 ,
    img_out_TDATA,
    SS,
    ap_clk,
    img_out_TREADY,
    Q,
    dst_1_rows_channel_empty_n,
    push,
    dst_1_cols_channel_empty_n,
    push_0,
    CO,
    ap_rst_n,
    \B_V_data_1_state_reg[0]_5 ,
    dst_1_data_empty_n,
    B_V_data_1_sel_wr_reg_0,
    \B_V_data_1_payload_B_reg[7]_0 );
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_1 ;
  output [0:0]E;
  output \B_V_data_1_state_reg[0]_2 ;
  output [0:0]\B_V_data_1_state_reg[0]_3 ;
  output empty_n_reg;
  output empty_n_reg_0;
  output [1:0]D;
  output \B_V_data_1_state_reg[0]_4 ;
  output [7:0]img_out_TDATA;
  input [0:0]SS;
  input ap_clk;
  input img_out_TREADY;
  input [3:0]Q;
  input dst_1_rows_channel_empty_n;
  input push;
  input dst_1_cols_channel_empty_n;
  input push_0;
  input [0:0]CO;
  input ap_rst_n;
  input \B_V_data_1_state_reg[0]_5 ;
  input dst_1_data_empty_n;
  input B_V_data_1_sel_wr_reg_0;
  input [7:0]\B_V_data_1_payload_B_reg[7]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_9_[0] ;
  wire \B_V_data_1_payload_A_reg_n_9_[1] ;
  wire \B_V_data_1_payload_A_reg_n_9_[2] ;
  wire \B_V_data_1_payload_A_reg_n_9_[3] ;
  wire \B_V_data_1_payload_A_reg_n_9_[4] ;
  wire \B_V_data_1_payload_A_reg_n_9_[5] ;
  wire \B_V_data_1_payload_A_reg_n_9_[6] ;
  wire \B_V_data_1_payload_A_reg_n_9_[7] ;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg_n_9_[0] ;
  wire \B_V_data_1_payload_B_reg_n_9_[1] ;
  wire \B_V_data_1_payload_B_reg_n_9_[2] ;
  wire \B_V_data_1_payload_B_reg_n_9_[3] ;
  wire \B_V_data_1_payload_B_reg_n_9_[4] ;
  wire \B_V_data_1_payload_B_reg_n_9_[5] ;
  wire \B_V_data_1_payload_B_reg_n_9_[6] ;
  wire \B_V_data_1_payload_B_reg_n_9_[7] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_9;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_9 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire [0:0]\B_V_data_1_state_reg[0]_3 ;
  wire \B_V_data_1_state_reg[0]_4 ;
  wire \B_V_data_1_state_reg[0]_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_data_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [7:0]img_out_TDATA;
  wire img_out_TREADY;
  wire push;
  wire push_0;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_9));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_9),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(dst_1_data_empty_n),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(B_V_data_1_sel_wr_reg_0),
        .I4(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_9));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_9),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'h8AAA8888)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[0]_5 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(img_out_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'hBFFFBBBBFFFFBBBB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(dst_1_data_empty_n),
        .I3(Q[2]),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(B_V_data_1_sel_wr_reg_0),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_9 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[0]),
        .I1(dst_1_rows_channel_empty_n),
        .I2(dst_1_cols_channel_empty_n),
        .I3(\B_V_data_1_state_reg[0]_4 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h44F4F4F444444444)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(img_out_TREADY),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h80008888)) 
    full_n_i_2__2
       (.I0(dst_1_rows_channel_empty_n),
        .I1(Q[3]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(img_out_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'h80008888)) 
    full_n_i_2__3
       (.I0(dst_1_cols_channel_empty_n),
        .I1(Q[3]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(img_out_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[0] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[1] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[2] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[3] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[4] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[5] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[6] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_9_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_9_[7] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h2AFF)) 
    \int_isr[0]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .O(\B_V_data_1_state_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h5999AAAAAAAAAAAA)) 
    \mOutPtr[3]_i_1 
       (.I0(push),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(Q[3]),
        .I5(dst_1_rows_channel_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h5999AAAAAAAAAAAA)) 
    \mOutPtr[3]_i_1__1 
       (.I0(push_0),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(Q[3]),
        .I5(dst_1_cols_channel_empty_n),
        .O(\B_V_data_1_state_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hD5000000FFFFFFFF)) 
    \mOutPtr[3]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .I4(dst_1_rows_channel_empty_n),
        .I5(push),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hD5000000FFFFFFFF)) 
    \mOutPtr[3]_i_3__1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .I4(dst_1_cols_channel_empty_n),
        .I5(push_0),
        .O(\B_V_data_1_state_reg[0]_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0
   (Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
    start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n,
    empty_n_reg_0,
    push,
    empty_n_reg_1,
    SS,
    ap_clk,
    in_mat_cols_c_empty_n,
    \mOutPtr_reg[0]_0 ,
    in_mat_rows_c_empty_n,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    in_mat_cols_c_full_n,
    in_mat_rows_c_full_n,
    Q,
    start_once_reg,
    in_mat_cols_c15_channel_empty_n,
    in_mat_rows_c14_channel_empty_n,
    full_n_reg_0);
  output Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  output start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  output empty_n_reg_0;
  output push;
  output empty_n_reg_1;
  input [0:0]SS;
  input ap_clk;
  input in_mat_cols_c_empty_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input in_mat_rows_c_empty_n;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input [0:0]\mOutPtr_reg[0]_2 ;
  input in_mat_cols_c_full_n;
  input in_mat_rows_c_full_n;
  input [0:0]Q;
  input start_once_reg;
  input in_mat_cols_c15_channel_empty_n;
  input in_mat_rows_c14_channel_empty_n;
  input full_n_reg_0;

  wire [0:0]Q;
  wire \SRL_SIG[0][15]_i_3_n_9 ;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  wire ap_clk;
  wire empty_n_i_1__0_n_9;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__0_n_9;
  wire full_n_reg_0;
  wire in_mat_cols_c15_channel_empty_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c14_channel_empty_n;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire \mOutPtr[0]_i_1_n_9 ;
  wire \mOutPtr[1]_i_1_n_9 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg_n_9_[0] ;
  wire \mOutPtr_reg_n_9_[1] ;
  wire push;
  wire start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG[0][15]_i_3_n_9 ),
        .I1(in_mat_cols_c_full_n),
        .I2(in_mat_rows_c_full_n),
        .I3(Q),
        .O(push));
  LUT4 #(
    .INIT(16'hE000)) 
    \SRL_SIG[0][15]_i_3 
       (.I0(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .I1(start_once_reg),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(in_mat_rows_c14_channel_empty_n),
        .O(\SRL_SIG[0][15]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFF4F04040404)) 
    empty_n_i_1__0
       (.I0(start_once_reg),
        .I1(\SRL_SIG[0][15]_i_3_n_9 ),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg_n_9_[1] ),
        .I4(\mOutPtr_reg_n_9_[0] ),
        .I5(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .O(empty_n_i_1__0_n_9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_9),
        .Q(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFEFFF0FF0000)) 
    full_n_i_1__0
       (.I0(\mOutPtr_reg_n_9_[1] ),
        .I1(\mOutPtr_reg_n_9_[0] ),
        .I2(start_once_reg),
        .I3(\SRL_SIG[0][15]_i_3_n_9 ),
        .I4(full_n_reg_0),
        .I5(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .O(full_n_i_1__0_n_9));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_9),
        .Q(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .S(SS));
  LUT6 #(
    .INIT(64'h55559555AAAA6AAA)) 
    \mOutPtr[0]_i_1 
       (.I0(full_n_reg_0),
        .I1(in_mat_rows_c14_channel_empty_n),
        .I2(in_mat_cols_c15_channel_empty_n),
        .I3(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_9_[0] ),
        .O(\mOutPtr[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__2 
       (.I0(in_mat_cols_c_empty_n),
        .I1(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(in_mat_rows_c_empty_n),
        .I4(push),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__3 
       (.I0(in_mat_rows_c_empty_n),
        .I1(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(in_mat_cols_c_empty_n),
        .I4(push),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(empty_n_reg_1));
  LUT5 #(
    .INIT(32'hBADF4520)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_9_[0] ),
        .I1(start_once_reg),
        .I2(\SRL_SIG[0][15]_i_3_n_9 ),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg_n_9_[1] ),
        .O(\mOutPtr[1]_i_1_n_9 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_9 ),
        .Q(\mOutPtr_reg_n_9_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFGradientX_16_0_s
   (vt0_val_int_reg,
    \vb0_val_int_reg_reg[6]_0 ,
    vb0_val_read_reg_305,
    \vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 ,
    \S00_2_reg_346_reg[15]_0 ,
    S,
    \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 ,
    \S00_2_reg_346_reg[15]_1 ,
    \S00_2_reg_346_reg[15]_2 ,
    \S00_2_reg_346_reg[15]_3 ,
    \S00_2_reg_346_reg[15]_4 ,
    \S00_2_reg_346_reg[15]_5 ,
    \S00_2_reg_346_reg[15]_6 ,
    \S00_2_reg_346_reg[15]_7 ,
    \S00_2_reg_346_reg[15]_8 ,
    DI,
    \vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 ,
    \S00_2_reg_346_reg[13]_0 ,
    ap_clk,
    Q,
    \vb0_val_int_reg_reg[7]_0 ,
    \ref_tmp_reg_770_reg[0] ,
    \ref_tmp_reg_770_reg[0]_0 ,
    trunc_ln162_reg_369,
    temp_g_2_reg_364,
    \vm0_val_int_reg_reg[7]_0 );
  output [7:0]vt0_val_int_reg;
  output [6:0]\vb0_val_int_reg_reg[6]_0 ;
  output [7:0]vb0_val_read_reg_305;
  output [1:0]\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 ;
  output \S00_2_reg_346_reg[15]_0 ;
  output [2:0]S;
  output [3:0]\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 ;
  output \S00_2_reg_346_reg[15]_1 ;
  output \S00_2_reg_346_reg[15]_2 ;
  output \S00_2_reg_346_reg[15]_3 ;
  output \S00_2_reg_346_reg[15]_4 ;
  output \S00_2_reg_346_reg[15]_5 ;
  output \S00_2_reg_346_reg[15]_6 ;
  output \S00_2_reg_346_reg[15]_7 ;
  output \S00_2_reg_346_reg[15]_8 ;
  output [2:0]DI;
  output [3:0]\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 ;
  output [5:0]\S00_2_reg_346_reg[13]_0 ;
  input ap_clk;
  input [7:0]Q;
  input [7:0]\vb0_val_int_reg_reg[7]_0 ;
  input \ref_tmp_reg_770_reg[0] ;
  input \ref_tmp_reg_770_reg[0]_0 ;
  input [5:0]trunc_ln162_reg_369;
  input [0:0]temp_g_2_reg_364;
  input [7:0]\vm0_val_int_reg_reg[7]_0 ;

  wire [15:0]A00_fu_170_p21_out;
  wire A00_fu_170_p2_carry__0_i_1__1_n_9;
  wire A00_fu_170_p2_carry__0_i_2__1_n_9;
  wire A00_fu_170_p2_carry__0_i_3__1_n_9;
  wire A00_fu_170_p2_carry__0_i_4__1_n_9;
  wire A00_fu_170_p2_carry__0_i_5__1_n_9;
  wire A00_fu_170_p2_carry__0_i_6__1_n_9;
  wire A00_fu_170_p2_carry__0_i_7__1_n_9;
  wire A00_fu_170_p2_carry__0_i_8__1_n_9;
  wire A00_fu_170_p2_carry__0_n_10;
  wire A00_fu_170_p2_carry__0_n_11;
  wire A00_fu_170_p2_carry__0_n_12;
  wire A00_fu_170_p2_carry__0_n_9;
  wire A00_fu_170_p2_carry__1_i_1__1_n_9;
  wire A00_fu_170_p2_carry__1_i_2__1_n_9;
  wire A00_fu_170_p2_carry__1_i_3__1_n_9;
  wire A00_fu_170_p2_carry__1_i_4__1_n_9;
  wire A00_fu_170_p2_carry__1_i_5__1_n_9;
  wire A00_fu_170_p2_carry__1_i_6__1_n_9;
  wire A00_fu_170_p2_carry__1_i_7__1_n_9;
  wire A00_fu_170_p2_carry__1_n_10;
  wire A00_fu_170_p2_carry__1_n_11;
  wire A00_fu_170_p2_carry__1_n_12;
  wire A00_fu_170_p2_carry__1_n_9;
  wire A00_fu_170_p2_carry__2_i_1__1_n_9;
  wire A00_fu_170_p2_carry__2_i_2__1_n_9;
  wire A00_fu_170_p2_carry__2_i_3__1_n_9;
  wire A00_fu_170_p2_carry__2_i_4__1_n_9;
  wire A00_fu_170_p2_carry__2_n_10;
  wire A00_fu_170_p2_carry__2_n_11;
  wire A00_fu_170_p2_carry__2_n_12;
  wire A00_fu_170_p2_carry_i_1__1_n_9;
  wire A00_fu_170_p2_carry_i_2__1_n_9;
  wire A00_fu_170_p2_carry_i_3__1_n_9;
  wire A00_fu_170_p2_carry_i_4__1_n_9;
  wire A00_fu_170_p2_carry_n_10;
  wire A00_fu_170_p2_carry_n_11;
  wire A00_fu_170_p2_carry_n_12;
  wire A00_fu_170_p2_carry_n_9;
  wire [15:0]A00_reg_336;
  wire [12:0]A01_fu_146_p2;
  wire A01_fu_146_p2_carry__0_i_1_n_9;
  wire A01_fu_146_p2_carry__0_i_2_n_9;
  wire A01_fu_146_p2_carry__0_i_3_n_9;
  wire A01_fu_146_p2_carry__0_i_4_n_9;
  wire A01_fu_146_p2_carry__0_i_5_n_9;
  wire A01_fu_146_p2_carry__0_i_6_n_9;
  wire A01_fu_146_p2_carry__0_i_7_n_9;
  wire A01_fu_146_p2_carry__0_i_8_n_9;
  wire A01_fu_146_p2_carry__0_n_10;
  wire A01_fu_146_p2_carry__0_n_11;
  wire A01_fu_146_p2_carry__0_n_12;
  wire A01_fu_146_p2_carry__0_n_9;
  wire A01_fu_146_p2_carry__1_i_1_n_9;
  wire A01_fu_146_p2_carry__1_i_2_n_9;
  wire A01_fu_146_p2_carry__1_i_3_n_9;
  wire A01_fu_146_p2_carry__1_n_11;
  wire A01_fu_146_p2_carry__1_n_12;
  wire A01_fu_146_p2_carry_i_1_n_9;
  wire A01_fu_146_p2_carry_i_2_n_9;
  wire A01_fu_146_p2_carry_i_4_n_9;
  wire A01_fu_146_p2_carry_i_5_n_9;
  wire A01_fu_146_p2_carry_i_6_n_9;
  wire A01_fu_146_p2_carry_i_7_n_9;
  wire A01_fu_146_p2_carry_n_10;
  wire A01_fu_146_p2_carry_n_11;
  wire A01_fu_146_p2_carry_n_12;
  wire A01_fu_146_p2_carry_n_9;
  wire [12:0]A01_reg_326;
  wire [2:0]DI;
  wire [7:0]Q;
  wire [2:0]S;
  wire S00_2_fu_196_p2_carry__0_i_1__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_2__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_3__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_4__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_5__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_6__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_7__1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_8__1_n_9;
  wire S00_2_fu_196_p2_carry__0_n_10;
  wire S00_2_fu_196_p2_carry__0_n_11;
  wire S00_2_fu_196_p2_carry__0_n_12;
  wire S00_2_fu_196_p2_carry__0_n_13;
  wire S00_2_fu_196_p2_carry__0_n_14;
  wire S00_2_fu_196_p2_carry__0_n_15;
  wire S00_2_fu_196_p2_carry__0_n_16;
  wire S00_2_fu_196_p2_carry__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_1__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_2__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_3__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_4__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_5__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_6__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_7__1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_8__1_n_9;
  wire S00_2_fu_196_p2_carry__1_n_10;
  wire S00_2_fu_196_p2_carry__1_n_11;
  wire S00_2_fu_196_p2_carry__1_n_12;
  wire S00_2_fu_196_p2_carry__1_n_13;
  wire S00_2_fu_196_p2_carry__1_n_14;
  wire S00_2_fu_196_p2_carry__1_n_15;
  wire S00_2_fu_196_p2_carry__1_n_16;
  wire S00_2_fu_196_p2_carry__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_1__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_2__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_3__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_4__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_5__1_n_9;
  wire S00_2_fu_196_p2_carry__2_n_11;
  wire S00_2_fu_196_p2_carry__2_n_12;
  wire S00_2_fu_196_p2_carry__2_n_14;
  wire S00_2_fu_196_p2_carry__2_n_15;
  wire S00_2_fu_196_p2_carry__2_n_16;
  wire S00_2_fu_196_p2_carry_i_1__1_n_9;
  wire S00_2_fu_196_p2_carry_i_2__1_n_9;
  wire S00_2_fu_196_p2_carry_i_3__1_n_9;
  wire S00_2_fu_196_p2_carry_i_4__1_n_9;
  wire S00_2_fu_196_p2_carry_i_5__1_n_9;
  wire S00_2_fu_196_p2_carry_i_6__1_n_9;
  wire S00_2_fu_196_p2_carry_i_7__1_n_9;
  wire S00_2_fu_196_p2_carry_n_10;
  wire S00_2_fu_196_p2_carry_n_11;
  wire S00_2_fu_196_p2_carry_n_12;
  wire S00_2_fu_196_p2_carry_n_13;
  wire S00_2_fu_196_p2_carry_n_14;
  wire S00_2_fu_196_p2_carry_n_15;
  wire S00_2_fu_196_p2_carry_n_16;
  wire S00_2_fu_196_p2_carry_n_9;
  wire [15:14]S00_2_reg_346;
  wire [5:0]\S00_2_reg_346_reg[13]_0 ;
  wire \S00_2_reg_346_reg[15]_0 ;
  wire \S00_2_reg_346_reg[15]_1 ;
  wire \S00_2_reg_346_reg[15]_2 ;
  wire \S00_2_reg_346_reg[15]_3 ;
  wire \S00_2_reg_346_reg[15]_4 ;
  wire \S00_2_reg_346_reg[15]_5 ;
  wire \S00_2_reg_346_reg[15]_6 ;
  wire \S00_2_reg_346_reg[15]_7 ;
  wire \S00_2_reg_346_reg[15]_8 ;
  wire [15:1]add_ln90_reg_331_pp0_iter1_reg;
  wire \add_ln90_reg_331_reg[13]_i_1__1_n_10 ;
  wire \add_ln90_reg_331_reg[13]_i_1__1_n_11 ;
  wire \add_ln90_reg_331_reg[13]_i_1__1_n_12 ;
  wire \add_ln90_reg_331_reg[13]_i_1__1_n_9 ;
  wire \add_ln90_reg_331_reg[15]_i_1__1_n_12 ;
  wire \add_ln90_reg_331_reg[5]_i_1__1_n_10 ;
  wire \add_ln90_reg_331_reg[5]_i_1__1_n_11 ;
  wire \add_ln90_reg_331_reg[5]_i_1__1_n_12 ;
  wire \add_ln90_reg_331_reg[5]_i_1__1_n_9 ;
  wire \add_ln90_reg_331_reg[9]_i_1__1_n_10 ;
  wire \add_ln90_reg_331_reg[9]_i_1__1_n_11 ;
  wire \add_ln90_reg_331_reg[9]_i_1__1_n_12 ;
  wire \add_ln90_reg_331_reg[9]_i_1__1_n_9 ;
  wire \add_ln90_reg_331_reg_n_9_[10] ;
  wire \add_ln90_reg_331_reg_n_9_[11] ;
  wire \add_ln90_reg_331_reg_n_9_[12] ;
  wire \add_ln90_reg_331_reg_n_9_[13] ;
  wire \add_ln90_reg_331_reg_n_9_[14] ;
  wire \add_ln90_reg_331_reg_n_9_[15] ;
  wire \add_ln90_reg_331_reg_n_9_[2] ;
  wire \add_ln90_reg_331_reg_n_9_[3] ;
  wire \add_ln90_reg_331_reg_n_9_[4] ;
  wire \add_ln90_reg_331_reg_n_9_[5] ;
  wire \add_ln90_reg_331_reg_n_9_[6] ;
  wire \add_ln90_reg_331_reg_n_9_[7] ;
  wire \add_ln90_reg_331_reg_n_9_[8] ;
  wire \add_ln90_reg_331_reg_n_9_[9] ;
  wire ap_clk;
  wire [14:1]p_0_in;
  wire [1:1]p_1_in;
  wire \ref_tmp_reg_770_reg[0] ;
  wire \ref_tmp_reg_770_reg[0]_0 ;
  wire [0:0]temp_g_2_reg_364;
  wire [11:1]tmp311_fu_126_p2;
  wire tmp311_fu_126_p2_carry__0_i_1_n_9;
  wire tmp311_fu_126_p2_carry__0_i_2_n_9;
  wire tmp311_fu_126_p2_carry__0_i_3_n_9;
  wire tmp311_fu_126_p2_carry__0_n_10;
  wire tmp311_fu_126_p2_carry__0_n_11;
  wire tmp311_fu_126_p2_carry__0_n_12;
  wire tmp311_fu_126_p2_carry_i_1_n_9;
  wire tmp311_fu_126_p2_carry_i_2_n_9;
  wire tmp311_fu_126_p2_carry_i_3_n_9;
  wire tmp311_fu_126_p2_carry_i_4_n_9;
  wire tmp311_fu_126_p2_carry_i_5_n_9;
  wire tmp311_fu_126_p2_carry_n_10;
  wire tmp311_fu_126_p2_carry_n_11;
  wire tmp311_fu_126_p2_carry_n_12;
  wire tmp311_fu_126_p2_carry_n_9;
  wire [5:0]trunc_ln162_reg_369;
  wire [7:0]trunc_ln80_reg_316;
  wire [7:0]trunc_ln88_reg_351;
  wire [7:7]vb0_val_int_reg;
  wire [6:0]\vb0_val_int_reg_reg[6]_0 ;
  wire [7:0]\vb0_val_int_reg_reg[7]_0 ;
  wire [7:0]vb0_val_read_reg_305;
  wire [6:1]vb0_val_read_reg_305_pp0_iter1_reg;
  wire [3:0]\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 ;
  wire [3:0]\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 ;
  wire [1:0]\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 ;
  wire [7:0]vm0_val_int_reg;
  wire [7:0]\vm0_val_int_reg_reg[7]_0 ;
  wire [7:0]vt0_val_int_reg;
  wire [3:3]NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_A01_fu_146_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_A01_fu_146_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_add_ln90_reg_331_reg[15]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln90_reg_331_reg[15]_i_1__1_O_UNCONNECTED ;
  wire [3:3]NLW_tmp311_fu_126_p2_carry__0_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry
       (.CI(1'b0),
        .CO({A00_fu_170_p2_carry_n_9,A00_fu_170_p2_carry_n_10,A00_fu_170_p2_carry_n_11,A00_fu_170_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(A01_reg_326[3:0]),
        .O(A00_fu_170_p21_out[3:0]),
        .S({A00_fu_170_p2_carry_i_1__1_n_9,A00_fu_170_p2_carry_i_2__1_n_9,A00_fu_170_p2_carry_i_3__1_n_9,A00_fu_170_p2_carry_i_4__1_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__0
       (.CI(A00_fu_170_p2_carry_n_9),
        .CO({A00_fu_170_p2_carry__0_n_9,A00_fu_170_p2_carry__0_n_10,A00_fu_170_p2_carry__0_n_11,A00_fu_170_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({A00_fu_170_p2_carry__0_i_1__1_n_9,A00_fu_170_p2_carry__0_i_2__1_n_9,A00_fu_170_p2_carry__0_i_3__1_n_9,A00_fu_170_p2_carry__0_i_4__1_n_9}),
        .O(A00_fu_170_p21_out[7:4]),
        .S({A00_fu_170_p2_carry__0_i_5__1_n_9,A00_fu_170_p2_carry__0_i_6__1_n_9,A00_fu_170_p2_carry__0_i_7__1_n_9,A00_fu_170_p2_carry__0_i_8__1_n_9}));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_1__1
       (.I0(A01_reg_326[6]),
        .I1(trunc_ln80_reg_316[3]),
        .I2(vb0_val_read_reg_305[6]),
        .O(A00_fu_170_p2_carry__0_i_1__1_n_9));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_2__1
       (.I0(A01_reg_326[5]),
        .I1(trunc_ln80_reg_316[2]),
        .I2(vb0_val_read_reg_305[5]),
        .O(A00_fu_170_p2_carry__0_i_2__1_n_9));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_3__1
       (.I0(A01_reg_326[4]),
        .I1(trunc_ln80_reg_316[1]),
        .I2(vb0_val_read_reg_305[4]),
        .O(A00_fu_170_p2_carry__0_i_3__1_n_9));
  (* HLUTNM = "lutpair54" *) 
  LUT2 #(
    .INIT(4'h7)) 
    A00_fu_170_p2_carry__0_i_4__1
       (.I0(vb0_val_read_reg_305[3]),
        .I1(trunc_ln80_reg_316[0]),
        .O(A00_fu_170_p2_carry__0_i_4__1_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_5__1
       (.I0(A00_fu_170_p2_carry__0_i_1__1_n_9),
        .I1(A01_reg_326[7]),
        .I2(trunc_ln80_reg_316[4]),
        .I3(vb0_val_read_reg_305[7]),
        .O(A00_fu_170_p2_carry__0_i_5__1_n_9));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_6__1
       (.I0(A01_reg_326[6]),
        .I1(trunc_ln80_reg_316[3]),
        .I2(vb0_val_read_reg_305[6]),
        .I3(A00_fu_170_p2_carry__0_i_2__1_n_9),
        .O(A00_fu_170_p2_carry__0_i_6__1_n_9));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_7__1
       (.I0(A01_reg_326[5]),
        .I1(trunc_ln80_reg_316[2]),
        .I2(vb0_val_read_reg_305[5]),
        .I3(A00_fu_170_p2_carry__0_i_3__1_n_9),
        .O(A00_fu_170_p2_carry__0_i_7__1_n_9));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_8__1
       (.I0(A01_reg_326[4]),
        .I1(trunc_ln80_reg_316[1]),
        .I2(vb0_val_read_reg_305[4]),
        .I3(A00_fu_170_p2_carry__0_i_4__1_n_9),
        .O(A00_fu_170_p2_carry__0_i_8__1_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__1
       (.CI(A00_fu_170_p2_carry__0_n_9),
        .CO({A00_fu_170_p2_carry__1_n_9,A00_fu_170_p2_carry__1_n_10,A00_fu_170_p2_carry__1_n_11,A00_fu_170_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({A01_reg_326[12],A00_fu_170_p2_carry__1_i_1__1_n_9,A00_fu_170_p2_carry__1_i_2__1_n_9,A00_fu_170_p2_carry__1_i_3__1_n_9}),
        .O(A00_fu_170_p21_out[11:8]),
        .S({A00_fu_170_p2_carry__1_i_4__1_n_9,A00_fu_170_p2_carry__1_i_5__1_n_9,A00_fu_170_p2_carry__1_i_6__1_n_9,A00_fu_170_p2_carry__1_i_7__1_n_9}));
  LUT2 #(
    .INIT(4'hB)) 
    A00_fu_170_p2_carry__1_i_1__1
       (.I0(A01_reg_326[9]),
        .I1(trunc_ln80_reg_316[6]),
        .O(A00_fu_170_p2_carry__1_i_1__1_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    A00_fu_170_p2_carry__1_i_2__1
       (.I0(A01_reg_326[8]),
        .I1(trunc_ln80_reg_316[5]),
        .O(A00_fu_170_p2_carry__1_i_2__1_n_9));
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__1_i_3__1
       (.I0(A01_reg_326[7]),
        .I1(trunc_ln80_reg_316[4]),
        .I2(vb0_val_read_reg_305[7]),
        .O(A00_fu_170_p2_carry__1_i_3__1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A00_fu_170_p2_carry__1_i_4__1
       (.I0(trunc_ln80_reg_316[7]),
        .I1(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__1_i_4__1_n_9));
  LUT4 #(
    .INIT(16'hD22D)) 
    A00_fu_170_p2_carry__1_i_5__1
       (.I0(trunc_ln80_reg_316[6]),
        .I1(A01_reg_326[9]),
        .I2(A01_reg_326[12]),
        .I3(trunc_ln80_reg_316[7]),
        .O(A00_fu_170_p2_carry__1_i_5__1_n_9));
  LUT4 #(
    .INIT(16'hD22D)) 
    A00_fu_170_p2_carry__1_i_6__1
       (.I0(trunc_ln80_reg_316[5]),
        .I1(A01_reg_326[8]),
        .I2(A01_reg_326[9]),
        .I3(trunc_ln80_reg_316[6]),
        .O(A00_fu_170_p2_carry__1_i_6__1_n_9));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    A00_fu_170_p2_carry__1_i_7__1
       (.I0(vb0_val_read_reg_305[7]),
        .I1(trunc_ln80_reg_316[4]),
        .I2(A01_reg_326[7]),
        .I3(A01_reg_326[8]),
        .I4(trunc_ln80_reg_316[5]),
        .O(A00_fu_170_p2_carry__1_i_7__1_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__2
       (.CI(A00_fu_170_p2_carry__1_n_9),
        .CO({NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED[3],A00_fu_170_p2_carry__2_n_10,A00_fu_170_p2_carry__2_n_11,A00_fu_170_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(A00_fu_170_p21_out[15:12]),
        .S({A00_fu_170_p2_carry__2_i_1__1_n_9,A00_fu_170_p2_carry__2_i_2__1_n_9,A00_fu_170_p2_carry__2_i_3__1_n_9,A00_fu_170_p2_carry__2_i_4__1_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_1__1
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_1__1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_2__1
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_2__1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_3__1
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_3__1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_4__1
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_4__1_n_9));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'h69)) 
    A00_fu_170_p2_carry_i_1__1
       (.I0(vb0_val_read_reg_305[3]),
        .I1(trunc_ln80_reg_316[0]),
        .I2(A01_reg_326[3]),
        .O(A00_fu_170_p2_carry_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_2__1
       (.I0(A01_reg_326[2]),
        .I1(vb0_val_read_reg_305[2]),
        .O(A00_fu_170_p2_carry_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_3__1
       (.I0(A01_reg_326[1]),
        .I1(vb0_val_read_reg_305[1]),
        .O(A00_fu_170_p2_carry_i_3__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_4__1
       (.I0(A01_reg_326[0]),
        .I1(vb0_val_read_reg_305[0]),
        .O(A00_fu_170_p2_carry_i_4__1_n_9));
  FDRE \A00_reg_336_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[0]),
        .Q(A00_reg_336[0]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[10]),
        .Q(A00_reg_336[10]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[11]),
        .Q(A00_reg_336[11]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[12]),
        .Q(A00_reg_336[12]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[13]),
        .Q(A00_reg_336[13]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[14]),
        .Q(A00_reg_336[14]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[15]),
        .Q(A00_reg_336[15]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[1]),
        .Q(A00_reg_336[1]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[2]),
        .Q(A00_reg_336[2]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[3]),
        .Q(A00_reg_336[3]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[4]),
        .Q(A00_reg_336[4]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[5]),
        .Q(A00_reg_336[5]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[6]),
        .Q(A00_reg_336[6]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[7]),
        .Q(A00_reg_336[7]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[8]),
        .Q(A00_reg_336[8]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_fu_170_p21_out[9]),
        .Q(A00_reg_336[9]),
        .R(1'b0));
  CARRY4 A01_fu_146_p2_carry
       (.CI(1'b0),
        .CO({A01_fu_146_p2_carry_n_9,A01_fu_146_p2_carry_n_10,A01_fu_146_p2_carry_n_11,A01_fu_146_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({A01_fu_146_p2_carry_i_1_n_9,A01_fu_146_p2_carry_i_2_n_9,p_1_in,vt0_val_int_reg[0]}),
        .O(A01_fu_146_p2[3:0]),
        .S({A01_fu_146_p2_carry_i_4_n_9,A01_fu_146_p2_carry_i_5_n_9,A01_fu_146_p2_carry_i_6_n_9,A01_fu_146_p2_carry_i_7_n_9}));
  CARRY4 A01_fu_146_p2_carry__0
       (.CI(A01_fu_146_p2_carry_n_9),
        .CO({A01_fu_146_p2_carry__0_n_9,A01_fu_146_p2_carry__0_n_10,A01_fu_146_p2_carry__0_n_11,A01_fu_146_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({A01_fu_146_p2_carry__0_i_1_n_9,A01_fu_146_p2_carry__0_i_2_n_9,A01_fu_146_p2_carry__0_i_3_n_9,A01_fu_146_p2_carry__0_i_4_n_9}),
        .O(A01_fu_146_p2[7:4]),
        .S({A01_fu_146_p2_carry__0_i_5_n_9,A01_fu_146_p2_carry__0_i_6_n_9,A01_fu_146_p2_carry__0_i_7_n_9,A01_fu_146_p2_carry__0_i_8_n_9}));
  LUT2 #(
    .INIT(4'h1)) 
    A01_fu_146_p2_carry__0_i_1
       (.I0(vt0_val_int_reg[5]),
        .I1(vt0_val_int_reg[6]),
        .O(A01_fu_146_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A01_fu_146_p2_carry__0_i_2
       (.I0(vt0_val_int_reg[4]),
        .I1(vt0_val_int_reg[5]),
        .O(A01_fu_146_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A01_fu_146_p2_carry__0_i_3
       (.I0(vt0_val_int_reg[3]),
        .I1(vt0_val_int_reg[4]),
        .O(A01_fu_146_p2_carry__0_i_3_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A01_fu_146_p2_carry__0_i_4
       (.I0(vt0_val_int_reg[2]),
        .I1(vt0_val_int_reg[3]),
        .O(A01_fu_146_p2_carry__0_i_4_n_9));
  LUT3 #(
    .INIT(8'h39)) 
    A01_fu_146_p2_carry__0_i_5
       (.I0(vt0_val_int_reg[5]),
        .I1(vt0_val_int_reg[7]),
        .I2(vt0_val_int_reg[6]),
        .O(A01_fu_146_p2_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h39)) 
    A01_fu_146_p2_carry__0_i_6
       (.I0(vt0_val_int_reg[4]),
        .I1(vt0_val_int_reg[6]),
        .I2(vt0_val_int_reg[5]),
        .O(A01_fu_146_p2_carry__0_i_6_n_9));
  LUT3 #(
    .INIT(8'h39)) 
    A01_fu_146_p2_carry__0_i_7
       (.I0(vt0_val_int_reg[3]),
        .I1(vt0_val_int_reg[5]),
        .I2(vt0_val_int_reg[4]),
        .O(A01_fu_146_p2_carry__0_i_7_n_9));
  LUT3 #(
    .INIT(8'h39)) 
    A01_fu_146_p2_carry__0_i_8
       (.I0(vt0_val_int_reg[2]),
        .I1(vt0_val_int_reg[4]),
        .I2(vt0_val_int_reg[3]),
        .O(A01_fu_146_p2_carry__0_i_8_n_9));
  CARRY4 A01_fu_146_p2_carry__1
       (.CI(A01_fu_146_p2_carry__0_n_9),
        .CO({NLW_A01_fu_146_p2_carry__1_CO_UNCONNECTED[3:2],A01_fu_146_p2_carry__1_n_11,A01_fu_146_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,A01_fu_146_p2_carry__1_i_1_n_9,vt0_val_int_reg[7]}),
        .O({NLW_A01_fu_146_p2_carry__1_O_UNCONNECTED[3],A01_fu_146_p2[12],A01_fu_146_p2[9:8]}),
        .S({1'b0,1'b1,A01_fu_146_p2_carry__1_i_2_n_9,A01_fu_146_p2_carry__1_i_3_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2_carry__1_i_1
       (.I0(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2_carry__1_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2_carry__1_i_2
       (.I0(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2_carry__1_i_2_n_9));
  LUT2 #(
    .INIT(4'hD)) 
    A01_fu_146_p2_carry__1_i_3
       (.I0(vt0_val_int_reg[6]),
        .I1(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2_carry__1_i_3_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A01_fu_146_p2_carry_i_1
       (.I0(vt0_val_int_reg[1]),
        .I1(vt0_val_int_reg[2]),
        .O(A01_fu_146_p2_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A01_fu_146_p2_carry_i_2
       (.I0(vt0_val_int_reg[0]),
        .I1(vt0_val_int_reg[1]),
        .O(A01_fu_146_p2_carry_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2_carry_i_3
       (.I0(vt0_val_int_reg[0]),
        .O(p_1_in));
  LUT3 #(
    .INIT(8'h39)) 
    A01_fu_146_p2_carry_i_4
       (.I0(vt0_val_int_reg[1]),
        .I1(vt0_val_int_reg[3]),
        .I2(vt0_val_int_reg[2]),
        .O(A01_fu_146_p2_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h39)) 
    A01_fu_146_p2_carry_i_5
       (.I0(vt0_val_int_reg[0]),
        .I1(vt0_val_int_reg[2]),
        .I2(vt0_val_int_reg[1]),
        .O(A01_fu_146_p2_carry_i_5_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2_carry_i_6
       (.I0(vt0_val_int_reg[1]),
        .O(A01_fu_146_p2_carry_i_6_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2_carry_i_7
       (.I0(vt0_val_int_reg[0]),
        .O(A01_fu_146_p2_carry_i_7_n_9));
  FDRE \A01_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[0]),
        .Q(A01_reg_326[0]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[12]),
        .Q(A01_reg_326[12]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[1]),
        .Q(A01_reg_326[1]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[2]),
        .Q(A01_reg_326[2]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[3]),
        .Q(A01_reg_326[3]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[4]),
        .Q(A01_reg_326[4]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[5]),
        .Q(A01_reg_326[5]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[6]),
        .Q(A01_reg_326[6]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[7]),
        .Q(A01_reg_326[7]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[8]),
        .Q(A01_reg_326[8]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A01_fu_146_p2[9]),
        .Q(A01_reg_326[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry
       (.CI(1'b0),
        .CO({S00_2_fu_196_p2_carry_n_9,S00_2_fu_196_p2_carry_n_10,S00_2_fu_196_p2_carry_n_11,S00_2_fu_196_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry_i_1__1_n_9,S00_2_fu_196_p2_carry_i_2__1_n_9,S00_2_fu_196_p2_carry_i_3__1_n_9,add_ln90_reg_331_pp0_iter1_reg[1]}),
        .O({S00_2_fu_196_p2_carry_n_13,S00_2_fu_196_p2_carry_n_14,S00_2_fu_196_p2_carry_n_15,S00_2_fu_196_p2_carry_n_16}),
        .S({S00_2_fu_196_p2_carry_i_4__1_n_9,S00_2_fu_196_p2_carry_i_5__1_n_9,S00_2_fu_196_p2_carry_i_6__1_n_9,S00_2_fu_196_p2_carry_i_7__1_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__0
       (.CI(S00_2_fu_196_p2_carry_n_9),
        .CO({S00_2_fu_196_p2_carry__0_n_9,S00_2_fu_196_p2_carry__0_n_10,S00_2_fu_196_p2_carry__0_n_11,S00_2_fu_196_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry__0_i_1__1_n_9,S00_2_fu_196_p2_carry__0_i_2__1_n_9,S00_2_fu_196_p2_carry__0_i_3__1_n_9,S00_2_fu_196_p2_carry__0_i_4__1_n_9}),
        .O({S00_2_fu_196_p2_carry__0_n_13,S00_2_fu_196_p2_carry__0_n_14,S00_2_fu_196_p2_carry__0_n_15,S00_2_fu_196_p2_carry__0_n_16}),
        .S({S00_2_fu_196_p2_carry__0_i_5__1_n_9,S00_2_fu_196_p2_carry__0_i_6__1_n_9,S00_2_fu_196_p2_carry__0_i_7__1_n_9,S00_2_fu_196_p2_carry__0_i_8__1_n_9}));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_1__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(A00_reg_336[7]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[7]),
        .O(S00_2_fu_196_p2_carry__0_i_1__1_n_9));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_2__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(A00_reg_336[6]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[6]),
        .O(S00_2_fu_196_p2_carry__0_i_2__1_n_9));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_3__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(A00_reg_336[5]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[5]),
        .O(S00_2_fu_196_p2_carry__0_i_3__1_n_9));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_4__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(A00_reg_336[4]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[4]),
        .O(S00_2_fu_196_p2_carry__0_i_4__1_n_9));
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_5__1
       (.I0(S00_2_fu_196_p2_carry__0_i_1__1_n_9),
        .I1(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [1]),
        .I2(A00_reg_336[8]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[8]),
        .O(S00_2_fu_196_p2_carry__0_i_5__1_n_9));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_6__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(A00_reg_336[7]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[7]),
        .I3(S00_2_fu_196_p2_carry__0_i_2__1_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_6__1_n_9));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_7__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(A00_reg_336[6]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[6]),
        .I3(S00_2_fu_196_p2_carry__0_i_3__1_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_7__1_n_9));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_8__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(A00_reg_336[5]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[5]),
        .I3(S00_2_fu_196_p2_carry__0_i_4__1_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_8__1_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__1
       (.CI(S00_2_fu_196_p2_carry__0_n_9),
        .CO({S00_2_fu_196_p2_carry__1_n_9,S00_2_fu_196_p2_carry__1_n_10,S00_2_fu_196_p2_carry__1_n_11,S00_2_fu_196_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry__1_i_1__1_n_9,S00_2_fu_196_p2_carry__1_i_2__1_n_9,S00_2_fu_196_p2_carry__1_i_3__1_n_9,S00_2_fu_196_p2_carry__1_i_4__1_n_9}),
        .O({S00_2_fu_196_p2_carry__1_n_13,S00_2_fu_196_p2_carry__1_n_14,S00_2_fu_196_p2_carry__1_n_15,S00_2_fu_196_p2_carry__1_n_16}),
        .S({S00_2_fu_196_p2_carry__1_i_5__1_n_9,S00_2_fu_196_p2_carry__1_i_6__1_n_9,S00_2_fu_196_p2_carry__1_i_7__1_n_9,S00_2_fu_196_p2_carry__1_i_8__1_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_1__1
       (.I0(A00_reg_336[11]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[11]),
        .O(S00_2_fu_196_p2_carry__1_i_1__1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_2__1
       (.I0(A00_reg_336[10]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[10]),
        .O(S00_2_fu_196_p2_carry__1_i_2__1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_3__1
       (.I0(A00_reg_336[9]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[9]),
        .O(S00_2_fu_196_p2_carry__1_i_3__1_n_9));
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__1_i_4__1
       (.I0(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [1]),
        .I1(A00_reg_336[8]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[8]),
        .O(S00_2_fu_196_p2_carry__1_i_4__1_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_5__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[11]),
        .I1(A00_reg_336[11]),
        .I2(A00_reg_336[12]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[12]),
        .O(S00_2_fu_196_p2_carry__1_i_5__1_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_6__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[10]),
        .I1(A00_reg_336[10]),
        .I2(A00_reg_336[11]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[11]),
        .O(S00_2_fu_196_p2_carry__1_i_6__1_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_7__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[9]),
        .I1(A00_reg_336[9]),
        .I2(A00_reg_336[10]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[10]),
        .O(S00_2_fu_196_p2_carry__1_i_7__1_n_9));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    S00_2_fu_196_p2_carry__1_i_8__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[8]),
        .I1(A00_reg_336[8]),
        .I2(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [1]),
        .I3(A00_reg_336[9]),
        .I4(add_ln90_reg_331_pp0_iter1_reg[9]),
        .O(S00_2_fu_196_p2_carry__1_i_8__1_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__2
       (.CI(S00_2_fu_196_p2_carry__1_n_9),
        .CO({NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED[3:2],S00_2_fu_196_p2_carry__2_n_11,S00_2_fu_196_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,S00_2_fu_196_p2_carry__2_i_1__1_n_9,S00_2_fu_196_p2_carry__2_i_2__1_n_9}),
        .O({NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED[3],S00_2_fu_196_p2_carry__2_n_14,S00_2_fu_196_p2_carry__2_n_15,S00_2_fu_196_p2_carry__2_n_16}),
        .S({1'b0,S00_2_fu_196_p2_carry__2_i_3__1_n_9,S00_2_fu_196_p2_carry__2_i_4__1_n_9,S00_2_fu_196_p2_carry__2_i_5__1_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__2_i_1__1
       (.I0(A00_reg_336[13]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[13]),
        .O(S00_2_fu_196_p2_carry__2_i_1__1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__2_i_2__1
       (.I0(A00_reg_336[12]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[12]),
        .O(S00_2_fu_196_p2_carry__2_i_2__1_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_3__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[14]),
        .I1(A00_reg_336[14]),
        .I2(A00_reg_336[15]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[15]),
        .O(S00_2_fu_196_p2_carry__2_i_3__1_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_4__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[13]),
        .I1(A00_reg_336[13]),
        .I2(A00_reg_336[14]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[14]),
        .O(S00_2_fu_196_p2_carry__2_i_4__1_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_5__1
       (.I0(add_ln90_reg_331_pp0_iter1_reg[12]),
        .I1(A00_reg_336[12]),
        .I2(A00_reg_336[13]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[13]),
        .O(S00_2_fu_196_p2_carry__2_i_5__1_n_9));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry_i_1__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(A00_reg_336[3]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[3]),
        .O(S00_2_fu_196_p2_carry_i_1__1_n_9));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry_i_2__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(A00_reg_336[2]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[2]),
        .O(S00_2_fu_196_p2_carry_i_2__1_n_9));
  (* HLUTNM = "lutpair79" *) 
  LUT2 #(
    .INIT(4'hB)) 
    S00_2_fu_196_p2_carry_i_3__1
       (.I0(A00_reg_336[1]),
        .I1(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [0]),
        .O(S00_2_fu_196_p2_carry_i_3__1_n_9));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_4__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(A00_reg_336[4]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[4]),
        .I3(S00_2_fu_196_p2_carry_i_1__1_n_9),
        .O(S00_2_fu_196_p2_carry_i_4__1_n_9));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_5__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(A00_reg_336[3]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[3]),
        .I3(S00_2_fu_196_p2_carry_i_2__1_n_9),
        .O(S00_2_fu_196_p2_carry_i_5__1_n_9));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_6__1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(A00_reg_336[2]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[2]),
        .I3(S00_2_fu_196_p2_carry_i_3__1_n_9),
        .O(S00_2_fu_196_p2_carry_i_6__1_n_9));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'h96)) 
    S00_2_fu_196_p2_carry_i_7__1
       (.I0(A00_reg_336[1]),
        .I1(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [0]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[1]),
        .O(S00_2_fu_196_p2_carry_i_7__1_n_9));
  FDRE \S00_2_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__1_n_15),
        .Q(\S00_2_reg_346_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__1_n_14),
        .Q(\S00_2_reg_346_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__1_n_13),
        .Q(\S00_2_reg_346_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__2_n_16),
        .Q(\S00_2_reg_346_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__2_n_15),
        .Q(S00_2_reg_346[14]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__2_n_14),
        .Q(S00_2_reg_346[15]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__0_n_13),
        .Q(\S00_2_reg_346_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__1_n_16),
        .Q(\S00_2_reg_346_reg[13]_0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_1__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(trunc_ln162_reg_369[5]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_2__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(trunc_ln162_reg_369[4]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_3__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(trunc_ln162_reg_369[3]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_4__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(trunc_ln162_reg_369[2]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 [0]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_5__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(trunc_ln162_reg_369[5]),
        .I2(temp_g_2_reg_364),
        .I3(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [1]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_6__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(trunc_ln162_reg_369[4]),
        .I2(trunc_ln162_reg_369[5]),
        .I3(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_7__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(trunc_ln162_reg_369[3]),
        .I2(trunc_ln162_reg_369[4]),
        .I3(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_8__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(trunc_ln162_reg_369[2]),
        .I2(trunc_ln162_reg_369[3]),
        .I3(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .O(\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry_i_1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(trunc_ln162_reg_369[1]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry_i_2__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[0]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln166_2_fu_238_p2__0_carry_i_3__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry_i_4
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(trunc_ln162_reg_369[1]),
        .I2(trunc_ln162_reg_369[2]),
        .I3(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry_i_5__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[0]),
        .I2(trunc_ln162_reg_369[1]),
        .I3(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln166_2_fu_238_p2__0_carry_i_6__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[0]),
        .O(S[0]));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[10] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[11] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[12] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[13] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[14] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[15] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln80_reg_316[0]),
        .Q(add_ln90_reg_331_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[2] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[3] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[4] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[5] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[6] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[7] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[8] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln90_reg_331_reg_n_9_[9] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(\add_ln90_reg_331_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(\add_ln90_reg_331_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(\add_ln90_reg_331_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(\add_ln90_reg_331_reg_n_9_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[13]_i_1__1 
       (.CI(\add_ln90_reg_331_reg[9]_i_1__1_n_9 ),
        .CO({\add_ln90_reg_331_reg[13]_i_1__1_n_9 ,\add_ln90_reg_331_reg[13]_i_1__1_n_10 ,\add_ln90_reg_331_reg[13]_i_1__1_n_11 ,\add_ln90_reg_331_reg[13]_i_1__1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp311_fu_126_p2[11]}),
        .O(p_0_in[12:9]),
        .S({tmp311_fu_126_p2[11],tmp311_fu_126_p2[11],tmp311_fu_126_p2[11],tmp311_fu_126_p2[11]}));
  FDRE \add_ln90_reg_331_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(\add_ln90_reg_331_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(\add_ln90_reg_331_reg_n_9_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[15]_i_1__1 
       (.CI(\add_ln90_reg_331_reg[13]_i_1__1_n_9 ),
        .CO({\NLW_add_ln90_reg_331_reg[15]_i_1__1_CO_UNCONNECTED [3:1],\add_ln90_reg_331_reg[15]_i_1__1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln90_reg_331_reg[15]_i_1__1_O_UNCONNECTED [3:2],p_0_in[14:13]}),
        .S({1'b0,1'b0,tmp311_fu_126_p2[11],tmp311_fu_126_p2[11]}));
  FDRE \add_ln90_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\add_ln90_reg_331_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\add_ln90_reg_331_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\add_ln90_reg_331_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\add_ln90_reg_331_reg_n_9_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[5]_i_1__1 
       (.CI(1'b0),
        .CO({\add_ln90_reg_331_reg[5]_i_1__1_n_9 ,\add_ln90_reg_331_reg[5]_i_1__1_n_10 ,\add_ln90_reg_331_reg[5]_i_1__1_n_11 ,\add_ln90_reg_331_reg[5]_i_1__1_n_12 }),
        .CYINIT(1'b0),
        .DI({tmp311_fu_126_p2[4:2],1'b0}),
        .O(p_0_in[4:1]),
        .S(tmp311_fu_126_p2[4:1]));
  FDRE \add_ln90_reg_331_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\add_ln90_reg_331_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\add_ln90_reg_331_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\add_ln90_reg_331_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(\add_ln90_reg_331_reg_n_9_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[9]_i_1__1 
       (.CI(\add_ln90_reg_331_reg[5]_i_1__1_n_9 ),
        .CO({\add_ln90_reg_331_reg[9]_i_1__1_n_9 ,\add_ln90_reg_331_reg[9]_i_1__1_n_10 ,\add_ln90_reg_331_reg[9]_i_1__1_n_11 ,\add_ln90_reg_331_reg[9]_i_1__1_n_12 }),
        .CYINIT(1'b0),
        .DI({tmp311_fu_126_p2[11],tmp311_fu_126_p2[7:5]}),
        .O(p_0_in[8:5]),
        .S({tmp311_fu_126_p2[11],tmp311_fu_126_p2[7:5]}));
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[0]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[0]),
        .O(\S00_2_reg_346_reg[15]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[1]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[1]),
        .O(\S00_2_reg_346_reg[15]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[2]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[2]),
        .O(\S00_2_reg_346_reg[15]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[3]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[3]),
        .O(\S00_2_reg_346_reg[15]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[4]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[4]),
        .O(\S00_2_reg_346_reg[15]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[5]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[5]),
        .O(\S00_2_reg_346_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[6]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[6]),
        .O(\S00_2_reg_346_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \ref_tmp_reg_770[7]_i_1 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(\ref_tmp_reg_770_reg[0]_0 ),
        .O(\S00_2_reg_346_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp_reg_770[7]_i_3 
       (.I0(S00_2_reg_346[15]),
        .I1(\ref_tmp_reg_770_reg[0] ),
        .I2(S00_2_reg_346[14]),
        .I3(trunc_ln88_reg_351[7]),
        .O(\S00_2_reg_346_reg[15]_1 ));
  CARRY4 tmp311_fu_126_p2_carry
       (.CI(1'b0),
        .CO({tmp311_fu_126_p2_carry_n_9,tmp311_fu_126_p2_carry_n_10,tmp311_fu_126_p2_carry_n_11,tmp311_fu_126_p2_carry_n_12}),
        .CYINIT(tmp311_fu_126_p2_carry_i_1_n_9),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp311_fu_126_p2[4:1]),
        .S({tmp311_fu_126_p2_carry_i_2_n_9,tmp311_fu_126_p2_carry_i_3_n_9,tmp311_fu_126_p2_carry_i_4_n_9,tmp311_fu_126_p2_carry_i_5_n_9}));
  CARRY4 tmp311_fu_126_p2_carry__0
       (.CI(tmp311_fu_126_p2_carry_n_9),
        .CO({NLW_tmp311_fu_126_p2_carry__0_CO_UNCONNECTED[3],tmp311_fu_126_p2_carry__0_n_10,tmp311_fu_126_p2_carry__0_n_11,tmp311_fu_126_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp311_fu_126_p2[11],tmp311_fu_126_p2[7:5]}),
        .S({1'b1,tmp311_fu_126_p2_carry__0_i_1_n_9,tmp311_fu_126_p2_carry__0_i_2_n_9,tmp311_fu_126_p2_carry__0_i_3_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry__0_i_1
       (.I0(vm0_val_int_reg[7]),
        .O(tmp311_fu_126_p2_carry__0_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry__0_i_2
       (.I0(vm0_val_int_reg[6]),
        .O(tmp311_fu_126_p2_carry__0_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry__0_i_3
       (.I0(vm0_val_int_reg[5]),
        .O(tmp311_fu_126_p2_carry__0_i_3_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry_i_1
       (.I0(vm0_val_int_reg[0]),
        .O(tmp311_fu_126_p2_carry_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry_i_2
       (.I0(vm0_val_int_reg[4]),
        .O(tmp311_fu_126_p2_carry_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry_i_3
       (.I0(vm0_val_int_reg[3]),
        .O(tmp311_fu_126_p2_carry_i_3_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry_i_4
       (.I0(vm0_val_int_reg[2]),
        .O(tmp311_fu_126_p2_carry_i_4_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    tmp311_fu_126_p2_carry_i_5
       (.I0(vm0_val_int_reg[1]),
        .O(tmp311_fu_126_p2_carry_i_5_n_9));
  FDRE \trunc_ln80_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[0]),
        .Q(trunc_ln80_reg_316[0]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[1]),
        .Q(trunc_ln80_reg_316[1]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[2]),
        .Q(trunc_ln80_reg_316[2]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[3]),
        .Q(trunc_ln80_reg_316[3]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[4]),
        .Q(trunc_ln80_reg_316[4]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[5]),
        .Q(trunc_ln80_reg_316[5]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[6]),
        .Q(trunc_ln80_reg_316[6]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vm0_val_int_reg[7]),
        .Q(trunc_ln80_reg_316[7]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A00_reg_336[0]),
        .Q(trunc_ln88_reg_351[0]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry_n_16),
        .Q(trunc_ln88_reg_351[1]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry_n_15),
        .Q(trunc_ln88_reg_351[2]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry_n_14),
        .Q(trunc_ln88_reg_351[3]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry_n_13),
        .Q(trunc_ln88_reg_351[4]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__0_n_16),
        .Q(trunc_ln88_reg_351[5]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__0_n_15),
        .Q(trunc_ln88_reg_351[6]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S00_2_fu_196_p2_carry__0_n_14),
        .Q(trunc_ln88_reg_351[7]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [0]),
        .Q(\vb0_val_int_reg_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [1]),
        .Q(\vb0_val_int_reg_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [2]),
        .Q(\vb0_val_int_reg_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [3]),
        .Q(\vb0_val_int_reg_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [4]),
        .Q(\vb0_val_int_reg_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [5]),
        .Q(\vb0_val_int_reg_reg[6]_0 [5]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [6]),
        .Q(\vb0_val_int_reg_reg[6]_0 [6]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[7]_0 [7]),
        .Q(vb0_val_int_reg),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[0]),
        .Q(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[1]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[2]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[3]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[4]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[5]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[6]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_read_reg_305[7]),
        .Q(\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [0]),
        .Q(vb0_val_read_reg_305[0]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [1]),
        .Q(vb0_val_read_reg_305[1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [2]),
        .Q(vb0_val_read_reg_305[2]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [3]),
        .Q(vb0_val_read_reg_305[3]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [4]),
        .Q(vb0_val_read_reg_305[4]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [5]),
        .Q(vb0_val_read_reg_305[5]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vb0_val_int_reg_reg[6]_0 [6]),
        .Q(vb0_val_read_reg_305[6]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vb0_val_int_reg),
        .Q(vb0_val_read_reg_305[7]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [0]),
        .Q(vm0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [1]),
        .Q(vm0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [2]),
        .Q(vm0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [3]),
        .Q(vm0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [4]),
        .Q(vm0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [5]),
        .Q(vm0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [6]),
        .Q(vm0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm0_val_int_reg_reg[7]_0 [7]),
        .Q(vm0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(vt0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(vt0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(vt0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(vt0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(vt0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(vt0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(vt0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(vt0_val_int_reg[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFGradientX_16_0_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFGradientX_16_0_s_29
   (\vb2_val_int_reg_reg[7]_0 ,
    vb0_val_int_reg,
    vt0_val_int_reg,
    \vt2_val_int_reg_reg[7]_0 ,
    \vt2_val_int_reg_reg[6]_0 ,
    \vb2_val_int_reg_reg[6]_0 ,
    \vb2_val_int_reg_reg[4]_0 ,
    \vb2_val_int_reg_reg[3]_0 ,
    \vb2_val_int_reg_reg[2]_0 ,
    \vb2_val_int_reg_reg[0]_0 ,
    \vb2_val_int_reg_reg[1]_0 ,
    \vt2_val_int_reg_reg[0]_0 ,
    \vb2_val_int_reg_reg[5]_0 ,
    vb0_val_read_reg_305,
    vb2_val_read_reg_298_pp0_iter1_reg,
    O,
    \S00_2_reg_346_reg[15]_0 ,
    S,
    \vt1_val_int_reg_reg[3] ,
    \vt2_val_int_reg_reg[6]_1 ,
    \S00_2_reg_346_reg[10]_0 ,
    D,
    \S00_2_reg_346_reg[15]_1 ,
    ap_ce_reg_reg,
    ap_ce_reg_reg_0,
    ap_ce_reg_reg_1,
    ap_ce_reg_reg_2,
    ap_ce_reg_reg_3,
    ap_ce_reg_reg_4,
    ap_ce_reg_reg_5,
    \vb0_val_read_reg_305_reg[2]_0 ,
    DI,
    \vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0 ,
    trunc_ln166_fu_174_p1,
    \vt2_val_int_reg_reg[6]_2 ,
    \vt2_val_int_reg_reg[7]_1 ,
    \ap_return_int_reg_reg[0]_0 ,
    ap_clk,
    \vm2_val_int_reg_reg[0]_0 ,
    Q,
    \vb0_val_int_reg_reg[7]_0 ,
    \vt0_val_int_reg_reg[7]_0 ,
    \vt2_val_int_reg_reg[7]_2 ,
    \add_ln155_3_reg_354_reg[11] ,
    \ap_return_0_int_reg_reg[6] ,
    \GradientValuesX_reg_750_reg[6] ,
    temp_g_2_fu_213_p2__1_carry_i_4,
    trunc_ln162_reg_369,
    \add_ln168_reg_379_reg[3] ,
    \tmp3_reg_344_reg[3] ,
    \tmp3_reg_344_reg[7] ,
    \vm0_val_int_reg_reg[7]_0 ,
    \vm2_val_int_reg_reg[7]_0 );
  output \vb2_val_int_reg_reg[7]_0 ;
  output [7:0]vb0_val_int_reg;
  output [7:0]vt0_val_int_reg;
  output \vt2_val_int_reg_reg[7]_0 ;
  output \vt2_val_int_reg_reg[6]_0 ;
  output \vb2_val_int_reg_reg[6]_0 ;
  output \vb2_val_int_reg_reg[4]_0 ;
  output \vb2_val_int_reg_reg[3]_0 ;
  output \vb2_val_int_reg_reg[2]_0 ;
  output \vb2_val_int_reg_reg[0]_0 ;
  output \vb2_val_int_reg_reg[1]_0 ;
  output \vt2_val_int_reg_reg[0]_0 ;
  output \vb2_val_int_reg_reg[5]_0 ;
  output [7:0]vb0_val_read_reg_305;
  output [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  output [0:0]O;
  output [2:0]\S00_2_reg_346_reg[15]_0 ;
  output [2:0]S;
  output [3:0]\vt1_val_int_reg_reg[3] ;
  output [1:0]\vt2_val_int_reg_reg[6]_1 ;
  output \S00_2_reg_346_reg[10]_0 ;
  output [6:0]D;
  output \S00_2_reg_346_reg[15]_1 ;
  output ap_ce_reg_reg;
  output ap_ce_reg_reg_0;
  output ap_ce_reg_reg_1;
  output ap_ce_reg_reg_2;
  output ap_ce_reg_reg_3;
  output ap_ce_reg_reg_4;
  output ap_ce_reg_reg_5;
  output \vb0_val_read_reg_305_reg[2]_0 ;
  output [0:0]DI;
  output [1:0]\vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0 ;
  output [8:0]trunc_ln166_fu_174_p1;
  output [3:0]\vt2_val_int_reg_reg[6]_2 ;
  output [0:0]\vt2_val_int_reg_reg[7]_1 ;
  input \ap_return_int_reg_reg[0]_0 ;
  input ap_clk;
  input \vm2_val_int_reg_reg[0]_0 ;
  input [7:0]Q;
  input [7:0]\vb0_val_int_reg_reg[7]_0 ;
  input [7:0]\vt0_val_int_reg_reg[7]_0 ;
  input [7:0]\vt2_val_int_reg_reg[7]_2 ;
  input [6:0]\add_ln155_3_reg_354_reg[11] ;
  input \ap_return_0_int_reg_reg[6] ;
  input [6:0]\GradientValuesX_reg_750_reg[6] ;
  input [0:0]temp_g_2_fu_213_p2__1_carry_i_4;
  input [1:0]trunc_ln162_reg_369;
  input [0:0]\add_ln168_reg_379_reg[3] ;
  input [3:0]\tmp3_reg_344_reg[3] ;
  input [3:0]\tmp3_reg_344_reg[7] ;
  input [7:0]\vm0_val_int_reg_reg[7]_0 ;
  input [7:0]\vm2_val_int_reg_reg[7]_0 ;

  wire [15:0]A00_fu_170_p21_out;
  wire A00_fu_170_p2_carry__0_i_1_n_9;
  wire A00_fu_170_p2_carry__0_i_2_n_9;
  wire A00_fu_170_p2_carry__0_i_3_n_9;
  wire A00_fu_170_p2_carry__0_i_4_n_9;
  wire A00_fu_170_p2_carry__0_i_5_n_9;
  wire A00_fu_170_p2_carry__0_i_6_n_9;
  wire A00_fu_170_p2_carry__0_i_7_n_9;
  wire A00_fu_170_p2_carry__0_i_8_n_9;
  wire A00_fu_170_p2_carry__0_n_10;
  wire A00_fu_170_p2_carry__0_n_11;
  wire A00_fu_170_p2_carry__0_n_12;
  wire A00_fu_170_p2_carry__0_n_9;
  wire A00_fu_170_p2_carry__1_i_1_n_9;
  wire A00_fu_170_p2_carry__1_i_2_n_9;
  wire A00_fu_170_p2_carry__1_i_3_n_9;
  wire A00_fu_170_p2_carry__1_i_4_n_9;
  wire A00_fu_170_p2_carry__1_i_5_n_9;
  wire A00_fu_170_p2_carry__1_i_6_n_9;
  wire A00_fu_170_p2_carry__1_i_7_n_9;
  wire A00_fu_170_p2_carry__1_n_10;
  wire A00_fu_170_p2_carry__1_n_11;
  wire A00_fu_170_p2_carry__1_n_12;
  wire A00_fu_170_p2_carry__1_n_9;
  wire A00_fu_170_p2_carry__2_i_1_n_9;
  wire A00_fu_170_p2_carry__2_i_2_n_9;
  wire A00_fu_170_p2_carry__2_i_3_n_9;
  wire A00_fu_170_p2_carry__2_i_4_n_9;
  wire A00_fu_170_p2_carry__2_n_10;
  wire A00_fu_170_p2_carry__2_n_11;
  wire A00_fu_170_p2_carry__2_n_12;
  wire A00_fu_170_p2_carry_i_1_n_9;
  wire A00_fu_170_p2_carry_i_2_n_9;
  wire A00_fu_170_p2_carry_i_3_n_9;
  wire A00_fu_170_p2_carry_i_4_n_9;
  wire A00_fu_170_p2_carry_n_10;
  wire A00_fu_170_p2_carry_n_11;
  wire A00_fu_170_p2_carry_n_12;
  wire A00_fu_170_p2_carry_n_9;
  wire [15:0]A00_reg_336;
  wire [12:0]A01_fu_146_p2;
  wire A01_fu_146_p2__0_carry__0_i_1_n_9;
  wire A01_fu_146_p2__0_carry__0_i_2_n_9;
  wire A01_fu_146_p2__0_carry__0_i_3_n_9;
  wire A01_fu_146_p2__0_carry__0_i_4_n_9;
  wire A01_fu_146_p2__0_carry__0_i_5_n_9;
  wire A01_fu_146_p2__0_carry__0_i_6_n_9;
  wire A01_fu_146_p2__0_carry__0_i_7_n_9;
  wire A01_fu_146_p2__0_carry__0_i_8_n_9;
  wire A01_fu_146_p2__0_carry__0_n_10;
  wire A01_fu_146_p2__0_carry__0_n_11;
  wire A01_fu_146_p2__0_carry__0_n_12;
  wire A01_fu_146_p2__0_carry__0_n_9;
  wire A01_fu_146_p2__0_carry__1_i_1_n_9;
  wire A01_fu_146_p2__0_carry__1_i_2_n_9;
  wire A01_fu_146_p2__0_carry__1_i_3_n_9;
  wire A01_fu_146_p2__0_carry__1_n_11;
  wire A01_fu_146_p2__0_carry__1_n_12;
  wire A01_fu_146_p2__0_carry_i_1_n_9;
  wire A01_fu_146_p2__0_carry_i_2_n_9;
  wire A01_fu_146_p2__0_carry_i_3_n_9;
  wire A01_fu_146_p2__0_carry_i_4_n_9;
  wire A01_fu_146_p2__0_carry_i_5_n_9;
  wire A01_fu_146_p2__0_carry_i_6_n_9;
  wire A01_fu_146_p2__0_carry_i_7_n_9;
  wire A01_fu_146_p2__0_carry_i_8_n_9;
  wire A01_fu_146_p2__0_carry_n_10;
  wire A01_fu_146_p2__0_carry_n_11;
  wire A01_fu_146_p2__0_carry_n_12;
  wire A01_fu_146_p2__0_carry_n_9;
  wire [12:0]A01_reg_326;
  wire [6:0]D;
  wire [0:0]DI;
  wire [6:0]\GradientValuesX_reg_750_reg[6] ;
  wire [0:0]O;
  wire [7:0]Q;
  wire [2:0]S;
  wire S00_2_fu_196_p2_carry__0_i_1_n_9;
  wire S00_2_fu_196_p2_carry__0_i_2_n_9;
  wire S00_2_fu_196_p2_carry__0_i_3_n_9;
  wire S00_2_fu_196_p2_carry__0_i_4_n_9;
  wire S00_2_fu_196_p2_carry__0_i_5_n_9;
  wire S00_2_fu_196_p2_carry__0_i_6_n_9;
  wire S00_2_fu_196_p2_carry__0_i_7_n_9;
  wire S00_2_fu_196_p2_carry__0_i_8_n_9;
  wire S00_2_fu_196_p2_carry__0_n_10;
  wire S00_2_fu_196_p2_carry__0_n_11;
  wire S00_2_fu_196_p2_carry__0_n_12;
  wire S00_2_fu_196_p2_carry__0_n_13;
  wire S00_2_fu_196_p2_carry__0_n_14;
  wire S00_2_fu_196_p2_carry__0_n_15;
  wire S00_2_fu_196_p2_carry__0_n_16;
  wire S00_2_fu_196_p2_carry__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_1_n_9;
  wire S00_2_fu_196_p2_carry__1_i_2_n_9;
  wire S00_2_fu_196_p2_carry__1_i_3_n_9;
  wire S00_2_fu_196_p2_carry__1_i_4_n_9;
  wire S00_2_fu_196_p2_carry__1_i_5_n_9;
  wire S00_2_fu_196_p2_carry__1_i_6_n_9;
  wire S00_2_fu_196_p2_carry__1_i_7_n_9;
  wire S00_2_fu_196_p2_carry__1_i_8_n_9;
  wire S00_2_fu_196_p2_carry__1_n_10;
  wire S00_2_fu_196_p2_carry__1_n_11;
  wire S00_2_fu_196_p2_carry__1_n_12;
  wire S00_2_fu_196_p2_carry__1_n_13;
  wire S00_2_fu_196_p2_carry__1_n_14;
  wire S00_2_fu_196_p2_carry__1_n_15;
  wire S00_2_fu_196_p2_carry__1_n_16;
  wire S00_2_fu_196_p2_carry__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_2_n_9;
  wire S00_2_fu_196_p2_carry__2_i_3_n_9;
  wire S00_2_fu_196_p2_carry__2_i_4_n_9;
  wire S00_2_fu_196_p2_carry__2_i_5_n_9;
  wire S00_2_fu_196_p2_carry__2_n_11;
  wire S00_2_fu_196_p2_carry__2_n_12;
  wire S00_2_fu_196_p2_carry__2_n_14;
  wire S00_2_fu_196_p2_carry__2_n_15;
  wire S00_2_fu_196_p2_carry__2_n_16;
  wire S00_2_fu_196_p2_carry_i_1_n_9;
  wire S00_2_fu_196_p2_carry_i_2_n_9;
  wire S00_2_fu_196_p2_carry_i_3_n_9;
  wire S00_2_fu_196_p2_carry_i_4_n_9;
  wire S00_2_fu_196_p2_carry_i_5_n_9;
  wire S00_2_fu_196_p2_carry_i_6_n_9;
  wire S00_2_fu_196_p2_carry_i_7_n_9;
  wire S00_2_fu_196_p2_carry_n_10;
  wire S00_2_fu_196_p2_carry_n_11;
  wire S00_2_fu_196_p2_carry_n_12;
  wire S00_2_fu_196_p2_carry_n_13;
  wire S00_2_fu_196_p2_carry_n_14;
  wire S00_2_fu_196_p2_carry_n_15;
  wire S00_2_fu_196_p2_carry_n_16;
  wire S00_2_fu_196_p2_carry_n_9;
  wire [15:7]S00_2_reg_346;
  wire \S00_2_reg_346_reg[10]_0 ;
  wire [2:0]\S00_2_reg_346_reg[15]_0 ;
  wire \S00_2_reg_346_reg[15]_1 ;
  wire [6:0]\add_ln155_3_reg_354_reg[11] ;
  wire [0:0]\add_ln168_reg_379_reg[3] ;
  wire \add_ln90_reg_331[13]_i_2_n_9 ;
  wire \add_ln90_reg_331[5]_i_2_n_9 ;
  wire \add_ln90_reg_331[5]_i_3_n_9 ;
  wire \add_ln90_reg_331[5]_i_4_n_9 ;
  wire \add_ln90_reg_331[9]_i_2_n_9 ;
  wire \add_ln90_reg_331[9]_i_3_n_9 ;
  wire \add_ln90_reg_331[9]_i_4_n_9 ;
  wire \add_ln90_reg_331[9]_i_5_n_9 ;
  wire [15:1]add_ln90_reg_331_pp0_iter1_reg;
  wire \add_ln90_reg_331_reg[13]_i_1_n_10 ;
  wire \add_ln90_reg_331_reg[13]_i_1_n_11 ;
  wire \add_ln90_reg_331_reg[13]_i_1_n_12 ;
  wire \add_ln90_reg_331_reg[13]_i_1_n_9 ;
  wire \add_ln90_reg_331_reg[15]_i_1_n_12 ;
  wire \add_ln90_reg_331_reg[5]_i_1_n_10 ;
  wire \add_ln90_reg_331_reg[5]_i_1_n_11 ;
  wire \add_ln90_reg_331_reg[5]_i_1_n_12 ;
  wire \add_ln90_reg_331_reg[5]_i_1_n_9 ;
  wire \add_ln90_reg_331_reg[9]_i_1_n_10 ;
  wire \add_ln90_reg_331_reg[9]_i_1_n_11 ;
  wire \add_ln90_reg_331_reg[9]_i_1_n_12 ;
  wire \add_ln90_reg_331_reg[9]_i_1_n_9 ;
  wire \add_ln90_reg_331_reg_n_9_[10] ;
  wire \add_ln90_reg_331_reg_n_9_[11] ;
  wire \add_ln90_reg_331_reg_n_9_[12] ;
  wire \add_ln90_reg_331_reg_n_9_[13] ;
  wire \add_ln90_reg_331_reg_n_9_[14] ;
  wire \add_ln90_reg_331_reg_n_9_[15] ;
  wire \add_ln90_reg_331_reg_n_9_[1] ;
  wire \add_ln90_reg_331_reg_n_9_[2] ;
  wire \add_ln90_reg_331_reg_n_9_[3] ;
  wire \add_ln90_reg_331_reg_n_9_[4] ;
  wire \add_ln90_reg_331_reg_n_9_[5] ;
  wire \add_ln90_reg_331_reg_n_9_[6] ;
  wire \add_ln90_reg_331_reg_n_9_[7] ;
  wire \add_ln90_reg_331_reg_n_9_[8] ;
  wire \add_ln90_reg_331_reg_n_9_[9] ;
  wire [6:0]add_ln95_fu_247_p2;
  wire add_ln95_fu_247_p2__0_carry__0_i_1_n_9;
  wire add_ln95_fu_247_p2__0_carry__0_i_2_n_9;
  wire add_ln95_fu_247_p2__0_carry__0_i_3_n_9;
  wire add_ln95_fu_247_p2__0_carry__0_i_4_n_9;
  wire add_ln95_fu_247_p2__0_carry__0_i_5_n_9;
  wire add_ln95_fu_247_p2__0_carry__0_n_11;
  wire add_ln95_fu_247_p2__0_carry__0_n_12;
  wire add_ln95_fu_247_p2__0_carry_i_1_n_9;
  wire add_ln95_fu_247_p2__0_carry_i_2_n_9;
  wire add_ln95_fu_247_p2__0_carry_i_3_n_9;
  wire add_ln95_fu_247_p2__0_carry_i_4_n_9;
  wire add_ln95_fu_247_p2__0_carry_i_5_n_9;
  wire add_ln95_fu_247_p2__0_carry_i_6_n_9;
  wire add_ln95_fu_247_p2__0_carry_n_10;
  wire add_ln95_fu_247_p2__0_carry_n_11;
  wire add_ln95_fu_247_p2__0_carry_n_12;
  wire add_ln95_fu_247_p2__0_carry_n_9;
  wire ap_ce_reg_reg;
  wire ap_ce_reg_reg_0;
  wire ap_ce_reg_reg_1;
  wire ap_ce_reg_reg_2;
  wire ap_ce_reg_reg_3;
  wire ap_ce_reg_reg_4;
  wire ap_ce_reg_reg_5;
  wire ap_clk;
  wire \ap_return_0_int_reg_reg[6] ;
  wire [6:0]ap_return_int_reg;
  wire \ap_return_int_reg[0]_i_1__1_n_9 ;
  wire \ap_return_int_reg[1]_i_1_n_9 ;
  wire \ap_return_int_reg[2]_i_1_n_9 ;
  wire \ap_return_int_reg[3]_i_1_n_9 ;
  wire \ap_return_int_reg[4]_i_1_n_9 ;
  wire \ap_return_int_reg[5]_i_1_n_9 ;
  wire \ap_return_int_reg[6]_i_1_n_9 ;
  wire \ap_return_int_reg_reg[0]_0 ;
  wire [5:0]empty_fu_116_p2;
  wire empty_fu_116_p2_carry__0_i_1_n_9;
  wire empty_fu_116_p2_carry__0_i_2_n_9;
  wire empty_fu_116_p2_carry__0_n_12;
  wire empty_fu_116_p2_carry_i_1_n_9;
  wire empty_fu_116_p2_carry_i_2_n_9;
  wire empty_fu_116_p2_carry_i_3_n_9;
  wire empty_fu_116_p2_carry_i_4_n_9;
  wire empty_fu_116_p2_carry_n_10;
  wire empty_fu_116_p2_carry_n_11;
  wire empty_fu_116_p2_carry_n_12;
  wire empty_fu_116_p2_carry_n_9;
  wire [5:0]empty_reg_321;
  wire [5:0]empty_reg_321_pp0_iter1_reg;
  wire [14:1]p_0_in;
  wire [0:0]temp_g_2_fu_213_p2__1_carry_i_4;
  wire temp_g_fu_237_p2__0_carry__0_i_1_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_2_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_3_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_4_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_5_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_6_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_7_n_9;
  wire temp_g_fu_237_p2__0_carry__0_i_8_n_9;
  wire temp_g_fu_237_p2__0_carry__0_n_10;
  wire temp_g_fu_237_p2__0_carry__0_n_11;
  wire temp_g_fu_237_p2__0_carry__0_n_12;
  wire temp_g_fu_237_p2__0_carry__0_n_9;
  wire temp_g_fu_237_p2__0_carry__1_i_1_n_9;
  wire temp_g_fu_237_p2__0_carry__1_i_2_n_9;
  wire temp_g_fu_237_p2__0_carry__1_i_3_n_9;
  wire temp_g_fu_237_p2__0_carry__1_i_4_n_9;
  wire temp_g_fu_237_p2__0_carry__1_i_5_n_9;
  wire temp_g_fu_237_p2__0_carry__1_n_10;
  wire temp_g_fu_237_p2__0_carry__1_n_11;
  wire temp_g_fu_237_p2__0_carry__1_n_12;
  wire temp_g_fu_237_p2__0_carry__1_n_9;
  wire temp_g_fu_237_p2__0_carry__2_n_10;
  wire temp_g_fu_237_p2__0_carry__2_n_11;
  wire temp_g_fu_237_p2__0_carry__2_n_12;
  wire temp_g_fu_237_p2__0_carry_i_1_n_9;
  wire temp_g_fu_237_p2__0_carry_i_2_n_9;
  wire temp_g_fu_237_p2__0_carry_i_3_n_9;
  wire temp_g_fu_237_p2__0_carry_i_4_n_9;
  wire temp_g_fu_237_p2__0_carry_i_5_n_9;
  wire temp_g_fu_237_p2__0_carry_i_6_n_9;
  wire temp_g_fu_237_p2__0_carry_n_10;
  wire temp_g_fu_237_p2__0_carry_n_11;
  wire temp_g_fu_237_p2__0_carry_n_12;
  wire temp_g_fu_237_p2__0_carry_n_9;
  wire [9:1]tmp29_cast4_fu_216_p1;
  wire [0:0]tmp311_fu_126_p2;
  wire [11:1]tmp311_fu_126_p2__0;
  wire tmp311_fu_126_p2_carry__0_i_1_n_9;
  wire tmp311_fu_126_p2_carry__0_i_2_n_9;
  wire tmp311_fu_126_p2_carry__0_i_3_n_9;
  wire tmp311_fu_126_p2_carry__0_i_4_n_9;
  wire tmp311_fu_126_p2_carry__0_n_10;
  wire tmp311_fu_126_p2_carry__0_n_11;
  wire tmp311_fu_126_p2_carry__0_n_12;
  wire tmp311_fu_126_p2_carry__0_n_9;
  wire tmp311_fu_126_p2_carry_i_1_n_9;
  wire tmp311_fu_126_p2_carry_i_2_n_9;
  wire tmp311_fu_126_p2_carry_i_3_n_9;
  wire tmp311_fu_126_p2_carry_i_4_n_9;
  wire tmp311_fu_126_p2_carry_n_10;
  wire tmp311_fu_126_p2_carry_n_11;
  wire tmp311_fu_126_p2_carry_n_12;
  wire tmp311_fu_126_p2_carry_n_9;
  wire [8:0]tmp3_fu_186_p2;
  wire \tmp3_reg_341[3]_i_2_n_9 ;
  wire \tmp3_reg_341[3]_i_3_n_9 ;
  wire \tmp3_reg_341[3]_i_4_n_9 ;
  wire \tmp3_reg_341[3]_i_5_n_9 ;
  wire \tmp3_reg_341[7]_i_2_n_9 ;
  wire \tmp3_reg_341[7]_i_3_n_9 ;
  wire \tmp3_reg_341[7]_i_4_n_9 ;
  wire \tmp3_reg_341[7]_i_5_n_9 ;
  wire \tmp3_reg_341_reg[3]_i_1_n_10 ;
  wire \tmp3_reg_341_reg[3]_i_1_n_11 ;
  wire \tmp3_reg_341_reg[3]_i_1_n_12 ;
  wire \tmp3_reg_341_reg[3]_i_1_n_9 ;
  wire \tmp3_reg_341_reg[7]_i_1_n_10 ;
  wire \tmp3_reg_341_reg[7]_i_1_n_11 ;
  wire \tmp3_reg_341_reg[7]_i_1_n_12 ;
  wire \tmp3_reg_341_reg[7]_i_1_n_9 ;
  wire [3:0]\tmp3_reg_344_reg[3] ;
  wire \tmp3_reg_344_reg[3]_i_1_n_10 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_11 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_12 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_9 ;
  wire [3:0]\tmp3_reg_344_reg[7] ;
  wire \tmp3_reg_344_reg[7]_i_1_n_10 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_11 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_12 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_9 ;
  wire [4:1]tmp_12_fu_260_p4__0;
  wire [1:0]trunc_ln162_reg_369;
  wire [8:0]trunc_ln166_fu_174_p1;
  wire [7:0]trunc_ln80_reg_316;
  wire [6:0]trunc_ln88_reg_351;
  wire [6:1]trunc_ln9_fu_220_p3;
  wire [7:0]vb0_val_int_reg;
  wire [7:0]\vb0_val_int_reg_reg[7]_0 ;
  wire [7:0]vb0_val_read_reg_305;
  wire [7:0]vb0_val_read_reg_305_pp0_iter1_reg;
  wire \vb0_val_read_reg_305_reg[2]_0 ;
  wire \vb2_val_int_reg_reg[0]_0 ;
  wire \vb2_val_int_reg_reg[1]_0 ;
  wire \vb2_val_int_reg_reg[2]_0 ;
  wire \vb2_val_int_reg_reg[3]_0 ;
  wire \vb2_val_int_reg_reg[4]_0 ;
  wire \vb2_val_int_reg_reg[5]_0 ;
  wire \vb2_val_int_reg_reg[6]_0 ;
  wire \vb2_val_int_reg_reg[7]_0 ;
  wire [7:0]vb2_val_read_reg_298;
  wire [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  wire [1:0]\vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0 ;
  wire [7:0]vb2_val_read_reg_298_pp0_iter2_reg;
  wire [7:0]vm0_val_int_reg;
  wire [7:0]\vm0_val_int_reg_reg[7]_0 ;
  wire \vm2_val_int_reg_reg[0]_0 ;
  wire [7:0]\vm2_val_int_reg_reg[7]_0 ;
  wire [7:0]vt0_val_int_reg;
  wire [7:0]\vt0_val_int_reg_reg[7]_0 ;
  wire [3:0]\vt1_val_int_reg_reg[3] ;
  wire \vt2_val_int_reg_reg[0]_0 ;
  wire \vt2_val_int_reg_reg[6]_0 ;
  wire [1:0]\vt2_val_int_reg_reg[6]_1 ;
  wire [3:0]\vt2_val_int_reg_reg[6]_2 ;
  wire \vt2_val_int_reg_reg[7]_0 ;
  wire [0:0]\vt2_val_int_reg_reg[7]_1 ;
  wire [7:0]\vt2_val_int_reg_reg[7]_2 ;
  wire \vt2_val_int_reg_reg_n_9_[1] ;
  wire \vt2_val_int_reg_reg_n_9_[2] ;
  wire \vt2_val_int_reg_reg_n_9_[3] ;
  wire \vt2_val_int_reg_reg_n_9_[4] ;
  wire \vt2_val_int_reg_reg_n_9_[5] ;
  wire [7:0]vt2_val_read_reg_311;
  wire [7:0]vt2_val_read_reg_311_pp0_iter1_reg;
  wire [10:3]zext_ln78_fu_98_p1;
  wire [3:3]NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_A01_fu_146_p2__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_A01_fu_146_p2__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_add_ln90_reg_331_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln90_reg_331_reg[15]_i_1_O_UNCONNECTED ;
  wire [0:0]NLW_add_ln95_fu_247_p2__0_carry_O_UNCONNECTED;
  wire [3:2]NLW_add_ln95_fu_247_p2__0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln95_fu_247_p2__0_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_empty_fu_116_p2_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_empty_fu_116_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_temp_g_fu_237_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_237_p2__0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_temp_g_fu_237_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tmp311_fu_126_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp311_fu_126_p2_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_tmp3_reg_341_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp3_reg_341_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp3_reg_344_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp3_reg_344_reg[8]_i_1_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry
       (.CI(1'b0),
        .CO({A00_fu_170_p2_carry_n_9,A00_fu_170_p2_carry_n_10,A00_fu_170_p2_carry_n_11,A00_fu_170_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(A01_reg_326[3:0]),
        .O(A00_fu_170_p21_out[3:0]),
        .S({A00_fu_170_p2_carry_i_1_n_9,A00_fu_170_p2_carry_i_2_n_9,A00_fu_170_p2_carry_i_3_n_9,A00_fu_170_p2_carry_i_4_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__0
       (.CI(A00_fu_170_p2_carry_n_9),
        .CO({A00_fu_170_p2_carry__0_n_9,A00_fu_170_p2_carry__0_n_10,A00_fu_170_p2_carry__0_n_11,A00_fu_170_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({A00_fu_170_p2_carry__0_i_1_n_9,A00_fu_170_p2_carry__0_i_2_n_9,A00_fu_170_p2_carry__0_i_3_n_9,A00_fu_170_p2_carry__0_i_4_n_9}),
        .O(A00_fu_170_p21_out[7:4]),
        .S({A00_fu_170_p2_carry__0_i_5_n_9,A00_fu_170_p2_carry__0_i_6_n_9,A00_fu_170_p2_carry__0_i_7_n_9,A00_fu_170_p2_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_1
       (.I0(A01_reg_326[6]),
        .I1(trunc_ln80_reg_316[3]),
        .I2(vb0_val_read_reg_305[6]),
        .O(A00_fu_170_p2_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_2
       (.I0(A01_reg_326[5]),
        .I1(trunc_ln80_reg_316[2]),
        .I2(vb0_val_read_reg_305[5]),
        .O(A00_fu_170_p2_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_3
       (.I0(A01_reg_326[4]),
        .I1(trunc_ln80_reg_316[1]),
        .I2(vb0_val_read_reg_305[4]),
        .O(A00_fu_170_p2_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    A00_fu_170_p2_carry__0_i_4
       (.I0(vb0_val_read_reg_305[3]),
        .I1(trunc_ln80_reg_316[0]),
        .O(A00_fu_170_p2_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_5
       (.I0(A00_fu_170_p2_carry__0_i_1_n_9),
        .I1(A01_reg_326[7]),
        .I2(trunc_ln80_reg_316[4]),
        .I3(vb0_val_read_reg_305[7]),
        .O(A00_fu_170_p2_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_6
       (.I0(A01_reg_326[6]),
        .I1(trunc_ln80_reg_316[3]),
        .I2(vb0_val_read_reg_305[6]),
        .I3(A00_fu_170_p2_carry__0_i_2_n_9),
        .O(A00_fu_170_p2_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_7
       (.I0(A01_reg_326[5]),
        .I1(trunc_ln80_reg_316[2]),
        .I2(vb0_val_read_reg_305[5]),
        .I3(A00_fu_170_p2_carry__0_i_3_n_9),
        .O(A00_fu_170_p2_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_8
       (.I0(A01_reg_326[4]),
        .I1(trunc_ln80_reg_316[1]),
        .I2(vb0_val_read_reg_305[4]),
        .I3(A00_fu_170_p2_carry__0_i_4_n_9),
        .O(A00_fu_170_p2_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__1
       (.CI(A00_fu_170_p2_carry__0_n_9),
        .CO({A00_fu_170_p2_carry__1_n_9,A00_fu_170_p2_carry__1_n_10,A00_fu_170_p2_carry__1_n_11,A00_fu_170_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({A01_reg_326[12],A00_fu_170_p2_carry__1_i_1_n_9,A00_fu_170_p2_carry__1_i_2_n_9,A00_fu_170_p2_carry__1_i_3_n_9}),
        .O(A00_fu_170_p21_out[11:8]),
        .S({A00_fu_170_p2_carry__1_i_4_n_9,A00_fu_170_p2_carry__1_i_5_n_9,A00_fu_170_p2_carry__1_i_6_n_9,A00_fu_170_p2_carry__1_i_7_n_9}));
  LUT2 #(
    .INIT(4'hB)) 
    A00_fu_170_p2_carry__1_i_1
       (.I0(A01_reg_326[9]),
        .I1(trunc_ln80_reg_316[6]),
        .O(A00_fu_170_p2_carry__1_i_1_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    A00_fu_170_p2_carry__1_i_2
       (.I0(A01_reg_326[8]),
        .I1(trunc_ln80_reg_316[5]),
        .O(A00_fu_170_p2_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__1_i_3
       (.I0(A01_reg_326[7]),
        .I1(trunc_ln80_reg_316[4]),
        .I2(vb0_val_read_reg_305[7]),
        .O(A00_fu_170_p2_carry__1_i_3_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A00_fu_170_p2_carry__1_i_4
       (.I0(trunc_ln80_reg_316[7]),
        .I1(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__1_i_4_n_9));
  LUT4 #(
    .INIT(16'hD22D)) 
    A00_fu_170_p2_carry__1_i_5
       (.I0(trunc_ln80_reg_316[6]),
        .I1(A01_reg_326[9]),
        .I2(A01_reg_326[12]),
        .I3(trunc_ln80_reg_316[7]),
        .O(A00_fu_170_p2_carry__1_i_5_n_9));
  LUT4 #(
    .INIT(16'hD22D)) 
    A00_fu_170_p2_carry__1_i_6
       (.I0(trunc_ln80_reg_316[5]),
        .I1(A01_reg_326[8]),
        .I2(A01_reg_326[9]),
        .I3(trunc_ln80_reg_316[6]),
        .O(A00_fu_170_p2_carry__1_i_6_n_9));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    A00_fu_170_p2_carry__1_i_7
       (.I0(vb0_val_read_reg_305[7]),
        .I1(trunc_ln80_reg_316[4]),
        .I2(A01_reg_326[7]),
        .I3(A01_reg_326[8]),
        .I4(trunc_ln80_reg_316[5]),
        .O(A00_fu_170_p2_carry__1_i_7_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__2
       (.CI(A00_fu_170_p2_carry__1_n_9),
        .CO({NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED[3],A00_fu_170_p2_carry__2_n_10,A00_fu_170_p2_carry__2_n_11,A00_fu_170_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(A00_fu_170_p21_out[15:12]),
        .S({A00_fu_170_p2_carry__2_i_1_n_9,A00_fu_170_p2_carry__2_i_2_n_9,A00_fu_170_p2_carry__2_i_3_n_9,A00_fu_170_p2_carry__2_i_4_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_1
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_2
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_3
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_3_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_4
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_4_n_9));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'h69)) 
    A00_fu_170_p2_carry_i_1
       (.I0(vb0_val_read_reg_305[3]),
        .I1(trunc_ln80_reg_316[0]),
        .I2(A01_reg_326[3]),
        .O(A00_fu_170_p2_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_2
       (.I0(A01_reg_326[2]),
        .I1(vb0_val_read_reg_305[2]),
        .O(A00_fu_170_p2_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_3
       (.I0(A01_reg_326[1]),
        .I1(vb0_val_read_reg_305[1]),
        .O(A00_fu_170_p2_carry_i_3_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_4
       (.I0(A01_reg_326[0]),
        .I1(vb0_val_read_reg_305[0]),
        .O(A00_fu_170_p2_carry_i_4_n_9));
  FDRE \A00_reg_336_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[0]),
        .Q(A00_reg_336[0]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[10]),
        .Q(A00_reg_336[10]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[11]),
        .Q(A00_reg_336[11]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[12]),
        .Q(A00_reg_336[12]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[13]),
        .Q(A00_reg_336[13]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[14]),
        .Q(A00_reg_336[14]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[15]),
        .Q(A00_reg_336[15]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[1]),
        .Q(A00_reg_336[1]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[2]),
        .Q(A00_reg_336[2]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[3]),
        .Q(A00_reg_336[3]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[4]),
        .Q(A00_reg_336[4]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[5]),
        .Q(A00_reg_336[5]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[6]),
        .Q(A00_reg_336[6]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[7]),
        .Q(A00_reg_336[7]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[8]),
        .Q(A00_reg_336[8]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_fu_170_p21_out[9]),
        .Q(A00_reg_336[9]),
        .R(1'b0));
  CARRY4 A01_fu_146_p2__0_carry
       (.CI(1'b0),
        .CO({A01_fu_146_p2__0_carry_n_9,A01_fu_146_p2__0_carry_n_10,A01_fu_146_p2__0_carry_n_11,A01_fu_146_p2__0_carry_n_12}),
        .CYINIT(1'b1),
        .DI({A01_fu_146_p2__0_carry_i_1_n_9,A01_fu_146_p2__0_carry_i_2_n_9,A01_fu_146_p2__0_carry_i_3_n_9,A01_fu_146_p2__0_carry_i_4_n_9}),
        .O(A01_fu_146_p2[3:0]),
        .S({A01_fu_146_p2__0_carry_i_5_n_9,A01_fu_146_p2__0_carry_i_6_n_9,A01_fu_146_p2__0_carry_i_7_n_9,A01_fu_146_p2__0_carry_i_8_n_9}));
  CARRY4 A01_fu_146_p2__0_carry__0
       (.CI(A01_fu_146_p2__0_carry_n_9),
        .CO({A01_fu_146_p2__0_carry__0_n_9,A01_fu_146_p2__0_carry__0_n_10,A01_fu_146_p2__0_carry__0_n_11,A01_fu_146_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({A01_fu_146_p2__0_carry__0_i_1_n_9,A01_fu_146_p2__0_carry__0_i_2_n_9,A01_fu_146_p2__0_carry__0_i_3_n_9,A01_fu_146_p2__0_carry__0_i_4_n_9}),
        .O(A01_fu_146_p2[7:4]),
        .S({A01_fu_146_p2__0_carry__0_i_5_n_9,A01_fu_146_p2__0_carry__0_i_6_n_9,A01_fu_146_p2__0_carry__0_i_7_n_9,A01_fu_146_p2__0_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_1
       (.I0(vt0_val_int_reg[6]),
        .I1(vt0_val_int_reg[5]),
        .I2(\vt2_val_int_reg_reg[6]_0 ),
        .O(A01_fu_146_p2__0_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_2
       (.I0(vt0_val_int_reg[5]),
        .I1(vt0_val_int_reg[4]),
        .I2(\vt2_val_int_reg_reg_n_9_[5] ),
        .O(A01_fu_146_p2__0_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_3
       (.I0(vt0_val_int_reg[4]),
        .I1(vt0_val_int_reg[3]),
        .I2(\vt2_val_int_reg_reg_n_9_[4] ),
        .O(A01_fu_146_p2__0_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_4
       (.I0(vt0_val_int_reg[3]),
        .I1(vt0_val_int_reg[2]),
        .I2(\vt2_val_int_reg_reg_n_9_[3] ),
        .O(A01_fu_146_p2__0_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_5
       (.I0(A01_fu_146_p2__0_carry__0_i_1_n_9),
        .I1(vt0_val_int_reg[6]),
        .I2(vt0_val_int_reg[7]),
        .I3(\vt2_val_int_reg_reg[7]_0 ),
        .O(A01_fu_146_p2__0_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_6
       (.I0(vt0_val_int_reg[6]),
        .I1(vt0_val_int_reg[5]),
        .I2(\vt2_val_int_reg_reg[6]_0 ),
        .I3(A01_fu_146_p2__0_carry__0_i_2_n_9),
        .O(A01_fu_146_p2__0_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_7
       (.I0(vt0_val_int_reg[5]),
        .I1(vt0_val_int_reg[4]),
        .I2(\vt2_val_int_reg_reg_n_9_[5] ),
        .I3(A01_fu_146_p2__0_carry__0_i_3_n_9),
        .O(A01_fu_146_p2__0_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_8
       (.I0(vt0_val_int_reg[4]),
        .I1(vt0_val_int_reg[3]),
        .I2(\vt2_val_int_reg_reg_n_9_[4] ),
        .I3(A01_fu_146_p2__0_carry__0_i_4_n_9),
        .O(A01_fu_146_p2__0_carry__0_i_8_n_9));
  CARRY4 A01_fu_146_p2__0_carry__1
       (.CI(A01_fu_146_p2__0_carry__0_n_9),
        .CO({NLW_A01_fu_146_p2__0_carry__1_CO_UNCONNECTED[3:2],A01_fu_146_p2__0_carry__1_n_11,A01_fu_146_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,A01_fu_146_p2__0_carry__1_i_1_n_9,vt0_val_int_reg[7]}),
        .O({NLW_A01_fu_146_p2__0_carry__1_O_UNCONNECTED[3],A01_fu_146_p2[12],A01_fu_146_p2[9:8]}),
        .S({1'b0,1'b1,A01_fu_146_p2__0_carry__1_i_2_n_9,A01_fu_146_p2__0_carry__1_i_3_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2__0_carry__1_i_1
       (.I0(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2__0_carry__1_i_1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2__0_carry__1_i_2
       (.I0(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2__0_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'hDB)) 
    A01_fu_146_p2__0_carry__1_i_3
       (.I0(\vt2_val_int_reg_reg[7]_0 ),
        .I1(vt0_val_int_reg[6]),
        .I2(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2__0_carry__1_i_3_n_9));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry_i_1
       (.I0(vt0_val_int_reg[2]),
        .I1(vt0_val_int_reg[1]),
        .I2(\vt2_val_int_reg_reg_n_9_[2] ),
        .O(A01_fu_146_p2__0_carry_i_1_n_9));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry_i_2
       (.I0(vt0_val_int_reg[1]),
        .I1(vt0_val_int_reg[0]),
        .I2(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(A01_fu_146_p2__0_carry_i_2_n_9));
  (* HLUTNM = "lutpair73" *) 
  LUT2 #(
    .INIT(4'hB)) 
    A01_fu_146_p2__0_carry_i_3
       (.I0(\vt2_val_int_reg_reg[0]_0 ),
        .I1(vt0_val_int_reg[0]),
        .O(A01_fu_146_p2__0_carry_i_3_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    A01_fu_146_p2__0_carry_i_4
       (.I0(vt0_val_int_reg[0]),
        .I1(\vt2_val_int_reg_reg[0]_0 ),
        .O(A01_fu_146_p2__0_carry_i_4_n_9));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry_i_5
       (.I0(vt0_val_int_reg[3]),
        .I1(vt0_val_int_reg[2]),
        .I2(\vt2_val_int_reg_reg_n_9_[3] ),
        .I3(A01_fu_146_p2__0_carry_i_1_n_9),
        .O(A01_fu_146_p2__0_carry_i_5_n_9));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry_i_6
       (.I0(vt0_val_int_reg[2]),
        .I1(vt0_val_int_reg[1]),
        .I2(\vt2_val_int_reg_reg_n_9_[2] ),
        .I3(A01_fu_146_p2__0_carry_i_2_n_9),
        .O(A01_fu_146_p2__0_carry_i_6_n_9));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry_i_7
       (.I0(vt0_val_int_reg[1]),
        .I1(vt0_val_int_reg[0]),
        .I2(\vt2_val_int_reg_reg_n_9_[1] ),
        .I3(A01_fu_146_p2__0_carry_i_3_n_9),
        .O(A01_fu_146_p2__0_carry_i_7_n_9));
  (* HLUTNM = "lutpair73" *) 
  LUT2 #(
    .INIT(4'h9)) 
    A01_fu_146_p2__0_carry_i_8
       (.I0(\vt2_val_int_reg_reg[0]_0 ),
        .I1(vt0_val_int_reg[0]),
        .O(A01_fu_146_p2__0_carry_i_8_n_9));
  FDRE \A01_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[0]),
        .Q(A01_reg_326[0]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[12]),
        .Q(A01_reg_326[12]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[1]),
        .Q(A01_reg_326[1]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[2]),
        .Q(A01_reg_326[2]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[3]),
        .Q(A01_reg_326[3]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[4]),
        .Q(A01_reg_326[4]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[5]),
        .Q(A01_reg_326[5]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[6]),
        .Q(A01_reg_326[6]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[7]),
        .Q(A01_reg_326[7]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[8]),
        .Q(A01_reg_326[8]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A01_fu_146_p2[9]),
        .Q(A01_reg_326[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[0]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[0]),
        .I3(ap_return_int_reg[0]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [0]),
        .O(ap_ce_reg_reg));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[1]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[1]),
        .I3(ap_return_int_reg[1]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [1]),
        .O(ap_ce_reg_reg_0));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[2]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[2]),
        .I3(ap_return_int_reg[2]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [2]),
        .O(ap_ce_reg_reg_1));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[3]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[3]),
        .I3(ap_return_int_reg[3]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [3]),
        .O(ap_ce_reg_reg_2));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[4]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[4]),
        .I3(ap_return_int_reg[4]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [4]),
        .O(ap_ce_reg_reg_3));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[5]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[5]),
        .I3(ap_return_int_reg[5]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [5]),
        .O(ap_ce_reg_reg_4));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesX_reg_750[6]_i_2 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\ap_return_int_reg_reg[0]_0 ),
        .I2(add_ln95_fu_247_p2[6]),
        .I3(ap_return_int_reg[6]),
        .I4(\vm2_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesX_reg_750_reg[6] [6]),
        .O(ap_ce_reg_reg_5));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \GradientValuesX_reg_750[6]_i_3 
       (.I0(\S00_2_reg_346_reg[15]_0 [1]),
        .I1(\S00_2_reg_346_reg[15]_0 [0]),
        .I2(O),
        .I3(\S00_2_reg_346_reg[10]_0 ),
        .I4(\S00_2_reg_346_reg[15]_0 [2]),
        .O(\S00_2_reg_346_reg[15]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry
       (.CI(1'b0),
        .CO({S00_2_fu_196_p2_carry_n_9,S00_2_fu_196_p2_carry_n_10,S00_2_fu_196_p2_carry_n_11,S00_2_fu_196_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry_i_1_n_9,S00_2_fu_196_p2_carry_i_2_n_9,S00_2_fu_196_p2_carry_i_3_n_9,add_ln90_reg_331_pp0_iter1_reg[1]}),
        .O({S00_2_fu_196_p2_carry_n_13,S00_2_fu_196_p2_carry_n_14,S00_2_fu_196_p2_carry_n_15,S00_2_fu_196_p2_carry_n_16}),
        .S({S00_2_fu_196_p2_carry_i_4_n_9,S00_2_fu_196_p2_carry_i_5_n_9,S00_2_fu_196_p2_carry_i_6_n_9,S00_2_fu_196_p2_carry_i_7_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__0
       (.CI(S00_2_fu_196_p2_carry_n_9),
        .CO({S00_2_fu_196_p2_carry__0_n_9,S00_2_fu_196_p2_carry__0_n_10,S00_2_fu_196_p2_carry__0_n_11,S00_2_fu_196_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry__0_i_1_n_9,S00_2_fu_196_p2_carry__0_i_2_n_9,S00_2_fu_196_p2_carry__0_i_3_n_9,S00_2_fu_196_p2_carry__0_i_4_n_9}),
        .O({S00_2_fu_196_p2_carry__0_n_13,S00_2_fu_196_p2_carry__0_n_14,S00_2_fu_196_p2_carry__0_n_15,S00_2_fu_196_p2_carry__0_n_16}),
        .S({S00_2_fu_196_p2_carry__0_i_5_n_9,S00_2_fu_196_p2_carry__0_i_6_n_9,S00_2_fu_196_p2_carry__0_i_7_n_9,S00_2_fu_196_p2_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(A00_reg_336[7]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[7]),
        .O(S00_2_fu_196_p2_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_2
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(A00_reg_336[6]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[6]),
        .O(S00_2_fu_196_p2_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_3
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(A00_reg_336[5]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[5]),
        .O(S00_2_fu_196_p2_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_4
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(A00_reg_336[4]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[4]),
        .O(S00_2_fu_196_p2_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_5
       (.I0(S00_2_fu_196_p2_carry__0_i_1_n_9),
        .I1(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .I2(A00_reg_336[8]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[8]),
        .O(S00_2_fu_196_p2_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_6
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(A00_reg_336[7]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[7]),
        .I3(S00_2_fu_196_p2_carry__0_i_2_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_7
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(A00_reg_336[6]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[6]),
        .I3(S00_2_fu_196_p2_carry__0_i_3_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_8
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(A00_reg_336[5]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[5]),
        .I3(S00_2_fu_196_p2_carry__0_i_4_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__1
       (.CI(S00_2_fu_196_p2_carry__0_n_9),
        .CO({S00_2_fu_196_p2_carry__1_n_9,S00_2_fu_196_p2_carry__1_n_10,S00_2_fu_196_p2_carry__1_n_11,S00_2_fu_196_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry__1_i_1_n_9,S00_2_fu_196_p2_carry__1_i_2_n_9,S00_2_fu_196_p2_carry__1_i_3_n_9,S00_2_fu_196_p2_carry__1_i_4_n_9}),
        .O({S00_2_fu_196_p2_carry__1_n_13,S00_2_fu_196_p2_carry__1_n_14,S00_2_fu_196_p2_carry__1_n_15,S00_2_fu_196_p2_carry__1_n_16}),
        .S({S00_2_fu_196_p2_carry__1_i_5_n_9,S00_2_fu_196_p2_carry__1_i_6_n_9,S00_2_fu_196_p2_carry__1_i_7_n_9,S00_2_fu_196_p2_carry__1_i_8_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_1
       (.I0(A00_reg_336[11]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[11]),
        .O(S00_2_fu_196_p2_carry__1_i_1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_2
       (.I0(A00_reg_336[10]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[10]),
        .O(S00_2_fu_196_p2_carry__1_i_2_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_3
       (.I0(A00_reg_336[9]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[9]),
        .O(S00_2_fu_196_p2_carry__1_i_3_n_9));
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__1_i_4
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .I1(A00_reg_336[8]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[8]),
        .O(S00_2_fu_196_p2_carry__1_i_4_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_5
       (.I0(add_ln90_reg_331_pp0_iter1_reg[11]),
        .I1(A00_reg_336[11]),
        .I2(A00_reg_336[12]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[12]),
        .O(S00_2_fu_196_p2_carry__1_i_5_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_6
       (.I0(add_ln90_reg_331_pp0_iter1_reg[10]),
        .I1(A00_reg_336[10]),
        .I2(A00_reg_336[11]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[11]),
        .O(S00_2_fu_196_p2_carry__1_i_6_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_7
       (.I0(add_ln90_reg_331_pp0_iter1_reg[9]),
        .I1(A00_reg_336[9]),
        .I2(A00_reg_336[10]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[10]),
        .O(S00_2_fu_196_p2_carry__1_i_7_n_9));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    S00_2_fu_196_p2_carry__1_i_8
       (.I0(add_ln90_reg_331_pp0_iter1_reg[8]),
        .I1(A00_reg_336[8]),
        .I2(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .I3(A00_reg_336[9]),
        .I4(add_ln90_reg_331_pp0_iter1_reg[9]),
        .O(S00_2_fu_196_p2_carry__1_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__2
       (.CI(S00_2_fu_196_p2_carry__1_n_9),
        .CO({NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED[3:2],S00_2_fu_196_p2_carry__2_n_11,S00_2_fu_196_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,S00_2_fu_196_p2_carry__2_i_1_n_9,S00_2_fu_196_p2_carry__2_i_2_n_9}),
        .O({NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED[3],S00_2_fu_196_p2_carry__2_n_14,S00_2_fu_196_p2_carry__2_n_15,S00_2_fu_196_p2_carry__2_n_16}),
        .S({1'b0,S00_2_fu_196_p2_carry__2_i_3_n_9,S00_2_fu_196_p2_carry__2_i_4_n_9,S00_2_fu_196_p2_carry__2_i_5_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__2_i_1
       (.I0(A00_reg_336[13]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[13]),
        .O(S00_2_fu_196_p2_carry__2_i_1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__2_i_2
       (.I0(A00_reg_336[12]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[12]),
        .O(S00_2_fu_196_p2_carry__2_i_2_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_3
       (.I0(add_ln90_reg_331_pp0_iter1_reg[14]),
        .I1(A00_reg_336[14]),
        .I2(A00_reg_336[15]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[15]),
        .O(S00_2_fu_196_p2_carry__2_i_3_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_4
       (.I0(add_ln90_reg_331_pp0_iter1_reg[13]),
        .I1(A00_reg_336[13]),
        .I2(A00_reg_336[14]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[14]),
        .O(S00_2_fu_196_p2_carry__2_i_4_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_5
       (.I0(add_ln90_reg_331_pp0_iter1_reg[12]),
        .I1(A00_reg_336[12]),
        .I2(A00_reg_336[13]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[13]),
        .O(S00_2_fu_196_p2_carry__2_i_5_n_9));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry_i_1
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(A00_reg_336[3]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[3]),
        .O(S00_2_fu_196_p2_carry_i_1_n_9));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry_i_2
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(A00_reg_336[2]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[2]),
        .O(S00_2_fu_196_p2_carry_i_2_n_9));
  (* HLUTNM = "lutpair74" *) 
  LUT2 #(
    .INIT(4'hB)) 
    S00_2_fu_196_p2_carry_i_3
       (.I0(A00_reg_336[1]),
        .I1(vb0_val_read_reg_305_pp0_iter1_reg[0]),
        .O(S00_2_fu_196_p2_carry_i_3_n_9));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_4
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(A00_reg_336[4]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[4]),
        .I3(S00_2_fu_196_p2_carry_i_1_n_9),
        .O(S00_2_fu_196_p2_carry_i_4_n_9));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_5
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(A00_reg_336[3]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[3]),
        .I3(S00_2_fu_196_p2_carry_i_2_n_9),
        .O(S00_2_fu_196_p2_carry_i_5_n_9));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_6
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(A00_reg_336[2]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[2]),
        .I3(S00_2_fu_196_p2_carry_i_3_n_9),
        .O(S00_2_fu_196_p2_carry_i_6_n_9));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'h96)) 
    S00_2_fu_196_p2_carry_i_7
       (.I0(A00_reg_336[1]),
        .I1(vb0_val_read_reg_305_pp0_iter1_reg[0]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[1]),
        .O(S00_2_fu_196_p2_carry_i_7_n_9));
  FDRE \S00_2_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__1_n_15),
        .Q(S00_2_reg_346[10]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__1_n_14),
        .Q(S00_2_reg_346[11]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__1_n_13),
        .Q(S00_2_reg_346[12]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__2_n_16),
        .Q(S00_2_reg_346[13]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__2_n_15),
        .Q(S00_2_reg_346[14]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__2_n_14),
        .Q(S00_2_reg_346[15]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__0_n_14),
        .Q(S00_2_reg_346[7]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__0_n_13),
        .Q(S00_2_reg_346[8]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__1_n_16),
        .Q(S00_2_reg_346[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__0_i_1
       (.I0(\vt2_val_int_reg_reg[6]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\add_ln155_3_reg_354_reg[11] [3]),
        .O(\vt2_val_int_reg_reg[6]_2 [3]));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__0_i_2
       (.I0(\vt2_val_int_reg_reg_n_9_[5] ),
        .I1(\vt2_val_int_reg_reg_n_9_[3] ),
        .I2(\add_ln155_3_reg_354_reg[11] [2]),
        .O(\vt2_val_int_reg_reg[6]_2 [2]));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__0_i_3
       (.I0(\vt2_val_int_reg_reg_n_9_[4] ),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .I2(\add_ln155_3_reg_354_reg[11] [1]),
        .O(\vt2_val_int_reg_reg[6]_2 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    add_ln155_3_fu_144_p2_carry__0_i_4
       (.I0(\vt2_val_int_reg_reg_n_9_[2] ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\add_ln155_3_reg_354_reg[11] [1]),
        .O(\vt2_val_int_reg_reg[6]_2 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln155_3_fu_144_p2_carry__0_i_5
       (.I0(\add_ln155_3_reg_354_reg[11] [3]),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\vt2_val_int_reg_reg[6]_0 ),
        .I3(\vt2_val_int_reg_reg_n_9_[5] ),
        .I4(\vt2_val_int_reg_reg[7]_0 ),
        .I5(\add_ln155_3_reg_354_reg[11] [4]),
        .O(\vt1_val_int_reg_reg[3] [3]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln155_3_fu_144_p2_carry__0_i_6
       (.I0(\add_ln155_3_reg_354_reg[11] [2]),
        .I1(\vt2_val_int_reg_reg_n_9_[3] ),
        .I2(\vt2_val_int_reg_reg_n_9_[5] ),
        .I3(\vt2_val_int_reg_reg_n_9_[4] ),
        .I4(\vt2_val_int_reg_reg[6]_0 ),
        .I5(\add_ln155_3_reg_354_reg[11] [3]),
        .O(\vt1_val_int_reg_reg[3] [2]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln155_3_fu_144_p2_carry__0_i_7
       (.I0(\add_ln155_3_reg_354_reg[11] [1]),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .I2(\vt2_val_int_reg_reg_n_9_[4] ),
        .I3(\vt2_val_int_reg_reg_n_9_[3] ),
        .I4(\vt2_val_int_reg_reg_n_9_[5] ),
        .I5(\add_ln155_3_reg_354_reg[11] [2]),
        .O(\vt1_val_int_reg_reg[3] [1]));
  LUT5 #(
    .INIT(32'h69966969)) 
    add_ln155_3_fu_144_p2_carry__0_i_8
       (.I0(\vt2_val_int_reg_reg_n_9_[2] ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\add_ln155_3_reg_354_reg[11] [1]),
        .I3(\vt2_val_int_reg_reg_n_9_[3] ),
        .I4(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(\vt1_val_int_reg_reg[3] [0]));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__1_i_3
       (.I0(\vt2_val_int_reg_reg[7]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[5] ),
        .I2(\add_ln155_3_reg_354_reg[11] [4]),
        .O(\vt2_val_int_reg_reg[7]_1 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    add_ln155_3_fu_144_p2_carry__1_i_6
       (.I0(\vt2_val_int_reg_reg[6]_0 ),
        .I1(\add_ln155_3_reg_354_reg[11] [5]),
        .I2(\vt2_val_int_reg_reg[7]_0 ),
        .I3(\add_ln155_3_reg_354_reg[11] [6]),
        .O(\vt2_val_int_reg_reg[6]_1 [1]));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    add_ln155_3_fu_144_p2_carry__1_i_7
       (.I0(\add_ln155_3_reg_354_reg[11] [4]),
        .I1(\vt2_val_int_reg_reg_n_9_[5] ),
        .I2(\vt2_val_int_reg_reg[7]_0 ),
        .I3(\vt2_val_int_reg_reg[6]_0 ),
        .I4(\add_ln155_3_reg_354_reg[11] [5]),
        .O(\vt2_val_int_reg_reg[6]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    add_ln155_3_fu_144_p2_carry_i_1
       (.I0(\vt2_val_int_reg_reg_n_9_[3] ),
        .I1(\vt2_val_int_reg_reg_n_9_[1] ),
        .I2(\add_ln155_3_reg_354_reg[11] [0]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry_i_2
       (.I0(\vt2_val_int_reg_reg[0]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln155_3_fu_144_p2_carry_i_3
       (.I0(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(S[0]));
  (* HLUTNM = "lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    add_ln168_fu_247_p2_carry_i_3
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .I1(trunc_ln162_reg_369[0]),
        .O(DI));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_fu_247_p2_carry_i_6
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[1]),
        .I2(\add_ln168_reg_379_reg[3] ),
        .I3(DI),
        .O(\vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0 [1]));
  (* HLUTNM = "lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    add_ln168_fu_247_p2_carry_i_7
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .I1(trunc_ln162_reg_369[0]),
        .O(\vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[13]_i_2 
       (.I0(tmp311_fu_126_p2__0[11]),
        .I1(zext_ln78_fu_98_p1[10]),
        .O(\add_ln90_reg_331[13]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[5]_i_2 
       (.I0(tmp311_fu_126_p2__0[4]),
        .I1(zext_ln78_fu_98_p1[5]),
        .O(\add_ln90_reg_331[5]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[5]_i_3 
       (.I0(tmp311_fu_126_p2__0[3]),
        .I1(zext_ln78_fu_98_p1[4]),
        .O(\add_ln90_reg_331[5]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[5]_i_4 
       (.I0(tmp311_fu_126_p2__0[2]),
        .I1(zext_ln78_fu_98_p1[3]),
        .O(\add_ln90_reg_331[5]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_2 
       (.I0(tmp311_fu_126_p2__0[11]),
        .I1(zext_ln78_fu_98_p1[9]),
        .O(\add_ln90_reg_331[9]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_3 
       (.I0(tmp311_fu_126_p2__0[7]),
        .I1(zext_ln78_fu_98_p1[8]),
        .O(\add_ln90_reg_331[9]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_4 
       (.I0(tmp311_fu_126_p2__0[6]),
        .I1(zext_ln78_fu_98_p1[7]),
        .O(\add_ln90_reg_331[9]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_5 
       (.I0(tmp311_fu_126_p2__0[5]),
        .I1(zext_ln78_fu_98_p1[6]),
        .O(\add_ln90_reg_331[9]_i_5_n_9 ));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[10] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[11] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[12] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[13] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[14] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[15] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[1] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[2] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[3] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[4] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[5] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[6] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[7] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[8] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\add_ln90_reg_331_reg_n_9_[9] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[9]),
        .Q(\add_ln90_reg_331_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[10]),
        .Q(\add_ln90_reg_331_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[11]),
        .Q(\add_ln90_reg_331_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[12]),
        .Q(\add_ln90_reg_331_reg_n_9_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[13]_i_1 
       (.CI(\add_ln90_reg_331_reg[9]_i_1_n_9 ),
        .CO({\add_ln90_reg_331_reg[13]_i_1_n_9 ,\add_ln90_reg_331_reg[13]_i_1_n_10 ,\add_ln90_reg_331_reg[13]_i_1_n_11 ,\add_ln90_reg_331_reg[13]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln78_fu_98_p1[10]}),
        .O(p_0_in[12:9]),
        .S({tmp311_fu_126_p2__0[11],tmp311_fu_126_p2__0[11],tmp311_fu_126_p2__0[11],\add_ln90_reg_331[13]_i_2_n_9 }));
  FDRE \add_ln90_reg_331_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[13]),
        .Q(\add_ln90_reg_331_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[14]),
        .Q(\add_ln90_reg_331_reg_n_9_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[15]_i_1 
       (.CI(\add_ln90_reg_331_reg[13]_i_1_n_9 ),
        .CO({\NLW_add_ln90_reg_331_reg[15]_i_1_CO_UNCONNECTED [3:1],\add_ln90_reg_331_reg[15]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln90_reg_331_reg[15]_i_1_O_UNCONNECTED [3:2],p_0_in[14:13]}),
        .S({1'b0,1'b0,tmp311_fu_126_p2__0[11],tmp311_fu_126_p2__0[11]}));
  FDRE \add_ln90_reg_331_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp311_fu_126_p2),
        .Q(\add_ln90_reg_331_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[1]),
        .Q(\add_ln90_reg_331_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[2]),
        .Q(\add_ln90_reg_331_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[3]),
        .Q(\add_ln90_reg_331_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[4]),
        .Q(\add_ln90_reg_331_reg_n_9_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln90_reg_331_reg[5]_i_1_n_9 ,\add_ln90_reg_331_reg[5]_i_1_n_10 ,\add_ln90_reg_331_reg[5]_i_1_n_11 ,\add_ln90_reg_331_reg[5]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({tmp311_fu_126_p2__0[4:2],1'b0}),
        .O(p_0_in[4:1]),
        .S({\add_ln90_reg_331[5]_i_2_n_9 ,\add_ln90_reg_331[5]_i_3_n_9 ,\add_ln90_reg_331[5]_i_4_n_9 ,tmp311_fu_126_p2__0[1]}));
  FDRE \add_ln90_reg_331_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[5]),
        .Q(\add_ln90_reg_331_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[6]),
        .Q(\add_ln90_reg_331_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[7]),
        .Q(\add_ln90_reg_331_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(p_0_in[8]),
        .Q(\add_ln90_reg_331_reg_n_9_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[9]_i_1 
       (.CI(\add_ln90_reg_331_reg[5]_i_1_n_9 ),
        .CO({\add_ln90_reg_331_reg[9]_i_1_n_9 ,\add_ln90_reg_331_reg[9]_i_1_n_10 ,\add_ln90_reg_331_reg[9]_i_1_n_11 ,\add_ln90_reg_331_reg[9]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({zext_ln78_fu_98_p1[9],tmp311_fu_126_p2__0[7:5]}),
        .O(p_0_in[8:5]),
        .S({\add_ln90_reg_331[9]_i_2_n_9 ,\add_ln90_reg_331[9]_i_3_n_9 ,\add_ln90_reg_331[9]_i_4_n_9 ,\add_ln90_reg_331[9]_i_5_n_9 }));
  CARRY4 add_ln95_fu_247_p2__0_carry
       (.CI(1'b0),
        .CO({add_ln95_fu_247_p2__0_carry_n_9,add_ln95_fu_247_p2__0_carry_n_10,add_ln95_fu_247_p2__0_carry_n_11,add_ln95_fu_247_p2__0_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln95_fu_247_p2__0_carry_i_1_n_9,add_ln95_fu_247_p2__0_carry_i_2_n_9,trunc_ln9_fu_220_p3[1],trunc_ln88_reg_351[0]}),
        .O({add_ln95_fu_247_p2[3:1],NLW_add_ln95_fu_247_p2__0_carry_O_UNCONNECTED[0]}),
        .S({add_ln95_fu_247_p2__0_carry_i_3_n_9,add_ln95_fu_247_p2__0_carry_i_4_n_9,add_ln95_fu_247_p2__0_carry_i_5_n_9,add_ln95_fu_247_p2__0_carry_i_6_n_9}));
  CARRY4 add_ln95_fu_247_p2__0_carry__0
       (.CI(add_ln95_fu_247_p2__0_carry_n_9),
        .CO({NLW_add_ln95_fu_247_p2__0_carry__0_CO_UNCONNECTED[3:2],add_ln95_fu_247_p2__0_carry__0_n_11,add_ln95_fu_247_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln95_fu_247_p2__0_carry__0_i_1_n_9,add_ln95_fu_247_p2__0_carry__0_i_2_n_9}),
        .O({NLW_add_ln95_fu_247_p2__0_carry__0_O_UNCONNECTED[3],add_ln95_fu_247_p2[6:4]}),
        .S({1'b0,add_ln95_fu_247_p2__0_carry__0_i_3_n_9,add_ln95_fu_247_p2__0_carry__0_i_4_n_9,add_ln95_fu_247_p2__0_carry__0_i_5_n_9}));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln95_fu_247_p2__0_carry__0_i_1
       (.I0(trunc_ln9_fu_220_p3[4]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .I2(trunc_ln88_reg_351[4]),
        .O(add_ln95_fu_247_p2__0_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln95_fu_247_p2__0_carry__0_i_2
       (.I0(trunc_ln9_fu_220_p3[3]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .I2(trunc_ln88_reg_351[3]),
        .O(add_ln95_fu_247_p2__0_carry__0_i_2_n_9));
  LUT6 #(
    .INIT(64'h3CC369966996C33C)) 
    add_ln95_fu_247_p2__0_carry__0_i_3
       (.I0(trunc_ln9_fu_220_p3[5]),
        .I1(trunc_ln9_fu_220_p3[6]),
        .I2(trunc_ln88_reg_351[6]),
        .I3(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .I5(trunc_ln88_reg_351[5]),
        .O(add_ln95_fu_247_p2__0_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln95_fu_247_p2__0_carry__0_i_4
       (.I0(add_ln95_fu_247_p2__0_carry__0_i_1_n_9),
        .I1(trunc_ln9_fu_220_p3[5]),
        .I2(trunc_ln88_reg_351[5]),
        .I3(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .O(add_ln95_fu_247_p2__0_carry__0_i_4_n_9));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln95_fu_247_p2__0_carry__0_i_5
       (.I0(trunc_ln9_fu_220_p3[4]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .I2(trunc_ln88_reg_351[4]),
        .I3(add_ln95_fu_247_p2__0_carry__0_i_2_n_9),
        .O(add_ln95_fu_247_p2__0_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln95_fu_247_p2__0_carry_i_1
       (.I0(trunc_ln9_fu_220_p3[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(trunc_ln88_reg_351[2]),
        .O(add_ln95_fu_247_p2__0_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln95_fu_247_p2__0_carry_i_2
       (.I0(trunc_ln9_fu_220_p3[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(trunc_ln88_reg_351[2]),
        .O(add_ln95_fu_247_p2__0_carry_i_2_n_9));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln95_fu_247_p2__0_carry_i_3
       (.I0(trunc_ln9_fu_220_p3[3]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .I2(trunc_ln88_reg_351[3]),
        .I3(add_ln95_fu_247_p2__0_carry_i_1_n_9),
        .O(add_ln95_fu_247_p2__0_carry_i_3_n_9));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln95_fu_247_p2__0_carry_i_4
       (.I0(trunc_ln9_fu_220_p3[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(trunc_ln88_reg_351[2]),
        .I3(trunc_ln88_reg_351[1]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .O(add_ln95_fu_247_p2__0_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln95_fu_247_p2__0_carry_i_5
       (.I0(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .I1(trunc_ln88_reg_351[1]),
        .I2(trunc_ln9_fu_220_p3[1]),
        .O(add_ln95_fu_247_p2__0_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln95_fu_247_p2__0_carry_i_6
       (.I0(trunc_ln88_reg_351[0]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[0]),
        .O(add_ln95_fu_247_p2__0_carry_i_6_n_9));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[0]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[0]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[1]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[1]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[2]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[2]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[3]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[3]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[4]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[4]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[5]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[5]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_0_int_reg[6]_i_1 
       (.I0(\ap_return_0_int_reg_reg[6] ),
        .I1(\S00_2_reg_346_reg[15]_0 [2]),
        .I2(add_ln95_fu_247_p2[6]),
        .I3(\ap_return_int_reg_reg[0]_0 ),
        .I4(ap_return_int_reg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[0]_i_1__1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[0]),
        .O(\ap_return_int_reg[0]_i_1__1_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[1]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[1]),
        .O(\ap_return_int_reg[1]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[2]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[2]),
        .O(\ap_return_int_reg[2]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[3]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[3]),
        .O(\ap_return_int_reg[3]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[4]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[4]),
        .O(\ap_return_int_reg[4]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[5]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[5]),
        .O(\ap_return_int_reg[5]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[6]_i_1 
       (.I0(\S00_2_reg_346_reg[15]_0 [2]),
        .I1(\S00_2_reg_346_reg[10]_0 ),
        .I2(O),
        .I3(\S00_2_reg_346_reg[15]_0 [0]),
        .I4(\S00_2_reg_346_reg[15]_0 [1]),
        .I5(add_ln95_fu_247_p2[6]),
        .O(\ap_return_int_reg[6]_i_1_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_return_int_reg[6]_i_2 
       (.I0(tmp_12_fu_260_p4__0[2]),
        .I1(tmp_12_fu_260_p4__0[1]),
        .I2(tmp_12_fu_260_p4__0[4]),
        .I3(tmp_12_fu_260_p4__0[3]),
        .O(\S00_2_reg_346_reg[10]_0 ));
  FDSE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[0]_i_1__1_n_9 ),
        .Q(ap_return_int_reg[0]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[1]_i_1_n_9 ),
        .Q(ap_return_int_reg[1]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[2]_i_1_n_9 ),
        .Q(ap_return_int_reg[2]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[3]_i_1_n_9 ),
        .Q(ap_return_int_reg[3]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[4]_i_1_n_9 ),
        .Q(ap_return_int_reg[4]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[5]_i_1_n_9 ),
        .Q(ap_return_int_reg[5]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\ap_return_int_reg[6]_i_1_n_9 ),
        .Q(ap_return_int_reg[6]),
        .S(1'b0));
  CARRY4 empty_fu_116_p2_carry
       (.CI(1'b0),
        .CO({empty_fu_116_p2_carry_n_9,empty_fu_116_p2_carry_n_10,empty_fu_116_p2_carry_n_11,empty_fu_116_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({\vb2_val_int_reg_reg[3]_0 ,\vb2_val_int_reg_reg[2]_0 ,\vb2_val_int_reg_reg[1]_0 ,\vb2_val_int_reg_reg[0]_0 }),
        .O(empty_fu_116_p2[3:0]),
        .S({empty_fu_116_p2_carry_i_1_n_9,empty_fu_116_p2_carry_i_2_n_9,empty_fu_116_p2_carry_i_3_n_9,empty_fu_116_p2_carry_i_4_n_9}));
  CARRY4 empty_fu_116_p2_carry__0
       (.CI(empty_fu_116_p2_carry_n_9),
        .CO({NLW_empty_fu_116_p2_carry__0_CO_UNCONNECTED[3:1],empty_fu_116_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\vb2_val_int_reg_reg[4]_0 }),
        .O({NLW_empty_fu_116_p2_carry__0_O_UNCONNECTED[3:2],empty_fu_116_p2[5:4]}),
        .S({1'b0,1'b0,empty_fu_116_p2_carry__0_i_1_n_9,empty_fu_116_p2_carry__0_i_2_n_9}));
  LUT2 #(
    .INIT(4'h6)) 
    empty_fu_116_p2_carry__0_i_1
       (.I0(\vb2_val_int_reg_reg[5]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[5] ),
        .O(empty_fu_116_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    empty_fu_116_p2_carry__0_i_2
       (.I0(\vb2_val_int_reg_reg[4]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .O(empty_fu_116_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    empty_fu_116_p2_carry_i_1
       (.I0(\vb2_val_int_reg_reg[3]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[3] ),
        .O(empty_fu_116_p2_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    empty_fu_116_p2_carry_i_2
       (.I0(\vb2_val_int_reg_reg[2]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .O(empty_fu_116_p2_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    empty_fu_116_p2_carry_i_3
       (.I0(\vb2_val_int_reg_reg[1]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(empty_fu_116_p2_carry_i_3_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    empty_fu_116_p2_carry_i_4
       (.I0(\vb2_val_int_reg_reg[0]_0 ),
        .I1(\vt2_val_int_reg_reg[0]_0 ),
        .O(empty_fu_116_p2_carry_i_4_n_9));
  FDRE \empty_reg_321_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321[0]),
        .Q(empty_reg_321_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321[1]),
        .Q(empty_reg_321_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321[2]),
        .Q(empty_reg_321_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321[3]),
        .Q(empty_reg_321_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321[4]),
        .Q(empty_reg_321_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321[5]),
        .Q(empty_reg_321_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321_pp0_iter1_reg[0]),
        .Q(trunc_ln9_fu_220_p3[1]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321_pp0_iter1_reg[1]),
        .Q(trunc_ln9_fu_220_p3[2]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321_pp0_iter1_reg[2]),
        .Q(trunc_ln9_fu_220_p3[3]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321_pp0_iter1_reg[3]),
        .Q(trunc_ln9_fu_220_p3[4]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321_pp0_iter1_reg[4]),
        .Q(trunc_ln9_fu_220_p3[5]),
        .R(1'b0));
  FDRE \empty_reg_321_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_reg_321_pp0_iter1_reg[5]),
        .Q(trunc_ln9_fu_220_p3[6]),
        .R(1'b0));
  FDRE \empty_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_fu_116_p2[0]),
        .Q(empty_reg_321[0]),
        .R(1'b0));
  FDRE \empty_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_fu_116_p2[1]),
        .Q(empty_reg_321[1]),
        .R(1'b0));
  FDRE \empty_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_fu_116_p2[2]),
        .Q(empty_reg_321[2]),
        .R(1'b0));
  FDRE \empty_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_fu_116_p2[3]),
        .Q(empty_reg_321[3]),
        .R(1'b0));
  FDRE \empty_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_fu_116_p2[4]),
        .Q(empty_reg_321[4]),
        .R(1'b0));
  FDRE \empty_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(empty_fu_116_p2[5]),
        .Q(empty_reg_321[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry_i_10
       (.I0(vb0_val_read_reg_305[2]),
        .I1(temp_g_2_fu_213_p2__1_carry_i_4),
        .O(\vb0_val_read_reg_305_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__0_carry
       (.CI(1'b0),
        .CO({temp_g_fu_237_p2__0_carry_n_9,temp_g_fu_237_p2__0_carry_n_10,temp_g_fu_237_p2__0_carry_n_11,temp_g_fu_237_p2__0_carry_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_237_p2__0_carry_i_1_n_9,temp_g_fu_237_p2__0_carry_i_2_n_9,tmp29_cast4_fu_216_p1[1],trunc_ln88_reg_351[0]}),
        .O({NLW_temp_g_fu_237_p2__0_carry_O_UNCONNECTED[3:1],add_ln95_fu_247_p2[0]}),
        .S({temp_g_fu_237_p2__0_carry_i_3_n_9,temp_g_fu_237_p2__0_carry_i_4_n_9,temp_g_fu_237_p2__0_carry_i_5_n_9,temp_g_fu_237_p2__0_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__0_carry__0
       (.CI(temp_g_fu_237_p2__0_carry_n_9),
        .CO({temp_g_fu_237_p2__0_carry__0_n_9,temp_g_fu_237_p2__0_carry__0_n_10,temp_g_fu_237_p2__0_carry__0_n_11,temp_g_fu_237_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_237_p2__0_carry__0_i_1_n_9,temp_g_fu_237_p2__0_carry__0_i_2_n_9,temp_g_fu_237_p2__0_carry__0_i_3_n_9,temp_g_fu_237_p2__0_carry__0_i_4_n_9}),
        .O(NLW_temp_g_fu_237_p2__0_carry__0_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_237_p2__0_carry__0_i_5_n_9,temp_g_fu_237_p2__0_carry__0_i_6_n_9,temp_g_fu_237_p2__0_carry__0_i_7_n_9,temp_g_fu_237_p2__0_carry__0_i_8_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__0_carry__0_i_1
       (.I0(tmp29_cast4_fu_216_p1[6]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .I2(trunc_ln88_reg_351[6]),
        .O(temp_g_fu_237_p2__0_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__0_carry__0_i_2
       (.I0(tmp29_cast4_fu_216_p1[5]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .I2(trunc_ln88_reg_351[5]),
        .O(temp_g_fu_237_p2__0_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__0_carry__0_i_3
       (.I0(tmp29_cast4_fu_216_p1[4]),
        .I1(trunc_ln88_reg_351[4]),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .O(temp_g_fu_237_p2__0_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__0_carry__0_i_4
       (.I0(tmp29_cast4_fu_216_p1[3]),
        .I1(trunc_ln88_reg_351[3]),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .O(temp_g_fu_237_p2__0_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_237_p2__0_carry__0_i_5
       (.I0(trunc_ln88_reg_351[6]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .I2(tmp29_cast4_fu_216_p1[6]),
        .I3(S00_2_reg_346[7]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .I5(tmp29_cast4_fu_216_p1[7]),
        .O(temp_g_fu_237_p2__0_carry__0_i_5_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_237_p2__0_carry__0_i_6
       (.I0(temp_g_fu_237_p2__0_carry__0_i_2_n_9),
        .I1(tmp29_cast4_fu_216_p1[6]),
        .I2(trunc_ln88_reg_351[6]),
        .I3(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .O(temp_g_fu_237_p2__0_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_237_p2__0_carry__0_i_7
       (.I0(tmp29_cast4_fu_216_p1[5]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .I2(trunc_ln88_reg_351[5]),
        .I3(temp_g_fu_237_p2__0_carry__0_i_3_n_9),
        .O(temp_g_fu_237_p2__0_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_237_p2__0_carry__0_i_8
       (.I0(tmp29_cast4_fu_216_p1[4]),
        .I1(trunc_ln88_reg_351[4]),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .I3(temp_g_fu_237_p2__0_carry__0_i_4_n_9),
        .O(temp_g_fu_237_p2__0_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__0_carry__1
       (.CI(temp_g_fu_237_p2__0_carry__0_n_9),
        .CO({temp_g_fu_237_p2__0_carry__1_n_9,temp_g_fu_237_p2__0_carry__1_n_10,temp_g_fu_237_p2__0_carry__1_n_11,temp_g_fu_237_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,S00_2_reg_346[10],temp_g_fu_237_p2__0_carry__1_i_1_n_9,temp_g_fu_237_p2__0_carry__1_i_2_n_9}),
        .O({tmp_12_fu_260_p4__0[3:1],O}),
        .S({S00_2_reg_346[11],temp_g_fu_237_p2__0_carry__1_i_3_n_9,temp_g_fu_237_p2__0_carry__1_i_4_n_9,temp_g_fu_237_p2__0_carry__1_i_5_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_237_p2__0_carry__1_i_1
       (.I0(S00_2_reg_346[8]),
        .I1(tmp29_cast4_fu_216_p1[8]),
        .O(temp_g_fu_237_p2__0_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__0_carry__1_i_2
       (.I0(tmp29_cast4_fu_216_p1[7]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .I2(S00_2_reg_346[7]),
        .O(temp_g_fu_237_p2__0_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    temp_g_fu_237_p2__0_carry__1_i_3
       (.I0(tmp29_cast4_fu_216_p1[9]),
        .I1(S00_2_reg_346[9]),
        .I2(S00_2_reg_346[10]),
        .O(temp_g_fu_237_p2__0_carry__1_i_3_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    temp_g_fu_237_p2__0_carry__1_i_4
       (.I0(tmp29_cast4_fu_216_p1[8]),
        .I1(S00_2_reg_346[8]),
        .I2(S00_2_reg_346[9]),
        .I3(tmp29_cast4_fu_216_p1[9]),
        .O(temp_g_fu_237_p2__0_carry__1_i_4_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    temp_g_fu_237_p2__0_carry__1_i_5
       (.I0(S00_2_reg_346[7]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .I2(tmp29_cast4_fu_216_p1[7]),
        .I3(S00_2_reg_346[8]),
        .I4(tmp29_cast4_fu_216_p1[8]),
        .O(temp_g_fu_237_p2__0_carry__1_i_5_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__0_carry__2
       (.CI(temp_g_fu_237_p2__0_carry__1_n_9),
        .CO({NLW_temp_g_fu_237_p2__0_carry__2_CO_UNCONNECTED[3],temp_g_fu_237_p2__0_carry__2_n_10,temp_g_fu_237_p2__0_carry__2_n_11,temp_g_fu_237_p2__0_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\S00_2_reg_346_reg[15]_0 ,tmp_12_fu_260_p4__0[4]}),
        .S(S00_2_reg_346[15:12]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__0_carry_i_1
       (.I0(tmp29_cast4_fu_216_p1[2]),
        .I1(trunc_ln88_reg_351[2]),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .O(temp_g_fu_237_p2__0_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_237_p2__0_carry_i_2
       (.I0(tmp29_cast4_fu_216_p1[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(trunc_ln88_reg_351[2]),
        .O(temp_g_fu_237_p2__0_carry_i_2_n_9));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_237_p2__0_carry_i_3
       (.I0(tmp29_cast4_fu_216_p1[3]),
        .I1(trunc_ln88_reg_351[3]),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .I3(temp_g_fu_237_p2__0_carry_i_1_n_9),
        .O(temp_g_fu_237_p2__0_carry_i_3_n_9));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    temp_g_fu_237_p2__0_carry_i_4
       (.I0(tmp29_cast4_fu_216_p1[2]),
        .I1(trunc_ln88_reg_351[2]),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I3(trunc_ln88_reg_351[1]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .O(temp_g_fu_237_p2__0_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_237_p2__0_carry_i_5
       (.I0(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .I1(trunc_ln88_reg_351[1]),
        .I2(tmp29_cast4_fu_216_p1[1]),
        .O(temp_g_fu_237_p2__0_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_237_p2__0_carry_i_6
       (.I0(trunc_ln88_reg_351[0]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[0]),
        .O(temp_g_fu_237_p2__0_carry_i_6_n_9));
  CARRY4 tmp311_fu_126_p2_carry
       (.CI(1'b0),
        .CO({tmp311_fu_126_p2_carry_n_9,tmp311_fu_126_p2_carry_n_10,tmp311_fu_126_p2_carry_n_11,tmp311_fu_126_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(zext_ln78_fu_98_p1[6:3]),
        .O({tmp311_fu_126_p2__0[3:1],tmp311_fu_126_p2}),
        .S({tmp311_fu_126_p2_carry_i_1_n_9,tmp311_fu_126_p2_carry_i_2_n_9,tmp311_fu_126_p2_carry_i_3_n_9,tmp311_fu_126_p2_carry_i_4_n_9}));
  CARRY4 tmp311_fu_126_p2_carry__0
       (.CI(tmp311_fu_126_p2_carry_n_9),
        .CO({tmp311_fu_126_p2_carry__0_n_9,tmp311_fu_126_p2_carry__0_n_10,tmp311_fu_126_p2_carry__0_n_11,tmp311_fu_126_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(zext_ln78_fu_98_p1[10:7]),
        .O(tmp311_fu_126_p2__0[7:4]),
        .S({tmp311_fu_126_p2_carry__0_i_1_n_9,tmp311_fu_126_p2_carry__0_i_2_n_9,tmp311_fu_126_p2_carry__0_i_3_n_9,tmp311_fu_126_p2_carry__0_i_4_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_1
       (.I0(zext_ln78_fu_98_p1[10]),
        .I1(vm0_val_int_reg[7]),
        .O(tmp311_fu_126_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_2
       (.I0(zext_ln78_fu_98_p1[9]),
        .I1(vm0_val_int_reg[6]),
        .O(tmp311_fu_126_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_3
       (.I0(zext_ln78_fu_98_p1[8]),
        .I1(vm0_val_int_reg[5]),
        .O(tmp311_fu_126_p2_carry__0_i_3_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_4
       (.I0(zext_ln78_fu_98_p1[7]),
        .I1(vm0_val_int_reg[4]),
        .O(tmp311_fu_126_p2_carry__0_i_4_n_9));
  CARRY4 tmp311_fu_126_p2_carry__1
       (.CI(tmp311_fu_126_p2_carry__0_n_9),
        .CO(NLW_tmp311_fu_126_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp311_fu_126_p2_carry__1_O_UNCONNECTED[3:1],tmp311_fu_126_p2__0[11]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_1
       (.I0(zext_ln78_fu_98_p1[6]),
        .I1(vm0_val_int_reg[3]),
        .O(tmp311_fu_126_p2_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_2
       (.I0(zext_ln78_fu_98_p1[5]),
        .I1(vm0_val_int_reg[2]),
        .O(tmp311_fu_126_p2_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_3
       (.I0(zext_ln78_fu_98_p1[4]),
        .I1(vm0_val_int_reg[1]),
        .O(tmp311_fu_126_p2_carry_i_3_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_4
       (.I0(zext_ln78_fu_98_p1[3]),
        .I1(vm0_val_int_reg[0]),
        .O(tmp311_fu_126_p2_carry_i_4_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_2 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[3]),
        .O(\tmp3_reg_341[3]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_3 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[2]),
        .O(\tmp3_reg_341[3]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_4 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[1]),
        .O(\tmp3_reg_341[3]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_5 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[0]),
        .O(\tmp3_reg_341[3]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_2 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[7]),
        .O(\tmp3_reg_341[7]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_3 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[6]),
        .O(\tmp3_reg_341[7]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_4 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[5]),
        .O(\tmp3_reg_341[7]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_5 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[4]),
        .O(\tmp3_reg_341[7]_i_5_n_9 ));
  FDRE \tmp3_reg_341_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[0]),
        .Q(tmp29_cast4_fu_216_p1[1]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[1]),
        .Q(tmp29_cast4_fu_216_p1[2]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[2]),
        .Q(tmp29_cast4_fu_216_p1[3]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[3]),
        .Q(tmp29_cast4_fu_216_p1[4]),
        .R(1'b0));
  CARRY4 \tmp3_reg_341_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp3_reg_341_reg[3]_i_1_n_9 ,\tmp3_reg_341_reg[3]_i_1_n_10 ,\tmp3_reg_341_reg[3]_i_1_n_11 ,\tmp3_reg_341_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(vb2_val_read_reg_298_pp0_iter1_reg[3:0]),
        .O(tmp3_fu_186_p2[3:0]),
        .S({\tmp3_reg_341[3]_i_2_n_9 ,\tmp3_reg_341[3]_i_3_n_9 ,\tmp3_reg_341[3]_i_4_n_9 ,\tmp3_reg_341[3]_i_5_n_9 }));
  FDRE \tmp3_reg_341_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[4]),
        .Q(tmp29_cast4_fu_216_p1[5]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[5]),
        .Q(tmp29_cast4_fu_216_p1[6]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[6]),
        .Q(tmp29_cast4_fu_216_p1[7]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[7]),
        .Q(tmp29_cast4_fu_216_p1[8]),
        .R(1'b0));
  CARRY4 \tmp3_reg_341_reg[7]_i_1 
       (.CI(\tmp3_reg_341_reg[3]_i_1_n_9 ),
        .CO({\tmp3_reg_341_reg[7]_i_1_n_9 ,\tmp3_reg_341_reg[7]_i_1_n_10 ,\tmp3_reg_341_reg[7]_i_1_n_11 ,\tmp3_reg_341_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(vb2_val_read_reg_298_pp0_iter1_reg[7:4]),
        .O(tmp3_fu_186_p2[7:4]),
        .S({\tmp3_reg_341[7]_i_2_n_9 ,\tmp3_reg_341[7]_i_3_n_9 ,\tmp3_reg_341[7]_i_4_n_9 ,\tmp3_reg_341[7]_i_5_n_9 }));
  FDRE \tmp3_reg_341_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(tmp3_fu_186_p2[8]),
        .Q(tmp29_cast4_fu_216_p1[9]),
        .R(1'b0));
  CARRY4 \tmp3_reg_341_reg[8]_i_1 
       (.CI(\tmp3_reg_341_reg[7]_i_1_n_9 ),
        .CO({\NLW_tmp3_reg_341_reg[8]_i_1_CO_UNCONNECTED [3:1],tmp3_fu_186_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp3_reg_341_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp3_reg_344_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp3_reg_344_reg[3]_i_1_n_9 ,\tmp3_reg_344_reg[3]_i_1_n_10 ,\tmp3_reg_344_reg[3]_i_1_n_11 ,\tmp3_reg_344_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(vb0_val_int_reg[3:0]),
        .O(trunc_ln166_fu_174_p1[3:0]),
        .S(\tmp3_reg_344_reg[3] ));
  CARRY4 \tmp3_reg_344_reg[7]_i_1 
       (.CI(\tmp3_reg_344_reg[3]_i_1_n_9 ),
        .CO({\tmp3_reg_344_reg[7]_i_1_n_9 ,\tmp3_reg_344_reg[7]_i_1_n_10 ,\tmp3_reg_344_reg[7]_i_1_n_11 ,\tmp3_reg_344_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(vb0_val_int_reg[7:4]),
        .O(trunc_ln166_fu_174_p1[7:4]),
        .S(\tmp3_reg_344_reg[7] ));
  CARRY4 \tmp3_reg_344_reg[8]_i_1 
       (.CI(\tmp3_reg_344_reg[7]_i_1_n_9 ),
        .CO({\NLW_tmp3_reg_344_reg[8]_i_1_CO_UNCONNECTED [3:1],trunc_ln166_fu_174_p1[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp3_reg_344_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \trunc_ln80_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[0]),
        .Q(trunc_ln80_reg_316[0]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[1]),
        .Q(trunc_ln80_reg_316[1]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[2]),
        .Q(trunc_ln80_reg_316[2]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[3]),
        .Q(trunc_ln80_reg_316[3]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[4]),
        .Q(trunc_ln80_reg_316[4]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[5]),
        .Q(trunc_ln80_reg_316[5]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[6]),
        .Q(trunc_ln80_reg_316[6]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vm0_val_int_reg[7]),
        .Q(trunc_ln80_reg_316[7]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(A00_reg_336[0]),
        .Q(trunc_ln88_reg_351[0]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry_n_16),
        .Q(trunc_ln88_reg_351[1]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry_n_15),
        .Q(trunc_ln88_reg_351[2]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry_n_14),
        .Q(trunc_ln88_reg_351[3]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry_n_13),
        .Q(trunc_ln88_reg_351[4]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__0_n_16),
        .Q(trunc_ln88_reg_351[5]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(S00_2_fu_196_p2_carry__0_n_15),
        .Q(trunc_ln88_reg_351[6]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [0]),
        .Q(vb0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [1]),
        .Q(vb0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [2]),
        .Q(vb0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [3]),
        .Q(vb0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [4]),
        .Q(vb0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [5]),
        .Q(vb0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [6]),
        .Q(vb0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [7]),
        .Q(vb0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[0]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[1]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[2]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[3]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[4]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[5]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[6]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_read_reg_305[7]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[0]),
        .Q(vb0_val_read_reg_305[0]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[1]),
        .Q(vb0_val_read_reg_305[1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[2]),
        .Q(vb0_val_read_reg_305[2]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[3]),
        .Q(vb0_val_read_reg_305[3]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[4]),
        .Q(vb0_val_read_reg_305[4]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[5]),
        .Q(vb0_val_read_reg_305[5]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[6]),
        .Q(vb0_val_read_reg_305[6]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb0_val_int_reg[7]),
        .Q(vb0_val_read_reg_305[7]),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[0]),
        .Q(\vb2_val_int_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[1]),
        .Q(\vb2_val_int_reg_reg[1]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[2]),
        .Q(\vb2_val_int_reg_reg[2]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[3]),
        .Q(\vb2_val_int_reg_reg[3]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[4]),
        .Q(\vb2_val_int_reg_reg[4]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[5]),
        .Q(\vb2_val_int_reg_reg[5]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[6]),
        .Q(\vb2_val_int_reg_reg[6]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[7]),
        .Q(\vb2_val_int_reg_reg[7]_0 ),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[0]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[1]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[2]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[3]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[4]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[5]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[6]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298[7]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[0]_0 ),
        .Q(vb2_val_read_reg_298[0]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[1]_0 ),
        .Q(vb2_val_read_reg_298[1]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[2]_0 ),
        .Q(vb2_val_read_reg_298[2]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[3]_0 ),
        .Q(vb2_val_read_reg_298[3]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[4]_0 ),
        .Q(vb2_val_read_reg_298[4]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[5]_0 ),
        .Q(vb2_val_read_reg_298[5]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[6]_0 ),
        .Q(vb2_val_read_reg_298[6]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vb2_val_int_reg_reg[7]_0 ),
        .Q(vb2_val_read_reg_298[7]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [0]),
        .Q(vm0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [1]),
        .Q(vm0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [2]),
        .Q(vm0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [3]),
        .Q(vm0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [4]),
        .Q(vm0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [5]),
        .Q(vm0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [6]),
        .Q(vm0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [7]),
        .Q(vm0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [0]),
        .Q(zext_ln78_fu_98_p1[3]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [1]),
        .Q(zext_ln78_fu_98_p1[4]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [2]),
        .Q(zext_ln78_fu_98_p1[5]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [3]),
        .Q(zext_ln78_fu_98_p1[6]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [4]),
        .Q(zext_ln78_fu_98_p1[7]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [5]),
        .Q(zext_ln78_fu_98_p1[8]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [6]),
        .Q(zext_ln78_fu_98_p1[9]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [7]),
        .Q(zext_ln78_fu_98_p1[10]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [0]),
        .Q(vt0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [1]),
        .Q(vt0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [2]),
        .Q(vt0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [3]),
        .Q(vt0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [4]),
        .Q(vt0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [5]),
        .Q(vt0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [6]),
        .Q(vt0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [7]),
        .Q(vt0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [0]),
        .Q(\vt2_val_int_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [1]),
        .Q(\vt2_val_int_reg_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [2]),
        .Q(\vt2_val_int_reg_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [3]),
        .Q(\vt2_val_int_reg_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [4]),
        .Q(\vt2_val_int_reg_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [5]),
        .Q(\vt2_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [6]),
        .Q(\vt2_val_int_reg_reg[6]_0 ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [7]),
        .Q(\vt2_val_int_reg_reg[7]_0 ),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[0]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[1]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[2]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[3]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[4]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[5]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[6]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(vt2_val_read_reg_311[7]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[0]_0 ),
        .Q(vt2_val_read_reg_311[0]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg_n_9_[1] ),
        .Q(vt2_val_read_reg_311[1]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg_n_9_[2] ),
        .Q(vt2_val_read_reg_311[2]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg_n_9_[3] ),
        .Q(vt2_val_read_reg_311[3]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg_n_9_[4] ),
        .Q(vt2_val_read_reg_311[4]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg_n_9_[5] ),
        .Q(vt2_val_read_reg_311[5]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[6]_0 ),
        .Q(vt2_val_read_reg_311[6]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_0 ),
        .Q(vt2_val_read_reg_311[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFGradientX_16_0_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFGradientX_16_0_s_30
   (ap_ce_reg_reg_0,
    \vb2_val_int_reg_reg[1]_0 ,
    \vb2_val_int_reg_reg[2]_0 ,
    \vb2_val_int_reg_reg[3]_0 ,
    \vb2_val_int_reg_reg[4]_0 ,
    \vb2_val_int_reg_reg[5]_0 ,
    \vb2_val_int_reg_reg[6]_0 ,
    \vb2_val_int_reg_reg[7]_0 ,
    vb0_val_int_reg,
    vt0_val_int_reg,
    \vt2_val_int_reg_reg[6]_0 ,
    \vt2_val_int_reg_reg[7]_0 ,
    \vb2_val_int_reg_reg[0]_0 ,
    \vt2_val_int_reg_reg[0]_0 ,
    vb0_val_read_reg_305,
    vb2_val_read_reg_298_pp0_iter1_reg,
    S,
    \vt1_val_int_reg_reg[3] ,
    \vt2_val_int_reg_reg[6]_1 ,
    DI,
    \vt2_val_int_reg_reg[7]_1 ,
    D,
    \ap_return_int_reg_reg[0]_0 ,
    \vb0_val_read_reg_305_reg[2]_0 ,
    \vb0_val_read_reg_305_reg[2]_1 ,
    ap_clk,
    \vm2_val_int_reg_reg[0]_0 ,
    Q,
    \vb0_val_int_reg_reg[7]_0 ,
    \vt0_val_int_reg_reg[7]_0 ,
    \vt2_val_int_reg_reg[7]_2 ,
    \add_ln155_3_reg_354_reg[11] ,
    \GradientValuesX_reg_750_reg[7] ,
    temp_g_2_fu_213_p2__1_carry_i_4__0,
    \vm0_val_int_reg_reg[7]_0 ,
    \vm2_val_int_reg_reg[7]_0 );
  output ap_ce_reg_reg_0;
  output \vb2_val_int_reg_reg[1]_0 ;
  output \vb2_val_int_reg_reg[2]_0 ;
  output \vb2_val_int_reg_reg[3]_0 ;
  output \vb2_val_int_reg_reg[4]_0 ;
  output \vb2_val_int_reg_reg[5]_0 ;
  output \vb2_val_int_reg_reg[6]_0 ;
  output \vb2_val_int_reg_reg[7]_0 ;
  output [7:0]vb0_val_int_reg;
  output [7:0]vt0_val_int_reg;
  output \vt2_val_int_reg_reg[6]_0 ;
  output \vt2_val_int_reg_reg[7]_0 ;
  output \vb2_val_int_reg_reg[0]_0 ;
  output \vt2_val_int_reg_reg[0]_0 ;
  output [7:0]vb0_val_read_reg_305;
  output [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  output [2:0]S;
  output [3:0]\vt1_val_int_reg_reg[3] ;
  output [1:0]\vt2_val_int_reg_reg[6]_1 ;
  output [3:0]DI;
  output [0:0]\vt2_val_int_reg_reg[7]_1 ;
  output [0:0]D;
  output [0:0]\ap_return_int_reg_reg[0]_0 ;
  output \vb0_val_read_reg_305_reg[2]_0 ;
  output \vb0_val_read_reg_305_reg[2]_1 ;
  input ap_clk;
  input \vm2_val_int_reg_reg[0]_0 ;
  input [7:0]Q;
  input [7:0]\vb0_val_int_reg_reg[7]_0 ;
  input [7:0]\vt0_val_int_reg_reg[7]_0 ;
  input [7:0]\vt2_val_int_reg_reg[7]_2 ;
  input [6:0]\add_ln155_3_reg_354_reg[11] ;
  input [0:0]\GradientValuesX_reg_750_reg[7] ;
  input [0:0]temp_g_2_fu_213_p2__1_carry_i_4__0;
  input [7:0]\vm0_val_int_reg_reg[7]_0 ;
  input [7:0]\vm2_val_int_reg_reg[7]_0 ;

  wire [15:0]A00_fu_170_p21_out;
  wire A00_fu_170_p2_carry__0_i_1__0_n_9;
  wire A00_fu_170_p2_carry__0_i_2__0_n_9;
  wire A00_fu_170_p2_carry__0_i_3__0_n_9;
  wire A00_fu_170_p2_carry__0_i_4__0_n_9;
  wire A00_fu_170_p2_carry__0_i_5__0_n_9;
  wire A00_fu_170_p2_carry__0_i_6__0_n_9;
  wire A00_fu_170_p2_carry__0_i_7__0_n_9;
  wire A00_fu_170_p2_carry__0_i_8__0_n_9;
  wire A00_fu_170_p2_carry__0_n_10;
  wire A00_fu_170_p2_carry__0_n_11;
  wire A00_fu_170_p2_carry__0_n_12;
  wire A00_fu_170_p2_carry__0_n_9;
  wire A00_fu_170_p2_carry__1_i_1__0_n_9;
  wire A00_fu_170_p2_carry__1_i_2__0_n_9;
  wire A00_fu_170_p2_carry__1_i_3__0_n_9;
  wire A00_fu_170_p2_carry__1_i_4__0_n_9;
  wire A00_fu_170_p2_carry__1_i_5__0_n_9;
  wire A00_fu_170_p2_carry__1_i_6__0_n_9;
  wire A00_fu_170_p2_carry__1_i_7__0_n_9;
  wire A00_fu_170_p2_carry__1_n_10;
  wire A00_fu_170_p2_carry__1_n_11;
  wire A00_fu_170_p2_carry__1_n_12;
  wire A00_fu_170_p2_carry__1_n_9;
  wire A00_fu_170_p2_carry__2_i_1__0_n_9;
  wire A00_fu_170_p2_carry__2_i_2__0_n_9;
  wire A00_fu_170_p2_carry__2_i_3__0_n_9;
  wire A00_fu_170_p2_carry__2_i_4__0_n_9;
  wire A00_fu_170_p2_carry__2_n_10;
  wire A00_fu_170_p2_carry__2_n_11;
  wire A00_fu_170_p2_carry__2_n_12;
  wire A00_fu_170_p2_carry_i_1__0_n_9;
  wire A00_fu_170_p2_carry_i_2__0_n_9;
  wire A00_fu_170_p2_carry_i_3__0_n_9;
  wire A00_fu_170_p2_carry_i_4__0_n_9;
  wire A00_fu_170_p2_carry_n_10;
  wire A00_fu_170_p2_carry_n_11;
  wire A00_fu_170_p2_carry_n_12;
  wire A00_fu_170_p2_carry_n_9;
  wire [15:0]A00_reg_336;
  wire [12:0]A01_fu_146_p2;
  wire A01_fu_146_p2__0_carry__0_i_1__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_2__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_3__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_4__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_5__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_6__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_7__0_n_9;
  wire A01_fu_146_p2__0_carry__0_i_8__0_n_9;
  wire A01_fu_146_p2__0_carry__0_n_10;
  wire A01_fu_146_p2__0_carry__0_n_11;
  wire A01_fu_146_p2__0_carry__0_n_12;
  wire A01_fu_146_p2__0_carry__0_n_9;
  wire A01_fu_146_p2__0_carry__1_i_1__0_n_9;
  wire A01_fu_146_p2__0_carry__1_i_2__0_n_9;
  wire A01_fu_146_p2__0_carry__1_i_3__0_n_9;
  wire A01_fu_146_p2__0_carry__1_n_11;
  wire A01_fu_146_p2__0_carry__1_n_12;
  wire A01_fu_146_p2__0_carry_i_1__0_n_9;
  wire A01_fu_146_p2__0_carry_i_2__0_n_9;
  wire A01_fu_146_p2__0_carry_i_3__0_n_9;
  wire A01_fu_146_p2__0_carry_i_4__0_n_9;
  wire A01_fu_146_p2__0_carry_i_5__0_n_9;
  wire A01_fu_146_p2__0_carry_i_6__0_n_9;
  wire A01_fu_146_p2__0_carry_i_7__0_n_9;
  wire A01_fu_146_p2__0_carry_i_8__0_n_9;
  wire A01_fu_146_p2__0_carry_n_10;
  wire A01_fu_146_p2__0_carry_n_11;
  wire A01_fu_146_p2__0_carry_n_12;
  wire A01_fu_146_p2__0_carry_n_9;
  wire [12:0]A01_reg_326;
  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]\GradientValuesX_reg_750_reg[7] ;
  wire [7:0]Q;
  wire [2:0]S;
  wire S00_2_fu_196_p2_carry__0_i_1__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_2__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_3__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_4__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_5__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_6__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_7__0_n_9;
  wire S00_2_fu_196_p2_carry__0_i_8__0_n_9;
  wire S00_2_fu_196_p2_carry__0_n_10;
  wire S00_2_fu_196_p2_carry__0_n_11;
  wire S00_2_fu_196_p2_carry__0_n_12;
  wire S00_2_fu_196_p2_carry__0_n_13;
  wire S00_2_fu_196_p2_carry__0_n_14;
  wire S00_2_fu_196_p2_carry__0_n_15;
  wire S00_2_fu_196_p2_carry__0_n_16;
  wire S00_2_fu_196_p2_carry__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_1__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_2__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_3__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_4__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_5__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_6__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_7__0_n_9;
  wire S00_2_fu_196_p2_carry__1_i_8__0_n_9;
  wire S00_2_fu_196_p2_carry__1_n_10;
  wire S00_2_fu_196_p2_carry__1_n_11;
  wire S00_2_fu_196_p2_carry__1_n_12;
  wire S00_2_fu_196_p2_carry__1_n_13;
  wire S00_2_fu_196_p2_carry__1_n_14;
  wire S00_2_fu_196_p2_carry__1_n_15;
  wire S00_2_fu_196_p2_carry__1_n_16;
  wire S00_2_fu_196_p2_carry__1_n_9;
  wire S00_2_fu_196_p2_carry__2_i_1__0_n_9;
  wire S00_2_fu_196_p2_carry__2_i_2__0_n_9;
  wire S00_2_fu_196_p2_carry__2_i_3__0_n_9;
  wire S00_2_fu_196_p2_carry__2_i_4__0_n_9;
  wire S00_2_fu_196_p2_carry__2_i_5__0_n_9;
  wire S00_2_fu_196_p2_carry__2_n_11;
  wire S00_2_fu_196_p2_carry__2_n_12;
  wire S00_2_fu_196_p2_carry__2_n_14;
  wire S00_2_fu_196_p2_carry__2_n_15;
  wire S00_2_fu_196_p2_carry__2_n_16;
  wire S00_2_fu_196_p2_carry_i_1__0_n_9;
  wire S00_2_fu_196_p2_carry_i_2__0_n_9;
  wire S00_2_fu_196_p2_carry_i_3__0_n_9;
  wire S00_2_fu_196_p2_carry_i_4__0_n_9;
  wire S00_2_fu_196_p2_carry_i_5__0_n_9;
  wire S00_2_fu_196_p2_carry_i_6__0_n_9;
  wire S00_2_fu_196_p2_carry_i_7__0_n_9;
  wire S00_2_fu_196_p2_carry_n_10;
  wire S00_2_fu_196_p2_carry_n_11;
  wire S00_2_fu_196_p2_carry_n_12;
  wire S00_2_fu_196_p2_carry_n_13;
  wire S00_2_fu_196_p2_carry_n_14;
  wire S00_2_fu_196_p2_carry_n_15;
  wire S00_2_fu_196_p2_carry_n_16;
  wire S00_2_fu_196_p2_carry_n_9;
  wire [15:1]S00_2_reg_346;
  wire [6:0]\add_ln155_3_reg_354_reg[11] ;
  wire \add_ln90_reg_331[13]_i_2_n_9 ;
  wire \add_ln90_reg_331[5]_i_2_n_9 ;
  wire \add_ln90_reg_331[5]_i_3_n_9 ;
  wire \add_ln90_reg_331[5]_i_4_n_9 ;
  wire \add_ln90_reg_331[9]_i_2_n_9 ;
  wire \add_ln90_reg_331[9]_i_3_n_9 ;
  wire \add_ln90_reg_331[9]_i_4_n_9 ;
  wire \add_ln90_reg_331[9]_i_5_n_9 ;
  wire [15:1]add_ln90_reg_331_pp0_iter1_reg;
  wire \add_ln90_reg_331_reg[13]_i_1__0_n_10 ;
  wire \add_ln90_reg_331_reg[13]_i_1__0_n_11 ;
  wire \add_ln90_reg_331_reg[13]_i_1__0_n_12 ;
  wire \add_ln90_reg_331_reg[13]_i_1__0_n_9 ;
  wire \add_ln90_reg_331_reg[15]_i_1__0_n_12 ;
  wire \add_ln90_reg_331_reg[5]_i_1__0_n_10 ;
  wire \add_ln90_reg_331_reg[5]_i_1__0_n_11 ;
  wire \add_ln90_reg_331_reg[5]_i_1__0_n_12 ;
  wire \add_ln90_reg_331_reg[5]_i_1__0_n_9 ;
  wire \add_ln90_reg_331_reg[9]_i_1__0_n_10 ;
  wire \add_ln90_reg_331_reg[9]_i_1__0_n_11 ;
  wire \add_ln90_reg_331_reg[9]_i_1__0_n_12 ;
  wire \add_ln90_reg_331_reg[9]_i_1__0_n_9 ;
  wire \add_ln90_reg_331_reg_n_9_[10] ;
  wire \add_ln90_reg_331_reg_n_9_[11] ;
  wire \add_ln90_reg_331_reg_n_9_[12] ;
  wire \add_ln90_reg_331_reg_n_9_[13] ;
  wire \add_ln90_reg_331_reg_n_9_[14] ;
  wire \add_ln90_reg_331_reg_n_9_[15] ;
  wire \add_ln90_reg_331_reg_n_9_[1] ;
  wire \add_ln90_reg_331_reg_n_9_[2] ;
  wire \add_ln90_reg_331_reg_n_9_[3] ;
  wire \add_ln90_reg_331_reg_n_9_[4] ;
  wire \add_ln90_reg_331_reg_n_9_[5] ;
  wire \add_ln90_reg_331_reg_n_9_[6] ;
  wire \add_ln90_reg_331_reg_n_9_[7] ;
  wire \add_ln90_reg_331_reg_n_9_[8] ;
  wire \add_ln90_reg_331_reg_n_9_[9] ;
  wire ap_ce_reg_reg_0;
  wire ap_clk;
  wire [0:0]ap_return_int_reg;
  wire \ap_return_int_reg[0]_i_2_n_9 ;
  wire \ap_return_int_reg[0]_i_3_n_9 ;
  wire [0:0]\ap_return_int_reg_reg[0]_0 ;
  wire [14:1]p_0_in;
  wire [0:0]select_ln99_fu_290_p3;
  wire [0:0]temp_g_2_fu_213_p2__1_carry_i_4__0;
  wire temp_g_fu_237_p2__1_carry__0_i_1_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_2_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_3_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_4_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_5_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_6_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_7_n_9;
  wire temp_g_fu_237_p2__1_carry__0_i_8_n_9;
  wire temp_g_fu_237_p2__1_carry__0_n_10;
  wire temp_g_fu_237_p2__1_carry__0_n_11;
  wire temp_g_fu_237_p2__1_carry__0_n_12;
  wire temp_g_fu_237_p2__1_carry__0_n_9;
  wire temp_g_fu_237_p2__1_carry__1_i_1_n_9;
  wire temp_g_fu_237_p2__1_carry__1_i_2_n_9;
  wire temp_g_fu_237_p2__1_carry__1_i_3_n_9;
  wire temp_g_fu_237_p2__1_carry__1_i_4_n_9;
  wire temp_g_fu_237_p2__1_carry__1_i_5_n_9;
  wire temp_g_fu_237_p2__1_carry__1_n_10;
  wire temp_g_fu_237_p2__1_carry__1_n_11;
  wire temp_g_fu_237_p2__1_carry__1_n_12;
  wire temp_g_fu_237_p2__1_carry__1_n_9;
  wire temp_g_fu_237_p2__1_carry__2_n_10;
  wire temp_g_fu_237_p2__1_carry__2_n_11;
  wire temp_g_fu_237_p2__1_carry__2_n_12;
  wire temp_g_fu_237_p2__1_carry_i_1_n_9;
  wire temp_g_fu_237_p2__1_carry_i_2_n_9;
  wire temp_g_fu_237_p2__1_carry_i_3_n_9;
  wire temp_g_fu_237_p2__1_carry_i_4_n_9;
  wire temp_g_fu_237_p2__1_carry_i_5_n_9;
  wire temp_g_fu_237_p2__1_carry_i_6_n_9;
  wire temp_g_fu_237_p2__1_carry_n_10;
  wire temp_g_fu_237_p2__1_carry_n_11;
  wire temp_g_fu_237_p2__1_carry_n_12;
  wire temp_g_fu_237_p2__1_carry_n_9;
  wire [9:1]tmp29_cast4_fu_216_p1;
  wire [0:0]tmp311_fu_126_p2;
  wire [11:1]tmp311_fu_126_p2__0;
  wire tmp311_fu_126_p2_carry__0_i_1__0_n_9;
  wire tmp311_fu_126_p2_carry__0_i_2__0_n_9;
  wire tmp311_fu_126_p2_carry__0_i_3__0_n_9;
  wire tmp311_fu_126_p2_carry__0_i_4__0_n_9;
  wire tmp311_fu_126_p2_carry__0_n_10;
  wire tmp311_fu_126_p2_carry__0_n_11;
  wire tmp311_fu_126_p2_carry__0_n_12;
  wire tmp311_fu_126_p2_carry__0_n_9;
  wire tmp311_fu_126_p2_carry_i_1__0_n_9;
  wire tmp311_fu_126_p2_carry_i_2__0_n_9;
  wire tmp311_fu_126_p2_carry_i_3__0_n_9;
  wire tmp311_fu_126_p2_carry_i_4__0_n_9;
  wire tmp311_fu_126_p2_carry_n_10;
  wire tmp311_fu_126_p2_carry_n_11;
  wire tmp311_fu_126_p2_carry_n_12;
  wire tmp311_fu_126_p2_carry_n_9;
  wire [8:0]tmp3_fu_186_p2;
  wire \tmp3_reg_341[3]_i_2_n_9 ;
  wire \tmp3_reg_341[3]_i_3_n_9 ;
  wire \tmp3_reg_341[3]_i_4_n_9 ;
  wire \tmp3_reg_341[3]_i_5_n_9 ;
  wire \tmp3_reg_341[7]_i_2_n_9 ;
  wire \tmp3_reg_341[7]_i_3_n_9 ;
  wire \tmp3_reg_341[7]_i_4_n_9 ;
  wire \tmp3_reg_341[7]_i_5_n_9 ;
  wire \tmp3_reg_341_reg[3]_i_1__0_n_10 ;
  wire \tmp3_reg_341_reg[3]_i_1__0_n_11 ;
  wire \tmp3_reg_341_reg[3]_i_1__0_n_12 ;
  wire \tmp3_reg_341_reg[3]_i_1__0_n_9 ;
  wire \tmp3_reg_341_reg[7]_i_1__0_n_10 ;
  wire \tmp3_reg_341_reg[7]_i_1__0_n_11 ;
  wire \tmp3_reg_341_reg[7]_i_1__0_n_12 ;
  wire \tmp3_reg_341_reg[7]_i_1__0_n_9 ;
  wire [7:7]tmp_12_fu_260_p4;
  wire [6:0]tmp_12_fu_260_p4__0;
  wire [7:0]trunc_ln80_reg_316;
  wire [0:0]trunc_ln88_reg_351;
  wire [7:0]vb0_val_int_reg;
  wire [7:0]\vb0_val_int_reg_reg[7]_0 ;
  wire [7:0]vb0_val_read_reg_305;
  wire [7:0]vb0_val_read_reg_305_pp0_iter1_reg;
  wire \vb0_val_read_reg_305_reg[2]_0 ;
  wire \vb0_val_read_reg_305_reg[2]_1 ;
  wire \vb2_val_int_reg_reg[0]_0 ;
  wire \vb2_val_int_reg_reg[1]_0 ;
  wire \vb2_val_int_reg_reg[2]_0 ;
  wire \vb2_val_int_reg_reg[3]_0 ;
  wire \vb2_val_int_reg_reg[4]_0 ;
  wire \vb2_val_int_reg_reg[5]_0 ;
  wire \vb2_val_int_reg_reg[6]_0 ;
  wire \vb2_val_int_reg_reg[7]_0 ;
  wire [7:0]vb2_val_read_reg_298;
  wire [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  wire [7:0]vb2_val_read_reg_298_pp0_iter2_reg;
  wire [7:0]vm0_val_int_reg;
  wire [7:0]\vm0_val_int_reg_reg[7]_0 ;
  wire \vm2_val_int_reg_reg[0]_0 ;
  wire [7:0]\vm2_val_int_reg_reg[7]_0 ;
  wire [7:0]vt0_val_int_reg;
  wire [7:0]\vt0_val_int_reg_reg[7]_0 ;
  wire [3:0]\vt1_val_int_reg_reg[3] ;
  wire \vt2_val_int_reg_reg[0]_0 ;
  wire \vt2_val_int_reg_reg[6]_0 ;
  wire [1:0]\vt2_val_int_reg_reg[6]_1 ;
  wire \vt2_val_int_reg_reg[7]_0 ;
  wire [0:0]\vt2_val_int_reg_reg[7]_1 ;
  wire [7:0]\vt2_val_int_reg_reg[7]_2 ;
  wire \vt2_val_int_reg_reg_n_9_[1] ;
  wire \vt2_val_int_reg_reg_n_9_[2] ;
  wire \vt2_val_int_reg_reg_n_9_[3] ;
  wire \vt2_val_int_reg_reg_n_9_[4] ;
  wire \vt2_val_int_reg_reg_n_9_[5] ;
  wire [7:0]vt2_val_read_reg_311;
  wire [7:0]vt2_val_read_reg_311_pp0_iter1_reg;
  wire [10:3]zext_ln78_fu_98_p1;
  wire [3:3]NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_A01_fu_146_p2__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_A01_fu_146_p2__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_add_ln90_reg_331_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln90_reg_331_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_temp_g_fu_237_p2__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_237_p2__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_temp_g_fu_237_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tmp311_fu_126_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp311_fu_126_p2_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_tmp3_reg_341_reg[8]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp3_reg_341_reg[8]_i_1__0_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry
       (.CI(1'b0),
        .CO({A00_fu_170_p2_carry_n_9,A00_fu_170_p2_carry_n_10,A00_fu_170_p2_carry_n_11,A00_fu_170_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(A01_reg_326[3:0]),
        .O(A00_fu_170_p21_out[3:0]),
        .S({A00_fu_170_p2_carry_i_1__0_n_9,A00_fu_170_p2_carry_i_2__0_n_9,A00_fu_170_p2_carry_i_3__0_n_9,A00_fu_170_p2_carry_i_4__0_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__0
       (.CI(A00_fu_170_p2_carry_n_9),
        .CO({A00_fu_170_p2_carry__0_n_9,A00_fu_170_p2_carry__0_n_10,A00_fu_170_p2_carry__0_n_11,A00_fu_170_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({A00_fu_170_p2_carry__0_i_1__0_n_9,A00_fu_170_p2_carry__0_i_2__0_n_9,A00_fu_170_p2_carry__0_i_3__0_n_9,A00_fu_170_p2_carry__0_i_4__0_n_9}),
        .O(A00_fu_170_p21_out[7:4]),
        .S({A00_fu_170_p2_carry__0_i_5__0_n_9,A00_fu_170_p2_carry__0_i_6__0_n_9,A00_fu_170_p2_carry__0_i_7__0_n_9,A00_fu_170_p2_carry__0_i_8__0_n_9}));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_1__0
       (.I0(A01_reg_326[6]),
        .I1(trunc_ln80_reg_316[3]),
        .I2(vb0_val_read_reg_305[6]),
        .O(A00_fu_170_p2_carry__0_i_1__0_n_9));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_2__0
       (.I0(A01_reg_326[5]),
        .I1(trunc_ln80_reg_316[2]),
        .I2(vb0_val_read_reg_305[5]),
        .O(A00_fu_170_p2_carry__0_i_2__0_n_9));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__0_i_3__0
       (.I0(A01_reg_326[4]),
        .I1(trunc_ln80_reg_316[1]),
        .I2(vb0_val_read_reg_305[4]),
        .O(A00_fu_170_p2_carry__0_i_3__0_n_9));
  (* HLUTNM = "lutpair33" *) 
  LUT2 #(
    .INIT(4'h7)) 
    A00_fu_170_p2_carry__0_i_4__0
       (.I0(vb0_val_read_reg_305[3]),
        .I1(trunc_ln80_reg_316[0]),
        .O(A00_fu_170_p2_carry__0_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_5__0
       (.I0(A00_fu_170_p2_carry__0_i_1__0_n_9),
        .I1(A01_reg_326[7]),
        .I2(trunc_ln80_reg_316[4]),
        .I3(vb0_val_read_reg_305[7]),
        .O(A00_fu_170_p2_carry__0_i_5__0_n_9));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_6__0
       (.I0(A01_reg_326[6]),
        .I1(trunc_ln80_reg_316[3]),
        .I2(vb0_val_read_reg_305[6]),
        .I3(A00_fu_170_p2_carry__0_i_2__0_n_9),
        .O(A00_fu_170_p2_carry__0_i_6__0_n_9));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_7__0
       (.I0(A01_reg_326[5]),
        .I1(trunc_ln80_reg_316[2]),
        .I2(vb0_val_read_reg_305[5]),
        .I3(A00_fu_170_p2_carry__0_i_3__0_n_9),
        .O(A00_fu_170_p2_carry__0_i_7__0_n_9));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A00_fu_170_p2_carry__0_i_8__0
       (.I0(A01_reg_326[4]),
        .I1(trunc_ln80_reg_316[1]),
        .I2(vb0_val_read_reg_305[4]),
        .I3(A00_fu_170_p2_carry__0_i_4__0_n_9),
        .O(A00_fu_170_p2_carry__0_i_8__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__1
       (.CI(A00_fu_170_p2_carry__0_n_9),
        .CO({A00_fu_170_p2_carry__1_n_9,A00_fu_170_p2_carry__1_n_10,A00_fu_170_p2_carry__1_n_11,A00_fu_170_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({A01_reg_326[12],A00_fu_170_p2_carry__1_i_1__0_n_9,A00_fu_170_p2_carry__1_i_2__0_n_9,A00_fu_170_p2_carry__1_i_3__0_n_9}),
        .O(A00_fu_170_p21_out[11:8]),
        .S({A00_fu_170_p2_carry__1_i_4__0_n_9,A00_fu_170_p2_carry__1_i_5__0_n_9,A00_fu_170_p2_carry__1_i_6__0_n_9,A00_fu_170_p2_carry__1_i_7__0_n_9}));
  LUT2 #(
    .INIT(4'hB)) 
    A00_fu_170_p2_carry__1_i_1__0
       (.I0(A01_reg_326[9]),
        .I1(trunc_ln80_reg_316[6]),
        .O(A00_fu_170_p2_carry__1_i_1__0_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    A00_fu_170_p2_carry__1_i_2__0
       (.I0(A01_reg_326[8]),
        .I1(trunc_ln80_reg_316[5]),
        .O(A00_fu_170_p2_carry__1_i_2__0_n_9));
  LUT3 #(
    .INIT(8'h2B)) 
    A00_fu_170_p2_carry__1_i_3__0
       (.I0(A01_reg_326[7]),
        .I1(trunc_ln80_reg_316[4]),
        .I2(vb0_val_read_reg_305[7]),
        .O(A00_fu_170_p2_carry__1_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    A00_fu_170_p2_carry__1_i_4__0
       (.I0(trunc_ln80_reg_316[7]),
        .I1(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__1_i_4__0_n_9));
  LUT4 #(
    .INIT(16'hD22D)) 
    A00_fu_170_p2_carry__1_i_5__0
       (.I0(trunc_ln80_reg_316[6]),
        .I1(A01_reg_326[9]),
        .I2(A01_reg_326[12]),
        .I3(trunc_ln80_reg_316[7]),
        .O(A00_fu_170_p2_carry__1_i_5__0_n_9));
  LUT4 #(
    .INIT(16'hD22D)) 
    A00_fu_170_p2_carry__1_i_6__0
       (.I0(trunc_ln80_reg_316[5]),
        .I1(A01_reg_326[8]),
        .I2(A01_reg_326[9]),
        .I3(trunc_ln80_reg_316[6]),
        .O(A00_fu_170_p2_carry__1_i_6__0_n_9));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    A00_fu_170_p2_carry__1_i_7__0
       (.I0(vb0_val_read_reg_305[7]),
        .I1(trunc_ln80_reg_316[4]),
        .I2(A01_reg_326[7]),
        .I3(A01_reg_326[8]),
        .I4(trunc_ln80_reg_316[5]),
        .O(A00_fu_170_p2_carry__1_i_7__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 A00_fu_170_p2_carry__2
       (.CI(A00_fu_170_p2_carry__1_n_9),
        .CO({NLW_A00_fu_170_p2_carry__2_CO_UNCONNECTED[3],A00_fu_170_p2_carry__2_n_10,A00_fu_170_p2_carry__2_n_11,A00_fu_170_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(A00_fu_170_p21_out[15:12]),
        .S({A00_fu_170_p2_carry__2_i_1__0_n_9,A00_fu_170_p2_carry__2_i_2__0_n_9,A00_fu_170_p2_carry__2_i_3__0_n_9,A00_fu_170_p2_carry__2_i_4__0_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_1__0
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_1__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_2__0
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_2__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_3__0
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_3__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A00_fu_170_p2_carry__2_i_4__0
       (.I0(A01_reg_326[12]),
        .O(A00_fu_170_p2_carry__2_i_4__0_n_9));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'h69)) 
    A00_fu_170_p2_carry_i_1__0
       (.I0(vb0_val_read_reg_305[3]),
        .I1(trunc_ln80_reg_316[0]),
        .I2(A01_reg_326[3]),
        .O(A00_fu_170_p2_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_2__0
       (.I0(A01_reg_326[2]),
        .I1(vb0_val_read_reg_305[2]),
        .O(A00_fu_170_p2_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_3__0
       (.I0(A01_reg_326[1]),
        .I1(vb0_val_read_reg_305[1]),
        .O(A00_fu_170_p2_carry_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    A00_fu_170_p2_carry_i_4__0
       (.I0(A01_reg_326[0]),
        .I1(vb0_val_read_reg_305[0]),
        .O(A00_fu_170_p2_carry_i_4__0_n_9));
  FDRE \A00_reg_336_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[0]),
        .Q(A00_reg_336[0]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[10]),
        .Q(A00_reg_336[10]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[11]),
        .Q(A00_reg_336[11]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[12]),
        .Q(A00_reg_336[12]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[13]),
        .Q(A00_reg_336[13]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[14]),
        .Q(A00_reg_336[14]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[15]),
        .Q(A00_reg_336[15]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[1]),
        .Q(A00_reg_336[1]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[2]),
        .Q(A00_reg_336[2]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[3]),
        .Q(A00_reg_336[3]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[4]),
        .Q(A00_reg_336[4]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[5]),
        .Q(A00_reg_336[5]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[6]),
        .Q(A00_reg_336[6]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[7]),
        .Q(A00_reg_336[7]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[8]),
        .Q(A00_reg_336[8]),
        .R(1'b0));
  FDRE \A00_reg_336_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_fu_170_p21_out[9]),
        .Q(A00_reg_336[9]),
        .R(1'b0));
  CARRY4 A01_fu_146_p2__0_carry
       (.CI(1'b0),
        .CO({A01_fu_146_p2__0_carry_n_9,A01_fu_146_p2__0_carry_n_10,A01_fu_146_p2__0_carry_n_11,A01_fu_146_p2__0_carry_n_12}),
        .CYINIT(1'b1),
        .DI({A01_fu_146_p2__0_carry_i_1__0_n_9,A01_fu_146_p2__0_carry_i_2__0_n_9,A01_fu_146_p2__0_carry_i_3__0_n_9,A01_fu_146_p2__0_carry_i_4__0_n_9}),
        .O(A01_fu_146_p2[3:0]),
        .S({A01_fu_146_p2__0_carry_i_5__0_n_9,A01_fu_146_p2__0_carry_i_6__0_n_9,A01_fu_146_p2__0_carry_i_7__0_n_9,A01_fu_146_p2__0_carry_i_8__0_n_9}));
  CARRY4 A01_fu_146_p2__0_carry__0
       (.CI(A01_fu_146_p2__0_carry_n_9),
        .CO({A01_fu_146_p2__0_carry__0_n_9,A01_fu_146_p2__0_carry__0_n_10,A01_fu_146_p2__0_carry__0_n_11,A01_fu_146_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({A01_fu_146_p2__0_carry__0_i_1__0_n_9,A01_fu_146_p2__0_carry__0_i_2__0_n_9,A01_fu_146_p2__0_carry__0_i_3__0_n_9,A01_fu_146_p2__0_carry__0_i_4__0_n_9}),
        .O(A01_fu_146_p2[7:4]),
        .S({A01_fu_146_p2__0_carry__0_i_5__0_n_9,A01_fu_146_p2__0_carry__0_i_6__0_n_9,A01_fu_146_p2__0_carry__0_i_7__0_n_9,A01_fu_146_p2__0_carry__0_i_8__0_n_9}));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_1__0
       (.I0(vt0_val_int_reg[6]),
        .I1(vt0_val_int_reg[5]),
        .I2(\vt2_val_int_reg_reg[6]_0 ),
        .O(A01_fu_146_p2__0_carry__0_i_1__0_n_9));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_2__0
       (.I0(vt0_val_int_reg[5]),
        .I1(vt0_val_int_reg[4]),
        .I2(\vt2_val_int_reg_reg_n_9_[5] ),
        .O(A01_fu_146_p2__0_carry__0_i_2__0_n_9));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_3__0
       (.I0(vt0_val_int_reg[4]),
        .I1(vt0_val_int_reg[3]),
        .I2(\vt2_val_int_reg_reg_n_9_[4] ),
        .O(A01_fu_146_p2__0_carry__0_i_3__0_n_9));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry__0_i_4__0
       (.I0(vt0_val_int_reg[3]),
        .I1(vt0_val_int_reg[2]),
        .I2(\vt2_val_int_reg_reg_n_9_[3] ),
        .O(A01_fu_146_p2__0_carry__0_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_5__0
       (.I0(A01_fu_146_p2__0_carry__0_i_1__0_n_9),
        .I1(vt0_val_int_reg[6]),
        .I2(vt0_val_int_reg[7]),
        .I3(\vt2_val_int_reg_reg[7]_0 ),
        .O(A01_fu_146_p2__0_carry__0_i_5__0_n_9));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_6__0
       (.I0(vt0_val_int_reg[6]),
        .I1(vt0_val_int_reg[5]),
        .I2(\vt2_val_int_reg_reg[6]_0 ),
        .I3(A01_fu_146_p2__0_carry__0_i_2__0_n_9),
        .O(A01_fu_146_p2__0_carry__0_i_6__0_n_9));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_7__0
       (.I0(vt0_val_int_reg[5]),
        .I1(vt0_val_int_reg[4]),
        .I2(\vt2_val_int_reg_reg_n_9_[5] ),
        .I3(A01_fu_146_p2__0_carry__0_i_3__0_n_9),
        .O(A01_fu_146_p2__0_carry__0_i_7__0_n_9));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry__0_i_8__0
       (.I0(vt0_val_int_reg[4]),
        .I1(vt0_val_int_reg[3]),
        .I2(\vt2_val_int_reg_reg_n_9_[4] ),
        .I3(A01_fu_146_p2__0_carry__0_i_4__0_n_9),
        .O(A01_fu_146_p2__0_carry__0_i_8__0_n_9));
  CARRY4 A01_fu_146_p2__0_carry__1
       (.CI(A01_fu_146_p2__0_carry__0_n_9),
        .CO({NLW_A01_fu_146_p2__0_carry__1_CO_UNCONNECTED[3:2],A01_fu_146_p2__0_carry__1_n_11,A01_fu_146_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,A01_fu_146_p2__0_carry__1_i_1__0_n_9,vt0_val_int_reg[7]}),
        .O({NLW_A01_fu_146_p2__0_carry__1_O_UNCONNECTED[3],A01_fu_146_p2[12],A01_fu_146_p2[9:8]}),
        .S({1'b0,1'b1,A01_fu_146_p2__0_carry__1_i_2__0_n_9,A01_fu_146_p2__0_carry__1_i_3__0_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2__0_carry__1_i_1__0
       (.I0(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2__0_carry__1_i_1__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    A01_fu_146_p2__0_carry__1_i_2__0
       (.I0(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2__0_carry__1_i_2__0_n_9));
  LUT3 #(
    .INIT(8'hDB)) 
    A01_fu_146_p2__0_carry__1_i_3__0
       (.I0(\vt2_val_int_reg_reg[7]_0 ),
        .I1(vt0_val_int_reg[6]),
        .I2(vt0_val_int_reg[7]),
        .O(A01_fu_146_p2__0_carry__1_i_3__0_n_9));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry_i_1__0
       (.I0(vt0_val_int_reg[2]),
        .I1(vt0_val_int_reg[1]),
        .I2(\vt2_val_int_reg_reg_n_9_[2] ),
        .O(A01_fu_146_p2__0_carry_i_1__0_n_9));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'h71)) 
    A01_fu_146_p2__0_carry_i_2__0
       (.I0(vt0_val_int_reg[1]),
        .I1(vt0_val_int_reg[0]),
        .I2(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(A01_fu_146_p2__0_carry_i_2__0_n_9));
  (* HLUTNM = "lutpair76" *) 
  LUT2 #(
    .INIT(4'hB)) 
    A01_fu_146_p2__0_carry_i_3__0
       (.I0(\vt2_val_int_reg_reg[0]_0 ),
        .I1(vt0_val_int_reg[0]),
        .O(A01_fu_146_p2__0_carry_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    A01_fu_146_p2__0_carry_i_4__0
       (.I0(vt0_val_int_reg[0]),
        .I1(\vt2_val_int_reg_reg[0]_0 ),
        .O(A01_fu_146_p2__0_carry_i_4__0_n_9));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry_i_5__0
       (.I0(vt0_val_int_reg[3]),
        .I1(vt0_val_int_reg[2]),
        .I2(\vt2_val_int_reg_reg_n_9_[3] ),
        .I3(A01_fu_146_p2__0_carry_i_1__0_n_9),
        .O(A01_fu_146_p2__0_carry_i_5__0_n_9));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry_i_6__0
       (.I0(vt0_val_int_reg[2]),
        .I1(vt0_val_int_reg[1]),
        .I2(\vt2_val_int_reg_reg_n_9_[2] ),
        .I3(A01_fu_146_p2__0_carry_i_2__0_n_9),
        .O(A01_fu_146_p2__0_carry_i_6__0_n_9));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    A01_fu_146_p2__0_carry_i_7__0
       (.I0(vt0_val_int_reg[1]),
        .I1(vt0_val_int_reg[0]),
        .I2(\vt2_val_int_reg_reg_n_9_[1] ),
        .I3(A01_fu_146_p2__0_carry_i_3__0_n_9),
        .O(A01_fu_146_p2__0_carry_i_7__0_n_9));
  (* HLUTNM = "lutpair76" *) 
  LUT2 #(
    .INIT(4'h9)) 
    A01_fu_146_p2__0_carry_i_8__0
       (.I0(\vt2_val_int_reg_reg[0]_0 ),
        .I1(vt0_val_int_reg[0]),
        .O(A01_fu_146_p2__0_carry_i_8__0_n_9));
  FDRE \A01_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[0]),
        .Q(A01_reg_326[0]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[12]),
        .Q(A01_reg_326[12]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[1]),
        .Q(A01_reg_326[1]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[2]),
        .Q(A01_reg_326[2]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[3]),
        .Q(A01_reg_326[3]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[4]),
        .Q(A01_reg_326[4]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[5]),
        .Q(A01_reg_326[5]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[6]),
        .Q(A01_reg_326[6]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[7]),
        .Q(A01_reg_326[7]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[8]),
        .Q(A01_reg_326[8]),
        .R(1'b0));
  FDRE \A01_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A01_fu_146_p2[9]),
        .Q(A01_reg_326[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3AFA0AFA3A0A0A0A)) 
    \GradientValuesX_reg_750[7]_i_1 
       (.I0(\GradientValuesX_reg_750_reg[7] ),
        .I1(tmp_12_fu_260_p4),
        .I2(\vm2_val_int_reg_reg[0]_0 ),
        .I3(ap_ce_reg_reg_0),
        .I4(\ap_return_int_reg[0]_i_2_n_9 ),
        .I5(ap_return_int_reg),
        .O(D));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry
       (.CI(1'b0),
        .CO({S00_2_fu_196_p2_carry_n_9,S00_2_fu_196_p2_carry_n_10,S00_2_fu_196_p2_carry_n_11,S00_2_fu_196_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry_i_1__0_n_9,S00_2_fu_196_p2_carry_i_2__0_n_9,S00_2_fu_196_p2_carry_i_3__0_n_9,add_ln90_reg_331_pp0_iter1_reg[1]}),
        .O({S00_2_fu_196_p2_carry_n_13,S00_2_fu_196_p2_carry_n_14,S00_2_fu_196_p2_carry_n_15,S00_2_fu_196_p2_carry_n_16}),
        .S({S00_2_fu_196_p2_carry_i_4__0_n_9,S00_2_fu_196_p2_carry_i_5__0_n_9,S00_2_fu_196_p2_carry_i_6__0_n_9,S00_2_fu_196_p2_carry_i_7__0_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__0
       (.CI(S00_2_fu_196_p2_carry_n_9),
        .CO({S00_2_fu_196_p2_carry__0_n_9,S00_2_fu_196_p2_carry__0_n_10,S00_2_fu_196_p2_carry__0_n_11,S00_2_fu_196_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry__0_i_1__0_n_9,S00_2_fu_196_p2_carry__0_i_2__0_n_9,S00_2_fu_196_p2_carry__0_i_3__0_n_9,S00_2_fu_196_p2_carry__0_i_4__0_n_9}),
        .O({S00_2_fu_196_p2_carry__0_n_13,S00_2_fu_196_p2_carry__0_n_14,S00_2_fu_196_p2_carry__0_n_15,S00_2_fu_196_p2_carry__0_n_16}),
        .S({S00_2_fu_196_p2_carry__0_i_5__0_n_9,S00_2_fu_196_p2_carry__0_i_6__0_n_9,S00_2_fu_196_p2_carry__0_i_7__0_n_9,S00_2_fu_196_p2_carry__0_i_8__0_n_9}));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_1__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(A00_reg_336[7]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[7]),
        .O(S00_2_fu_196_p2_carry__0_i_1__0_n_9));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_2__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(A00_reg_336[6]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[6]),
        .O(S00_2_fu_196_p2_carry__0_i_2__0_n_9));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_3__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(A00_reg_336[5]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[5]),
        .O(S00_2_fu_196_p2_carry__0_i_3__0_n_9));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__0_i_4__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(A00_reg_336[4]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[4]),
        .O(S00_2_fu_196_p2_carry__0_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_5__0
       (.I0(S00_2_fu_196_p2_carry__0_i_1__0_n_9),
        .I1(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .I2(A00_reg_336[8]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[8]),
        .O(S00_2_fu_196_p2_carry__0_i_5__0_n_9));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_6__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .I1(A00_reg_336[7]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[7]),
        .I3(S00_2_fu_196_p2_carry__0_i_2__0_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_6__0_n_9));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_7__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .I1(A00_reg_336[6]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[6]),
        .I3(S00_2_fu_196_p2_carry__0_i_3__0_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_7__0_n_9));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry__0_i_8__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .I1(A00_reg_336[5]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[5]),
        .I3(S00_2_fu_196_p2_carry__0_i_4__0_n_9),
        .O(S00_2_fu_196_p2_carry__0_i_8__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__1
       (.CI(S00_2_fu_196_p2_carry__0_n_9),
        .CO({S00_2_fu_196_p2_carry__1_n_9,S00_2_fu_196_p2_carry__1_n_10,S00_2_fu_196_p2_carry__1_n_11,S00_2_fu_196_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({S00_2_fu_196_p2_carry__1_i_1__0_n_9,S00_2_fu_196_p2_carry__1_i_2__0_n_9,S00_2_fu_196_p2_carry__1_i_3__0_n_9,S00_2_fu_196_p2_carry__1_i_4__0_n_9}),
        .O({S00_2_fu_196_p2_carry__1_n_13,S00_2_fu_196_p2_carry__1_n_14,S00_2_fu_196_p2_carry__1_n_15,S00_2_fu_196_p2_carry__1_n_16}),
        .S({S00_2_fu_196_p2_carry__1_i_5__0_n_9,S00_2_fu_196_p2_carry__1_i_6__0_n_9,S00_2_fu_196_p2_carry__1_i_7__0_n_9,S00_2_fu_196_p2_carry__1_i_8__0_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_1__0
       (.I0(A00_reg_336[11]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[11]),
        .O(S00_2_fu_196_p2_carry__1_i_1__0_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_2__0
       (.I0(A00_reg_336[10]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[10]),
        .O(S00_2_fu_196_p2_carry__1_i_2__0_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__1_i_3__0
       (.I0(A00_reg_336[9]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[9]),
        .O(S00_2_fu_196_p2_carry__1_i_3__0_n_9));
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry__1_i_4__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .I1(A00_reg_336[8]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[8]),
        .O(S00_2_fu_196_p2_carry__1_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_5__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[11]),
        .I1(A00_reg_336[11]),
        .I2(A00_reg_336[12]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[12]),
        .O(S00_2_fu_196_p2_carry__1_i_5__0_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_6__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[10]),
        .I1(A00_reg_336[10]),
        .I2(A00_reg_336[11]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[11]),
        .O(S00_2_fu_196_p2_carry__1_i_6__0_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__1_i_7__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[9]),
        .I1(A00_reg_336[9]),
        .I2(A00_reg_336[10]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[10]),
        .O(S00_2_fu_196_p2_carry__1_i_7__0_n_9));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    S00_2_fu_196_p2_carry__1_i_8__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[8]),
        .I1(A00_reg_336[8]),
        .I2(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .I3(A00_reg_336[9]),
        .I4(add_ln90_reg_331_pp0_iter1_reg[9]),
        .O(S00_2_fu_196_p2_carry__1_i_8__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 S00_2_fu_196_p2_carry__2
       (.CI(S00_2_fu_196_p2_carry__1_n_9),
        .CO({NLW_S00_2_fu_196_p2_carry__2_CO_UNCONNECTED[3:2],S00_2_fu_196_p2_carry__2_n_11,S00_2_fu_196_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,S00_2_fu_196_p2_carry__2_i_1__0_n_9,S00_2_fu_196_p2_carry__2_i_2__0_n_9}),
        .O({NLW_S00_2_fu_196_p2_carry__2_O_UNCONNECTED[3],S00_2_fu_196_p2_carry__2_n_14,S00_2_fu_196_p2_carry__2_n_15,S00_2_fu_196_p2_carry__2_n_16}),
        .S({1'b0,S00_2_fu_196_p2_carry__2_i_3__0_n_9,S00_2_fu_196_p2_carry__2_i_4__0_n_9,S00_2_fu_196_p2_carry__2_i_5__0_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__2_i_1__0
       (.I0(A00_reg_336[13]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[13]),
        .O(S00_2_fu_196_p2_carry__2_i_1__0_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    S00_2_fu_196_p2_carry__2_i_2__0
       (.I0(A00_reg_336[12]),
        .I1(add_ln90_reg_331_pp0_iter1_reg[12]),
        .O(S00_2_fu_196_p2_carry__2_i_2__0_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_3__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[14]),
        .I1(A00_reg_336[14]),
        .I2(A00_reg_336[15]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[15]),
        .O(S00_2_fu_196_p2_carry__2_i_3__0_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_4__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[13]),
        .I1(A00_reg_336[13]),
        .I2(A00_reg_336[14]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[14]),
        .O(S00_2_fu_196_p2_carry__2_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h1EE1)) 
    S00_2_fu_196_p2_carry__2_i_5__0
       (.I0(add_ln90_reg_331_pp0_iter1_reg[12]),
        .I1(A00_reg_336[12]),
        .I2(A00_reg_336[13]),
        .I3(add_ln90_reg_331_pp0_iter1_reg[13]),
        .O(S00_2_fu_196_p2_carry__2_i_5__0_n_9));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry_i_1__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(A00_reg_336[3]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[3]),
        .O(S00_2_fu_196_p2_carry_i_1__0_n_9));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    S00_2_fu_196_p2_carry_i_2__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(A00_reg_336[2]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[2]),
        .O(S00_2_fu_196_p2_carry_i_2__0_n_9));
  (* HLUTNM = "lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    S00_2_fu_196_p2_carry_i_3__0
       (.I0(A00_reg_336[1]),
        .I1(vb0_val_read_reg_305_pp0_iter1_reg[0]),
        .O(S00_2_fu_196_p2_carry_i_3__0_n_9));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_4__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .I1(A00_reg_336[4]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[4]),
        .I3(S00_2_fu_196_p2_carry_i_1__0_n_9),
        .O(S00_2_fu_196_p2_carry_i_4__0_n_9));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_5__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .I1(A00_reg_336[3]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[3]),
        .I3(S00_2_fu_196_p2_carry_i_2__0_n_9),
        .O(S00_2_fu_196_p2_carry_i_5__0_n_9));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    S00_2_fu_196_p2_carry_i_6__0
       (.I0(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .I1(A00_reg_336[2]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[2]),
        .I3(S00_2_fu_196_p2_carry_i_3__0_n_9),
        .O(S00_2_fu_196_p2_carry_i_6__0_n_9));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'h96)) 
    S00_2_fu_196_p2_carry_i_7__0
       (.I0(A00_reg_336[1]),
        .I1(vb0_val_read_reg_305_pp0_iter1_reg[0]),
        .I2(add_ln90_reg_331_pp0_iter1_reg[1]),
        .O(S00_2_fu_196_p2_carry_i_7__0_n_9));
  FDRE \S00_2_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__1_n_15),
        .Q(S00_2_reg_346[10]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__1_n_14),
        .Q(S00_2_reg_346[11]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__1_n_13),
        .Q(S00_2_reg_346[12]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__2_n_16),
        .Q(S00_2_reg_346[13]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__2_n_15),
        .Q(S00_2_reg_346[14]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__2_n_14),
        .Q(S00_2_reg_346[15]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry_n_16),
        .Q(S00_2_reg_346[1]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry_n_15),
        .Q(S00_2_reg_346[2]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry_n_14),
        .Q(S00_2_reg_346[3]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry_n_13),
        .Q(S00_2_reg_346[4]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__0_n_16),
        .Q(S00_2_reg_346[5]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__0_n_15),
        .Q(S00_2_reg_346[6]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__0_n_14),
        .Q(S00_2_reg_346[7]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__0_n_13),
        .Q(S00_2_reg_346[8]),
        .R(1'b0));
  FDRE \S00_2_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(S00_2_fu_196_p2_carry__1_n_16),
        .Q(S00_2_reg_346[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__0_i_1__0
       (.I0(\vt2_val_int_reg_reg[6]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\add_ln155_3_reg_354_reg[11] [3]),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__0_i_2__0
       (.I0(\vt2_val_int_reg_reg_n_9_[5] ),
        .I1(\vt2_val_int_reg_reg_n_9_[3] ),
        .I2(\add_ln155_3_reg_354_reg[11] [2]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__0_i_3__0
       (.I0(\vt2_val_int_reg_reg_n_9_[4] ),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .I2(\add_ln155_3_reg_354_reg[11] [1]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'h69)) 
    add_ln155_3_fu_144_p2_carry__0_i_4__0
       (.I0(\vt2_val_int_reg_reg_n_9_[2] ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\add_ln155_3_reg_354_reg[11] [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln155_3_fu_144_p2_carry__0_i_5__0
       (.I0(\add_ln155_3_reg_354_reg[11] [3]),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\vt2_val_int_reg_reg[6]_0 ),
        .I3(\vt2_val_int_reg_reg_n_9_[5] ),
        .I4(\vt2_val_int_reg_reg[7]_0 ),
        .I5(\add_ln155_3_reg_354_reg[11] [4]),
        .O(\vt1_val_int_reg_reg[3] [3]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln155_3_fu_144_p2_carry__0_i_6__0
       (.I0(\add_ln155_3_reg_354_reg[11] [2]),
        .I1(\vt2_val_int_reg_reg_n_9_[3] ),
        .I2(\vt2_val_int_reg_reg_n_9_[5] ),
        .I3(\vt2_val_int_reg_reg_n_9_[4] ),
        .I4(\vt2_val_int_reg_reg[6]_0 ),
        .I5(\add_ln155_3_reg_354_reg[11] [3]),
        .O(\vt1_val_int_reg_reg[3] [2]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    add_ln155_3_fu_144_p2_carry__0_i_7__0
       (.I0(\add_ln155_3_reg_354_reg[11] [1]),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .I2(\vt2_val_int_reg_reg_n_9_[4] ),
        .I3(\vt2_val_int_reg_reg_n_9_[3] ),
        .I4(\vt2_val_int_reg_reg_n_9_[5] ),
        .I5(\add_ln155_3_reg_354_reg[11] [2]),
        .O(\vt1_val_int_reg_reg[3] [1]));
  LUT5 #(
    .INIT(32'h69966969)) 
    add_ln155_3_fu_144_p2_carry__0_i_8__0
       (.I0(\vt2_val_int_reg_reg_n_9_[2] ),
        .I1(\vt2_val_int_reg_reg_n_9_[4] ),
        .I2(\add_ln155_3_reg_354_reg[11] [1]),
        .I3(\vt2_val_int_reg_reg_n_9_[3] ),
        .I4(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(\vt1_val_int_reg_reg[3] [0]));
  LUT3 #(
    .INIT(8'hD4)) 
    add_ln155_3_fu_144_p2_carry__1_i_3__0
       (.I0(\vt2_val_int_reg_reg[7]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[5] ),
        .I2(\add_ln155_3_reg_354_reg[11] [4]),
        .O(\vt2_val_int_reg_reg[7]_1 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    add_ln155_3_fu_144_p2_carry__1_i_6__0
       (.I0(\vt2_val_int_reg_reg[6]_0 ),
        .I1(\add_ln155_3_reg_354_reg[11] [5]),
        .I2(\vt2_val_int_reg_reg[7]_0 ),
        .I3(\add_ln155_3_reg_354_reg[11] [6]),
        .O(\vt2_val_int_reg_reg[6]_1 [1]));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    add_ln155_3_fu_144_p2_carry__1_i_7__0
       (.I0(\add_ln155_3_reg_354_reg[11] [4]),
        .I1(\vt2_val_int_reg_reg_n_9_[5] ),
        .I2(\vt2_val_int_reg_reg[7]_0 ),
        .I3(\vt2_val_int_reg_reg[6]_0 ),
        .I4(\add_ln155_3_reg_354_reg[11] [5]),
        .O(\vt2_val_int_reg_reg[6]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    add_ln155_3_fu_144_p2_carry_i_1__0
       (.I0(\vt2_val_int_reg_reg_n_9_[3] ),
        .I1(\vt2_val_int_reg_reg_n_9_[1] ),
        .I2(\add_ln155_3_reg_354_reg[11] [0]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry_i_2__0
       (.I0(\vt2_val_int_reg_reg[0]_0 ),
        .I1(\vt2_val_int_reg_reg_n_9_[2] ),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln155_3_fu_144_p2_carry_i_3__0
       (.I0(\vt2_val_int_reg_reg_n_9_[1] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[13]_i_2 
       (.I0(tmp311_fu_126_p2__0[11]),
        .I1(zext_ln78_fu_98_p1[10]),
        .O(\add_ln90_reg_331[13]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[5]_i_2 
       (.I0(tmp311_fu_126_p2__0[4]),
        .I1(zext_ln78_fu_98_p1[5]),
        .O(\add_ln90_reg_331[5]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[5]_i_3 
       (.I0(tmp311_fu_126_p2__0[3]),
        .I1(zext_ln78_fu_98_p1[4]),
        .O(\add_ln90_reg_331[5]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[5]_i_4 
       (.I0(tmp311_fu_126_p2__0[2]),
        .I1(zext_ln78_fu_98_p1[3]),
        .O(\add_ln90_reg_331[5]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_2 
       (.I0(tmp311_fu_126_p2__0[11]),
        .I1(zext_ln78_fu_98_p1[9]),
        .O(\add_ln90_reg_331[9]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_3 
       (.I0(tmp311_fu_126_p2__0[7]),
        .I1(zext_ln78_fu_98_p1[8]),
        .O(\add_ln90_reg_331[9]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_4 
       (.I0(tmp311_fu_126_p2__0[6]),
        .I1(zext_ln78_fu_98_p1[7]),
        .O(\add_ln90_reg_331[9]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln90_reg_331[9]_i_5 
       (.I0(tmp311_fu_126_p2__0[5]),
        .I1(zext_ln78_fu_98_p1[6]),
        .O(\add_ln90_reg_331[9]_i_5_n_9 ));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[10] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[11] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[12] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[13] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[14] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[15] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[1] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[2] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[3] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[4] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[5] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[6] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[7] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[8] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\add_ln90_reg_331_reg_n_9_[9] ),
        .Q(add_ln90_reg_331_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[9]),
        .Q(\add_ln90_reg_331_reg_n_9_[10] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[10]),
        .Q(\add_ln90_reg_331_reg_n_9_[11] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[11]),
        .Q(\add_ln90_reg_331_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[12]),
        .Q(\add_ln90_reg_331_reg_n_9_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[13]_i_1__0 
       (.CI(\add_ln90_reg_331_reg[9]_i_1__0_n_9 ),
        .CO({\add_ln90_reg_331_reg[13]_i_1__0_n_9 ,\add_ln90_reg_331_reg[13]_i_1__0_n_10 ,\add_ln90_reg_331_reg[13]_i_1__0_n_11 ,\add_ln90_reg_331_reg[13]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln78_fu_98_p1[10]}),
        .O(p_0_in[12:9]),
        .S({tmp311_fu_126_p2__0[11],tmp311_fu_126_p2__0[11],tmp311_fu_126_p2__0[11],\add_ln90_reg_331[13]_i_2_n_9 }));
  FDRE \add_ln90_reg_331_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[13]),
        .Q(\add_ln90_reg_331_reg_n_9_[14] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[14]),
        .Q(\add_ln90_reg_331_reg_n_9_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[15]_i_1__0 
       (.CI(\add_ln90_reg_331_reg[13]_i_1__0_n_9 ),
        .CO({\NLW_add_ln90_reg_331_reg[15]_i_1__0_CO_UNCONNECTED [3:1],\add_ln90_reg_331_reg[15]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln90_reg_331_reg[15]_i_1__0_O_UNCONNECTED [3:2],p_0_in[14:13]}),
        .S({1'b0,1'b0,tmp311_fu_126_p2__0[11],tmp311_fu_126_p2__0[11]}));
  FDRE \add_ln90_reg_331_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp311_fu_126_p2),
        .Q(\add_ln90_reg_331_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[1]),
        .Q(\add_ln90_reg_331_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[2]),
        .Q(\add_ln90_reg_331_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[3]),
        .Q(\add_ln90_reg_331_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[4]),
        .Q(\add_ln90_reg_331_reg_n_9_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\add_ln90_reg_331_reg[5]_i_1__0_n_9 ,\add_ln90_reg_331_reg[5]_i_1__0_n_10 ,\add_ln90_reg_331_reg[5]_i_1__0_n_11 ,\add_ln90_reg_331_reg[5]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({tmp311_fu_126_p2__0[4:2],1'b0}),
        .O(p_0_in[4:1]),
        .S({\add_ln90_reg_331[5]_i_2_n_9 ,\add_ln90_reg_331[5]_i_3_n_9 ,\add_ln90_reg_331[5]_i_4_n_9 ,tmp311_fu_126_p2__0[1]}));
  FDRE \add_ln90_reg_331_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[5]),
        .Q(\add_ln90_reg_331_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[6]),
        .Q(\add_ln90_reg_331_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[7]),
        .Q(\add_ln90_reg_331_reg_n_9_[8] ),
        .R(1'b0));
  FDRE \add_ln90_reg_331_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(p_0_in[8]),
        .Q(\add_ln90_reg_331_reg_n_9_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_331_reg[9]_i_1__0 
       (.CI(\add_ln90_reg_331_reg[5]_i_1__0_n_9 ),
        .CO({\add_ln90_reg_331_reg[9]_i_1__0_n_9 ,\add_ln90_reg_331_reg[9]_i_1__0_n_10 ,\add_ln90_reg_331_reg[9]_i_1__0_n_11 ,\add_ln90_reg_331_reg[9]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI({zext_ln78_fu_98_p1[9],tmp311_fu_126_p2__0[7:5]}),
        .O(p_0_in[8:5]),
        .S({\add_ln90_reg_331[9]_i_2_n_9 ,\add_ln90_reg_331[9]_i_3_n_9 ,\add_ln90_reg_331[9]_i_4_n_9 ,\add_ln90_reg_331[9]_i_5_n_9 }));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vm2_val_int_reg_reg[0]_0 ),
        .Q(ap_ce_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0ACA)) 
    \ap_return_0_int_reg[7]_i_1 
       (.I0(ap_return_int_reg),
        .I1(\ap_return_int_reg[0]_i_2_n_9 ),
        .I2(ap_ce_reg_reg_0),
        .I3(tmp_12_fu_260_p4),
        .O(\ap_return_int_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_int_reg[0]_i_1 
       (.I0(\ap_return_int_reg[0]_i_2_n_9 ),
        .I1(tmp_12_fu_260_p4),
        .O(select_ln99_fu_290_p3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_return_int_reg[0]_i_2 
       (.I0(\ap_return_int_reg[0]_i_3_n_9 ),
        .I1(tmp_12_fu_260_p4__0[5]),
        .I2(tmp_12_fu_260_p4__0[6]),
        .I3(tmp_12_fu_260_p4__0[3]),
        .I4(tmp_12_fu_260_p4__0[4]),
        .O(\ap_return_int_reg[0]_i_2_n_9 ));
  LUT5 #(
    .INIT(32'hFFFFFFBE)) 
    \ap_return_int_reg[0]_i_3 
       (.I0(tmp_12_fu_260_p4__0[0]),
        .I1(trunc_ln88_reg_351),
        .I2(vb2_val_read_reg_298_pp0_iter2_reg[0]),
        .I3(tmp_12_fu_260_p4__0[2]),
        .I4(tmp_12_fu_260_p4__0[1]),
        .O(\ap_return_int_reg[0]_i_3_n_9 ));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(select_ln99_fu_290_p3),
        .Q(ap_return_int_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry_i_10__0
       (.I0(vb0_val_read_reg_305[2]),
        .I1(temp_g_2_fu_213_p2__1_carry_i_4__0),
        .O(\vb0_val_read_reg_305_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_2_fu_213_p2__1_carry_i_12__0
       (.I0(vb0_val_read_reg_305[2]),
        .I1(temp_g_2_fu_213_p2__1_carry_i_4__0),
        .O(\vb0_val_read_reg_305_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_fu_237_p2__1_carry_n_9,temp_g_fu_237_p2__1_carry_n_10,temp_g_fu_237_p2__1_carry_n_11,temp_g_fu_237_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_237_p2__1_carry_i_1_n_9,temp_g_fu_237_p2__1_carry_i_2_n_9,tmp29_cast4_fu_216_p1[1],trunc_ln88_reg_351}),
        .O(NLW_temp_g_fu_237_p2__1_carry_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_237_p2__1_carry_i_3_n_9,temp_g_fu_237_p2__1_carry_i_4_n_9,temp_g_fu_237_p2__1_carry_i_5_n_9,temp_g_fu_237_p2__1_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__1_carry__0
       (.CI(temp_g_fu_237_p2__1_carry_n_9),
        .CO({temp_g_fu_237_p2__1_carry__0_n_9,temp_g_fu_237_p2__1_carry__0_n_10,temp_g_fu_237_p2__1_carry__0_n_11,temp_g_fu_237_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_237_p2__1_carry__0_i_1_n_9,temp_g_fu_237_p2__1_carry__0_i_2_n_9,temp_g_fu_237_p2__1_carry__0_i_3_n_9,temp_g_fu_237_p2__1_carry__0_i_4_n_9}),
        .O(NLW_temp_g_fu_237_p2__1_carry__0_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_237_p2__1_carry__0_i_5_n_9,temp_g_fu_237_p2__1_carry__0_i_6_n_9,temp_g_fu_237_p2__1_carry__0_i_7_n_9,temp_g_fu_237_p2__1_carry__0_i_8_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__1_carry__0_i_1
       (.I0(S00_2_reg_346[6]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .I2(tmp29_cast4_fu_216_p1[6]),
        .O(temp_g_fu_237_p2__1_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__1_carry__0_i_2
       (.I0(S00_2_reg_346[5]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .I2(tmp29_cast4_fu_216_p1[5]),
        .O(temp_g_fu_237_p2__1_carry__0_i_2_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__1_carry__0_i_3
       (.I0(S00_2_reg_346[4]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .I2(tmp29_cast4_fu_216_p1[4]),
        .O(temp_g_fu_237_p2__1_carry__0_i_3_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__1_carry__0_i_4
       (.I0(S00_2_reg_346[3]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .I2(tmp29_cast4_fu_216_p1[3]),
        .O(temp_g_fu_237_p2__1_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_237_p2__1_carry__0_i_5
       (.I0(tmp29_cast4_fu_216_p1[6]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .I2(S00_2_reg_346[6]),
        .I3(tmp29_cast4_fu_216_p1[7]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .I5(S00_2_reg_346[7]),
        .O(temp_g_fu_237_p2__1_carry__0_i_5_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_237_p2__1_carry__0_i_6
       (.I0(tmp29_cast4_fu_216_p1[5]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .I2(S00_2_reg_346[5]),
        .I3(tmp29_cast4_fu_216_p1[6]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .I5(S00_2_reg_346[6]),
        .O(temp_g_fu_237_p2__1_carry__0_i_6_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_237_p2__1_carry__0_i_7
       (.I0(tmp29_cast4_fu_216_p1[4]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .I2(S00_2_reg_346[4]),
        .I3(tmp29_cast4_fu_216_p1[5]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .I5(S00_2_reg_346[5]),
        .O(temp_g_fu_237_p2__1_carry__0_i_7_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_237_p2__1_carry__0_i_8
       (.I0(tmp29_cast4_fu_216_p1[3]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .I2(S00_2_reg_346[3]),
        .I3(tmp29_cast4_fu_216_p1[4]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .I5(S00_2_reg_346[4]),
        .O(temp_g_fu_237_p2__1_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__1_carry__1
       (.CI(temp_g_fu_237_p2__1_carry__0_n_9),
        .CO({temp_g_fu_237_p2__1_carry__1_n_9,temp_g_fu_237_p2__1_carry__1_n_10,temp_g_fu_237_p2__1_carry__1_n_11,temp_g_fu_237_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,S00_2_reg_346[10],temp_g_fu_237_p2__1_carry__1_i_1_n_9,temp_g_fu_237_p2__1_carry__1_i_2_n_9}),
        .O(tmp_12_fu_260_p4__0[3:0]),
        .S({S00_2_reg_346[11],temp_g_fu_237_p2__1_carry__1_i_3_n_9,temp_g_fu_237_p2__1_carry__1_i_4_n_9,temp_g_fu_237_p2__1_carry__1_i_5_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_237_p2__1_carry__1_i_1
       (.I0(S00_2_reg_346[8]),
        .I1(tmp29_cast4_fu_216_p1[8]),
        .O(temp_g_fu_237_p2__1_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__1_carry__1_i_2
       (.I0(S00_2_reg_346[7]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .I2(tmp29_cast4_fu_216_p1[7]),
        .O(temp_g_fu_237_p2__1_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    temp_g_fu_237_p2__1_carry__1_i_3
       (.I0(tmp29_cast4_fu_216_p1[9]),
        .I1(S00_2_reg_346[9]),
        .I2(S00_2_reg_346[10]),
        .O(temp_g_fu_237_p2__1_carry__1_i_3_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    temp_g_fu_237_p2__1_carry__1_i_4
       (.I0(tmp29_cast4_fu_216_p1[8]),
        .I1(S00_2_reg_346[8]),
        .I2(S00_2_reg_346[9]),
        .I3(tmp29_cast4_fu_216_p1[9]),
        .O(temp_g_fu_237_p2__1_carry__1_i_4_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    temp_g_fu_237_p2__1_carry__1_i_5
       (.I0(tmp29_cast4_fu_216_p1[7]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .I2(S00_2_reg_346[7]),
        .I3(S00_2_reg_346[8]),
        .I4(tmp29_cast4_fu_216_p1[8]),
        .O(temp_g_fu_237_p2__1_carry__1_i_5_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_237_p2__1_carry__2
       (.CI(temp_g_fu_237_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_fu_237_p2__1_carry__2_CO_UNCONNECTED[3],temp_g_fu_237_p2__1_carry__2_n_10,temp_g_fu_237_p2__1_carry__2_n_11,temp_g_fu_237_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_12_fu_260_p4,tmp_12_fu_260_p4__0[6:4]}),
        .S(S00_2_reg_346[15:12]));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_237_p2__1_carry_i_1
       (.I0(S00_2_reg_346[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(tmp29_cast4_fu_216_p1[2]),
        .O(temp_g_fu_237_p2__1_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_237_p2__1_carry_i_2
       (.I0(tmp29_cast4_fu_216_p1[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(S00_2_reg_346[2]),
        .O(temp_g_fu_237_p2__1_carry_i_2_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_237_p2__1_carry_i_3
       (.I0(tmp29_cast4_fu_216_p1[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(S00_2_reg_346[2]),
        .I3(tmp29_cast4_fu_216_p1[3]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .I5(S00_2_reg_346[3]),
        .O(temp_g_fu_237_p2__1_carry_i_3_n_9));
  LUT5 #(
    .INIT(32'h69969696)) 
    temp_g_fu_237_p2__1_carry_i_4
       (.I0(S00_2_reg_346[2]),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .I2(tmp29_cast4_fu_216_p1[2]),
        .I3(S00_2_reg_346[1]),
        .I4(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .O(temp_g_fu_237_p2__1_carry_i_4_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_237_p2__1_carry_i_5
       (.I0(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .I1(S00_2_reg_346[1]),
        .I2(tmp29_cast4_fu_216_p1[1]),
        .O(temp_g_fu_237_p2__1_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_237_p2__1_carry_i_6
       (.I0(trunc_ln88_reg_351),
        .I1(vb2_val_read_reg_298_pp0_iter2_reg[0]),
        .O(temp_g_fu_237_p2__1_carry_i_6_n_9));
  CARRY4 tmp311_fu_126_p2_carry
       (.CI(1'b0),
        .CO({tmp311_fu_126_p2_carry_n_9,tmp311_fu_126_p2_carry_n_10,tmp311_fu_126_p2_carry_n_11,tmp311_fu_126_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(zext_ln78_fu_98_p1[6:3]),
        .O({tmp311_fu_126_p2__0[3:1],tmp311_fu_126_p2}),
        .S({tmp311_fu_126_p2_carry_i_1__0_n_9,tmp311_fu_126_p2_carry_i_2__0_n_9,tmp311_fu_126_p2_carry_i_3__0_n_9,tmp311_fu_126_p2_carry_i_4__0_n_9}));
  CARRY4 tmp311_fu_126_p2_carry__0
       (.CI(tmp311_fu_126_p2_carry_n_9),
        .CO({tmp311_fu_126_p2_carry__0_n_9,tmp311_fu_126_p2_carry__0_n_10,tmp311_fu_126_p2_carry__0_n_11,tmp311_fu_126_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(zext_ln78_fu_98_p1[10:7]),
        .O(tmp311_fu_126_p2__0[7:4]),
        .S({tmp311_fu_126_p2_carry__0_i_1__0_n_9,tmp311_fu_126_p2_carry__0_i_2__0_n_9,tmp311_fu_126_p2_carry__0_i_3__0_n_9,tmp311_fu_126_p2_carry__0_i_4__0_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_1__0
       (.I0(zext_ln78_fu_98_p1[10]),
        .I1(vm0_val_int_reg[7]),
        .O(tmp311_fu_126_p2_carry__0_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_2__0
       (.I0(zext_ln78_fu_98_p1[9]),
        .I1(vm0_val_int_reg[6]),
        .O(tmp311_fu_126_p2_carry__0_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_3__0
       (.I0(zext_ln78_fu_98_p1[8]),
        .I1(vm0_val_int_reg[5]),
        .O(tmp311_fu_126_p2_carry__0_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry__0_i_4__0
       (.I0(zext_ln78_fu_98_p1[7]),
        .I1(vm0_val_int_reg[4]),
        .O(tmp311_fu_126_p2_carry__0_i_4__0_n_9));
  CARRY4 tmp311_fu_126_p2_carry__1
       (.CI(tmp311_fu_126_p2_carry__0_n_9),
        .CO(NLW_tmp311_fu_126_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp311_fu_126_p2_carry__1_O_UNCONNECTED[3:1],tmp311_fu_126_p2__0[11]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_1__0
       (.I0(zext_ln78_fu_98_p1[6]),
        .I1(vm0_val_int_reg[3]),
        .O(tmp311_fu_126_p2_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_2__0
       (.I0(zext_ln78_fu_98_p1[5]),
        .I1(vm0_val_int_reg[2]),
        .O(tmp311_fu_126_p2_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_3__0
       (.I0(zext_ln78_fu_98_p1[4]),
        .I1(vm0_val_int_reg[1]),
        .O(tmp311_fu_126_p2_carry_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp311_fu_126_p2_carry_i_4__0
       (.I0(zext_ln78_fu_98_p1[3]),
        .I1(vm0_val_int_reg[0]),
        .O(tmp311_fu_126_p2_carry_i_4__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_2 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[3]),
        .O(\tmp3_reg_341[3]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_3 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[2]),
        .O(\tmp3_reg_341[3]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_4 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[1]),
        .O(\tmp3_reg_341[3]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[3]_i_5 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[0]),
        .O(\tmp3_reg_341[3]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_2 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[7]),
        .O(\tmp3_reg_341[7]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_3 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[6]),
        .O(\tmp3_reg_341[7]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_4 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[5]),
        .O(\tmp3_reg_341[7]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_341[7]_i_5 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(vt2_val_read_reg_311_pp0_iter1_reg[4]),
        .O(\tmp3_reg_341[7]_i_5_n_9 ));
  FDRE \tmp3_reg_341_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[0]),
        .Q(tmp29_cast4_fu_216_p1[1]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[1]),
        .Q(tmp29_cast4_fu_216_p1[2]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[2]),
        .Q(tmp29_cast4_fu_216_p1[3]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[3]),
        .Q(tmp29_cast4_fu_216_p1[4]),
        .R(1'b0));
  CARRY4 \tmp3_reg_341_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp3_reg_341_reg[3]_i_1__0_n_9 ,\tmp3_reg_341_reg[3]_i_1__0_n_10 ,\tmp3_reg_341_reg[3]_i_1__0_n_11 ,\tmp3_reg_341_reg[3]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI(vb2_val_read_reg_298_pp0_iter1_reg[3:0]),
        .O(tmp3_fu_186_p2[3:0]),
        .S({\tmp3_reg_341[3]_i_2_n_9 ,\tmp3_reg_341[3]_i_3_n_9 ,\tmp3_reg_341[3]_i_4_n_9 ,\tmp3_reg_341[3]_i_5_n_9 }));
  FDRE \tmp3_reg_341_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[4]),
        .Q(tmp29_cast4_fu_216_p1[5]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[5]),
        .Q(tmp29_cast4_fu_216_p1[6]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[6]),
        .Q(tmp29_cast4_fu_216_p1[7]),
        .R(1'b0));
  FDRE \tmp3_reg_341_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[7]),
        .Q(tmp29_cast4_fu_216_p1[8]),
        .R(1'b0));
  CARRY4 \tmp3_reg_341_reg[7]_i_1__0 
       (.CI(\tmp3_reg_341_reg[3]_i_1__0_n_9 ),
        .CO({\tmp3_reg_341_reg[7]_i_1__0_n_9 ,\tmp3_reg_341_reg[7]_i_1__0_n_10 ,\tmp3_reg_341_reg[7]_i_1__0_n_11 ,\tmp3_reg_341_reg[7]_i_1__0_n_12 }),
        .CYINIT(1'b0),
        .DI(vb2_val_read_reg_298_pp0_iter1_reg[7:4]),
        .O(tmp3_fu_186_p2[7:4]),
        .S({\tmp3_reg_341[7]_i_2_n_9 ,\tmp3_reg_341[7]_i_3_n_9 ,\tmp3_reg_341[7]_i_4_n_9 ,\tmp3_reg_341[7]_i_5_n_9 }));
  FDRE \tmp3_reg_341_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(tmp3_fu_186_p2[8]),
        .Q(tmp29_cast4_fu_216_p1[9]),
        .R(1'b0));
  CARRY4 \tmp3_reg_341_reg[8]_i_1__0 
       (.CI(\tmp3_reg_341_reg[7]_i_1__0_n_9 ),
        .CO({\NLW_tmp3_reg_341_reg[8]_i_1__0_CO_UNCONNECTED [3:1],tmp3_fu_186_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp3_reg_341_reg[8]_i_1__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \trunc_ln80_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[0]),
        .Q(trunc_ln80_reg_316[0]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[1]),
        .Q(trunc_ln80_reg_316[1]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[2]),
        .Q(trunc_ln80_reg_316[2]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[3]),
        .Q(trunc_ln80_reg_316[3]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[4]),
        .Q(trunc_ln80_reg_316[4]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[5]),
        .Q(trunc_ln80_reg_316[5]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[6]),
        .Q(trunc_ln80_reg_316[6]),
        .R(1'b0));
  FDRE \trunc_ln80_reg_316_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vm0_val_int_reg[7]),
        .Q(trunc_ln80_reg_316[7]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(A00_reg_336[0]),
        .Q(trunc_ln88_reg_351),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [0]),
        .Q(vb0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [1]),
        .Q(vb0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [2]),
        .Q(vb0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [3]),
        .Q(vb0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [4]),
        .Q(vb0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [5]),
        .Q(vb0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [6]),
        .Q(vb0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vb0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vb0_val_int_reg_reg[7]_0 [7]),
        .Q(vb0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[0]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[1]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[2]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[3]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[4]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[5]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[6]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_read_reg_305[7]),
        .Q(vb0_val_read_reg_305_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[0]),
        .Q(vb0_val_read_reg_305[0]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[1]),
        .Q(vb0_val_read_reg_305[1]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[2]),
        .Q(vb0_val_read_reg_305[2]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[3]),
        .Q(vb0_val_read_reg_305[3]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[4]),
        .Q(vb0_val_read_reg_305[4]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[5]),
        .Q(vb0_val_read_reg_305[5]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[6]),
        .Q(vb0_val_read_reg_305[6]),
        .R(1'b0));
  FDRE \vb0_val_read_reg_305_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb0_val_int_reg[7]),
        .Q(vb0_val_read_reg_305[7]),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[0]),
        .Q(\vb2_val_int_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[1]),
        .Q(\vb2_val_int_reg_reg[1]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[2]),
        .Q(\vb2_val_int_reg_reg[2]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[3]),
        .Q(\vb2_val_int_reg_reg[3]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[4]),
        .Q(\vb2_val_int_reg_reg[4]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[5]),
        .Q(\vb2_val_int_reg_reg[5]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[6]),
        .Q(\vb2_val_int_reg_reg[6]_0 ),
        .R(1'b0));
  FDRE \vb2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(Q[7]),
        .Q(\vb2_val_int_reg_reg[7]_0 ),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[0]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[1]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[2]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[3]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[4]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[5]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[6]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298[7]),
        .Q(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .Q(vb2_val_read_reg_298_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[0]_0 ),
        .Q(vb2_val_read_reg_298[0]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[1]_0 ),
        .Q(vb2_val_read_reg_298[1]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[2]_0 ),
        .Q(vb2_val_read_reg_298[2]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[3]_0 ),
        .Q(vb2_val_read_reg_298[3]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[4]_0 ),
        .Q(vb2_val_read_reg_298[4]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[5]_0 ),
        .Q(vb2_val_read_reg_298[5]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[6]_0 ),
        .Q(vb2_val_read_reg_298[6]),
        .R(1'b0));
  FDRE \vb2_val_read_reg_298_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vb2_val_int_reg_reg[7]_0 ),
        .Q(vb2_val_read_reg_298[7]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [0]),
        .Q(vm0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [1]),
        .Q(vm0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [2]),
        .Q(vm0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [3]),
        .Q(vm0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [4]),
        .Q(vm0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [5]),
        .Q(vm0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [6]),
        .Q(vm0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vm0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm0_val_int_reg_reg[7]_0 [7]),
        .Q(vm0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [0]),
        .Q(zext_ln78_fu_98_p1[3]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [1]),
        .Q(zext_ln78_fu_98_p1[4]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [2]),
        .Q(zext_ln78_fu_98_p1[5]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [3]),
        .Q(zext_ln78_fu_98_p1[6]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [4]),
        .Q(zext_ln78_fu_98_p1[7]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [5]),
        .Q(zext_ln78_fu_98_p1[8]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [6]),
        .Q(zext_ln78_fu_98_p1[9]),
        .R(1'b0));
  FDRE \vm2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vm2_val_int_reg_reg[7]_0 [7]),
        .Q(zext_ln78_fu_98_p1[10]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [0]),
        .Q(vt0_val_int_reg[0]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [1]),
        .Q(vt0_val_int_reg[1]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [2]),
        .Q(vt0_val_int_reg[2]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [3]),
        .Q(vt0_val_int_reg[3]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [4]),
        .Q(vt0_val_int_reg[4]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [5]),
        .Q(vt0_val_int_reg[5]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [6]),
        .Q(vt0_val_int_reg[6]),
        .R(1'b0));
  FDRE \vt0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt0_val_int_reg_reg[7]_0 [7]),
        .Q(vt0_val_int_reg[7]),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [0]),
        .Q(\vt2_val_int_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [1]),
        .Q(\vt2_val_int_reg_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [2]),
        .Q(\vt2_val_int_reg_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [3]),
        .Q(\vt2_val_int_reg_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [4]),
        .Q(\vt2_val_int_reg_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [5]),
        .Q(\vt2_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [6]),
        .Q(\vt2_val_int_reg_reg[6]_0 ),
        .R(1'b0));
  FDRE \vt2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vm2_val_int_reg_reg[0]_0 ),
        .D(\vt2_val_int_reg_reg[7]_2 [7]),
        .Q(\vt2_val_int_reg_reg[7]_0 ),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[0]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[1]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[2]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[3]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[4]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[5]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[6]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(vt2_val_read_reg_311[7]),
        .Q(vt2_val_read_reg_311_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg[0]_0 ),
        .Q(vt2_val_read_reg_311[0]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg_n_9_[1] ),
        .Q(vt2_val_read_reg_311[1]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg_n_9_[2] ),
        .Q(vt2_val_read_reg_311[2]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg_n_9_[3] ),
        .Q(vt2_val_read_reg_311[3]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg_n_9_[4] ),
        .Q(vt2_val_read_reg_311[4]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg_n_9_[5] ),
        .Q(vt2_val_read_reg_311[5]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg[6]_0 ),
        .Q(vt2_val_read_reg_311[6]),
        .R(1'b0));
  FDRE \vt2_val_read_reg_311_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\vt2_val_int_reg_reg[7]_0 ),
        .Q(vt2_val_read_reg_311[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFGradientY_16_0_s
   (\trunc_ln162_reg_369_reg[7]_0 ,
    \temp_g_2_reg_364_reg[8]_0 ,
    \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0 ,
    \add_ln168_reg_379_reg[7]_0 ,
    \add_ln168_reg_379_reg[6]_0 ,
    \add_ln168_reg_379_reg[5]_0 ,
    \add_ln168_reg_379_reg[4]_0 ,
    \add_ln168_reg_379_reg[3]_0 ,
    \add_ln168_reg_379_reg[2]_0 ,
    \add_ln168_reg_379_reg[1]_0 ,
    \add_ln166_2_reg_374_reg[0]_0 ,
    ap_clk,
    DI,
    S,
    \add_ln166_2_reg_374_reg[8]_0 ,
    \add_ln166_2_reg_374_reg[8]_1 ,
    \ref_tmp1_reg_775_reg[0] ,
    vb0_val_read_reg_305,
    \add_ln166_2_reg_374_reg[12]_0 ,
    Q,
    \vt1_val_int_reg_reg[7]_0 ,
    vt0_val_int_reg,
    \add_ln168_3_reg_359_reg[7]_0 );
  output [5:0]\trunc_ln162_reg_369_reg[7]_0 ;
  output [0:0]\temp_g_2_reg_364_reg[8]_0 ;
  output \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0 ;
  output \add_ln168_reg_379_reg[7]_0 ;
  output \add_ln168_reg_379_reg[6]_0 ;
  output \add_ln168_reg_379_reg[5]_0 ;
  output \add_ln168_reg_379_reg[4]_0 ;
  output \add_ln168_reg_379_reg[3]_0 ;
  output \add_ln168_reg_379_reg[2]_0 ;
  output \add_ln168_reg_379_reg[1]_0 ;
  output \add_ln166_2_reg_374_reg[0]_0 ;
  input ap_clk;
  input [2:0]DI;
  input [2:0]S;
  input [3:0]\add_ln166_2_reg_374_reg[8]_0 ;
  input [3:0]\add_ln166_2_reg_374_reg[8]_1 ;
  input \ref_tmp1_reg_775_reg[0] ;
  input [7:0]vb0_val_read_reg_305;
  input [1:0]\add_ln166_2_reg_374_reg[12]_0 ;
  input [7:0]Q;
  input [7:0]\vt1_val_int_reg_reg[7]_0 ;
  input [7:0]vt0_val_int_reg;
  input [6:0]\add_ln168_3_reg_359_reg[7]_0 ;

  wire [2:0]DI;
  wire [10:3]M00_fu_252_p3;
  wire [10:3]M01_fu_90_p3;
  wire [7:0]Q;
  wire [2:0]S;
  wire [12:5]add_ln155_3_fu_144_p2;
  wire add_ln155_3_fu_144_p2_carry__0_i_1__1_n_9;
  wire add_ln155_3_fu_144_p2_carry__0_i_2__1_n_9;
  wire add_ln155_3_fu_144_p2_carry__0_i_3__1_n_9;
  wire add_ln155_3_fu_144_p2_carry__0_n_10;
  wire add_ln155_3_fu_144_p2_carry__0_n_11;
  wire add_ln155_3_fu_144_p2_carry__0_n_12;
  wire add_ln155_3_fu_144_p2_carry_i_1__1_n_9;
  wire add_ln155_3_fu_144_p2_carry_i_2__1_n_9;
  wire add_ln155_3_fu_144_p2_carry_i_3__1_n_9;
  wire add_ln155_3_fu_144_p2_carry_i_4_n_9;
  wire add_ln155_3_fu_144_p2_carry_n_10;
  wire add_ln155_3_fu_144_p2_carry_n_11;
  wire add_ln155_3_fu_144_p2_carry_n_12;
  wire add_ln155_3_fu_144_p2_carry_n_9;
  wire [12:3]add_ln155_3_reg_354;
  wire [15:1]add_ln166_2_fu_238_p2;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_10;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_11;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_12;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_i_1__0_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_10;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_11;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_12;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__2_n_11;
  wire add_ln166_2_fu_238_p2__0_carry__2_n_12;
  wire add_ln166_2_fu_238_p2__0_carry_i_7_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_n_10;
  wire add_ln166_2_fu_238_p2__0_carry_n_11;
  wire add_ln166_2_fu_238_p2__0_carry_n_12;
  wire add_ln166_2_fu_238_p2__0_carry_n_9;
  wire [15:0]add_ln166_2_reg_374;
  wire \add_ln166_2_reg_374_reg[0]_0 ;
  wire [1:0]\add_ln166_2_reg_374_reg[12]_0 ;
  wire [3:0]\add_ln166_2_reg_374_reg[8]_0 ;
  wire [3:0]\add_ln166_2_reg_374_reg[8]_1 ;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_1__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_2__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_3__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_4__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_5__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_6_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_7_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_n_10;
  wire add_ln168_3_fu_192_p2__1_carry__0_n_11;
  wire add_ln168_3_fu_192_p2__1_carry__0_n_12;
  wire add_ln168_3_fu_192_p2__1_carry_i_1__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry_i_2__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry_i_3__0_n_9;
  wire add_ln168_3_fu_192_p2__1_carry_n_10;
  wire add_ln168_3_fu_192_p2__1_carry_n_11;
  wire add_ln168_3_fu_192_p2__1_carry_n_12;
  wire add_ln168_3_fu_192_p2__1_carry_n_9;
  wire [7:1]add_ln168_3_reg_359_pp0_iter1_reg;
  wire [6:0]\add_ln168_3_reg_359_reg[7]_0 ;
  wire \add_ln168_3_reg_359_reg_n_9_[1] ;
  wire \add_ln168_3_reg_359_reg_n_9_[2] ;
  wire \add_ln168_3_reg_359_reg_n_9_[3] ;
  wire \add_ln168_3_reg_359_reg_n_9_[4] ;
  wire \add_ln168_3_reg_359_reg_n_9_[5] ;
  wire \add_ln168_3_reg_359_reg_n_9_[6] ;
  wire \add_ln168_3_reg_359_reg_n_9_[7] ;
  wire [7:1]add_ln168_fu_247_p2;
  wire add_ln168_fu_247_p2_carry__0_i_1__0_n_9;
  wire add_ln168_fu_247_p2_carry__0_i_2__0_n_9;
  wire add_ln168_fu_247_p2_carry__0_i_3__0_n_9;
  wire add_ln168_fu_247_p2_carry__0_n_12;
  wire add_ln168_fu_247_p2_carry_i_1__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_2__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_3__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_4__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_5__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_6__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_7__0_n_9;
  wire add_ln168_fu_247_p2_carry_i_8_n_9;
  wire add_ln168_fu_247_p2_carry_n_10;
  wire add_ln168_fu_247_p2_carry_n_11;
  wire add_ln168_fu_247_p2_carry_n_12;
  wire add_ln168_fu_247_p2_carry_n_9;
  wire [7:1]add_ln168_reg_379;
  wire \add_ln168_reg_379_reg[1]_0 ;
  wire \add_ln168_reg_379_reg[2]_0 ;
  wire \add_ln168_reg_379_reg[3]_0 ;
  wire \add_ln168_reg_379_reg[4]_0 ;
  wire \add_ln168_reg_379_reg[5]_0 ;
  wire \add_ln168_reg_379_reg[6]_0 ;
  wire \add_ln168_reg_379_reg[7]_0 ;
  wire ap_clk;
  wire \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0 ;
  wire [6:0]p_0_in;
  wire \ref_tmp1_reg_775[7]_i_3_n_9 ;
  wire \ref_tmp1_reg_775_reg[0] ;
  wire temp_g_2_fu_213_p2__1_carry__0_i_10__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_11__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_12__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_13__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_14__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_15__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_16__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_17__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_18__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_1__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_2__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_3__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_4__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_5__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_6__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_7__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_8__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_9__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_n_10;
  wire temp_g_2_fu_213_p2__1_carry__0_n_11;
  wire temp_g_2_fu_213_p2__1_carry__0_n_12;
  wire temp_g_2_fu_213_p2__1_carry__0_n_13;
  wire temp_g_2_fu_213_p2__1_carry__0_n_14;
  wire temp_g_2_fu_213_p2__1_carry__0_n_15;
  wire temp_g_2_fu_213_p2__1_carry__0_n_16;
  wire temp_g_2_fu_213_p2__1_carry__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_1__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_2__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_3__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_4__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_5__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_6__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_7__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_8__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_n_10;
  wire temp_g_2_fu_213_p2__1_carry__1_n_11;
  wire temp_g_2_fu_213_p2__1_carry__1_n_12;
  wire temp_g_2_fu_213_p2__1_carry__1_n_13;
  wire temp_g_2_fu_213_p2__1_carry__1_n_14;
  wire temp_g_2_fu_213_p2__1_carry__1_n_15;
  wire temp_g_2_fu_213_p2__1_carry__1_n_16;
  wire temp_g_2_fu_213_p2__1_carry__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_i_1__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_i_2__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_n_12;
  wire temp_g_2_fu_213_p2__1_carry__2_n_15;
  wire temp_g_2_fu_213_p2__1_carry__2_n_16;
  wire temp_g_2_fu_213_p2__1_carry_i_10__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_11__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_1__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_2__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_3__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_4__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_5__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_6__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_7__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_8__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_9__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_n_10;
  wire temp_g_2_fu_213_p2__1_carry_n_11;
  wire temp_g_2_fu_213_p2__1_carry_n_12;
  wire temp_g_2_fu_213_p2__1_carry_n_13;
  wire temp_g_2_fu_213_p2__1_carry_n_14;
  wire temp_g_2_fu_213_p2__1_carry_n_15;
  wire temp_g_2_fu_213_p2__1_carry_n_16;
  wire temp_g_2_fu_213_p2__1_carry_n_9;
  wire [14:9]temp_g_2_reg_364;
  wire [0:0]\temp_g_2_reg_364_reg[8]_0 ;
  wire temp_g_fu_272_p2__1_carry__0_i_1__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_2__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_3__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_4__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_5__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_6__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_7__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_8__1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_n_10;
  wire temp_g_fu_272_p2__1_carry__0_n_11;
  wire temp_g_fu_272_p2__1_carry__0_n_12;
  wire temp_g_fu_272_p2__1_carry__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_1__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_2__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_3__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_4__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_5__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_6__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_7__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_8__1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_n_10;
  wire temp_g_fu_272_p2__1_carry__1_n_11;
  wire temp_g_fu_272_p2__1_carry__1_n_12;
  wire temp_g_fu_272_p2__1_carry__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_1__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_2__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_3__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_4__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_5__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_6__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_7__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_n_10;
  wire temp_g_fu_272_p2__1_carry__2_n_11;
  wire temp_g_fu_272_p2__1_carry__2_n_12;
  wire temp_g_fu_272_p2__1_carry_i_1__1_n_9;
  wire temp_g_fu_272_p2__1_carry_i_2__1_n_9;
  wire temp_g_fu_272_p2__1_carry_i_3__1_n_9;
  wire temp_g_fu_272_p2__1_carry_n_10;
  wire temp_g_fu_272_p2__1_carry_n_11;
  wire temp_g_fu_272_p2__1_carry_n_12;
  wire temp_g_fu_272_p2__1_carry_n_9;
  wire [13:0]tmp361_fu_128_p2;
  wire tmp361_fu_128_p2_carry__0_i_1__1_n_9;
  wire tmp361_fu_128_p2_carry__0_i_2__1_n_9;
  wire tmp361_fu_128_p2_carry__0_i_3__1_n_9;
  wire tmp361_fu_128_p2_carry__0_i_4__1_n_9;
  wire tmp361_fu_128_p2_carry__0_n_10;
  wire tmp361_fu_128_p2_carry__0_n_11;
  wire tmp361_fu_128_p2_carry__0_n_12;
  wire tmp361_fu_128_p2_carry__0_n_9;
  wire tmp361_fu_128_p2_carry_i_1__1_n_9;
  wire tmp361_fu_128_p2_carry_i_2__1_n_9;
  wire tmp361_fu_128_p2_carry_i_3__1_n_9;
  wire tmp361_fu_128_p2_carry_i_4__1_n_9;
  wire tmp361_fu_128_p2_carry_n_10;
  wire tmp361_fu_128_p2_carry_n_11;
  wire tmp361_fu_128_p2_carry_n_12;
  wire tmp361_fu_128_p2_carry_n_9;
  wire [13:7]tmp361_reg_349;
  wire [13:7]tmp361_reg_349_pp0_iter1_reg;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2_n_9 ;
  wire [14:1]tmp5_fu_259_p3;
  wire [7:7]tmp_9_fu_285_p4;
  wire [6:0]tmp_9_fu_285_p4__0;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ;
  wire [1:0]trunc_ln162_reg_369;
  wire \trunc_ln162_reg_369[0]_i_1__1_n_9 ;
  wire [5:0]\trunc_ln162_reg_369_reg[7]_0 ;
  wire [7:3]trunc_ln6_fu_154_p3;
  wire [7:0]vb0_val_read_reg_305;
  wire \vb1_val_int_reg_reg_n_9_[5] ;
  wire \vb1_val_int_reg_reg_n_9_[6] ;
  wire \vb1_val_int_reg_reg_n_9_[7] ;
  wire [7:0]vt0_val_int_reg;
  wire [7:0]vt0_val_read_reg_333;
  wire [7:0]\vt1_val_int_reg_reg[7]_0 ;
  wire [3:3]NLW_add_ln155_3_fu_144_p2_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln166_2_fu_238_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln166_2_fu_238_p2__0_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_add_ln168_3_fu_192_p2__1_carry_O_UNCONNECTED;
  wire [3:3]NLW_add_ln168_3_fu_192_p2__1_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln168_fu_247_p2_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln168_fu_247_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED;

  CARRY4 add_ln155_3_fu_144_p2_carry
       (.CI(1'b0),
        .CO({add_ln155_3_fu_144_p2_carry_n_9,add_ln155_3_fu_144_p2_carry_n_10,add_ln155_3_fu_144_p2_carry_n_11,add_ln155_3_fu_144_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({M01_fu_90_p3[7:5],1'b0}),
        .O(add_ln155_3_fu_144_p2[8:5]),
        .S({add_ln155_3_fu_144_p2_carry_i_1__1_n_9,add_ln155_3_fu_144_p2_carry_i_2__1_n_9,add_ln155_3_fu_144_p2_carry_i_3__1_n_9,add_ln155_3_fu_144_p2_carry_i_4_n_9}));
  CARRY4 add_ln155_3_fu_144_p2_carry__0
       (.CI(add_ln155_3_fu_144_p2_carry_n_9),
        .CO({NLW_add_ln155_3_fu_144_p2_carry__0_CO_UNCONNECTED[3],add_ln155_3_fu_144_p2_carry__0_n_10,add_ln155_3_fu_144_p2_carry__0_n_11,add_ln155_3_fu_144_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,M01_fu_90_p3[10:8]}),
        .O(add_ln155_3_fu_144_p2[12:9]),
        .S({1'b1,add_ln155_3_fu_144_p2_carry__0_i_1__1_n_9,add_ln155_3_fu_144_p2_carry__0_i_2__1_n_9,add_ln155_3_fu_144_p2_carry__0_i_3__1_n_9}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln155_3_fu_144_p2_carry__0_i_1__1
       (.I0(M01_fu_90_p3[10]),
        .O(add_ln155_3_fu_144_p2_carry__0_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry__0_i_2__1
       (.I0(M01_fu_90_p3[9]),
        .I1(M01_fu_90_p3[10]),
        .O(add_ln155_3_fu_144_p2_carry__0_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry__0_i_3__1
       (.I0(M01_fu_90_p3[8]),
        .I1(M01_fu_90_p3[9]),
        .O(add_ln155_3_fu_144_p2_carry__0_i_3__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry_i_1__1
       (.I0(M01_fu_90_p3[7]),
        .I1(M01_fu_90_p3[8]),
        .O(add_ln155_3_fu_144_p2_carry_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry_i_2__1
       (.I0(M01_fu_90_p3[6]),
        .I1(M01_fu_90_p3[7]),
        .O(add_ln155_3_fu_144_p2_carry_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln155_3_fu_144_p2_carry_i_3__1
       (.I0(M01_fu_90_p3[5]),
        .I1(M01_fu_90_p3[6]),
        .O(add_ln155_3_fu_144_p2_carry_i_3__1_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln155_3_fu_144_p2_carry_i_4
       (.I0(M01_fu_90_p3[5]),
        .O(add_ln155_3_fu_144_p2_carry_i_4_n_9));
  FDRE \add_ln155_3_reg_354_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[10]),
        .Q(add_ln155_3_reg_354[10]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[11]),
        .Q(add_ln155_3_reg_354[11]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[12]),
        .Q(add_ln155_3_reg_354[12]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(M01_fu_90_p3[3]),
        .Q(add_ln155_3_reg_354[3]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(M01_fu_90_p3[4]),
        .Q(add_ln155_3_reg_354[4]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[5]),
        .Q(add_ln155_3_reg_354[5]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[6]),
        .Q(add_ln155_3_reg_354[6]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[7]),
        .Q(add_ln155_3_reg_354[7]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[8]),
        .Q(add_ln155_3_reg_354[8]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln155_3_fu_144_p2[9]),
        .Q(add_ln155_3_reg_354[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry
       (.CI(1'b0),
        .CO({add_ln166_2_fu_238_p2__0_carry_n_9,add_ln166_2_fu_238_p2__0_carry_n_10,add_ln166_2_fu_238_p2__0_carry_n_11,add_ln166_2_fu_238_p2__0_carry_n_12}),
        .CYINIT(1'b0),
        .DI({DI,trunc_ln162_reg_369[1]}),
        .O(add_ln166_2_fu_238_p2[4:1]),
        .S({S,add_ln166_2_fu_238_p2__0_carry_i_7_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry__0
       (.CI(add_ln166_2_fu_238_p2__0_carry_n_9),
        .CO({add_ln166_2_fu_238_p2__0_carry__0_n_9,add_ln166_2_fu_238_p2__0_carry__0_n_10,add_ln166_2_fu_238_p2__0_carry__0_n_11,add_ln166_2_fu_238_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(\add_ln166_2_reg_374_reg[8]_0 ),
        .O(add_ln166_2_fu_238_p2[8:5]),
        .S(\add_ln166_2_reg_374_reg[8]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry__1
       (.CI(add_ln166_2_fu_238_p2__0_carry__0_n_9),
        .CO({add_ln166_2_fu_238_p2__0_carry__1_n_9,add_ln166_2_fu_238_p2__0_carry__1_n_10,add_ln166_2_fu_238_p2__0_carry__1_n_11,add_ln166_2_fu_238_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,temp_g_2_reg_364[9]}),
        .O(add_ln166_2_fu_238_p2[12:9]),
        .S({temp_g_2_reg_364[12:10],add_ln166_2_fu_238_p2__0_carry__1_i_1__0_n_9}));
  LUT3 #(
    .INIT(8'h78)) 
    add_ln166_2_fu_238_p2__0_carry__1_i_1__0
       (.I0(\add_ln166_2_reg_374_reg[12]_0 [1]),
        .I1(\temp_g_2_reg_364_reg[8]_0 ),
        .I2(temp_g_2_reg_364[9]),
        .O(add_ln166_2_fu_238_p2__0_carry__1_i_1__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry__2
       (.CI(add_ln166_2_fu_238_p2__0_carry__1_n_9),
        .CO({NLW_add_ln166_2_fu_238_p2__0_carry__2_CO_UNCONNECTED[3:2],add_ln166_2_fu_238_p2__0_carry__2_n_11,add_ln166_2_fu_238_p2__0_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln166_2_fu_238_p2__0_carry__2_O_UNCONNECTED[3],add_ln166_2_fu_238_p2[15:13]}),
        .S({1'b0,temp_g_2_reg_364[14],temp_g_2_reg_364[14:13]}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln166_2_fu_238_p2__0_carry_i_7
       (.I0(trunc_ln162_reg_369[1]),
        .I1(\add_ln166_2_reg_374_reg[12]_0 [0]),
        .O(add_ln166_2_fu_238_p2__0_carry_i_7_n_9));
  FDRE \add_ln166_2_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln162_reg_369[0]),
        .Q(add_ln166_2_reg_374[0]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[10]),
        .Q(add_ln166_2_reg_374[10]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[11]),
        .Q(add_ln166_2_reg_374[11]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[12]),
        .Q(add_ln166_2_reg_374[12]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[13]),
        .Q(add_ln166_2_reg_374[13]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[14]),
        .Q(add_ln166_2_reg_374[14]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[15]),
        .Q(add_ln166_2_reg_374[15]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[1]),
        .Q(add_ln166_2_reg_374[1]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[2]),
        .Q(add_ln166_2_reg_374[2]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[3]),
        .Q(add_ln166_2_reg_374[3]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[4]),
        .Q(add_ln166_2_reg_374[4]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[5]),
        .Q(add_ln166_2_reg_374[5]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[6]),
        .Q(add_ln166_2_reg_374[6]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[7]),
        .Q(add_ln166_2_reg_374[7]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[8]),
        .Q(add_ln166_2_reg_374[8]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln166_2_fu_238_p2[9]),
        .Q(add_ln166_2_reg_374[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln168_3_fu_192_p2__1_carry
       (.CI(1'b0),
        .CO({add_ln168_3_fu_192_p2__1_carry_n_9,add_ln168_3_fu_192_p2__1_carry_n_10,add_ln168_3_fu_192_p2__1_carry_n_11,add_ln168_3_fu_192_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({tmp361_fu_128_p2[2:0],1'b0}),
        .O({p_0_in[2:0],NLW_add_ln168_3_fu_192_p2__1_carry_O_UNCONNECTED[0]}),
        .S({add_ln168_3_fu_192_p2__1_carry_i_1__0_n_9,add_ln168_3_fu_192_p2__1_carry_i_2__0_n_9,add_ln168_3_fu_192_p2__1_carry_i_3__0_n_9,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln168_3_fu_192_p2__1_carry__0
       (.CI(add_ln168_3_fu_192_p2__1_carry_n_9),
        .CO({NLW_add_ln168_3_fu_192_p2__1_carry__0_CO_UNCONNECTED[3],add_ln168_3_fu_192_p2__1_carry__0_n_10,add_ln168_3_fu_192_p2__1_carry__0_n_11,add_ln168_3_fu_192_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln168_3_fu_192_p2__1_carry__0_i_1__0_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_2__0_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_3__0_n_9}),
        .O(p_0_in[6:3]),
        .S({add_ln168_3_fu_192_p2__1_carry__0_i_4__0_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_5__0_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_6_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_7_n_9}));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_1__0
       (.I0(\add_ln168_3_reg_359_reg[7]_0 [4]),
        .I1(trunc_ln6_fu_154_p3[5]),
        .I2(tmp361_fu_128_p2[4]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_1__0_n_9));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_2__0
       (.I0(\add_ln168_3_reg_359_reg[7]_0 [3]),
        .I1(trunc_ln6_fu_154_p3[4]),
        .I2(tmp361_fu_128_p2[3]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_2__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_3__0
       (.I0(tmp361_fu_128_p2[3]),
        .I1(\add_ln168_3_reg_359_reg[7]_0 [3]),
        .I2(trunc_ln6_fu_154_p3[4]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_3__0_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_4__0
       (.I0(tmp361_fu_128_p2[5]),
        .I1(trunc_ln6_fu_154_p3[6]),
        .I2(\add_ln168_3_reg_359_reg[7]_0 [5]),
        .I3(trunc_ln6_fu_154_p3[7]),
        .I4(\add_ln168_3_reg_359_reg[7]_0 [6]),
        .I5(tmp361_fu_128_p2[6]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_5__0
       (.I0(add_ln168_3_fu_192_p2__1_carry__0_i_1__0_n_9),
        .I1(trunc_ln6_fu_154_p3[6]),
        .I2(\add_ln168_3_reg_359_reg[7]_0 [5]),
        .I3(tmp361_fu_128_p2[5]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_5__0_n_9));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_6
       (.I0(\add_ln168_3_reg_359_reg[7]_0 [4]),
        .I1(trunc_ln6_fu_154_p3[5]),
        .I2(tmp361_fu_128_p2[4]),
        .I3(add_ln168_3_fu_192_p2__1_carry__0_i_2__0_n_9),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair71" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_7
       (.I0(\add_ln168_3_reg_359_reg[7]_0 [3]),
        .I1(trunc_ln6_fu_154_p3[4]),
        .I2(tmp361_fu_128_p2[3]),
        .I3(trunc_ln6_fu_154_p3[3]),
        .I4(\add_ln168_3_reg_359_reg[7]_0 [2]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_7_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln168_3_fu_192_p2__1_carry_i_1__0
       (.I0(\add_ln168_3_reg_359_reg[7]_0 [2]),
        .I1(trunc_ln6_fu_154_p3[3]),
        .I2(tmp361_fu_128_p2[2]),
        .O(add_ln168_3_fu_192_p2__1_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln168_3_fu_192_p2__1_carry_i_2__0
       (.I0(tmp361_fu_128_p2[1]),
        .I1(\add_ln168_3_reg_359_reg[7]_0 [1]),
        .O(add_ln168_3_fu_192_p2__1_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln168_3_fu_192_p2__1_carry_i_3__0
       (.I0(tmp361_fu_128_p2[0]),
        .I1(\add_ln168_3_reg_359_reg[7]_0 [0]),
        .O(add_ln168_3_fu_192_p2__1_carry_i_3__0_n_9));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[1] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[2] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[3] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[4] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[5] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[6] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln168_3_reg_359_reg_n_9_[7] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln168_fu_247_p2_carry
       (.CI(1'b0),
        .CO({add_ln168_fu_247_p2_carry_n_9,add_ln168_fu_247_p2_carry_n_10,add_ln168_fu_247_p2_carry_n_11,add_ln168_fu_247_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln168_fu_247_p2_carry_i_1__0_n_9,add_ln168_fu_247_p2_carry_i_2__0_n_9,add_ln168_fu_247_p2_carry_i_3__0_n_9,add_ln168_fu_247_p2_carry_i_4__0_n_9}),
        .O(add_ln168_fu_247_p2[5:2]),
        .S({add_ln168_fu_247_p2_carry_i_5__0_n_9,add_ln168_fu_247_p2_carry_i_6__0_n_9,add_ln168_fu_247_p2_carry_i_7__0_n_9,add_ln168_fu_247_p2_carry_i_8_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln168_fu_247_p2_carry__0
       (.CI(add_ln168_fu_247_p2_carry_n_9),
        .CO({NLW_add_ln168_fu_247_p2_carry__0_CO_UNCONNECTED[3:1],add_ln168_fu_247_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln168_fu_247_p2_carry__0_i_1__0_n_9}),
        .O({NLW_add_ln168_fu_247_p2_carry__0_O_UNCONNECTED[3:2],add_ln168_fu_247_p2[7:6]}),
        .S({1'b0,1'b0,add_ln168_fu_247_p2_carry__0_i_2__0_n_9,add_ln168_fu_247_p2_carry__0_i_3__0_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln168_fu_247_p2_carry__0_i_1__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [3]),
        .O(add_ln168_fu_247_p2_carry__0_i_1__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln168_fu_247_p2_carry__0_i_2__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[6]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [4]),
        .I2(\trunc_ln162_reg_369_reg[7]_0 [5]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[7]),
        .O(add_ln168_fu_247_p2_carry__0_i_2__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln168_fu_247_p2_carry__0_i_3__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [3]),
        .I2(\trunc_ln162_reg_369_reg[7]_0 [4]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[6]),
        .O(add_ln168_fu_247_p2_carry__0_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln168_fu_247_p2_carry_i_1__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [2]),
        .O(add_ln168_fu_247_p2_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln168_fu_247_p2_carry_i_2__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [1]),
        .O(add_ln168_fu_247_p2_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln168_fu_247_p2_carry_i_3__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [0]),
        .O(add_ln168_fu_247_p2_carry_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln168_fu_247_p2_carry_i_4__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[1]),
        .O(add_ln168_fu_247_p2_carry_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln168_fu_247_p2_carry_i_5__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [2]),
        .I2(\trunc_ln162_reg_369_reg[7]_0 [3]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .O(add_ln168_fu_247_p2_carry_i_5__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln168_fu_247_p2_carry_i_6__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [1]),
        .I2(\trunc_ln162_reg_369_reg[7]_0 [2]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .O(add_ln168_fu_247_p2_carry_i_6__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln168_fu_247_p2_carry_i_7__0
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .I1(\trunc_ln162_reg_369_reg[7]_0 [0]),
        .I2(\trunc_ln162_reg_369_reg[7]_0 [1]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .O(add_ln168_fu_247_p2_carry_i_7__0_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln168_fu_247_p2_carry_i_8
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[1]),
        .I2(\trunc_ln162_reg_369_reg[7]_0 [0]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .O(add_ln168_fu_247_p2_carry_i_8_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln168_reg_379[1]_i_1 
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[1]),
        .I1(trunc_ln162_reg_369[1]),
        .O(add_ln168_fu_247_p2[1]));
  FDRE \add_ln168_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[1]),
        .Q(add_ln168_reg_379[1]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[2]),
        .Q(add_ln168_reg_379[2]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[3]),
        .Q(add_ln168_reg_379[3]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[4]),
        .Q(add_ln168_reg_379[4]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[5]),
        .Q(add_ln168_reg_379[5]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[6]),
        .Q(add_ln168_reg_379[6]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln168_fu_247_p2[7]),
        .Q(add_ln168_reg_379[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[0]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln166_2_reg_374[0]),
        .O(\add_ln166_2_reg_374_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[1]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[1]),
        .O(\add_ln168_reg_379_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[2]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[2]),
        .O(\add_ln168_reg_379_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[3]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[3]),
        .O(\add_ln168_reg_379_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[4]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[4]),
        .O(\add_ln168_reg_379_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[5]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[5]),
        .O(\add_ln168_reg_379_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[6]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[6]),
        .O(\add_ln168_reg_379_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \ref_tmp1_reg_775[7]_i_1 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(\ref_tmp1_reg_775_reg[0] ),
        .O(\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ref_tmp1_reg_775[7]_i_2 
       (.I0(tmp_9_fu_285_p4),
        .I1(\ref_tmp1_reg_775[7]_i_3_n_9 ),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(add_ln168_reg_379[7]),
        .O(\add_ln168_reg_379_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ref_tmp1_reg_775[7]_i_3 
       (.I0(tmp_9_fu_285_p4__0[0]),
        .I1(tmp_9_fu_285_p4__0[1]),
        .I2(tmp_9_fu_285_p4__0[2]),
        .I3(tmp_9_fu_285_p4__0[3]),
        .I4(tmp_9_fu_285_p4__0[4]),
        .I5(tmp_9_fu_285_p4__0[5]),
        .O(\ref_tmp1_reg_775[7]_i_3_n_9 ));
  CARRY4 temp_g_2_fu_213_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_2_fu_213_p2__1_carry_n_9,temp_g_2_fu_213_p2__1_carry_n_10,temp_g_2_fu_213_p2__1_carry_n_11,temp_g_2_fu_213_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry_i_1__1_n_9,temp_g_2_fu_213_p2__1_carry_i_2__1_n_9,temp_g_2_fu_213_p2__1_carry_i_3__1_n_9,1'b0}),
        .O({temp_g_2_fu_213_p2__1_carry_n_13,temp_g_2_fu_213_p2__1_carry_n_14,temp_g_2_fu_213_p2__1_carry_n_15,temp_g_2_fu_213_p2__1_carry_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry_i_4__1_n_9,temp_g_2_fu_213_p2__1_carry_i_5__1_n_9,temp_g_2_fu_213_p2__1_carry_i_6__1_n_9,temp_g_2_fu_213_p2__1_carry_i_7__1_n_9}));
  CARRY4 temp_g_2_fu_213_p2__1_carry__0
       (.CI(temp_g_2_fu_213_p2__1_carry_n_9),
        .CO({temp_g_2_fu_213_p2__1_carry__0_n_9,temp_g_2_fu_213_p2__1_carry__0_n_10,temp_g_2_fu_213_p2__1_carry__0_n_11,temp_g_2_fu_213_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry__0_i_1__1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_2__1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_3__1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_4__1_n_9}),
        .O({temp_g_2_fu_213_p2__1_carry__0_n_13,temp_g_2_fu_213_p2__1_carry__0_n_14,temp_g_2_fu_213_p2__1_carry__0_n_15,temp_g_2_fu_213_p2__1_carry__0_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry__0_i_5__1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_6__1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_7__1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_8__1_n_9}));
  LUT6 #(
    .INIT(64'hE0F808EF08EFE0F8)) 
    temp_g_2_fu_213_p2__1_carry__0_i_10__1
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[6]),
        .I4(add_ln155_3_reg_354[6]),
        .I5(vt0_val_read_reg_333[6]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_10__1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_11__1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_11__1_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_12__1
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[5]),
        .I4(vt0_val_read_reg_333[5]),
        .I5(add_ln155_3_reg_354[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_12__1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_13__1
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_13__1_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_14__1
       (.I0(vt0_val_read_reg_333[3]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(vb0_val_read_reg_305[4]),
        .I4(add_ln155_3_reg_354[4]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_14__1_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_15__1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[7]),
        .I4(vt0_val_read_reg_333[7]),
        .I5(add_ln155_3_reg_354[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_15__1_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_16__1
       (.I0(add_ln155_3_reg_354[7]),
        .I1(vt0_val_read_reg_333[7]),
        .I2(vb0_val_read_reg_305[7]),
        .I3(vt0_val_read_reg_333[5]),
        .I4(add_ln155_3_reg_354[6]),
        .I5(vt0_val_read_reg_333[6]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_16__1_n_9));
  LUT6 #(
    .INIT(64'h6996696969699669)) 
    temp_g_2_fu_213_p2__1_carry__0_i_17__1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vb0_val_read_reg_305[6]),
        .I3(vt0_val_read_reg_333[5]),
        .I4(add_ln155_3_reg_354[5]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_17__1_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_18__1
       (.I0(add_ln155_3_reg_354[5]),
        .I1(vt0_val_read_reg_333[5]),
        .I2(vb0_val_read_reg_305[5]),
        .I3(vt0_val_read_reg_333[3]),
        .I4(add_ln155_3_reg_354[4]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_18__1_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_1__1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[7]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_9__1_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_10__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_1__1_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_2__1
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[6]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_11__1_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_12__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_2__1_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_3__1
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[5]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_13__1_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_14__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_3__1_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_2_fu_213_p2__1_carry__0_i_4__1
       (.I0(temp_g_2_fu_213_p2__1_carry_i_8__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry_i_9__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_4__1_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_5__1
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_1__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_15__1_n_9),
        .I2(add_ln155_3_reg_354[8]),
        .I3(vt0_val_read_reg_333[6]),
        .I4(add_ln155_3_reg_354[7]),
        .I5(vt0_val_read_reg_333[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_5__1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_6__1
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_2__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_10__1_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_16__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_6__1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_7__1
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_3__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_12__1_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_17__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_7__1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_8__1
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_4__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_14__1_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_18__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_8__1_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_9__1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(vt0_val_read_reg_333[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_9__1_n_9));
  CARRY4 temp_g_2_fu_213_p2__1_carry__1
       (.CI(temp_g_2_fu_213_p2__1_carry__0_n_9),
        .CO({temp_g_2_fu_213_p2__1_carry__1_n_9,temp_g_2_fu_213_p2__1_carry__1_n_10,temp_g_2_fu_213_p2__1_carry__1_n_11,temp_g_2_fu_213_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry__1_i_1__1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_2__1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_3__1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_4__1_n_9}),
        .O({temp_g_2_fu_213_p2__1_carry__1_n_13,temp_g_2_fu_213_p2__1_carry__1_n_14,temp_g_2_fu_213_p2__1_carry__1_n_15,temp_g_2_fu_213_p2__1_carry__1_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry__1_i_5__1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_6__1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_7__1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_8__1_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry__1_i_1__1
       (.I0(add_ln155_3_reg_354[11]),
        .I1(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_1__1_n_9));
  LUT4 #(
    .INIT(16'h0700)) 
    temp_g_2_fu_213_p2__1_carry__1_i_2__1
       (.I0(vt0_val_read_reg_333[7]),
        .I1(add_ln155_3_reg_354[8]),
        .I2(add_ln155_3_reg_354[9]),
        .I3(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_2__1_n_9));
  LUT5 #(
    .INIT(32'h00071000)) 
    temp_g_2_fu_213_p2__1_carry__1_i_3__1
       (.I0(add_ln155_3_reg_354[7]),
        .I1(vt0_val_read_reg_333[6]),
        .I2(vt0_val_read_reg_333[7]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(add_ln155_3_reg_354[9]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_3__1_n_9));
  LUT5 #(
    .INIT(32'h0000BD42)) 
    temp_g_2_fu_213_p2__1_carry__1_i_4__1
       (.I0(vt0_val_read_reg_333[7]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(vt0_val_read_reg_333[6]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_15__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_4__1_n_9));
  LUT3 #(
    .INIT(8'h93)) 
    temp_g_2_fu_213_p2__1_carry__1_i_5__1
       (.I0(add_ln155_3_reg_354[10]),
        .I1(add_ln155_3_reg_354[12]),
        .I2(add_ln155_3_reg_354[11]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_5__1_n_9));
  LUT5 #(
    .INIT(32'hEA1500FF)) 
    temp_g_2_fu_213_p2__1_carry__1_i_6__1
       (.I0(add_ln155_3_reg_354[9]),
        .I1(add_ln155_3_reg_354[8]),
        .I2(vt0_val_read_reg_333[7]),
        .I3(add_ln155_3_reg_354[11]),
        .I4(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_6__1_n_9));
  LUT6 #(
    .INIT(64'hFEF0F080010F0F7F)) 
    temp_g_2_fu_213_p2__1_carry__1_i_7__1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(add_ln155_3_reg_354[9]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(vt0_val_read_reg_333[7]),
        .I5(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_7__1_n_9));
  LUT6 #(
    .INIT(64'h9666966996696669)) 
    temp_g_2_fu_213_p2__1_carry__1_i_8__1
       (.I0(temp_g_2_fu_213_p2__1_carry__1_i_4__1_n_9),
        .I1(add_ln155_3_reg_354[9]),
        .I2(add_ln155_3_reg_354[8]),
        .I3(vt0_val_read_reg_333[7]),
        .I4(vt0_val_read_reg_333[6]),
        .I5(add_ln155_3_reg_354[7]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_8__1_n_9));
  CARRY4 temp_g_2_fu_213_p2__1_carry__2
       (.CI(temp_g_2_fu_213_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED[3:1],temp_g_2_fu_213_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,temp_g_2_fu_213_p2__1_carry__2_i_1__1_n_9}),
        .O({NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED[3:2],temp_g_2_fu_213_p2__1_carry__2_n_15,temp_g_2_fu_213_p2__1_carry__2_n_16}),
        .S({1'b0,1'b0,1'b1,temp_g_2_fu_213_p2__1_carry__2_i_2__1_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry__2_i_1__1
       (.I0(add_ln155_3_reg_354[12]),
        .I1(add_ln155_3_reg_354[11]),
        .O(temp_g_2_fu_213_p2__1_carry__2_i_1__1_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    temp_g_2_fu_213_p2__1_carry__2_i_2__1
       (.I0(add_ln155_3_reg_354[11]),
        .I1(add_ln155_3_reg_354[12]),
        .O(temp_g_2_fu_213_p2__1_carry__2_i_2__1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry_i_10__1
       (.I0(vt0_val_read_reg_333[3]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_10__1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    temp_g_2_fu_213_p2__1_carry_i_11__1
       (.I0(vt0_val_read_reg_333[2]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[2]),
        .I4(vb0_val_read_reg_305[3]),
        .O(temp_g_2_fu_213_p2__1_carry_i_11__1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_2_fu_213_p2__1_carry_i_1__1
       (.I0(temp_g_2_fu_213_p2__1_carry_i_8__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry_i_9__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_1__1_n_9));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h47D7)) 
    temp_g_2_fu_213_p2__1_carry_i_2__1
       (.I0(vb0_val_read_reg_305[2]),
        .I1(vt0_val_read_reg_333[2]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[0]),
        .O(temp_g_2_fu_213_p2__1_carry_i_2__1_n_9));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'hED8D)) 
    temp_g_2_fu_213_p2__1_carry_i_3__1
       (.I0(vt0_val_read_reg_333[1]),
        .I1(vb0_val_read_reg_305[1]),
        .I2(vt0_val_read_reg_333[0]),
        .I3(vb0_val_read_reg_305[0]),
        .O(temp_g_2_fu_213_p2__1_carry_i_3__1_n_9));
  LUT6 #(
    .INIT(64'h559595AA6A555595)) 
    temp_g_2_fu_213_p2__1_carry_i_4__1
       (.I0(temp_g_2_fu_213_p2__1_carry_i_9__1_n_9),
        .I1(vt0_val_read_reg_333[2]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vb0_val_read_reg_305[2]),
        .I4(vb0_val_read_reg_305[3]),
        .I5(temp_g_2_fu_213_p2__1_carry_i_10__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_4__1_n_9));
  LUT4 #(
    .INIT(16'h6999)) 
    temp_g_2_fu_213_p2__1_carry_i_5__1
       (.I0(temp_g_2_fu_213_p2__1_carry_i_2__1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry_i_11__1_n_9),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_5__1_n_9));
  (* HLUTNM = "lutpair58" *) 
  LUT5 #(
    .INIT(32'h66969969)) 
    temp_g_2_fu_213_p2__1_carry_i_6__1
       (.I0(vb0_val_read_reg_305[2]),
        .I1(vt0_val_read_reg_333[2]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[0]),
        .I4(temp_g_2_fu_213_p2__1_carry_i_3__1_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_6__1_n_9));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    temp_g_2_fu_213_p2__1_carry_i_7__1
       (.I0(vt0_val_read_reg_333[1]),
        .I1(vb0_val_read_reg_305[1]),
        .I2(vt0_val_read_reg_333[0]),
        .I3(vb0_val_read_reg_305[0]),
        .O(temp_g_2_fu_213_p2__1_carry_i_7__1_n_9));
  LUT6 #(
    .INIT(64'h14414114C33C3CC3)) 
    temp_g_2_fu_213_p2__1_carry_i_8__1
       (.I0(vt0_val_read_reg_333[1]),
        .I1(vb0_val_read_reg_305[3]),
        .I2(vb0_val_read_reg_305[2]),
        .I3(vt0_val_read_reg_333[3]),
        .I4(add_ln155_3_reg_354[3]),
        .I5(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_8__1_n_9));
  LUT6 #(
    .INIT(64'h9696966969969696)) 
    temp_g_2_fu_213_p2__1_carry_i_9__1
       (.I0(vb0_val_read_reg_305[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vt0_val_read_reg_333[2]),
        .I4(add_ln155_3_reg_354[3]),
        .I5(vt0_val_read_reg_333[3]),
        .O(temp_g_2_fu_213_p2__1_carry_i_9__1_n_9));
  FDRE \temp_g_2_reg_364_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_15),
        .Q(temp_g_2_reg_364[10]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_14),
        .Q(temp_g_2_reg_364[11]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_13),
        .Q(temp_g_2_reg_364[12]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__2_n_16),
        .Q(temp_g_2_reg_364[13]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__2_n_15),
        .Q(temp_g_2_reg_364[14]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_13),
        .Q(\temp_g_2_reg_364_reg[8]_0 ),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_16),
        .Q(temp_g_2_reg_364[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_fu_272_p2__1_carry_n_9,temp_g_fu_272_p2__1_carry_n_10,temp_g_fu_272_p2__1_carry_n_11,temp_g_fu_272_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln166_2_reg_374[3:1],1'b0}),
        .O(NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_272_p2__1_carry_i_1__1_n_9,temp_g_fu_272_p2__1_carry_i_2__1_n_9,temp_g_fu_272_p2__1_carry_i_3__1_n_9,add_ln166_2_reg_374[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__0
       (.CI(temp_g_fu_272_p2__1_carry_n_9),
        .CO({temp_g_fu_272_p2__1_carry__0_n_9,temp_g_fu_272_p2__1_carry__0_n_10,temp_g_fu_272_p2__1_carry__0_n_11,temp_g_fu_272_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_272_p2__1_carry__0_i_1__1_n_9,temp_g_fu_272_p2__1_carry__0_i_2__1_n_9,temp_g_fu_272_p2__1_carry__0_i_3__1_n_9,temp_g_fu_272_p2__1_carry__0_i_4__1_n_9}),
        .O(NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_272_p2__1_carry__0_i_5__1_n_9,temp_g_fu_272_p2__1_carry__0_i_6__1_n_9,temp_g_fu_272_p2__1_carry__0_i_7__1_n_9,temp_g_fu_272_p2__1_carry__0_i_8__1_n_9}));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_1__1
       (.I0(M00_fu_252_p3[6]),
        .I1(tmp5_fu_259_p3[6]),
        .I2(add_ln166_2_reg_374[6]),
        .O(temp_g_fu_272_p2__1_carry__0_i_1__1_n_9));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_2__1
       (.I0(M00_fu_252_p3[5]),
        .I1(tmp5_fu_259_p3[5]),
        .I2(add_ln166_2_reg_374[5]),
        .O(temp_g_fu_272_p2__1_carry__0_i_2__1_n_9));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_3__1
       (.I0(M00_fu_252_p3[4]),
        .I1(tmp5_fu_259_p3[4]),
        .I2(add_ln166_2_reg_374[4]),
        .O(temp_g_fu_272_p2__1_carry__0_i_3__1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_272_p2__1_carry__0_i_4__1
       (.I0(add_ln166_2_reg_374[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(tmp5_fu_259_p3[4]),
        .O(temp_g_fu_272_p2__1_carry__0_i_4__1_n_9));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_272_p2__1_carry__0_i_5__1
       (.I0(M00_fu_252_p3[7]),
        .I1(tmp5_fu_259_p3[7]),
        .I2(add_ln166_2_reg_374[7]),
        .I3(temp_g_fu_272_p2__1_carry__0_i_1__1_n_9),
        .O(temp_g_fu_272_p2__1_carry__0_i_5__1_n_9));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_272_p2__1_carry__0_i_6__1
       (.I0(M00_fu_252_p3[6]),
        .I1(tmp5_fu_259_p3[6]),
        .I2(add_ln166_2_reg_374[6]),
        .I3(temp_g_fu_272_p2__1_carry__0_i_2__1_n_9),
        .O(temp_g_fu_272_p2__1_carry__0_i_6__1_n_9));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_272_p2__1_carry__0_i_7__1
       (.I0(M00_fu_252_p3[5]),
        .I1(tmp5_fu_259_p3[5]),
        .I2(add_ln166_2_reg_374[5]),
        .I3(temp_g_fu_272_p2__1_carry__0_i_3__1_n_9),
        .O(temp_g_fu_272_p2__1_carry__0_i_7__1_n_9));
  (* HLUTNM = "lutpair65" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    temp_g_fu_272_p2__1_carry__0_i_8__1
       (.I0(M00_fu_252_p3[4]),
        .I1(tmp5_fu_259_p3[4]),
        .I2(add_ln166_2_reg_374[4]),
        .I3(tmp5_fu_259_p3[3]),
        .I4(M00_fu_252_p3[3]),
        .O(temp_g_fu_272_p2__1_carry__0_i_8__1_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__1
       (.CI(temp_g_fu_272_p2__1_carry__0_n_9),
        .CO({temp_g_fu_272_p2__1_carry__1_n_9,temp_g_fu_272_p2__1_carry__1_n_10,temp_g_fu_272_p2__1_carry__1_n_11,temp_g_fu_272_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_272_p2__1_carry__1_i_1__1_n_9,temp_g_fu_272_p2__1_carry__1_i_2__1_n_9,temp_g_fu_272_p2__1_carry__1_i_3__1_n_9,temp_g_fu_272_p2__1_carry__1_i_4__1_n_9}),
        .O(tmp_9_fu_285_p4__0[3:0]),
        .S({temp_g_fu_272_p2__1_carry__1_i_5__1_n_9,temp_g_fu_272_p2__1_carry__1_i_6__1_n_9,temp_g_fu_272_p2__1_carry__1_i_7__1_n_9,temp_g_fu_272_p2__1_carry__1_i_8__1_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_1__1
       (.I0(M00_fu_252_p3[10]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[10]),
        .O(temp_g_fu_272_p2__1_carry__1_i_1__1_n_9));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_2__1
       (.I0(M00_fu_252_p3[9]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[9]),
        .O(temp_g_fu_272_p2__1_carry__1_i_2__1_n_9));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_3__1
       (.I0(M00_fu_252_p3[8]),
        .I1(tmp5_fu_259_p3[8]),
        .I2(add_ln166_2_reg_374[8]),
        .O(temp_g_fu_272_p2__1_carry__1_i_3__1_n_9));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_4__1
       (.I0(M00_fu_252_p3[7]),
        .I1(tmp5_fu_259_p3[7]),
        .I2(add_ln166_2_reg_374[7]),
        .O(temp_g_fu_272_p2__1_carry__1_i_4__1_n_9));
  LUT4 #(
    .INIT(16'hE718)) 
    temp_g_fu_272_p2__1_carry__1_i_5__1
       (.I0(add_ln166_2_reg_374[10]),
        .I1(M00_fu_252_p3[10]),
        .I2(tmp5_fu_259_p3[14]),
        .I3(add_ln166_2_reg_374[11]),
        .O(temp_g_fu_272_p2__1_carry__1_i_5__1_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_272_p2__1_carry__1_i_6__1
       (.I0(temp_g_fu_272_p2__1_carry__1_i_2__1_n_9),
        .I1(tmp5_fu_259_p3[14]),
        .I2(M00_fu_252_p3[10]),
        .I3(add_ln166_2_reg_374[10]),
        .O(temp_g_fu_272_p2__1_carry__1_i_6__1_n_9));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_272_p2__1_carry__1_i_7__1
       (.I0(M00_fu_252_p3[9]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[9]),
        .I3(temp_g_fu_272_p2__1_carry__1_i_3__1_n_9),
        .O(temp_g_fu_272_p2__1_carry__1_i_7__1_n_9));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    temp_g_fu_272_p2__1_carry__1_i_8__1
       (.I0(M00_fu_252_p3[8]),
        .I1(tmp5_fu_259_p3[8]),
        .I2(add_ln166_2_reg_374[8]),
        .I3(temp_g_fu_272_p2__1_carry__1_i_4__1_n_9),
        .O(temp_g_fu_272_p2__1_carry__1_i_8__1_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__2
       (.CI(temp_g_fu_272_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED[3],temp_g_fu_272_p2__1_carry__2_n_10,temp_g_fu_272_p2__1_carry__2_n_11,temp_g_fu_272_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,temp_g_fu_272_p2__1_carry__2_i_1__1_n_9,temp_g_fu_272_p2__1_carry__2_i_2__1_n_9,temp_g_fu_272_p2__1_carry__2_i_3__1_n_9}),
        .O({tmp_9_fu_285_p4,tmp_9_fu_285_p4__0[6:4]}),
        .S({temp_g_fu_272_p2__1_carry__2_i_4__1_n_9,temp_g_fu_272_p2__1_carry__2_i_5__1_n_9,temp_g_fu_272_p2__1_carry__2_i_6__1_n_9,temp_g_fu_272_p2__1_carry__2_i_7__1_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_1__1
       (.I0(add_ln166_2_reg_374[13]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_2__1
       (.I0(add_ln166_2_reg_374[12]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_3__1
       (.I0(add_ln166_2_reg_374[11]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_3__1_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_4__1
       (.I0(add_ln166_2_reg_374[14]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[15]),
        .O(temp_g_fu_272_p2__1_carry__2_i_4__1_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_5__1
       (.I0(add_ln166_2_reg_374[13]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_5__1_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_6__1
       (.I0(add_ln166_2_reg_374[12]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[13]),
        .O(temp_g_fu_272_p2__1_carry__2_i_6__1_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_7__1
       (.I0(add_ln166_2_reg_374[11]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[12]),
        .O(temp_g_fu_272_p2__1_carry__2_i_7__1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_272_p2__1_carry_i_1__1
       (.I0(M00_fu_252_p3[3]),
        .I1(tmp5_fu_259_p3[3]),
        .I2(add_ln166_2_reg_374[3]),
        .O(temp_g_fu_272_p2__1_carry_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_272_p2__1_carry_i_2__1
       (.I0(add_ln166_2_reg_374[2]),
        .I1(tmp5_fu_259_p3[2]),
        .O(temp_g_fu_272_p2__1_carry_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_272_p2__1_carry_i_3__1
       (.I0(add_ln166_2_reg_374[1]),
        .I1(tmp5_fu_259_p3[1]),
        .O(temp_g_fu_272_p2__1_carry_i_3__1_n_9));
  CARRY4 tmp361_fu_128_p2_carry
       (.CI(1'b0),
        .CO({tmp361_fu_128_p2_carry_n_9,tmp361_fu_128_p2_carry_n_10,tmp361_fu_128_p2_carry_n_11,tmp361_fu_128_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(trunc_ln6_fu_154_p3[6:3]),
        .O(tmp361_fu_128_p2[3:0]),
        .S({tmp361_fu_128_p2_carry_i_1__1_n_9,tmp361_fu_128_p2_carry_i_2__1_n_9,tmp361_fu_128_p2_carry_i_3__1_n_9,tmp361_fu_128_p2_carry_i_4__1_n_9}));
  CARRY4 tmp361_fu_128_p2_carry__0
       (.CI(tmp361_fu_128_p2_carry_n_9),
        .CO({tmp361_fu_128_p2_carry__0_n_9,tmp361_fu_128_p2_carry__0_n_10,tmp361_fu_128_p2_carry__0_n_11,tmp361_fu_128_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({\vb1_val_int_reg_reg_n_9_[7] ,\vb1_val_int_reg_reg_n_9_[6] ,\vb1_val_int_reg_reg_n_9_[5] ,trunc_ln6_fu_154_p3[7]}),
        .O(tmp361_fu_128_p2[7:4]),
        .S({tmp361_fu_128_p2_carry__0_i_1__1_n_9,tmp361_fu_128_p2_carry__0_i_2__1_n_9,tmp361_fu_128_p2_carry__0_i_3__1_n_9,tmp361_fu_128_p2_carry__0_i_4__1_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_1__1
       (.I0(\vb1_val_int_reg_reg_n_9_[7] ),
        .I1(M01_fu_90_p3[10]),
        .O(tmp361_fu_128_p2_carry__0_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_2__1
       (.I0(\vb1_val_int_reg_reg_n_9_[6] ),
        .I1(M01_fu_90_p3[9]),
        .O(tmp361_fu_128_p2_carry__0_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_3__1
       (.I0(\vb1_val_int_reg_reg_n_9_[5] ),
        .I1(M01_fu_90_p3[8]),
        .O(tmp361_fu_128_p2_carry__0_i_3__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_4__1
       (.I0(trunc_ln6_fu_154_p3[7]),
        .I1(M01_fu_90_p3[7]),
        .O(tmp361_fu_128_p2_carry__0_i_4__1_n_9));
  CARRY4 tmp361_fu_128_p2_carry__1
       (.CI(tmp361_fu_128_p2_carry__0_n_9),
        .CO(NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED[3:1],tmp361_fu_128_p2[13]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_1__1
       (.I0(trunc_ln6_fu_154_p3[6]),
        .I1(M01_fu_90_p3[6]),
        .O(tmp361_fu_128_p2_carry_i_1__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_2__1
       (.I0(trunc_ln6_fu_154_p3[5]),
        .I1(M01_fu_90_p3[5]),
        .O(tmp361_fu_128_p2_carry_i_2__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_3__1
       (.I0(trunc_ln6_fu_154_p3[4]),
        .I1(M01_fu_90_p3[4]),
        .O(tmp361_fu_128_p2_carry_i_3__1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_4__1
       (.I0(trunc_ln6_fu_154_p3[3]),
        .I1(M01_fu_90_p3[3]),
        .O(tmp361_fu_128_p2_carry_i_4__1_n_9));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[0]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9 ));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp361_reg_349[13]),
        .Q(tmp361_reg_349_pp0_iter1_reg[13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[1]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[2]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[3]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[4]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[5]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[6]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2_n_9 ));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp361_reg_349[7]),
        .Q(tmp361_reg_349_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[1]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp361_reg_349_pp0_iter1_reg[13]),
        .Q(tmp5_fu_259_p3[14]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[2]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[3]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[4]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[5]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[6]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[7]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp361_reg_349_pp0_iter1_reg[7]),
        .Q(tmp5_fu_259_p3[8]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp361_fu_128_p2[13]),
        .Q(tmp361_reg_349[13]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp361_fu_128_p2[7]),
        .Q(tmp361_reg_349[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[3]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[4]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[5]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[6]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[7]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[5] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[6] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/grp_xFGradientY_16_0_s_fu_153/trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[7] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ),
        .Q(M00_fu_252_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ),
        .Q(M00_fu_252_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ),
        .Q(M00_fu_252_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ),
        .Q(M00_fu_252_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ),
        .Q(M00_fu_252_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ),
        .Q(M00_fu_252_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ),
        .Q(M00_fu_252_p3[9]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ),
        .Q(M00_fu_252_p3[10]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln162_reg_369[0]_i_1__1 
       (.I0(vt0_val_read_reg_333[0]),
        .I1(vb0_val_read_reg_305[0]),
        .O(\trunc_ln162_reg_369[0]_i_1__1_n_9 ));
  FDRE \trunc_ln162_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln162_reg_369[0]_i_1__1_n_9 ),
        .Q(trunc_ln162_reg_369[0]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry_n_16),
        .Q(trunc_ln162_reg_369[1]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry_n_15),
        .Q(\trunc_ln162_reg_369_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry_n_14),
        .Q(\trunc_ln162_reg_369_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry_n_13),
        .Q(\trunc_ln162_reg_369_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_16),
        .Q(\trunc_ln162_reg_369_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_15),
        .Q(\trunc_ln162_reg_369_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_14),
        .Q(\trunc_ln162_reg_369_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(trunc_ln6_fu_154_p3[3]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(trunc_ln6_fu_154_p3[4]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(trunc_ln6_fu_154_p3[5]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(trunc_ln6_fu_154_p3[6]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(trunc_ln6_fu_154_p3[7]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\vb1_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\vb1_val_int_reg_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\vb1_val_int_reg_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[0]),
        .Q(vt0_val_read_reg_333[0]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[1]),
        .Q(vt0_val_read_reg_333[1]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[2]),
        .Q(vt0_val_read_reg_333[2]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[3]),
        .Q(vt0_val_read_reg_333[3]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[4]),
        .Q(vt0_val_read_reg_333[4]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[5]),
        .Q(vt0_val_read_reg_333[5]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[6]),
        .Q(vt0_val_read_reg_333[6]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(vt0_val_int_reg[7]),
        .Q(vt0_val_read_reg_333[7]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [0]),
        .Q(M01_fu_90_p3[3]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [1]),
        .Q(M01_fu_90_p3[4]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [2]),
        .Q(M01_fu_90_p3[5]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [3]),
        .Q(M01_fu_90_p3[6]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [4]),
        .Q(M01_fu_90_p3[7]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [5]),
        .Q(M01_fu_90_p3[8]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [6]),
        .Q(M01_fu_90_p3[9]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vt1_val_int_reg_reg[7]_0 [7]),
        .Q(M01_fu_90_p3[10]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFGradientY_16_0_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFGradientY_16_0_s_31
   (\trunc_ln162_reg_369_reg[1]_0 ,
    O,
    \add_ln166_2_reg_374_reg[13]_0 ,
    Q,
    \add_ln155_3_reg_354_reg[2]_0 ,
    temp_g_fu_272_p2__1_carry__1_0,
    D,
    temp_g_fu_272_p2__1_carry__2_0,
    ap_ce_reg_reg,
    ap_ce_reg_reg_0,
    ap_ce_reg_reg_1,
    ap_ce_reg_reg_2,
    ap_ce_reg_reg_3,
    ap_ce_reg_reg_4,
    ap_ce_reg_reg_5,
    \add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0 ,
    \vb0_val_int_reg_reg[3] ,
    \vb0_val_int_reg_reg[7] ,
    E,
    ap_clk,
    DI,
    \add_ln168_reg_379_reg[3]_0 ,
    S,
    \add_ln155_3_reg_354_reg[7]_0 ,
    \add_ln155_3_reg_354_reg[7]_1 ,
    \add_ln155_3_reg_354_reg[11]_0 ,
    \add_ln155_3_reg_354_reg[11]_1 ,
    \add_ln155_3_reg_354_reg[11]_2 ,
    vb2_val_read_reg_298_pp0_iter1_reg,
    \ap_return_1_int_reg_reg[6] ,
    \vt1_val_int_reg_reg[0]_0 ,
    \GradientValuesY_reg_756_reg[6] ,
    vb0_val_read_reg_305,
    \trunc_ln162_reg_369_reg[4]_0 ,
    \tmp3_reg_344_reg[8]_0 ,
    \add_ln155_3_reg_354_reg[11]_3 ,
    \vb1_val_int_reg_reg[7]_0 ,
    \vt1_val_int_reg_reg[7]_0 ,
    \vt0_val_read_reg_333_reg[7]_0 ,
    vb0_val_int_reg,
    \tmp3_reg_344_reg[3]_0 ,
    \tmp3_reg_344_reg[3]_1 ,
    \tmp3_reg_344_reg[3]_2 ,
    \tmp3_reg_344_reg[3]_3 ,
    \tmp3_reg_344_reg[7]_0 ,
    \tmp3_reg_344_reg[7]_1 ,
    \tmp3_reg_344_reg[7]_2 ,
    \tmp3_reg_344_reg[7]_3 );
  output [1:0]\trunc_ln162_reg_369_reg[1]_0 ;
  output [0:0]O;
  output [2:0]\add_ln166_2_reg_374_reg[13]_0 ;
  output [6:0]Q;
  output [0:0]\add_ln155_3_reg_354_reg[2]_0 ;
  output temp_g_fu_272_p2__1_carry__1_0;
  output [6:0]D;
  output temp_g_fu_272_p2__1_carry__2_0;
  output ap_ce_reg_reg;
  output ap_ce_reg_reg_0;
  output ap_ce_reg_reg_1;
  output ap_ce_reg_reg_2;
  output ap_ce_reg_reg_3;
  output ap_ce_reg_reg_4;
  output ap_ce_reg_reg_5;
  output [0:0]\add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0 ;
  output [3:0]\vb0_val_int_reg_reg[3] ;
  output [3:0]\vb0_val_int_reg_reg[7] ;
  input [0:0]E;
  input ap_clk;
  input [0:0]DI;
  input [1:0]\add_ln168_reg_379_reg[3]_0 ;
  input [3:0]S;
  input [3:0]\add_ln155_3_reg_354_reg[7]_0 ;
  input [3:0]\add_ln155_3_reg_354_reg[7]_1 ;
  input [0:0]\add_ln155_3_reg_354_reg[11]_0 ;
  input [1:0]\add_ln155_3_reg_354_reg[11]_1 ;
  input \add_ln155_3_reg_354_reg[11]_2 ;
  input [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  input \ap_return_1_int_reg_reg[6] ;
  input [0:0]\vt1_val_int_reg_reg[0]_0 ;
  input [6:0]\GradientValuesY_reg_756_reg[6] ;
  input [7:0]vb0_val_read_reg_305;
  input \trunc_ln162_reg_369_reg[4]_0 ;
  input [8:0]\tmp3_reg_344_reg[8]_0 ;
  input \add_ln155_3_reg_354_reg[11]_3 ;
  input [7:0]\vb1_val_int_reg_reg[7]_0 ;
  input [7:0]\vt1_val_int_reg_reg[7]_0 ;
  input [7:0]\vt0_val_read_reg_333_reg[7]_0 ;
  input [7:0]vb0_val_int_reg;
  input \tmp3_reg_344_reg[3]_0 ;
  input \tmp3_reg_344_reg[3]_1 ;
  input \tmp3_reg_344_reg[3]_2 ;
  input \tmp3_reg_344_reg[3]_3 ;
  input \tmp3_reg_344_reg[7]_0 ;
  input \tmp3_reg_344_reg[7]_1 ;
  input \tmp3_reg_344_reg[7]_2 ;
  input \tmp3_reg_344_reg[7]_3 ;

  wire [6:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [6:0]\GradientValuesY_reg_756_reg[6] ;
  wire [10:3]M00_fu_252_p3;
  wire [10:10]M01_fu_90_p3;
  wire [0:0]O;
  wire [6:0]Q;
  wire [3:0]S;
  wire [12:0]add_ln155_3_fu_144_p2;
  wire add_ln155_3_fu_144_p2_carry__0_n_10;
  wire add_ln155_3_fu_144_p2_carry__0_n_11;
  wire add_ln155_3_fu_144_p2_carry__0_n_12;
  wire add_ln155_3_fu_144_p2_carry__0_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_1_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_2_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_4_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_5_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_n_10;
  wire add_ln155_3_fu_144_p2_carry__1_n_11;
  wire add_ln155_3_fu_144_p2_carry__1_n_12;
  wire add_ln155_3_fu_144_p2_carry__1_n_9;
  wire add_ln155_3_fu_144_p2_carry_n_10;
  wire add_ln155_3_fu_144_p2_carry_n_11;
  wire add_ln155_3_fu_144_p2_carry_n_12;
  wire add_ln155_3_fu_144_p2_carry_n_9;
  wire [12:0]add_ln155_3_reg_354;
  wire [0:0]\add_ln155_3_reg_354_reg[11]_0 ;
  wire [1:0]\add_ln155_3_reg_354_reg[11]_1 ;
  wire \add_ln155_3_reg_354_reg[11]_2 ;
  wire \add_ln155_3_reg_354_reg[11]_3 ;
  wire [0:0]\add_ln155_3_reg_354_reg[2]_0 ;
  wire [3:0]\add_ln155_3_reg_354_reg[7]_0 ;
  wire [3:0]\add_ln155_3_reg_354_reg[7]_1 ;
  wire [15:0]add_ln166_2_fu_238_p2;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_1_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_2_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_3_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_4_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_5_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_6_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_7_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_i_8_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_10;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_11;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_12;
  wire add_ln166_2_fu_238_p2__0_carry__0_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_i_1_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_i_2_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_i_3_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_i_4_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_i_5_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_10;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_11;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_12;
  wire add_ln166_2_fu_238_p2__0_carry__1_n_9;
  wire add_ln166_2_fu_238_p2__0_carry__2_n_10;
  wire add_ln166_2_fu_238_p2__0_carry__2_n_11;
  wire add_ln166_2_fu_238_p2__0_carry__2_n_12;
  wire add_ln166_2_fu_238_p2__0_carry_i_1__0_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_i_2_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_i_3_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_i_4__0_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_i_5_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_i_6_n_9;
  wire add_ln166_2_fu_238_p2__0_carry_n_10;
  wire add_ln166_2_fu_238_p2__0_carry_n_11;
  wire add_ln166_2_fu_238_p2__0_carry_n_12;
  wire add_ln166_2_fu_238_p2__0_carry_n_9;
  wire [15:0]add_ln166_2_reg_374;
  wire [2:0]\add_ln166_2_reg_374_reg[13]_0 ;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_1_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_2_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_3_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_4_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_i_5_n_9;
  wire add_ln168_3_fu_192_p2__1_carry__0_n_11;
  wire add_ln168_3_fu_192_p2__1_carry__0_n_12;
  wire add_ln168_3_fu_192_p2__1_carry_i_1_n_9;
  wire add_ln168_3_fu_192_p2__1_carry_i_2_n_9;
  wire add_ln168_3_fu_192_p2__1_carry_i_3_n_9;
  wire add_ln168_3_fu_192_p2__1_carry_n_10;
  wire add_ln168_3_fu_192_p2__1_carry_n_11;
  wire add_ln168_3_fu_192_p2__1_carry_n_12;
  wire add_ln168_3_fu_192_p2__1_carry_n_9;
  wire [6:2]add_ln168_3_reg_359_pp0_iter1_reg;
  wire [0:0]\add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0 ;
  wire \add_ln168_3_reg_359_reg_n_9_[1] ;
  wire \add_ln168_3_reg_359_reg_n_9_[2] ;
  wire \add_ln168_3_reg_359_reg_n_9_[3] ;
  wire \add_ln168_3_reg_359_reg_n_9_[4] ;
  wire \add_ln168_3_reg_359_reg_n_9_[5] ;
  wire \add_ln168_3_reg_359_reg_n_9_[6] ;
  wire [6:0]add_ln168_fu_247_p2;
  wire add_ln168_fu_247_p2_carry__0_i_1_n_9;
  wire add_ln168_fu_247_p2_carry__0_i_2_n_9;
  wire add_ln168_fu_247_p2_carry__0_i_3_n_9;
  wire add_ln168_fu_247_p2_carry__0_i_4_n_9;
  wire add_ln168_fu_247_p2_carry__0_i_5_n_9;
  wire add_ln168_fu_247_p2_carry__0_n_11;
  wire add_ln168_fu_247_p2_carry__0_n_12;
  wire add_ln168_fu_247_p2_carry_i_1_n_9;
  wire add_ln168_fu_247_p2_carry_i_2_n_9;
  wire add_ln168_fu_247_p2_carry_i_4_n_9;
  wire add_ln168_fu_247_p2_carry_i_5_n_9;
  wire add_ln168_fu_247_p2_carry_n_10;
  wire add_ln168_fu_247_p2_carry_n_11;
  wire add_ln168_fu_247_p2_carry_n_12;
  wire add_ln168_fu_247_p2_carry_n_9;
  wire [6:0]add_ln168_reg_379;
  wire [1:0]\add_ln168_reg_379_reg[3]_0 ;
  wire ap_ce_reg_reg;
  wire ap_ce_reg_reg_0;
  wire ap_ce_reg_reg_1;
  wire ap_ce_reg_reg_2;
  wire ap_ce_reg_reg_3;
  wire ap_ce_reg_reg_4;
  wire ap_ce_reg_reg_5;
  wire ap_clk;
  wire \ap_return_1_int_reg_reg[6] ;
  wire [6:0]ap_return_int_reg;
  wire \ap_return_int_reg[0]_i_1__2_n_9 ;
  wire \ap_return_int_reg[1]_i_1__0_n_9 ;
  wire \ap_return_int_reg[2]_i_1__0_n_9 ;
  wire \ap_return_int_reg[3]_i_1__0_n_9 ;
  wire \ap_return_int_reg[4]_i_1__0_n_9 ;
  wire \ap_return_int_reg[5]_i_1__0_n_9 ;
  wire \ap_return_int_reg[6]_i_1__0_n_9 ;
  wire [5:0]p_0_in;
  wire temp_g_2_fu_213_p2__1_carry__0_i_10_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_11_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_12_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_13_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_14_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_15_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_16_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_17_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_18_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_2_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_3_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_4_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_5_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_6_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_7_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_8_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_9_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_n_10;
  wire temp_g_2_fu_213_p2__1_carry__0_n_11;
  wire temp_g_2_fu_213_p2__1_carry__0_n_12;
  wire temp_g_2_fu_213_p2__1_carry__0_n_13;
  wire temp_g_2_fu_213_p2__1_carry__0_n_14;
  wire temp_g_2_fu_213_p2__1_carry__0_n_15;
  wire temp_g_2_fu_213_p2__1_carry__0_n_16;
  wire temp_g_2_fu_213_p2__1_carry__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_2_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_3_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_4_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_5_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_6_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_7_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_8_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_n_10;
  wire temp_g_2_fu_213_p2__1_carry__1_n_11;
  wire temp_g_2_fu_213_p2__1_carry__1_n_12;
  wire temp_g_2_fu_213_p2__1_carry__1_n_13;
  wire temp_g_2_fu_213_p2__1_carry__1_n_14;
  wire temp_g_2_fu_213_p2__1_carry__1_n_15;
  wire temp_g_2_fu_213_p2__1_carry__1_n_16;
  wire temp_g_2_fu_213_p2__1_carry__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_i_1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_i_2_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_n_12;
  wire temp_g_2_fu_213_p2__1_carry__2_n_15;
  wire temp_g_2_fu_213_p2__1_carry__2_n_16;
  wire temp_g_2_fu_213_p2__1_carry_i_11_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_12_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_1_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_2_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_3_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_4_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_5_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_6_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_7_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_8_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_9_n_9;
  wire temp_g_2_fu_213_p2__1_carry_n_10;
  wire temp_g_2_fu_213_p2__1_carry_n_11;
  wire temp_g_2_fu_213_p2__1_carry_n_12;
  wire temp_g_2_fu_213_p2__1_carry_n_13;
  wire temp_g_2_fu_213_p2__1_carry_n_14;
  wire temp_g_2_fu_213_p2__1_carry_n_15;
  wire temp_g_2_fu_213_p2__1_carry_n_16;
  wire temp_g_2_fu_213_p2__1_carry_n_9;
  wire [14:7]temp_g_2_reg_364;
  wire temp_g_fu_272_p2__1_carry__0_i_1_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_2_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_3_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_4_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_5_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_6_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_7_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_8_n_9;
  wire temp_g_fu_272_p2__1_carry__0_n_10;
  wire temp_g_fu_272_p2__1_carry__0_n_11;
  wire temp_g_fu_272_p2__1_carry__0_n_12;
  wire temp_g_fu_272_p2__1_carry__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_0;
  wire temp_g_fu_272_p2__1_carry__1_i_1_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_2_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_3_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_4_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_5_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_6_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_7_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_8_n_9;
  wire temp_g_fu_272_p2__1_carry__1_n_10;
  wire temp_g_fu_272_p2__1_carry__1_n_11;
  wire temp_g_fu_272_p2__1_carry__1_n_12;
  wire temp_g_fu_272_p2__1_carry__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_0;
  wire temp_g_fu_272_p2__1_carry__2_i_1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_2_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_3_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_4_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_5_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_6_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_7_n_9;
  wire temp_g_fu_272_p2__1_carry__2_n_10;
  wire temp_g_fu_272_p2__1_carry__2_n_11;
  wire temp_g_fu_272_p2__1_carry__2_n_12;
  wire temp_g_fu_272_p2__1_carry_i_1_n_9;
  wire temp_g_fu_272_p2__1_carry_i_2_n_9;
  wire temp_g_fu_272_p2__1_carry_i_3_n_9;
  wire temp_g_fu_272_p2__1_carry_n_10;
  wire temp_g_fu_272_p2__1_carry_n_11;
  wire temp_g_fu_272_p2__1_carry_n_12;
  wire temp_g_fu_272_p2__1_carry_n_9;
  wire [13:0]tmp361_fu_128_p2;
  wire tmp361_fu_128_p2_carry__0_i_1_n_9;
  wire tmp361_fu_128_p2_carry__0_i_2_n_9;
  wire tmp361_fu_128_p2_carry__0_i_3_n_9;
  wire tmp361_fu_128_p2_carry__0_i_4_n_9;
  wire tmp361_fu_128_p2_carry__0_n_10;
  wire tmp361_fu_128_p2_carry__0_n_11;
  wire tmp361_fu_128_p2_carry__0_n_12;
  wire tmp361_fu_128_p2_carry__0_n_9;
  wire tmp361_fu_128_p2_carry_i_1_n_9;
  wire tmp361_fu_128_p2_carry_i_2_n_9;
  wire tmp361_fu_128_p2_carry_i_3_n_9;
  wire tmp361_fu_128_p2_carry_i_4_n_9;
  wire tmp361_fu_128_p2_carry_n_10;
  wire tmp361_fu_128_p2_carry_n_11;
  wire tmp361_fu_128_p2_carry_n_12;
  wire tmp361_fu_128_p2_carry_n_9;
  wire [13:6]tmp361_reg_349;
  wire [13:6]tmp361_reg_349_pp0_iter1_reg;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9 ;
  wire \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9 ;
  wire [8:0]tmp3_reg_344;
  wire \tmp3_reg_344_reg[3]_0 ;
  wire \tmp3_reg_344_reg[3]_1 ;
  wire \tmp3_reg_344_reg[3]_2 ;
  wire \tmp3_reg_344_reg[3]_3 ;
  wire \tmp3_reg_344_reg[7]_0 ;
  wire \tmp3_reg_344_reg[7]_1 ;
  wire \tmp3_reg_344_reg[7]_2 ;
  wire \tmp3_reg_344_reg[7]_3 ;
  wire [8:0]\tmp3_reg_344_reg[8]_0 ;
  wire [9:1]tmp4_fu_225_p3;
  wire [14:1]tmp5_fu_259_p3;
  wire [4:1]tmp_9_fu_285_p4__0;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ;
  wire [6:2]trunc_ln162_reg_369;
  wire \trunc_ln162_reg_369[0]_i_1_n_9 ;
  wire [1:0]\trunc_ln162_reg_369_reg[1]_0 ;
  wire \trunc_ln162_reg_369_reg[4]_0 ;
  wire [7:3]trunc_ln6_fu_154_p3;
  wire [7:0]vb0_val_int_reg;
  wire [3:0]\vb0_val_int_reg_reg[3] ;
  wire [3:0]\vb0_val_int_reg_reg[7] ;
  wire [7:0]vb0_val_read_reg_305;
  wire [7:0]\vb1_val_int_reg_reg[7]_0 ;
  wire \vb1_val_int_reg_reg_n_9_[5] ;
  wire \vb1_val_int_reg_reg_n_9_[6] ;
  wire \vb1_val_int_reg_reg_n_9_[7] ;
  wire [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  wire [7:0]vt0_val_read_reg_333;
  wire [7:0]\vt0_val_read_reg_333_reg[7]_0 ;
  wire [0:0]\vt1_val_int_reg_reg[0]_0 ;
  wire [7:0]\vt1_val_int_reg_reg[7]_0 ;
  wire [3:0]NLW_add_ln155_3_fu_144_p2_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln155_3_fu_144_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_add_ln166_2_fu_238_p2__0_carry__2_CO_UNCONNECTED;
  wire [0:0]NLW_add_ln168_3_fu_192_p2__1_carry_O_UNCONNECTED;
  wire [3:2]NLW_add_ln168_3_fu_192_p2__1_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln168_3_fu_192_p2__1_carry__0_O_UNCONNECTED;
  wire [0:0]NLW_add_ln168_fu_247_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_add_ln168_fu_247_p2_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln168_fu_247_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[0]_i_1 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[0]),
        .I3(ap_return_int_reg[0]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [0]),
        .O(ap_ce_reg_reg));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[1]_i_1 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[1]),
        .I3(ap_return_int_reg[1]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [1]),
        .O(ap_ce_reg_reg_0));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[2]_i_1 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[2]),
        .I3(ap_return_int_reg[2]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [2]),
        .O(ap_ce_reg_reg_1));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[3]_i_1 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[3]),
        .I3(ap_return_int_reg[3]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [3]),
        .O(ap_ce_reg_reg_2));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[4]_i_1 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[4]),
        .I3(ap_return_int_reg[4]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [4]),
        .O(ap_ce_reg_reg_3));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[5]_i_1 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[5]),
        .I3(ap_return_int_reg[5]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [5]),
        .O(ap_ce_reg_reg_4));
  LUT6 #(
    .INIT(64'h7340FFFF73400000)) 
    \GradientValuesY_reg_756[6]_i_2 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(E),
        .I2(add_ln168_reg_379[6]),
        .I3(ap_return_int_reg[6]),
        .I4(\vt1_val_int_reg_reg[0]_0 ),
        .I5(\GradientValuesY_reg_756_reg[6] [6]),
        .O(ap_ce_reg_reg_5));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \GradientValuesY_reg_756[6]_i_3 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I2(O),
        .I3(temp_g_fu_272_p2__1_carry__1_0),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .O(temp_g_fu_272_p2__1_carry__2_0));
  CARRY4 add_ln155_3_fu_144_p2_carry
       (.CI(1'b0),
        .CO({add_ln155_3_fu_144_p2_carry_n_9,add_ln155_3_fu_144_p2_carry_n_10,add_ln155_3_fu_144_p2_carry_n_11,add_ln155_3_fu_144_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({Q[0],S[0],1'b0,1'b1}),
        .O(add_ln155_3_fu_144_p2[3:0]),
        .S(S));
  CARRY4 add_ln155_3_fu_144_p2_carry__0
       (.CI(add_ln155_3_fu_144_p2_carry_n_9),
        .CO({add_ln155_3_fu_144_p2_carry__0_n_9,add_ln155_3_fu_144_p2_carry__0_n_10,add_ln155_3_fu_144_p2_carry__0_n_11,add_ln155_3_fu_144_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(\add_ln155_3_reg_354_reg[7]_0 ),
        .O(add_ln155_3_fu_144_p2[7:4]),
        .S(\add_ln155_3_reg_354_reg[7]_1 ));
  CARRY4 add_ln155_3_fu_144_p2_carry__1
       (.CI(add_ln155_3_fu_144_p2_carry__0_n_9),
        .CO({add_ln155_3_fu_144_p2_carry__1_n_9,add_ln155_3_fu_144_p2_carry__1_n_10,add_ln155_3_fu_144_p2_carry__1_n_11,add_ln155_3_fu_144_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({M01_fu_90_p3,add_ln155_3_fu_144_p2_carry__1_i_1_n_9,add_ln155_3_fu_144_p2_carry__1_i_2_n_9,\add_ln155_3_reg_354_reg[11]_0 }),
        .O(add_ln155_3_fu_144_p2[11:8]),
        .S({add_ln155_3_fu_144_p2_carry__1_i_4_n_9,add_ln155_3_fu_144_p2_carry__1_i_5_n_9,\add_ln155_3_reg_354_reg[11]_1 }));
  LUT2 #(
    .INIT(4'hE)) 
    add_ln155_3_fu_144_p2_carry__1_i_1
       (.I0(Q[6]),
        .I1(\add_ln155_3_reg_354_reg[11]_2 ),
        .O(add_ln155_3_fu_144_p2_carry__1_i_1_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    add_ln155_3_fu_144_p2_carry__1_i_2
       (.I0(Q[5]),
        .I1(\add_ln155_3_reg_354_reg[11]_3 ),
        .O(add_ln155_3_fu_144_p2_carry__1_i_2_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln155_3_fu_144_p2_carry__1_i_4
       (.I0(M01_fu_90_p3),
        .O(add_ln155_3_fu_144_p2_carry__1_i_4_n_9));
  LUT3 #(
    .INIT(8'hE1)) 
    add_ln155_3_fu_144_p2_carry__1_i_5
       (.I0(\add_ln155_3_reg_354_reg[11]_2 ),
        .I1(Q[6]),
        .I2(M01_fu_90_p3),
        .O(add_ln155_3_fu_144_p2_carry__1_i_5_n_9));
  CARRY4 add_ln155_3_fu_144_p2_carry__2
       (.CI(add_ln155_3_fu_144_p2_carry__1_n_9),
        .CO(NLW_add_ln155_3_fu_144_p2_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln155_3_fu_144_p2_carry__2_O_UNCONNECTED[3:1],add_ln155_3_fu_144_p2[12]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln155_3_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[0]),
        .Q(add_ln155_3_reg_354[0]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[10]),
        .Q(add_ln155_3_reg_354[10]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[11]),
        .Q(add_ln155_3_reg_354[11]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[12]),
        .Q(add_ln155_3_reg_354[12]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[1]),
        .Q(add_ln155_3_reg_354[1]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[2]),
        .Q(\add_ln155_3_reg_354_reg[2]_0 ),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[3]),
        .Q(add_ln155_3_reg_354[3]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[4]),
        .Q(add_ln155_3_reg_354[4]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[5]),
        .Q(add_ln155_3_reg_354[5]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[6]),
        .Q(add_ln155_3_reg_354[6]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[7]),
        .Q(add_ln155_3_reg_354[7]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[8]),
        .Q(add_ln155_3_reg_354[8]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln155_3_fu_144_p2[9]),
        .Q(add_ln155_3_reg_354[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry
       (.CI(1'b0),
        .CO({add_ln166_2_fu_238_p2__0_carry_n_9,add_ln166_2_fu_238_p2__0_carry_n_10,add_ln166_2_fu_238_p2__0_carry_n_11,add_ln166_2_fu_238_p2__0_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln166_2_fu_238_p2__0_carry_i_1__0_n_9,add_ln166_2_fu_238_p2__0_carry_i_2_n_9,tmp4_fu_225_p3[1],\trunc_ln162_reg_369_reg[1]_0 [0]}),
        .O({add_ln166_2_fu_238_p2[3:1],add_ln168_fu_247_p2[0]}),
        .S({add_ln166_2_fu_238_p2__0_carry_i_3_n_9,add_ln166_2_fu_238_p2__0_carry_i_4__0_n_9,add_ln166_2_fu_238_p2__0_carry_i_5_n_9,add_ln166_2_fu_238_p2__0_carry_i_6_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry__0
       (.CI(add_ln166_2_fu_238_p2__0_carry_n_9),
        .CO({add_ln166_2_fu_238_p2__0_carry__0_n_9,add_ln166_2_fu_238_p2__0_carry__0_n_10,add_ln166_2_fu_238_p2__0_carry__0_n_11,add_ln166_2_fu_238_p2__0_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln166_2_fu_238_p2__0_carry__0_i_1_n_9,add_ln166_2_fu_238_p2__0_carry__0_i_2_n_9,add_ln166_2_fu_238_p2__0_carry__0_i_3_n_9,add_ln166_2_fu_238_p2__0_carry__0_i_4_n_9}),
        .O(add_ln166_2_fu_238_p2[7:4]),
        .S({add_ln166_2_fu_238_p2__0_carry__0_i_5_n_9,add_ln166_2_fu_238_p2__0_carry__0_i_6_n_9,add_ln166_2_fu_238_p2__0_carry__0_i_7_n_9,add_ln166_2_fu_238_p2__0_carry__0_i_8_n_9}));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_1
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I1(trunc_ln162_reg_369[6]),
        .I2(tmp4_fu_225_p3[6]),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_2
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I1(trunc_ln162_reg_369[5]),
        .I2(tmp4_fu_225_p3[5]),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_2_n_9));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_3
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(trunc_ln162_reg_369[4]),
        .I2(tmp4_fu_225_p3[4]),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_3_n_9));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_4
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(trunc_ln162_reg_369[3]),
        .I2(tmp4_fu_225_p3[3]),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_4_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_5
       (.I0(add_ln166_2_fu_238_p2__0_carry__0_i_1_n_9),
        .I1(temp_g_2_reg_364[7]),
        .I2(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I3(tmp4_fu_225_p3[7]),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_6
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I1(trunc_ln162_reg_369[6]),
        .I2(tmp4_fu_225_p3[6]),
        .I3(add_ln166_2_fu_238_p2__0_carry__0_i_2_n_9),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_6_n_9));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_7
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I1(trunc_ln162_reg_369[5]),
        .I2(tmp4_fu_225_p3[5]),
        .I3(add_ln166_2_fu_238_p2__0_carry__0_i_3_n_9),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_7_n_9));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln166_2_fu_238_p2__0_carry__0_i_8
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(trunc_ln162_reg_369[4]),
        .I2(tmp4_fu_225_p3[4]),
        .I3(add_ln166_2_fu_238_p2__0_carry__0_i_4_n_9),
        .O(add_ln166_2_fu_238_p2__0_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry__1
       (.CI(add_ln166_2_fu_238_p2__0_carry__0_n_9),
        .CO({add_ln166_2_fu_238_p2__0_carry__1_n_9,add_ln166_2_fu_238_p2__0_carry__1_n_10,add_ln166_2_fu_238_p2__0_carry__1_n_11,add_ln166_2_fu_238_p2__0_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,temp_g_2_reg_364[10],add_ln166_2_fu_238_p2__0_carry__1_i_1_n_9,add_ln166_2_fu_238_p2__0_carry__1_i_2_n_9}),
        .O(add_ln166_2_fu_238_p2[11:8]),
        .S({temp_g_2_reg_364[11],add_ln166_2_fu_238_p2__0_carry__1_i_3_n_9,add_ln166_2_fu_238_p2__0_carry__1_i_4_n_9,add_ln166_2_fu_238_p2__0_carry__1_i_5_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln166_2_fu_238_p2__0_carry__1_i_1
       (.I0(temp_g_2_reg_364[8]),
        .I1(tmp4_fu_225_p3[8]),
        .O(add_ln166_2_fu_238_p2__0_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln166_2_fu_238_p2__0_carry__1_i_2
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I1(temp_g_2_reg_364[7]),
        .I2(tmp4_fu_225_p3[7]),
        .O(add_ln166_2_fu_238_p2__0_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h78)) 
    add_ln166_2_fu_238_p2__0_carry__1_i_3
       (.I0(tmp4_fu_225_p3[9]),
        .I1(temp_g_2_reg_364[9]),
        .I2(temp_g_2_reg_364[10]),
        .O(add_ln166_2_fu_238_p2__0_carry__1_i_3_n_9));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln166_2_fu_238_p2__0_carry__1_i_4
       (.I0(tmp4_fu_225_p3[8]),
        .I1(temp_g_2_reg_364[8]),
        .I2(temp_g_2_reg_364[9]),
        .I3(tmp4_fu_225_p3[9]),
        .O(add_ln166_2_fu_238_p2__0_carry__1_i_4_n_9));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    add_ln166_2_fu_238_p2__0_carry__1_i_5
       (.I0(tmp4_fu_225_p3[7]),
        .I1(temp_g_2_reg_364[7]),
        .I2(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I3(temp_g_2_reg_364[8]),
        .I4(tmp4_fu_225_p3[8]),
        .O(add_ln166_2_fu_238_p2__0_carry__1_i_5_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln166_2_fu_238_p2__0_carry__2
       (.CI(add_ln166_2_fu_238_p2__0_carry__1_n_9),
        .CO({NLW_add_ln166_2_fu_238_p2__0_carry__2_CO_UNCONNECTED[3],add_ln166_2_fu_238_p2__0_carry__2_n_10,add_ln166_2_fu_238_p2__0_carry__2_n_11,add_ln166_2_fu_238_p2__0_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln166_2_fu_238_p2[15:12]),
        .S({temp_g_2_reg_364[14],temp_g_2_reg_364[14:12]}));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln166_2_fu_238_p2__0_carry_i_1__0
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(trunc_ln162_reg_369[2]),
        .I2(tmp4_fu_225_p3[2]),
        .O(add_ln166_2_fu_238_p2__0_carry_i_1__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln166_2_fu_238_p2__0_carry_i_2
       (.I0(tmp4_fu_225_p3[2]),
        .I1(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I2(trunc_ln162_reg_369[2]),
        .O(add_ln166_2_fu_238_p2__0_carry_i_2_n_9));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln166_2_fu_238_p2__0_carry_i_3
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(trunc_ln162_reg_369[3]),
        .I2(tmp4_fu_225_p3[3]),
        .I3(add_ln166_2_fu_238_p2__0_carry_i_1__0_n_9),
        .O(add_ln166_2_fu_238_p2__0_carry_i_3_n_9));
  (* HLUTNM = "lutpair75" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln166_2_fu_238_p2__0_carry_i_4__0
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(trunc_ln162_reg_369[2]),
        .I2(tmp4_fu_225_p3[2]),
        .I3(\trunc_ln162_reg_369_reg[1]_0 [1]),
        .I4(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .O(add_ln166_2_fu_238_p2__0_carry_i_4__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln166_2_fu_238_p2__0_carry_i_5
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .I1(\trunc_ln162_reg_369_reg[1]_0 [1]),
        .I2(tmp4_fu_225_p3[1]),
        .O(add_ln166_2_fu_238_p2__0_carry_i_5_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln166_2_fu_238_p2__0_carry_i_6
       (.I0(\trunc_ln162_reg_369_reg[1]_0 [0]),
        .I1(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .O(add_ln166_2_fu_238_p2__0_carry_i_6_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln166_2_reg_374[0]_i_1 
       (.I0(\trunc_ln162_reg_369_reg[1]_0 [0]),
        .I1(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .O(add_ln166_2_fu_238_p2[0]));
  FDRE \add_ln166_2_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[0]),
        .Q(add_ln166_2_reg_374[0]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[10]),
        .Q(add_ln166_2_reg_374[10]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[11]),
        .Q(add_ln166_2_reg_374[11]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[12]),
        .Q(add_ln166_2_reg_374[12]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[13]),
        .Q(add_ln166_2_reg_374[13]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[14]),
        .Q(add_ln166_2_reg_374[14]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[15]),
        .Q(add_ln166_2_reg_374[15]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[1]),
        .Q(add_ln166_2_reg_374[1]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[2]),
        .Q(add_ln166_2_reg_374[2]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[3]),
        .Q(add_ln166_2_reg_374[3]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[4]),
        .Q(add_ln166_2_reg_374[4]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[5]),
        .Q(add_ln166_2_reg_374[5]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[6]),
        .Q(add_ln166_2_reg_374[6]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[7]),
        .Q(add_ln166_2_reg_374[7]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[8]),
        .Q(add_ln166_2_reg_374[8]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln166_2_fu_238_p2[9]),
        .Q(add_ln166_2_reg_374[9]),
        .R(1'b0));
  CARRY4 add_ln168_3_fu_192_p2__1_carry
       (.CI(1'b0),
        .CO({add_ln168_3_fu_192_p2__1_carry_n_9,add_ln168_3_fu_192_p2__1_carry_n_10,add_ln168_3_fu_192_p2__1_carry_n_11,add_ln168_3_fu_192_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({tmp361_fu_128_p2[2:0],1'b0}),
        .O({p_0_in[2:0],NLW_add_ln168_3_fu_192_p2__1_carry_O_UNCONNECTED[0]}),
        .S({add_ln168_3_fu_192_p2__1_carry_i_1_n_9,add_ln168_3_fu_192_p2__1_carry_i_2_n_9,add_ln168_3_fu_192_p2__1_carry_i_3_n_9,1'b0}));
  CARRY4 add_ln168_3_fu_192_p2__1_carry__0
       (.CI(add_ln168_3_fu_192_p2__1_carry_n_9),
        .CO({NLW_add_ln168_3_fu_192_p2__1_carry__0_CO_UNCONNECTED[3:2],add_ln168_3_fu_192_p2__1_carry__0_n_11,add_ln168_3_fu_192_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln168_3_fu_192_p2__1_carry__0_i_1_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_2_n_9}),
        .O({NLW_add_ln168_3_fu_192_p2__1_carry__0_O_UNCONNECTED[3],p_0_in[5:3]}),
        .S({1'b0,add_ln168_3_fu_192_p2__1_carry__0_i_3_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_4_n_9,add_ln168_3_fu_192_p2__1_carry__0_i_5_n_9}));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_1
       (.I0(\tmp3_reg_344_reg[8]_0 [3]),
        .I1(trunc_ln6_fu_154_p3[4]),
        .I2(tmp361_fu_128_p2[3]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_2
       (.I0(tmp361_fu_128_p2[3]),
        .I1(\tmp3_reg_344_reg[8]_0 [3]),
        .I2(trunc_ln6_fu_154_p3[4]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_2_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_3
       (.I0(tmp361_fu_128_p2[4]),
        .I1(trunc_ln6_fu_154_p3[5]),
        .I2(\tmp3_reg_344_reg[8]_0 [4]),
        .I3(trunc_ln6_fu_154_p3[6]),
        .I4(\tmp3_reg_344_reg[8]_0 [5]),
        .I5(tmp361_fu_128_p2[5]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_4
       (.I0(add_ln168_3_fu_192_p2__1_carry__0_i_1_n_9),
        .I1(trunc_ln6_fu_154_p3[5]),
        .I2(\tmp3_reg_344_reg[8]_0 [4]),
        .I3(tmp361_fu_128_p2[4]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_4_n_9));
  (* HLUTNM = "lutpair17" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln168_3_fu_192_p2__1_carry__0_i_5
       (.I0(\tmp3_reg_344_reg[8]_0 [3]),
        .I1(trunc_ln6_fu_154_p3[4]),
        .I2(tmp361_fu_128_p2[3]),
        .I3(trunc_ln6_fu_154_p3[3]),
        .I4(\tmp3_reg_344_reg[8]_0 [2]),
        .O(add_ln168_3_fu_192_p2__1_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln168_3_fu_192_p2__1_carry_i_1
       (.I0(\tmp3_reg_344_reg[8]_0 [2]),
        .I1(trunc_ln6_fu_154_p3[3]),
        .I2(tmp361_fu_128_p2[2]),
        .O(add_ln168_3_fu_192_p2__1_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln168_3_fu_192_p2__1_carry_i_2
       (.I0(tmp361_fu_128_p2[1]),
        .I1(\tmp3_reg_344_reg[8]_0 [1]),
        .O(add_ln168_3_fu_192_p2__1_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln168_3_fu_192_p2__1_carry_i_3
       (.I0(tmp361_fu_128_p2[0]),
        .I1(\tmp3_reg_344_reg[8]_0 [0]),
        .O(add_ln168_3_fu_192_p2__1_carry_i_3_n_9));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln168_3_reg_359_reg_n_9_[1] ),
        .Q(\add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0 ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln168_3_reg_359_reg_n_9_[2] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln168_3_reg_359_reg_n_9_[3] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln168_3_reg_359_reg_n_9_[4] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln168_3_reg_359_reg_n_9_[5] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\add_ln168_3_reg_359_reg_n_9_[6] ),
        .Q(add_ln168_3_reg_359_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \add_ln168_3_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(\add_ln168_3_reg_359_reg_n_9_[6] ),
        .R(1'b0));
  CARRY4 add_ln168_fu_247_p2_carry
       (.CI(1'b0),
        .CO({add_ln168_fu_247_p2_carry_n_9,add_ln168_fu_247_p2_carry_n_10,add_ln168_fu_247_p2_carry_n_11,add_ln168_fu_247_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln168_fu_247_p2_carry_i_1_n_9,add_ln168_fu_247_p2_carry_i_2_n_9,DI,1'b0}),
        .O({add_ln168_fu_247_p2[3:1],NLW_add_ln168_fu_247_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln168_fu_247_p2_carry_i_4_n_9,add_ln168_fu_247_p2_carry_i_5_n_9,\add_ln168_reg_379_reg[3]_0 }));
  CARRY4 add_ln168_fu_247_p2_carry__0
       (.CI(add_ln168_fu_247_p2_carry_n_9),
        .CO({NLW_add_ln168_fu_247_p2_carry__0_CO_UNCONNECTED[3:2],add_ln168_fu_247_p2_carry__0_n_11,add_ln168_fu_247_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln168_fu_247_p2_carry__0_i_1_n_9,add_ln168_fu_247_p2_carry__0_i_2_n_9}),
        .O({NLW_add_ln168_fu_247_p2_carry__0_O_UNCONNECTED[3],add_ln168_fu_247_p2[6:4]}),
        .S({1'b0,add_ln168_fu_247_p2_carry__0_i_3_n_9,add_ln168_fu_247_p2_carry__0_i_4_n_9,add_ln168_fu_247_p2_carry__0_i_5_n_9}));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_fu_247_p2_carry__0_i_1
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(trunc_ln162_reg_369[4]),
        .I2(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .O(add_ln168_fu_247_p2_carry__0_i_1_n_9));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_fu_247_p2_carry__0_i_2
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(trunc_ln162_reg_369[3]),
        .I2(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .O(add_ln168_fu_247_p2_carry__0_i_2_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln168_fu_247_p2_carry__0_i_3
       (.I0(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .I1(trunc_ln162_reg_369[5]),
        .I2(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I3(trunc_ln162_reg_369[6]),
        .I4(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I5(add_ln168_3_reg_359_pp0_iter1_reg[6]),
        .O(add_ln168_fu_247_p2_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_fu_247_p2_carry__0_i_4
       (.I0(add_ln168_fu_247_p2_carry__0_i_1_n_9),
        .I1(trunc_ln162_reg_369[5]),
        .I2(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I3(add_ln168_3_reg_359_pp0_iter1_reg[5]),
        .O(add_ln168_fu_247_p2_carry__0_i_4_n_9));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_fu_247_p2_carry__0_i_5
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(trunc_ln162_reg_369[4]),
        .I2(add_ln168_3_reg_359_pp0_iter1_reg[4]),
        .I3(add_ln168_fu_247_p2_carry__0_i_2_n_9),
        .O(add_ln168_fu_247_p2_carry__0_i_5_n_9));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_fu_247_p2_carry_i_1
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(trunc_ln162_reg_369[2]),
        .I2(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .O(add_ln168_fu_247_p2_carry_i_1_n_9));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln168_fu_247_p2_carry_i_2
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .I1(\trunc_ln162_reg_369_reg[1]_0 [1]),
        .I2(\add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0 ),
        .O(add_ln168_fu_247_p2_carry_i_2_n_9));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_fu_247_p2_carry_i_4
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(trunc_ln162_reg_369[3]),
        .I2(add_ln168_3_reg_359_pp0_iter1_reg[3]),
        .I3(add_ln168_fu_247_p2_carry_i_1_n_9),
        .O(add_ln168_fu_247_p2_carry_i_4_n_9));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln168_fu_247_p2_carry_i_5
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(trunc_ln162_reg_369[2]),
        .I2(add_ln168_3_reg_359_pp0_iter1_reg[2]),
        .I3(add_ln168_fu_247_p2_carry_i_2_n_9),
        .O(add_ln168_fu_247_p2_carry_i_5_n_9));
  FDRE \add_ln168_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[0]),
        .Q(add_ln168_reg_379[0]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[1]),
        .Q(add_ln168_reg_379[1]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[2]),
        .Q(add_ln168_reg_379[2]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[3]),
        .Q(add_ln168_reg_379[3]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[4]),
        .Q(add_ln168_reg_379[4]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[5]),
        .Q(add_ln168_reg_379[5]),
        .R(1'b0));
  FDRE \add_ln168_reg_379_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln168_fu_247_p2[6]),
        .Q(add_ln168_reg_379[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[0]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[0]),
        .I3(E),
        .I4(ap_return_int_reg[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[1]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[1]),
        .I3(E),
        .I4(ap_return_int_reg[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[2]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[2]),
        .I3(E),
        .I4(ap_return_int_reg[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[3]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[3]),
        .I3(E),
        .I4(ap_return_int_reg[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[4]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[4]),
        .I3(E),
        .I4(ap_return_int_reg[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[5]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[5]),
        .I3(E),
        .I4(ap_return_int_reg[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hBAFFBAAA)) 
    \ap_return_1_int_reg[6]_i_1 
       (.I0(\ap_return_1_int_reg_reg[6] ),
        .I1(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I2(add_ln168_reg_379[6]),
        .I3(E),
        .I4(ap_return_int_reg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[0]_i_1__2 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[0]),
        .O(\ap_return_int_reg[0]_i_1__2_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[1]_i_1__0 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[1]),
        .O(\ap_return_int_reg[1]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[2]_i_1__0 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[2]),
        .O(\ap_return_int_reg[2]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[3]_i_1__0 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[3]),
        .O(\ap_return_int_reg[3]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[4]_i_1__0 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[4]),
        .O(\ap_return_int_reg[4]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[5]_i_1__0 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[5]),
        .O(\ap_return_int_reg[5]_i_1__0_n_9 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \ap_return_int_reg[6]_i_1__0 
       (.I0(\add_ln166_2_reg_374_reg[13]_0 [2]),
        .I1(temp_g_fu_272_p2__1_carry__1_0),
        .I2(O),
        .I3(\add_ln166_2_reg_374_reg[13]_0 [0]),
        .I4(\add_ln166_2_reg_374_reg[13]_0 [1]),
        .I5(add_ln168_reg_379[6]),
        .O(\ap_return_int_reg[6]_i_1__0_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_return_int_reg[6]_i_2__0 
       (.I0(tmp_9_fu_285_p4__0[2]),
        .I1(tmp_9_fu_285_p4__0[1]),
        .I2(tmp_9_fu_285_p4__0[4]),
        .I3(tmp_9_fu_285_p4__0[3]),
        .O(temp_g_fu_272_p2__1_carry__1_0));
  FDSE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[0]_i_1__2_n_9 ),
        .Q(ap_return_int_reg[0]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[1]_i_1__0_n_9 ),
        .Q(ap_return_int_reg[1]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[2]_i_1__0_n_9 ),
        .Q(ap_return_int_reg[2]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[3]_i_1__0_n_9 ),
        .Q(ap_return_int_reg[3]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[4]_i_1__0_n_9 ),
        .Q(ap_return_int_reg[4]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[5]_i_1__0_n_9 ),
        .Q(ap_return_int_reg[5]),
        .S(1'b0));
  FDSE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_return_int_reg[6]_i_1__0_n_9 ),
        .Q(ap_return_int_reg[6]),
        .S(1'b0));
  CARRY4 temp_g_2_fu_213_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_2_fu_213_p2__1_carry_n_9,temp_g_2_fu_213_p2__1_carry_n_10,temp_g_2_fu_213_p2__1_carry_n_11,temp_g_2_fu_213_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry_i_1_n_9,temp_g_2_fu_213_p2__1_carry_i_2_n_9,temp_g_2_fu_213_p2__1_carry_i_3_n_9,1'b0}),
        .O({temp_g_2_fu_213_p2__1_carry_n_13,temp_g_2_fu_213_p2__1_carry_n_14,temp_g_2_fu_213_p2__1_carry_n_15,temp_g_2_fu_213_p2__1_carry_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry_i_4_n_9,temp_g_2_fu_213_p2__1_carry_i_5_n_9,temp_g_2_fu_213_p2__1_carry_i_6_n_9,temp_g_2_fu_213_p2__1_carry_i_7_n_9}));
  CARRY4 temp_g_2_fu_213_p2__1_carry__0
       (.CI(temp_g_2_fu_213_p2__1_carry_n_9),
        .CO({temp_g_2_fu_213_p2__1_carry__0_n_9,temp_g_2_fu_213_p2__1_carry__0_n_10,temp_g_2_fu_213_p2__1_carry__0_n_11,temp_g_2_fu_213_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry__0_i_1_n_9,temp_g_2_fu_213_p2__1_carry__0_i_2_n_9,temp_g_2_fu_213_p2__1_carry__0_i_3_n_9,temp_g_2_fu_213_p2__1_carry__0_i_4_n_9}),
        .O({temp_g_2_fu_213_p2__1_carry__0_n_13,temp_g_2_fu_213_p2__1_carry__0_n_14,temp_g_2_fu_213_p2__1_carry__0_n_15,temp_g_2_fu_213_p2__1_carry__0_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry__0_i_5_n_9,temp_g_2_fu_213_p2__1_carry__0_i_6_n_9,temp_g_2_fu_213_p2__1_carry__0_i_7_n_9,temp_g_2_fu_213_p2__1_carry__0_i_8_n_9}));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_1
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[7]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_9_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_10_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_1_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_10
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vb0_val_read_reg_305[6]),
        .I4(add_ln155_3_reg_354[6]),
        .I5(vt0_val_read_reg_333[6]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_10_n_9));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_11
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_11_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_12
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[5]),
        .I4(add_ln155_3_reg_354[5]),
        .I5(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_12_n_9));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_13
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_13_n_9));
  LUT6 #(
    .INIT(64'hE0F808EF08EFE0F8)) 
    temp_g_2_fu_213_p2__1_carry__0_i_14
       (.I0(vt0_val_read_reg_333[2]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[4]),
        .I4(add_ln155_3_reg_354[4]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_14_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_15
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[7]),
        .I4(vt0_val_read_reg_333[7]),
        .I5(add_ln155_3_reg_354[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_15_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_16
       (.I0(add_ln155_3_reg_354[7]),
        .I1(vt0_val_read_reg_333[7]),
        .I2(vb0_val_read_reg_305[7]),
        .I3(vt0_val_read_reg_333[5]),
        .I4(add_ln155_3_reg_354[6]),
        .I5(vt0_val_read_reg_333[6]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_16_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_17
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vb0_val_read_reg_305[6]),
        .I3(vt0_val_read_reg_333[4]),
        .I4(add_ln155_3_reg_354[5]),
        .I5(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_17_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_18
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vb0_val_read_reg_305[5]),
        .I3(vt0_val_read_reg_333[3]),
        .I4(add_ln155_3_reg_354[4]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_18_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_2
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vb0_val_read_reg_305[6]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_11_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_12_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_2_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_3
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[5]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_13_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_14_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h2A00)) 
    temp_g_2_fu_213_p2__1_carry__0_i_4
       (.I0(temp_g_2_fu_213_p2__1_carry_i_8_n_9),
        .I1(vt0_val_read_reg_333[1]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(temp_g_2_fu_213_p2__1_carry_i_9_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_5
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_1_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_15_n_9),
        .I2(add_ln155_3_reg_354[8]),
        .I3(vt0_val_read_reg_333[6]),
        .I4(add_ln155_3_reg_354[7]),
        .I5(vt0_val_read_reg_333[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_6
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_2_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_10_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_16_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_6_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_7
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_3_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_12_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_17_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_7_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_8
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_4_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_14_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_18_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_8_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_9
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(vt0_val_read_reg_333[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_9_n_9));
  CARRY4 temp_g_2_fu_213_p2__1_carry__1
       (.CI(temp_g_2_fu_213_p2__1_carry__0_n_9),
        .CO({temp_g_2_fu_213_p2__1_carry__1_n_9,temp_g_2_fu_213_p2__1_carry__1_n_10,temp_g_2_fu_213_p2__1_carry__1_n_11,temp_g_2_fu_213_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry__1_i_1_n_9,temp_g_2_fu_213_p2__1_carry__1_i_2_n_9,temp_g_2_fu_213_p2__1_carry__1_i_3_n_9,temp_g_2_fu_213_p2__1_carry__1_i_4_n_9}),
        .O({temp_g_2_fu_213_p2__1_carry__1_n_13,temp_g_2_fu_213_p2__1_carry__1_n_14,temp_g_2_fu_213_p2__1_carry__1_n_15,temp_g_2_fu_213_p2__1_carry__1_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry__1_i_5_n_9,temp_g_2_fu_213_p2__1_carry__1_i_6_n_9,temp_g_2_fu_213_p2__1_carry__1_i_7_n_9,temp_g_2_fu_213_p2__1_carry__1_i_8_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry__1_i_1
       (.I0(add_ln155_3_reg_354[11]),
        .I1(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_1_n_9));
  LUT4 #(
    .INIT(16'h0700)) 
    temp_g_2_fu_213_p2__1_carry__1_i_2
       (.I0(vt0_val_read_reg_333[7]),
        .I1(add_ln155_3_reg_354[8]),
        .I2(add_ln155_3_reg_354[9]),
        .I3(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_2_n_9));
  LUT5 #(
    .INIT(32'h00071000)) 
    temp_g_2_fu_213_p2__1_carry__1_i_3
       (.I0(add_ln155_3_reg_354[7]),
        .I1(vt0_val_read_reg_333[6]),
        .I2(vt0_val_read_reg_333[7]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(add_ln155_3_reg_354[9]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_3_n_9));
  LUT5 #(
    .INIT(32'h0000BD42)) 
    temp_g_2_fu_213_p2__1_carry__1_i_4
       (.I0(vt0_val_read_reg_333[7]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(vt0_val_read_reg_333[6]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_15_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_4_n_9));
  LUT3 #(
    .INIT(8'h93)) 
    temp_g_2_fu_213_p2__1_carry__1_i_5
       (.I0(add_ln155_3_reg_354[10]),
        .I1(add_ln155_3_reg_354[12]),
        .I2(add_ln155_3_reg_354[11]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_5_n_9));
  LUT5 #(
    .INIT(32'hEA1500FF)) 
    temp_g_2_fu_213_p2__1_carry__1_i_6
       (.I0(add_ln155_3_reg_354[9]),
        .I1(add_ln155_3_reg_354[8]),
        .I2(vt0_val_read_reg_333[7]),
        .I3(add_ln155_3_reg_354[11]),
        .I4(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_6_n_9));
  LUT6 #(
    .INIT(64'hFEF0F080010F0F7F)) 
    temp_g_2_fu_213_p2__1_carry__1_i_7
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(add_ln155_3_reg_354[9]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(vt0_val_read_reg_333[7]),
        .I5(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_7_n_9));
  LUT6 #(
    .INIT(64'h9666966996696669)) 
    temp_g_2_fu_213_p2__1_carry__1_i_8
       (.I0(temp_g_2_fu_213_p2__1_carry__1_i_4_n_9),
        .I1(add_ln155_3_reg_354[9]),
        .I2(add_ln155_3_reg_354[8]),
        .I3(vt0_val_read_reg_333[7]),
        .I4(vt0_val_read_reg_333[6]),
        .I5(add_ln155_3_reg_354[7]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_8_n_9));
  CARRY4 temp_g_2_fu_213_p2__1_carry__2
       (.CI(temp_g_2_fu_213_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED[3:1],temp_g_2_fu_213_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,temp_g_2_fu_213_p2__1_carry__2_i_1_n_9}),
        .O({NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED[3:2],temp_g_2_fu_213_p2__1_carry__2_n_15,temp_g_2_fu_213_p2__1_carry__2_n_16}),
        .S({1'b0,1'b0,1'b1,temp_g_2_fu_213_p2__1_carry__2_i_2_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry__2_i_1
       (.I0(add_ln155_3_reg_354[12]),
        .I1(add_ln155_3_reg_354[11]),
        .O(temp_g_2_fu_213_p2__1_carry__2_i_1_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    temp_g_2_fu_213_p2__1_carry__2_i_2
       (.I0(add_ln155_3_reg_354[11]),
        .I1(add_ln155_3_reg_354[12]),
        .O(temp_g_2_fu_213_p2__1_carry__2_i_2_n_9));
  LUT4 #(
    .INIT(16'hD52A)) 
    temp_g_2_fu_213_p2__1_carry_i_1
       (.I0(temp_g_2_fu_213_p2__1_carry_i_8_n_9),
        .I1(vt0_val_read_reg_333[1]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(temp_g_2_fu_213_p2__1_carry_i_9_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_1_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry_i_11
       (.I0(vt0_val_read_reg_333[2]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[3]),
        .O(temp_g_2_fu_213_p2__1_carry_i_11_n_9));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_2_fu_213_p2__1_carry_i_12
       (.I0(vt0_val_read_reg_333[0]),
        .I1(add_ln155_3_reg_354[1]),
        .I2(vt0_val_read_reg_333[1]),
        .O(temp_g_2_fu_213_p2__1_carry_i_12_n_9));
  LUT6 #(
    .INIT(64'hF71010F71F07071F)) 
    temp_g_2_fu_213_p2__1_carry_i_2
       (.I0(vt0_val_read_reg_333[0]),
        .I1(add_ln155_3_reg_354[1]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(\add_ln155_3_reg_354_reg[2]_0 ),
        .I4(vb0_val_read_reg_305[2]),
        .I5(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_2_n_9));
  LUT6 #(
    .INIT(64'h2E8B2882BEEB2E8B)) 
    temp_g_2_fu_213_p2__1_carry_i_3
       (.I0(vb0_val_read_reg_305[1]),
        .I1(add_ln155_3_reg_354[1]),
        .I2(vt0_val_read_reg_333[0]),
        .I3(vt0_val_read_reg_333[1]),
        .I4(vb0_val_read_reg_305[0]),
        .I5(add_ln155_3_reg_354[0]),
        .O(temp_g_2_fu_213_p2__1_carry_i_3_n_9));
  LUT6 #(
    .INIT(64'h559595AA6A555595)) 
    temp_g_2_fu_213_p2__1_carry_i_4
       (.I0(temp_g_2_fu_213_p2__1_carry_i_9_n_9),
        .I1(vt0_val_read_reg_333[2]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(\trunc_ln162_reg_369_reg[4]_0 ),
        .I4(vb0_val_read_reg_305[3]),
        .I5(temp_g_2_fu_213_p2__1_carry_i_11_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h6999)) 
    temp_g_2_fu_213_p2__1_carry_i_5
       (.I0(temp_g_2_fu_213_p2__1_carry_i_2_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry_i_8_n_9),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_5_n_9));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    temp_g_2_fu_213_p2__1_carry_i_6
       (.I0(temp_g_2_fu_213_p2__1_carry_i_3_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry_i_12_n_9),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[2]),
        .I4(vb0_val_read_reg_305[2]),
        .I5(\add_ln155_3_reg_354_reg[2]_0 ),
        .O(temp_g_2_fu_213_p2__1_carry_i_6_n_9));
  LUT6 #(
    .INIT(64'hB4D24B2D4B2DB4D2)) 
    temp_g_2_fu_213_p2__1_carry_i_7
       (.I0(add_ln155_3_reg_354[0]),
        .I1(vb0_val_read_reg_305[0]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[0]),
        .I4(add_ln155_3_reg_354[1]),
        .I5(vb0_val_read_reg_305[1]),
        .O(temp_g_2_fu_213_p2__1_carry_i_7_n_9));
  LUT6 #(
    .INIT(64'h9696699669699669)) 
    temp_g_2_fu_213_p2__1_carry_i_8
       (.I0(vt0_val_read_reg_333[3]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(vb0_val_read_reg_305[2]),
        .I4(\add_ln155_3_reg_354_reg[2]_0 ),
        .I5(vb0_val_read_reg_305[3]),
        .O(temp_g_2_fu_213_p2__1_carry_i_8_n_9));
  LUT6 #(
    .INIT(64'h9669969696966996)) 
    temp_g_2_fu_213_p2__1_carry_i_9
       (.I0(vb0_val_read_reg_305[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vt0_val_read_reg_333[3]),
        .I4(add_ln155_3_reg_354[3]),
        .I5(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_9_n_9));
  FDRE \temp_g_2_reg_364_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_15),
        .Q(temp_g_2_reg_364[10]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_14),
        .Q(temp_g_2_reg_364[11]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_13),
        .Q(temp_g_2_reg_364[12]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__2_n_16),
        .Q(temp_g_2_reg_364[13]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__2_n_15),
        .Q(temp_g_2_reg_364[14]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_14),
        .Q(temp_g_2_reg_364[7]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_13),
        .Q(temp_g_2_reg_364[8]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_16),
        .Q(temp_g_2_reg_364[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_fu_272_p2__1_carry_n_9,temp_g_fu_272_p2__1_carry_n_10,temp_g_fu_272_p2__1_carry_n_11,temp_g_fu_272_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln166_2_reg_374[3:1],1'b0}),
        .O(NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_272_p2__1_carry_i_1_n_9,temp_g_fu_272_p2__1_carry_i_2_n_9,temp_g_fu_272_p2__1_carry_i_3_n_9,add_ln166_2_reg_374[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__0
       (.CI(temp_g_fu_272_p2__1_carry_n_9),
        .CO({temp_g_fu_272_p2__1_carry__0_n_9,temp_g_fu_272_p2__1_carry__0_n_10,temp_g_fu_272_p2__1_carry__0_n_11,temp_g_fu_272_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_272_p2__1_carry__0_i_1_n_9,temp_g_fu_272_p2__1_carry__0_i_2_n_9,temp_g_fu_272_p2__1_carry__0_i_3_n_9,temp_g_fu_272_p2__1_carry__0_i_4_n_9}),
        .O(NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_272_p2__1_carry__0_i_5_n_9,temp_g_fu_272_p2__1_carry__0_i_6_n_9,temp_g_fu_272_p2__1_carry__0_i_7_n_9,temp_g_fu_272_p2__1_carry__0_i_8_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_1
       (.I0(tmp5_fu_259_p3[6]),
        .I1(M00_fu_252_p3[6]),
        .I2(add_ln166_2_reg_374[6]),
        .O(temp_g_fu_272_p2__1_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_2
       (.I0(tmp5_fu_259_p3[5]),
        .I1(M00_fu_252_p3[5]),
        .I2(add_ln166_2_reg_374[5]),
        .O(temp_g_fu_272_p2__1_carry__0_i_2_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_3
       (.I0(tmp5_fu_259_p3[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(add_ln166_2_reg_374[4]),
        .O(temp_g_fu_272_p2__1_carry__0_i_3_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_272_p2__1_carry__0_i_4
       (.I0(add_ln166_2_reg_374[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(tmp5_fu_259_p3[4]),
        .O(temp_g_fu_272_p2__1_carry__0_i_4_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__0_i_5
       (.I0(add_ln166_2_reg_374[6]),
        .I1(M00_fu_252_p3[6]),
        .I2(tmp5_fu_259_p3[6]),
        .I3(add_ln166_2_reg_374[7]),
        .I4(M00_fu_252_p3[7]),
        .I5(tmp5_fu_259_p3[7]),
        .O(temp_g_fu_272_p2__1_carry__0_i_5_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__0_i_6
       (.I0(add_ln166_2_reg_374[5]),
        .I1(M00_fu_252_p3[5]),
        .I2(tmp5_fu_259_p3[5]),
        .I3(add_ln166_2_reg_374[6]),
        .I4(M00_fu_252_p3[6]),
        .I5(tmp5_fu_259_p3[6]),
        .O(temp_g_fu_272_p2__1_carry__0_i_6_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__0_i_7
       (.I0(add_ln166_2_reg_374[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(tmp5_fu_259_p3[4]),
        .I3(add_ln166_2_reg_374[5]),
        .I4(M00_fu_252_p3[5]),
        .I5(tmp5_fu_259_p3[5]),
        .O(temp_g_fu_272_p2__1_carry__0_i_7_n_9));
  LUT5 #(
    .INIT(32'h69969696)) 
    temp_g_fu_272_p2__1_carry__0_i_8
       (.I0(tmp5_fu_259_p3[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(add_ln166_2_reg_374[4]),
        .I3(tmp5_fu_259_p3[3]),
        .I4(M00_fu_252_p3[3]),
        .O(temp_g_fu_272_p2__1_carry__0_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__1
       (.CI(temp_g_fu_272_p2__1_carry__0_n_9),
        .CO({temp_g_fu_272_p2__1_carry__1_n_9,temp_g_fu_272_p2__1_carry__1_n_10,temp_g_fu_272_p2__1_carry__1_n_11,temp_g_fu_272_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_272_p2__1_carry__1_i_1_n_9,temp_g_fu_272_p2__1_carry__1_i_2_n_9,temp_g_fu_272_p2__1_carry__1_i_3_n_9,temp_g_fu_272_p2__1_carry__1_i_4_n_9}),
        .O({tmp_9_fu_285_p4__0[3:1],O}),
        .S({temp_g_fu_272_p2__1_carry__1_i_5_n_9,temp_g_fu_272_p2__1_carry__1_i_6_n_9,temp_g_fu_272_p2__1_carry__1_i_7_n_9,temp_g_fu_272_p2__1_carry__1_i_8_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_1
       (.I0(tmp5_fu_259_p3[14]),
        .I1(M00_fu_252_p3[10]),
        .I2(add_ln166_2_reg_374[10]),
        .O(temp_g_fu_272_p2__1_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_2
       (.I0(tmp5_fu_259_p3[14]),
        .I1(M00_fu_252_p3[9]),
        .I2(add_ln166_2_reg_374[9]),
        .O(temp_g_fu_272_p2__1_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_3
       (.I0(tmp5_fu_259_p3[8]),
        .I1(M00_fu_252_p3[8]),
        .I2(add_ln166_2_reg_374[8]),
        .O(temp_g_fu_272_p2__1_carry__1_i_3_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_4
       (.I0(tmp5_fu_259_p3[7]),
        .I1(M00_fu_252_p3[7]),
        .I2(add_ln166_2_reg_374[7]),
        .O(temp_g_fu_272_p2__1_carry__1_i_4_n_9));
  LUT4 #(
    .INIT(16'hE718)) 
    temp_g_fu_272_p2__1_carry__1_i_5
       (.I0(add_ln166_2_reg_374[10]),
        .I1(M00_fu_252_p3[10]),
        .I2(tmp5_fu_259_p3[14]),
        .I3(add_ln166_2_reg_374[11]),
        .O(temp_g_fu_272_p2__1_carry__1_i_5_n_9));
  LUT5 #(
    .INIT(32'h1EE18778)) 
    temp_g_fu_272_p2__1_carry__1_i_6
       (.I0(add_ln166_2_reg_374[9]),
        .I1(M00_fu_252_p3[9]),
        .I2(add_ln166_2_reg_374[10]),
        .I3(M00_fu_252_p3[10]),
        .I4(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__1_i_6_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__1_i_7
       (.I0(add_ln166_2_reg_374[8]),
        .I1(M00_fu_252_p3[8]),
        .I2(tmp5_fu_259_p3[8]),
        .I3(add_ln166_2_reg_374[9]),
        .I4(M00_fu_252_p3[9]),
        .I5(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__1_i_7_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__1_i_8
       (.I0(add_ln166_2_reg_374[7]),
        .I1(M00_fu_252_p3[7]),
        .I2(tmp5_fu_259_p3[7]),
        .I3(add_ln166_2_reg_374[8]),
        .I4(M00_fu_252_p3[8]),
        .I5(tmp5_fu_259_p3[8]),
        .O(temp_g_fu_272_p2__1_carry__1_i_8_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__2
       (.CI(temp_g_fu_272_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED[3],temp_g_fu_272_p2__1_carry__2_n_10,temp_g_fu_272_p2__1_carry__2_n_11,temp_g_fu_272_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,temp_g_fu_272_p2__1_carry__2_i_1_n_9,temp_g_fu_272_p2__1_carry__2_i_2_n_9,temp_g_fu_272_p2__1_carry__2_i_3_n_9}),
        .O({\add_ln166_2_reg_374_reg[13]_0 ,tmp_9_fu_285_p4__0[4]}),
        .S({temp_g_fu_272_p2__1_carry__2_i_4_n_9,temp_g_fu_272_p2__1_carry__2_i_5_n_9,temp_g_fu_272_p2__1_carry__2_i_6_n_9,temp_g_fu_272_p2__1_carry__2_i_7_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_1
       (.I0(add_ln166_2_reg_374[13]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_1_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_2
       (.I0(add_ln166_2_reg_374[12]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_2_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_3
       (.I0(add_ln166_2_reg_374[11]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_3_n_9));
  LUT3 #(
    .INIT(8'hD2)) 
    temp_g_fu_272_p2__1_carry__2_i_4
       (.I0(tmp5_fu_259_p3[14]),
        .I1(add_ln166_2_reg_374[14]),
        .I2(add_ln166_2_reg_374[15]),
        .O(temp_g_fu_272_p2__1_carry__2_i_4_n_9));
  LUT3 #(
    .INIT(8'h9C)) 
    temp_g_fu_272_p2__1_carry__2_i_5
       (.I0(add_ln166_2_reg_374[13]),
        .I1(add_ln166_2_reg_374[14]),
        .I2(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_5_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_6
       (.I0(add_ln166_2_reg_374[12]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[13]),
        .O(temp_g_fu_272_p2__1_carry__2_i_6_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_7
       (.I0(add_ln166_2_reg_374[11]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[12]),
        .O(temp_g_fu_272_p2__1_carry__2_i_7_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_272_p2__1_carry_i_1
       (.I0(M00_fu_252_p3[3]),
        .I1(tmp5_fu_259_p3[3]),
        .I2(add_ln166_2_reg_374[3]),
        .O(temp_g_fu_272_p2__1_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_272_p2__1_carry_i_2
       (.I0(add_ln166_2_reg_374[2]),
        .I1(tmp5_fu_259_p3[2]),
        .O(temp_g_fu_272_p2__1_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_272_p2__1_carry_i_3
       (.I0(add_ln166_2_reg_374[1]),
        .I1(tmp5_fu_259_p3[1]),
        .O(temp_g_fu_272_p2__1_carry_i_3_n_9));
  CARRY4 tmp361_fu_128_p2_carry
       (.CI(1'b0),
        .CO({tmp361_fu_128_p2_carry_n_9,tmp361_fu_128_p2_carry_n_10,tmp361_fu_128_p2_carry_n_11,tmp361_fu_128_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(trunc_ln6_fu_154_p3[6:3]),
        .O(tmp361_fu_128_p2[3:0]),
        .S({tmp361_fu_128_p2_carry_i_1_n_9,tmp361_fu_128_p2_carry_i_2_n_9,tmp361_fu_128_p2_carry_i_3_n_9,tmp361_fu_128_p2_carry_i_4_n_9}));
  CARRY4 tmp361_fu_128_p2_carry__0
       (.CI(tmp361_fu_128_p2_carry_n_9),
        .CO({tmp361_fu_128_p2_carry__0_n_9,tmp361_fu_128_p2_carry__0_n_10,tmp361_fu_128_p2_carry__0_n_11,tmp361_fu_128_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({\vb1_val_int_reg_reg_n_9_[7] ,\vb1_val_int_reg_reg_n_9_[6] ,\vb1_val_int_reg_reg_n_9_[5] ,trunc_ln6_fu_154_p3[7]}),
        .O(tmp361_fu_128_p2[7:4]),
        .S({tmp361_fu_128_p2_carry__0_i_1_n_9,tmp361_fu_128_p2_carry__0_i_2_n_9,tmp361_fu_128_p2_carry__0_i_3_n_9,tmp361_fu_128_p2_carry__0_i_4_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_1
       (.I0(\vb1_val_int_reg_reg_n_9_[7] ),
        .I1(M01_fu_90_p3),
        .O(tmp361_fu_128_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_2
       (.I0(\vb1_val_int_reg_reg_n_9_[6] ),
        .I1(Q[6]),
        .O(tmp361_fu_128_p2_carry__0_i_2_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_3
       (.I0(\vb1_val_int_reg_reg_n_9_[5] ),
        .I1(Q[5]),
        .O(tmp361_fu_128_p2_carry__0_i_3_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_4
       (.I0(trunc_ln6_fu_154_p3[7]),
        .I1(Q[4]),
        .O(tmp361_fu_128_p2_carry__0_i_4_n_9));
  CARRY4 tmp361_fu_128_p2_carry__1
       (.CI(tmp361_fu_128_p2_carry__0_n_9),
        .CO(NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED[3:1],tmp361_fu_128_p2[13]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_1
       (.I0(trunc_ln6_fu_154_p3[6]),
        .I1(Q[3]),
        .O(tmp361_fu_128_p2_carry_i_1_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_2
       (.I0(trunc_ln6_fu_154_p3[5]),
        .I1(Q[2]),
        .O(tmp361_fu_128_p2_carry_i_2_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_3
       (.I0(trunc_ln6_fu_154_p3[4]),
        .I1(Q[1]),
        .O(tmp361_fu_128_p2_carry_i_3_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_4
       (.I0(trunc_ln6_fu_154_p3[3]),
        .I1(Q[0]),
        .O(tmp361_fu_128_p2_carry_i_4_n_9));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[0]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9 ));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_reg_349[13]),
        .Q(tmp361_reg_349_pp0_iter1_reg[13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[1]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[2]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[3]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[4]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(tmp361_fu_128_p2[5]),
        .Q(\tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9 ));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_reg_349[6]),
        .Q(tmp361_reg_349_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_reg_349[7]),
        .Q(tmp361_reg_349_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[0]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[1]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_reg_349_pp0_iter1_reg[13]),
        .Q(tmp5_fu_259_p3[14]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[1]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[2]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[2]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[3]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[3]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[4]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[4]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[5]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp361_reg_349_pp0_iter1_reg_reg[5]_srl2_n_9 ),
        .Q(tmp5_fu_259_p3[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_reg_349_pp0_iter1_reg[6]),
        .Q(tmp5_fu_259_p3[7]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_reg_349_pp0_iter1_reg[7]),
        .Q(tmp5_fu_259_p3[8]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_fu_128_p2[13]),
        .Q(tmp361_reg_349[13]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_fu_128_p2[6]),
        .Q(tmp361_reg_349[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp361_fu_128_p2[7]),
        .Q(tmp361_reg_349[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_2 
       (.I0(vb0_val_int_reg[3]),
        .I1(\tmp3_reg_344_reg[3]_3 ),
        .O(\vb0_val_int_reg_reg[3] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_3 
       (.I0(vb0_val_int_reg[2]),
        .I1(\tmp3_reg_344_reg[3]_2 ),
        .O(\vb0_val_int_reg_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_4 
       (.I0(vb0_val_int_reg[1]),
        .I1(\tmp3_reg_344_reg[3]_1 ),
        .O(\vb0_val_int_reg_reg[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_5 
       (.I0(vb0_val_int_reg[0]),
        .I1(\tmp3_reg_344_reg[3]_0 ),
        .O(\vb0_val_int_reg_reg[3] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_2 
       (.I0(vb0_val_int_reg[7]),
        .I1(\tmp3_reg_344_reg[7]_3 ),
        .O(\vb0_val_int_reg_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_3 
       (.I0(vb0_val_int_reg[6]),
        .I1(\tmp3_reg_344_reg[7]_2 ),
        .O(\vb0_val_int_reg_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_4 
       (.I0(vb0_val_int_reg[5]),
        .I1(\tmp3_reg_344_reg[7]_1 ),
        .O(\vb0_val_int_reg_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_5 
       (.I0(vb0_val_int_reg[4]),
        .I1(\tmp3_reg_344_reg[7]_0 ),
        .O(\vb0_val_int_reg_reg[7] [0]));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[0]),
        .Q(tmp4_fu_225_p3[1]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[1]),
        .Q(tmp4_fu_225_p3[2]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[2]),
        .Q(tmp4_fu_225_p3[3]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[3]),
        .Q(tmp4_fu_225_p3[4]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[4]),
        .Q(tmp4_fu_225_p3[5]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[5]),
        .Q(tmp4_fu_225_p3[6]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[6]),
        .Q(tmp4_fu_225_p3[7]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[7]),
        .Q(tmp4_fu_225_p3[8]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp3_reg_344[8]),
        .Q(tmp4_fu_225_p3[9]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [0]),
        .Q(tmp3_reg_344[0]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [1]),
        .Q(tmp3_reg_344[1]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [2]),
        .Q(tmp3_reg_344[2]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [3]),
        .Q(tmp3_reg_344[3]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [4]),
        .Q(tmp3_reg_344[4]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [5]),
        .Q(tmp3_reg_344[5]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [6]),
        .Q(tmp3_reg_344[6]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [7]),
        .Q(tmp3_reg_344[7]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp3_reg_344_reg[8]_0 [8]),
        .Q(tmp3_reg_344[8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[3]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[4]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[5]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[6]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[7]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[5] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[6] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_102/trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[7] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ),
        .Q(M00_fu_252_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ),
        .Q(M00_fu_252_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ),
        .Q(M00_fu_252_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ),
        .Q(M00_fu_252_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ),
        .Q(M00_fu_252_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ),
        .Q(M00_fu_252_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ),
        .Q(M00_fu_252_p3[9]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ),
        .Q(M00_fu_252_p3[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln162_reg_369[0]_i_1 
       (.I0(vt0_val_read_reg_333[0]),
        .I1(add_ln155_3_reg_354[0]),
        .I2(vb0_val_read_reg_305[0]),
        .O(\trunc_ln162_reg_369[0]_i_1_n_9 ));
  FDRE \trunc_ln162_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln162_reg_369[0]_i_1_n_9 ),
        .Q(\trunc_ln162_reg_369_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry_n_16),
        .Q(\trunc_ln162_reg_369_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry_n_15),
        .Q(trunc_ln162_reg_369[2]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry_n_14),
        .Q(trunc_ln162_reg_369[3]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry_n_13),
        .Q(trunc_ln162_reg_369[4]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_16),
        .Q(trunc_ln162_reg_369[5]),
        .R(1'b0));
  FDRE \trunc_ln162_reg_369_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_15),
        .Q(trunc_ln162_reg_369[6]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [0]),
        .Q(trunc_ln6_fu_154_p3[3]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [1]),
        .Q(trunc_ln6_fu_154_p3[4]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [2]),
        .Q(trunc_ln6_fu_154_p3[5]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [3]),
        .Q(trunc_ln6_fu_154_p3[6]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [4]),
        .Q(trunc_ln6_fu_154_p3[7]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [5]),
        .Q(\vb1_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [6]),
        .Q(\vb1_val_int_reg_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [7]),
        .Q(\vb1_val_int_reg_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [0]),
        .Q(vt0_val_read_reg_333[0]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [1]),
        .Q(vt0_val_read_reg_333[1]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [2]),
        .Q(vt0_val_read_reg_333[2]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [3]),
        .Q(vt0_val_read_reg_333[3]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [4]),
        .Q(vt0_val_read_reg_333[4]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [5]),
        .Q(vt0_val_read_reg_333[5]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [6]),
        .Q(vt0_val_read_reg_333[6]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\vt0_val_read_reg_333_reg[7]_0 [7]),
        .Q(vt0_val_read_reg_333[7]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [7]),
        .Q(M01_fu_90_p3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFGradientY_16_0_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFGradientY_16_0_s_32
   (Q,
    \add_ln155_3_reg_354_reg[2]_0 ,
    \ap_return_1_int_reg_reg[7] ,
    D,
    \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ,
    ap_clk,
    S,
    DI,
    \add_ln155_3_reg_354_reg[7]_0 ,
    \add_ln155_3_reg_354_reg[11]_0 ,
    \add_ln155_3_reg_354_reg[11]_1 ,
    \add_ln155_3_reg_354_reg[11]_2 ,
    \add_ln155_3_reg_354_reg[11]_3 ,
    \GradientValuesY_reg_756_reg[7] ,
    \vt1_val_int_reg_reg[0]_0 ,
    vb0_val_read_reg_305,
    \temp_g_2_reg_364_reg[4]_0 ,
    \temp_g_2_reg_364_reg[4]_1 ,
    vb2_val_read_reg_298_pp0_iter1_reg,
    \vb1_val_int_reg_reg[7]_0 ,
    \vt1_val_int_reg_reg[7]_0 ,
    \vt0_val_read_reg_333_reg[7]_0 ,
    vb0_val_int_reg,
    \tmp3_reg_344_reg[3]_0 ,
    \tmp3_reg_344_reg[3]_1 ,
    \tmp3_reg_344_reg[3]_2 ,
    \tmp3_reg_344_reg[3]_3 ,
    \tmp3_reg_344_reg[7]_0 ,
    \tmp3_reg_344_reg[7]_1 ,
    \tmp3_reg_344_reg[7]_2 ,
    \tmp3_reg_344_reg[7]_3 );
  output [6:0]Q;
  output [0:0]\add_ln155_3_reg_354_reg[2]_0 ;
  output [0:0]\ap_return_1_int_reg_reg[7] ;
  output [0:0]D;
  input \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ;
  input ap_clk;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\add_ln155_3_reg_354_reg[7]_0 ;
  input [0:0]\add_ln155_3_reg_354_reg[11]_0 ;
  input [1:0]\add_ln155_3_reg_354_reg[11]_1 ;
  input \add_ln155_3_reg_354_reg[11]_2 ;
  input \add_ln155_3_reg_354_reg[11]_3 ;
  input [0:0]\GradientValuesY_reg_756_reg[7] ;
  input [0:0]\vt1_val_int_reg_reg[0]_0 ;
  input [7:0]vb0_val_read_reg_305;
  input \temp_g_2_reg_364_reg[4]_0 ;
  input \temp_g_2_reg_364_reg[4]_1 ;
  input [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  input [7:0]\vb1_val_int_reg_reg[7]_0 ;
  input [7:0]\vt1_val_int_reg_reg[7]_0 ;
  input [7:0]\vt0_val_read_reg_333_reg[7]_0 ;
  input [7:0]vb0_val_int_reg;
  input \tmp3_reg_344_reg[3]_0 ;
  input \tmp3_reg_344_reg[3]_1 ;
  input \tmp3_reg_344_reg[3]_2 ;
  input \tmp3_reg_344_reg[3]_3 ;
  input \tmp3_reg_344_reg[7]_0 ;
  input \tmp3_reg_344_reg[7]_1 ;
  input \tmp3_reg_344_reg[7]_2 ;
  input \tmp3_reg_344_reg[7]_3 ;

  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]\GradientValuesY_reg_756_reg[7] ;
  wire [10:3]M00_fu_252_p3;
  wire [10:10]M01_fu_90_p3;
  wire [6:0]Q;
  wire [3:0]S;
  wire [12:0]add_ln155_3_fu_144_p2;
  wire add_ln155_3_fu_144_p2_carry__0_n_10;
  wire add_ln155_3_fu_144_p2_carry__0_n_11;
  wire add_ln155_3_fu_144_p2_carry__0_n_12;
  wire add_ln155_3_fu_144_p2_carry__0_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_1__0_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_2__0_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_4__0_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_i_5__0_n_9;
  wire add_ln155_3_fu_144_p2_carry__1_n_10;
  wire add_ln155_3_fu_144_p2_carry__1_n_11;
  wire add_ln155_3_fu_144_p2_carry__1_n_12;
  wire add_ln155_3_fu_144_p2_carry__1_n_9;
  wire add_ln155_3_fu_144_p2_carry_n_10;
  wire add_ln155_3_fu_144_p2_carry_n_11;
  wire add_ln155_3_fu_144_p2_carry_n_12;
  wire add_ln155_3_fu_144_p2_carry_n_9;
  wire [12:0]add_ln155_3_reg_354;
  wire [0:0]\add_ln155_3_reg_354_reg[11]_0 ;
  wire [1:0]\add_ln155_3_reg_354_reg[11]_1 ;
  wire \add_ln155_3_reg_354_reg[11]_2 ;
  wire \add_ln155_3_reg_354_reg[11]_3 ;
  wire [0:0]\add_ln155_3_reg_354_reg[2]_0 ;
  wire [3:0]\add_ln155_3_reg_354_reg[7]_0 ;
  wire [15:0]add_ln166_2_fu_238_p2;
  wire [15:0]add_ln166_2_reg_374;
  wire \add_ln166_2_reg_374[11]_i_2_n_9 ;
  wire \add_ln166_2_reg_374[11]_i_3_n_9 ;
  wire \add_ln166_2_reg_374[11]_i_4_n_9 ;
  wire \add_ln166_2_reg_374[11]_i_5_n_9 ;
  wire \add_ln166_2_reg_374[11]_i_6_n_9 ;
  wire \add_ln166_2_reg_374[3]_i_2_n_9 ;
  wire \add_ln166_2_reg_374[3]_i_3_n_9 ;
  wire \add_ln166_2_reg_374[3]_i_4_n_9 ;
  wire \add_ln166_2_reg_374[3]_i_5_n_9 ;
  wire \add_ln166_2_reg_374[3]_i_6_n_9 ;
  wire \add_ln166_2_reg_374[3]_i_7_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_2_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_3_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_4_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_5_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_6_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_7_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_8_n_9 ;
  wire \add_ln166_2_reg_374[7]_i_9_n_9 ;
  wire \add_ln166_2_reg_374_reg[11]_i_1_n_10 ;
  wire \add_ln166_2_reg_374_reg[11]_i_1_n_11 ;
  wire \add_ln166_2_reg_374_reg[11]_i_1_n_12 ;
  wire \add_ln166_2_reg_374_reg[11]_i_1_n_9 ;
  wire \add_ln166_2_reg_374_reg[15]_i_1_n_10 ;
  wire \add_ln166_2_reg_374_reg[15]_i_1_n_11 ;
  wire \add_ln166_2_reg_374_reg[15]_i_1_n_12 ;
  wire \add_ln166_2_reg_374_reg[3]_i_1_n_10 ;
  wire \add_ln166_2_reg_374_reg[3]_i_1_n_11 ;
  wire \add_ln166_2_reg_374_reg[3]_i_1_n_12 ;
  wire \add_ln166_2_reg_374_reg[3]_i_1_n_9 ;
  wire \add_ln166_2_reg_374_reg[7]_i_1_n_10 ;
  wire \add_ln166_2_reg_374_reg[7]_i_1_n_11 ;
  wire \add_ln166_2_reg_374_reg[7]_i_1_n_12 ;
  wire \add_ln166_2_reg_374_reg[7]_i_1_n_9 ;
  wire [0:0]add_ln168_fu_247_p2;
  wire [0:0]add_ln168_reg_379;
  wire ap_clk;
  wire [0:0]\ap_return_1_int_reg_reg[7] ;
  wire [0:0]ap_return_int_reg;
  wire \ap_return_int_reg[0]_i_2__0_n_9 ;
  wire \ap_return_int_reg[0]_i_3__0_n_9 ;
  wire [0:0]select_ln172_fu_315_p3;
  wire temp_g_2_fu_213_p2__1_carry__0_i_10__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_11__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_12__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_13__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_14__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_15__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_16__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_17__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_18__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_1__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_2__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_3__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_4__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_5__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_6__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_7__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_8__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_i_9__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__0_n_10;
  wire temp_g_2_fu_213_p2__1_carry__0_n_11;
  wire temp_g_2_fu_213_p2__1_carry__0_n_12;
  wire temp_g_2_fu_213_p2__1_carry__0_n_13;
  wire temp_g_2_fu_213_p2__1_carry__0_n_14;
  wire temp_g_2_fu_213_p2__1_carry__0_n_15;
  wire temp_g_2_fu_213_p2__1_carry__0_n_16;
  wire temp_g_2_fu_213_p2__1_carry__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_1__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_2__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_3__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_4__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_5__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_6__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_7__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_i_8__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__1_n_10;
  wire temp_g_2_fu_213_p2__1_carry__1_n_11;
  wire temp_g_2_fu_213_p2__1_carry__1_n_12;
  wire temp_g_2_fu_213_p2__1_carry__1_n_13;
  wire temp_g_2_fu_213_p2__1_carry__1_n_14;
  wire temp_g_2_fu_213_p2__1_carry__1_n_15;
  wire temp_g_2_fu_213_p2__1_carry__1_n_16;
  wire temp_g_2_fu_213_p2__1_carry__1_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_i_1__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_i_2__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry__2_n_12;
  wire temp_g_2_fu_213_p2__1_carry__2_n_15;
  wire temp_g_2_fu_213_p2__1_carry__2_n_16;
  wire temp_g_2_fu_213_p2__1_carry_i_11__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_1__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_2__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_3__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_4__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_5__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_6__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_7__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_8__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_i_9__0_n_9;
  wire temp_g_2_fu_213_p2__1_carry_n_10;
  wire temp_g_2_fu_213_p2__1_carry_n_11;
  wire temp_g_2_fu_213_p2__1_carry_n_12;
  wire temp_g_2_fu_213_p2__1_carry_n_13;
  wire temp_g_2_fu_213_p2__1_carry_n_14;
  wire temp_g_2_fu_213_p2__1_carry_n_15;
  wire temp_g_2_fu_213_p2__1_carry_n_16;
  wire temp_g_2_fu_213_p2__1_carry_n_9;
  wire [14:1]temp_g_2_reg_364;
  wire \temp_g_2_reg_364_reg[4]_0 ;
  wire \temp_g_2_reg_364_reg[4]_1 ;
  wire temp_g_fu_272_p2__1_carry__0_i_1__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_2__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_3__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_4__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_5__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_6__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_7__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_i_8__0_n_9;
  wire temp_g_fu_272_p2__1_carry__0_n_10;
  wire temp_g_fu_272_p2__1_carry__0_n_11;
  wire temp_g_fu_272_p2__1_carry__0_n_12;
  wire temp_g_fu_272_p2__1_carry__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_1__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_2__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_3__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_4__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_5__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_6__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_7__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_i_8__0_n_9;
  wire temp_g_fu_272_p2__1_carry__1_n_10;
  wire temp_g_fu_272_p2__1_carry__1_n_11;
  wire temp_g_fu_272_p2__1_carry__1_n_12;
  wire temp_g_fu_272_p2__1_carry__1_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_1__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_2__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_3__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_4__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_5__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_6__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_i_7__0_n_9;
  wire temp_g_fu_272_p2__1_carry__2_n_10;
  wire temp_g_fu_272_p2__1_carry__2_n_11;
  wire temp_g_fu_272_p2__1_carry__2_n_12;
  wire temp_g_fu_272_p2__1_carry_i_1__0_n_9;
  wire temp_g_fu_272_p2__1_carry_i_2__0_n_9;
  wire temp_g_fu_272_p2__1_carry_i_3__0_n_9;
  wire temp_g_fu_272_p2__1_carry_n_10;
  wire temp_g_fu_272_p2__1_carry_n_11;
  wire temp_g_fu_272_p2__1_carry_n_12;
  wire temp_g_fu_272_p2__1_carry_n_9;
  wire [13:0]tmp361_fu_128_p2;
  wire tmp361_fu_128_p2_carry__0_i_1__0_n_9;
  wire tmp361_fu_128_p2_carry__0_i_2__0_n_9;
  wire tmp361_fu_128_p2_carry__0_i_3__0_n_9;
  wire tmp361_fu_128_p2_carry__0_i_4__0_n_9;
  wire tmp361_fu_128_p2_carry__0_n_10;
  wire tmp361_fu_128_p2_carry__0_n_11;
  wire tmp361_fu_128_p2_carry__0_n_12;
  wire tmp361_fu_128_p2_carry__0_n_9;
  wire tmp361_fu_128_p2_carry_i_1__0_n_9;
  wire tmp361_fu_128_p2_carry_i_2__0_n_9;
  wire tmp361_fu_128_p2_carry_i_3__0_n_9;
  wire tmp361_fu_128_p2_carry_i_4__0_n_9;
  wire tmp361_fu_128_p2_carry_n_10;
  wire tmp361_fu_128_p2_carry_n_11;
  wire tmp361_fu_128_p2_carry_n_12;
  wire tmp361_fu_128_p2_carry_n_9;
  wire [13:0]tmp361_reg_349;
  wire [13:0]tmp361_reg_349_pp0_iter1_reg;
  wire [8:0]tmp3_reg_344;
  wire \tmp3_reg_344[3]_i_2_n_9 ;
  wire \tmp3_reg_344[3]_i_3_n_9 ;
  wire \tmp3_reg_344[3]_i_4_n_9 ;
  wire \tmp3_reg_344[3]_i_5_n_9 ;
  wire \tmp3_reg_344[7]_i_2_n_9 ;
  wire \tmp3_reg_344[7]_i_3_n_9 ;
  wire \tmp3_reg_344[7]_i_4_n_9 ;
  wire \tmp3_reg_344[7]_i_5_n_9 ;
  wire \tmp3_reg_344_reg[3]_0 ;
  wire \tmp3_reg_344_reg[3]_1 ;
  wire \tmp3_reg_344_reg[3]_2 ;
  wire \tmp3_reg_344_reg[3]_3 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_10 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_11 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_12 ;
  wire \tmp3_reg_344_reg[3]_i_1_n_9 ;
  wire \tmp3_reg_344_reg[7]_0 ;
  wire \tmp3_reg_344_reg[7]_1 ;
  wire \tmp3_reg_344_reg[7]_2 ;
  wire \tmp3_reg_344_reg[7]_3 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_10 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_11 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_12 ;
  wire \tmp3_reg_344_reg[7]_i_1_n_9 ;
  wire [9:1]tmp4_fu_225_p3;
  wire [14:1]tmp5_fu_259_p3;
  wire [7:7]tmp_9_fu_285_p4;
  wire [6:0]tmp_9_fu_285_p4__0;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ;
  wire \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ;
  wire [0:0]trunc_ln162_reg_369;
  wire \trunc_ln162_reg_369[0]_i_1__0_n_9 ;
  wire [8:0]trunc_ln166_fu_174_p1;
  wire [7:3]trunc_ln6_fu_154_p3;
  wire [7:0]vb0_val_int_reg;
  wire [7:0]vb0_val_read_reg_305;
  wire [7:0]\vb1_val_int_reg_reg[7]_0 ;
  wire \vb1_val_int_reg_reg_n_9_[5] ;
  wire \vb1_val_int_reg_reg_n_9_[6] ;
  wire \vb1_val_int_reg_reg_n_9_[7] ;
  wire [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  wire [7:0]vt0_val_read_reg_333;
  wire [7:0]\vt0_val_read_reg_333_reg[7]_0 ;
  wire [0:0]\vt1_val_int_reg_reg[0]_0 ;
  wire [7:0]\vt1_val_int_reg_reg[7]_0 ;
  wire [3:0]NLW_add_ln155_3_fu_144_p2_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln155_3_fu_144_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_add_ln166_2_reg_374_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_tmp3_reg_344_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp3_reg_344_reg[8]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h3AFA0AFA3A0A0A0A)) 
    \GradientValuesY_reg_756[7]_i_1 
       (.I0(\GradientValuesY_reg_756_reg[7] ),
        .I1(tmp_9_fu_285_p4),
        .I2(\vt1_val_int_reg_reg[0]_0 ),
        .I3(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .I4(\ap_return_int_reg[0]_i_2__0_n_9 ),
        .I5(ap_return_int_reg),
        .O(\ap_return_1_int_reg_reg[7] ));
  CARRY4 add_ln155_3_fu_144_p2_carry
       (.CI(1'b0),
        .CO({add_ln155_3_fu_144_p2_carry_n_9,add_ln155_3_fu_144_p2_carry_n_10,add_ln155_3_fu_144_p2_carry_n_11,add_ln155_3_fu_144_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({Q[0],S[0],1'b0,1'b1}),
        .O(add_ln155_3_fu_144_p2[3:0]),
        .S(S));
  CARRY4 add_ln155_3_fu_144_p2_carry__0
       (.CI(add_ln155_3_fu_144_p2_carry_n_9),
        .CO({add_ln155_3_fu_144_p2_carry__0_n_9,add_ln155_3_fu_144_p2_carry__0_n_10,add_ln155_3_fu_144_p2_carry__0_n_11,add_ln155_3_fu_144_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(add_ln155_3_fu_144_p2[7:4]),
        .S(\add_ln155_3_reg_354_reg[7]_0 ));
  CARRY4 add_ln155_3_fu_144_p2_carry__1
       (.CI(add_ln155_3_fu_144_p2_carry__0_n_9),
        .CO({add_ln155_3_fu_144_p2_carry__1_n_9,add_ln155_3_fu_144_p2_carry__1_n_10,add_ln155_3_fu_144_p2_carry__1_n_11,add_ln155_3_fu_144_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({M01_fu_90_p3,add_ln155_3_fu_144_p2_carry__1_i_1__0_n_9,add_ln155_3_fu_144_p2_carry__1_i_2__0_n_9,\add_ln155_3_reg_354_reg[11]_0 }),
        .O(add_ln155_3_fu_144_p2[11:8]),
        .S({add_ln155_3_fu_144_p2_carry__1_i_4__0_n_9,add_ln155_3_fu_144_p2_carry__1_i_5__0_n_9,\add_ln155_3_reg_354_reg[11]_1 }));
  LUT2 #(
    .INIT(4'hE)) 
    add_ln155_3_fu_144_p2_carry__1_i_1__0
       (.I0(Q[6]),
        .I1(\add_ln155_3_reg_354_reg[11]_2 ),
        .O(add_ln155_3_fu_144_p2_carry__1_i_1__0_n_9));
  LUT2 #(
    .INIT(4'hE)) 
    add_ln155_3_fu_144_p2_carry__1_i_2__0
       (.I0(Q[5]),
        .I1(\add_ln155_3_reg_354_reg[11]_3 ),
        .O(add_ln155_3_fu_144_p2_carry__1_i_2__0_n_9));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln155_3_fu_144_p2_carry__1_i_4__0
       (.I0(M01_fu_90_p3),
        .O(add_ln155_3_fu_144_p2_carry__1_i_4__0_n_9));
  LUT3 #(
    .INIT(8'hE1)) 
    add_ln155_3_fu_144_p2_carry__1_i_5__0
       (.I0(\add_ln155_3_reg_354_reg[11]_2 ),
        .I1(Q[6]),
        .I2(M01_fu_90_p3),
        .O(add_ln155_3_fu_144_p2_carry__1_i_5__0_n_9));
  CARRY4 add_ln155_3_fu_144_p2_carry__2
       (.CI(add_ln155_3_fu_144_p2_carry__1_n_9),
        .CO(NLW_add_ln155_3_fu_144_p2_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln155_3_fu_144_p2_carry__2_O_UNCONNECTED[3:1],add_ln155_3_fu_144_p2[12]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln155_3_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[0]),
        .Q(add_ln155_3_reg_354[0]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[10]),
        .Q(add_ln155_3_reg_354[10]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[11]),
        .Q(add_ln155_3_reg_354[11]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[12]),
        .Q(add_ln155_3_reg_354[12]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[1]),
        .Q(add_ln155_3_reg_354[1]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[2]),
        .Q(\add_ln155_3_reg_354_reg[2]_0 ),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[3]),
        .Q(add_ln155_3_reg_354[3]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[4]),
        .Q(add_ln155_3_reg_354[4]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[5]),
        .Q(add_ln155_3_reg_354[5]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[6]),
        .Q(add_ln155_3_reg_354[6]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[7]),
        .Q(add_ln155_3_reg_354[7]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[8]),
        .Q(add_ln155_3_reg_354[8]),
        .R(1'b0));
  FDRE \add_ln155_3_reg_354_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln155_3_fu_144_p2[9]),
        .Q(add_ln155_3_reg_354[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln166_2_reg_374[11]_i_2 
       (.I0(temp_g_2_reg_364[8]),
        .I1(tmp4_fu_225_p3[8]),
        .O(\add_ln166_2_reg_374[11]_i_2_n_9 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln166_2_reg_374[11]_i_3 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I1(temp_g_2_reg_364[7]),
        .I2(tmp4_fu_225_p3[7]),
        .O(\add_ln166_2_reg_374[11]_i_3_n_9 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln166_2_reg_374[11]_i_4 
       (.I0(tmp4_fu_225_p3[9]),
        .I1(temp_g_2_reg_364[9]),
        .I2(temp_g_2_reg_364[10]),
        .O(\add_ln166_2_reg_374[11]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln166_2_reg_374[11]_i_5 
       (.I0(tmp4_fu_225_p3[8]),
        .I1(temp_g_2_reg_364[8]),
        .I2(temp_g_2_reg_364[9]),
        .I3(tmp4_fu_225_p3[9]),
        .O(\add_ln166_2_reg_374[11]_i_5_n_9 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln166_2_reg_374[11]_i_6 
       (.I0(tmp4_fu_225_p3[7]),
        .I1(temp_g_2_reg_364[7]),
        .I2(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I3(temp_g_2_reg_364[8]),
        .I4(tmp4_fu_225_p3[8]),
        .O(\add_ln166_2_reg_374[11]_i_6_n_9 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln166_2_reg_374[3]_i_2 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(temp_g_2_reg_364[2]),
        .I2(tmp4_fu_225_p3[2]),
        .O(\add_ln166_2_reg_374[3]_i_2_n_9 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln166_2_reg_374[3]_i_3 
       (.I0(tmp4_fu_225_p3[2]),
        .I1(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I2(temp_g_2_reg_364[2]),
        .O(\add_ln166_2_reg_374[3]_i_3_n_9 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln166_2_reg_374[3]_i_4 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(temp_g_2_reg_364[3]),
        .I2(tmp4_fu_225_p3[3]),
        .I3(\add_ln166_2_reg_374[3]_i_2_n_9 ),
        .O(\add_ln166_2_reg_374[3]_i_4_n_9 ));
  (* HLUTNM = "lutpair49" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \add_ln166_2_reg_374[3]_i_5 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[2]),
        .I1(temp_g_2_reg_364[2]),
        .I2(tmp4_fu_225_p3[2]),
        .I3(temp_g_2_reg_364[1]),
        .I4(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .O(\add_ln166_2_reg_374[3]_i_5_n_9 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln166_2_reg_374[3]_i_6 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[1]),
        .I1(temp_g_2_reg_364[1]),
        .I2(tmp4_fu_225_p3[1]),
        .O(\add_ln166_2_reg_374[3]_i_6_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln166_2_reg_374[3]_i_7 
       (.I0(trunc_ln162_reg_369),
        .I1(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .O(\add_ln166_2_reg_374[3]_i_7_n_9 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln166_2_reg_374[7]_i_2 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I1(temp_g_2_reg_364[6]),
        .I2(tmp4_fu_225_p3[6]),
        .O(\add_ln166_2_reg_374[7]_i_2_n_9 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln166_2_reg_374[7]_i_3 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I1(temp_g_2_reg_364[5]),
        .I2(tmp4_fu_225_p3[5]),
        .O(\add_ln166_2_reg_374[7]_i_3_n_9 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln166_2_reg_374[7]_i_4 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(temp_g_2_reg_364[4]),
        .I2(tmp4_fu_225_p3[4]),
        .O(\add_ln166_2_reg_374[7]_i_4_n_9 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln166_2_reg_374[7]_i_5 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[3]),
        .I1(temp_g_2_reg_364[3]),
        .I2(tmp4_fu_225_p3[3]),
        .O(\add_ln166_2_reg_374[7]_i_5_n_9 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln166_2_reg_374[7]_i_6 
       (.I0(\add_ln166_2_reg_374[7]_i_2_n_9 ),
        .I1(temp_g_2_reg_364[7]),
        .I2(vb2_val_read_reg_298_pp0_iter1_reg[7]),
        .I3(tmp4_fu_225_p3[7]),
        .O(\add_ln166_2_reg_374[7]_i_6_n_9 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln166_2_reg_374[7]_i_7 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[6]),
        .I1(temp_g_2_reg_364[6]),
        .I2(tmp4_fu_225_p3[6]),
        .I3(\add_ln166_2_reg_374[7]_i_3_n_9 ),
        .O(\add_ln166_2_reg_374[7]_i_7_n_9 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln166_2_reg_374[7]_i_8 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[5]),
        .I1(temp_g_2_reg_364[5]),
        .I2(tmp4_fu_225_p3[5]),
        .I3(\add_ln166_2_reg_374[7]_i_4_n_9 ),
        .O(\add_ln166_2_reg_374[7]_i_8_n_9 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln166_2_reg_374[7]_i_9 
       (.I0(vb2_val_read_reg_298_pp0_iter1_reg[4]),
        .I1(temp_g_2_reg_364[4]),
        .I2(tmp4_fu_225_p3[4]),
        .I3(\add_ln166_2_reg_374[7]_i_5_n_9 ),
        .O(\add_ln166_2_reg_374[7]_i_9_n_9 ));
  FDRE \add_ln166_2_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[0]),
        .Q(add_ln166_2_reg_374[0]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[10]),
        .Q(add_ln166_2_reg_374[10]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[11]),
        .Q(add_ln166_2_reg_374[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln166_2_reg_374_reg[11]_i_1 
       (.CI(\add_ln166_2_reg_374_reg[7]_i_1_n_9 ),
        .CO({\add_ln166_2_reg_374_reg[11]_i_1_n_9 ,\add_ln166_2_reg_374_reg[11]_i_1_n_10 ,\add_ln166_2_reg_374_reg[11]_i_1_n_11 ,\add_ln166_2_reg_374_reg[11]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,temp_g_2_reg_364[10],\add_ln166_2_reg_374[11]_i_2_n_9 ,\add_ln166_2_reg_374[11]_i_3_n_9 }),
        .O(add_ln166_2_fu_238_p2[11:8]),
        .S({temp_g_2_reg_364[11],\add_ln166_2_reg_374[11]_i_4_n_9 ,\add_ln166_2_reg_374[11]_i_5_n_9 ,\add_ln166_2_reg_374[11]_i_6_n_9 }));
  FDRE \add_ln166_2_reg_374_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[12]),
        .Q(add_ln166_2_reg_374[12]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[13]),
        .Q(add_ln166_2_reg_374[13]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[14]),
        .Q(add_ln166_2_reg_374[14]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[15]),
        .Q(add_ln166_2_reg_374[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln166_2_reg_374_reg[15]_i_1 
       (.CI(\add_ln166_2_reg_374_reg[11]_i_1_n_9 ),
        .CO({\NLW_add_ln166_2_reg_374_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln166_2_reg_374_reg[15]_i_1_n_10 ,\add_ln166_2_reg_374_reg[15]_i_1_n_11 ,\add_ln166_2_reg_374_reg[15]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln166_2_fu_238_p2[15:12]),
        .S({temp_g_2_reg_364[14],temp_g_2_reg_364[14:12]}));
  FDRE \add_ln166_2_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[1]),
        .Q(add_ln166_2_reg_374[1]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[2]),
        .Q(add_ln166_2_reg_374[2]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[3]),
        .Q(add_ln166_2_reg_374[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln166_2_reg_374_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln166_2_reg_374_reg[3]_i_1_n_9 ,\add_ln166_2_reg_374_reg[3]_i_1_n_10 ,\add_ln166_2_reg_374_reg[3]_i_1_n_11 ,\add_ln166_2_reg_374_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({\add_ln166_2_reg_374[3]_i_2_n_9 ,\add_ln166_2_reg_374[3]_i_3_n_9 ,tmp4_fu_225_p3[1],trunc_ln162_reg_369}),
        .O(add_ln166_2_fu_238_p2[3:0]),
        .S({\add_ln166_2_reg_374[3]_i_4_n_9 ,\add_ln166_2_reg_374[3]_i_5_n_9 ,\add_ln166_2_reg_374[3]_i_6_n_9 ,\add_ln166_2_reg_374[3]_i_7_n_9 }));
  FDRE \add_ln166_2_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[4]),
        .Q(add_ln166_2_reg_374[4]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[5]),
        .Q(add_ln166_2_reg_374[5]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[6]),
        .Q(add_ln166_2_reg_374[6]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[7]),
        .Q(add_ln166_2_reg_374[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln166_2_reg_374_reg[7]_i_1 
       (.CI(\add_ln166_2_reg_374_reg[3]_i_1_n_9 ),
        .CO({\add_ln166_2_reg_374_reg[7]_i_1_n_9 ,\add_ln166_2_reg_374_reg[7]_i_1_n_10 ,\add_ln166_2_reg_374_reg[7]_i_1_n_11 ,\add_ln166_2_reg_374_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({\add_ln166_2_reg_374[7]_i_2_n_9 ,\add_ln166_2_reg_374[7]_i_3_n_9 ,\add_ln166_2_reg_374[7]_i_4_n_9 ,\add_ln166_2_reg_374[7]_i_5_n_9 }),
        .O(add_ln166_2_fu_238_p2[7:4]),
        .S({\add_ln166_2_reg_374[7]_i_6_n_9 ,\add_ln166_2_reg_374[7]_i_7_n_9 ,\add_ln166_2_reg_374[7]_i_8_n_9 ,\add_ln166_2_reg_374[7]_i_9_n_9 }));
  FDRE \add_ln166_2_reg_374_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[8]),
        .Q(add_ln166_2_reg_374[8]),
        .R(1'b0));
  FDRE \add_ln166_2_reg_374_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln166_2_fu_238_p2[9]),
        .Q(add_ln166_2_reg_374[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln168_reg_379[0]_i_1 
       (.I0(trunc_ln162_reg_369),
        .I1(vb2_val_read_reg_298_pp0_iter1_reg[0]),
        .O(add_ln168_fu_247_p2));
  FDRE \add_ln168_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(add_ln168_fu_247_p2),
        .Q(add_ln168_reg_379),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0ACA)) 
    \ap_return_1_int_reg[7]_i_1 
       (.I0(ap_return_int_reg),
        .I1(\ap_return_int_reg[0]_i_2__0_n_9 ),
        .I2(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .I3(tmp_9_fu_285_p4),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_int_reg[0]_i_1__0 
       (.I0(\ap_return_int_reg[0]_i_2__0_n_9 ),
        .I1(tmp_9_fu_285_p4),
        .O(select_ln172_fu_315_p3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_return_int_reg[0]_i_2__0 
       (.I0(tmp_9_fu_285_p4__0[1]),
        .I1(tmp_9_fu_285_p4__0[2]),
        .I2(add_ln168_reg_379),
        .I3(tmp_9_fu_285_p4__0[0]),
        .I4(\ap_return_int_reg[0]_i_3__0_n_9 ),
        .O(\ap_return_int_reg[0]_i_2__0_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_return_int_reg[0]_i_3__0 
       (.I0(tmp_9_fu_285_p4__0[4]),
        .I1(tmp_9_fu_285_p4__0[3]),
        .I2(tmp_9_fu_285_p4__0[6]),
        .I3(tmp_9_fu_285_p4__0[5]),
        .O(\ap_return_int_reg[0]_i_3__0_n_9 ));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(select_ln172_fu_315_p3),
        .Q(ap_return_int_reg),
        .R(1'b0));
  CARRY4 temp_g_2_fu_213_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_2_fu_213_p2__1_carry_n_9,temp_g_2_fu_213_p2__1_carry_n_10,temp_g_2_fu_213_p2__1_carry_n_11,temp_g_2_fu_213_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry_i_1__0_n_9,temp_g_2_fu_213_p2__1_carry_i_2__0_n_9,temp_g_2_fu_213_p2__1_carry_i_3__0_n_9,1'b0}),
        .O({temp_g_2_fu_213_p2__1_carry_n_13,temp_g_2_fu_213_p2__1_carry_n_14,temp_g_2_fu_213_p2__1_carry_n_15,temp_g_2_fu_213_p2__1_carry_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry_i_4__0_n_9,temp_g_2_fu_213_p2__1_carry_i_5__0_n_9,temp_g_2_fu_213_p2__1_carry_i_6__0_n_9,temp_g_2_fu_213_p2__1_carry_i_7__0_n_9}));
  CARRY4 temp_g_2_fu_213_p2__1_carry__0
       (.CI(temp_g_2_fu_213_p2__1_carry_n_9),
        .CO({temp_g_2_fu_213_p2__1_carry__0_n_9,temp_g_2_fu_213_p2__1_carry__0_n_10,temp_g_2_fu_213_p2__1_carry__0_n_11,temp_g_2_fu_213_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry__0_i_1__0_n_9,temp_g_2_fu_213_p2__1_carry__0_i_2__0_n_9,temp_g_2_fu_213_p2__1_carry__0_i_3__0_n_9,temp_g_2_fu_213_p2__1_carry__0_i_4__0_n_9}),
        .O({temp_g_2_fu_213_p2__1_carry__0_n_13,temp_g_2_fu_213_p2__1_carry__0_n_14,temp_g_2_fu_213_p2__1_carry__0_n_15,temp_g_2_fu_213_p2__1_carry__0_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry__0_i_5__0_n_9,temp_g_2_fu_213_p2__1_carry__0_i_6__0_n_9,temp_g_2_fu_213_p2__1_carry__0_i_7__0_n_9,temp_g_2_fu_213_p2__1_carry__0_i_8__0_n_9}));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_10__0
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vb0_val_read_reg_305[6]),
        .I4(add_ln155_3_reg_354[6]),
        .I5(vt0_val_read_reg_333[6]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_10__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_11__0
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_11__0_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_12__0
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[5]),
        .I4(add_ln155_3_reg_354[5]),
        .I5(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_12__0_n_9));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_13__0
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_13__0_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_14__0
       (.I0(vt0_val_read_reg_333[3]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(vb0_val_read_reg_305[4]),
        .I4(add_ln155_3_reg_354[4]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_14__0_n_9));
  LUT6 #(
    .INIT(64'hA8EA40FD40FDA8EA)) 
    temp_g_2_fu_213_p2__1_carry__0_i_15__0
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[7]),
        .I4(vt0_val_read_reg_333[7]),
        .I5(add_ln155_3_reg_354[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_15__0_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_16__0
       (.I0(add_ln155_3_reg_354[7]),
        .I1(vt0_val_read_reg_333[7]),
        .I2(vb0_val_read_reg_305[7]),
        .I3(vt0_val_read_reg_333[5]),
        .I4(add_ln155_3_reg_354[6]),
        .I5(vt0_val_read_reg_333[6]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_16__0_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_17__0
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vb0_val_read_reg_305[6]),
        .I3(vt0_val_read_reg_333[4]),
        .I4(add_ln155_3_reg_354[5]),
        .I5(vt0_val_read_reg_333[5]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_17__0_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_18__0
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vb0_val_read_reg_305[5]),
        .I3(vt0_val_read_reg_333[3]),
        .I4(add_ln155_3_reg_354[4]),
        .I5(vt0_val_read_reg_333[4]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_18__0_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_1__0
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[6]),
        .I2(vt0_val_read_reg_333[5]),
        .I3(vb0_val_read_reg_305[7]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_9__0_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_10__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_1__0_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_2__0
       (.I0(vt0_val_read_reg_333[5]),
        .I1(add_ln155_3_reg_354[5]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vb0_val_read_reg_305[6]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_11__0_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_12__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_2__0_n_9));
  LUT6 #(
    .INIT(64'h0000000017E8E817)) 
    temp_g_2_fu_213_p2__1_carry__0_i_3__0
       (.I0(vt0_val_read_reg_333[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[5]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_13__0_n_9),
        .I5(temp_g_2_fu_213_p2__1_carry__0_i_14__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_3__0_n_9));
  LUT4 #(
    .INIT(16'h2A00)) 
    temp_g_2_fu_213_p2__1_carry__0_i_4__0
       (.I0(temp_g_2_fu_213_p2__1_carry_i_8__0_n_9),
        .I1(vt0_val_read_reg_333[1]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(temp_g_2_fu_213_p2__1_carry_i_9__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_4__0_n_9));
  LUT6 #(
    .INIT(64'h6969699696696969)) 
    temp_g_2_fu_213_p2__1_carry__0_i_5__0
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_1__0_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_15__0_n_9),
        .I2(add_ln155_3_reg_354[8]),
        .I3(vt0_val_read_reg_333[6]),
        .I4(add_ln155_3_reg_354[7]),
        .I5(vt0_val_read_reg_333[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_5__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_6__0
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_2__0_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_10__0_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_16__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_6__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_7__0
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_3__0_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_12__0_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_17__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_7__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry__0_i_8__0
       (.I0(temp_g_2_fu_213_p2__1_carry__0_i_4__0_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry__0_i_14__0_n_9),
        .I2(temp_g_2_fu_213_p2__1_carry__0_i_18__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_8__0_n_9));
  LUT3 #(
    .INIT(8'h69)) 
    temp_g_2_fu_213_p2__1_carry__0_i_9__0
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(vt0_val_read_reg_333[7]),
        .O(temp_g_2_fu_213_p2__1_carry__0_i_9__0_n_9));
  CARRY4 temp_g_2_fu_213_p2__1_carry__1
       (.CI(temp_g_2_fu_213_p2__1_carry__0_n_9),
        .CO({temp_g_2_fu_213_p2__1_carry__1_n_9,temp_g_2_fu_213_p2__1_carry__1_n_10,temp_g_2_fu_213_p2__1_carry__1_n_11,temp_g_2_fu_213_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_2_fu_213_p2__1_carry__1_i_1__0_n_9,temp_g_2_fu_213_p2__1_carry__1_i_2__0_n_9,temp_g_2_fu_213_p2__1_carry__1_i_3__0_n_9,temp_g_2_fu_213_p2__1_carry__1_i_4__0_n_9}),
        .O({temp_g_2_fu_213_p2__1_carry__1_n_13,temp_g_2_fu_213_p2__1_carry__1_n_14,temp_g_2_fu_213_p2__1_carry__1_n_15,temp_g_2_fu_213_p2__1_carry__1_n_16}),
        .S({temp_g_2_fu_213_p2__1_carry__1_i_5__0_n_9,temp_g_2_fu_213_p2__1_carry__1_i_6__0_n_9,temp_g_2_fu_213_p2__1_carry__1_i_7__0_n_9,temp_g_2_fu_213_p2__1_carry__1_i_8__0_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry__1_i_1__0
       (.I0(add_ln155_3_reg_354[11]),
        .I1(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_1__0_n_9));
  LUT4 #(
    .INIT(16'h0700)) 
    temp_g_2_fu_213_p2__1_carry__1_i_2__0
       (.I0(vt0_val_read_reg_333[7]),
        .I1(add_ln155_3_reg_354[8]),
        .I2(add_ln155_3_reg_354[9]),
        .I3(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_2__0_n_9));
  LUT5 #(
    .INIT(32'h00071000)) 
    temp_g_2_fu_213_p2__1_carry__1_i_3__0
       (.I0(add_ln155_3_reg_354[7]),
        .I1(vt0_val_read_reg_333[6]),
        .I2(vt0_val_read_reg_333[7]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(add_ln155_3_reg_354[9]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_3__0_n_9));
  LUT5 #(
    .INIT(32'h0000BD42)) 
    temp_g_2_fu_213_p2__1_carry__1_i_4__0
       (.I0(vt0_val_read_reg_333[7]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(vt0_val_read_reg_333[6]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(temp_g_2_fu_213_p2__1_carry__0_i_15__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_4__0_n_9));
  LUT3 #(
    .INIT(8'h93)) 
    temp_g_2_fu_213_p2__1_carry__1_i_5__0
       (.I0(add_ln155_3_reg_354[10]),
        .I1(add_ln155_3_reg_354[12]),
        .I2(add_ln155_3_reg_354[11]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_5__0_n_9));
  LUT5 #(
    .INIT(32'hEA1500FF)) 
    temp_g_2_fu_213_p2__1_carry__1_i_6__0
       (.I0(add_ln155_3_reg_354[9]),
        .I1(add_ln155_3_reg_354[8]),
        .I2(vt0_val_read_reg_333[7]),
        .I3(add_ln155_3_reg_354[11]),
        .I4(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_6__0_n_9));
  LUT6 #(
    .INIT(64'hFEF0F080010F0F7F)) 
    temp_g_2_fu_213_p2__1_carry__1_i_7__0
       (.I0(vt0_val_read_reg_333[6]),
        .I1(add_ln155_3_reg_354[7]),
        .I2(add_ln155_3_reg_354[9]),
        .I3(add_ln155_3_reg_354[8]),
        .I4(vt0_val_read_reg_333[7]),
        .I5(add_ln155_3_reg_354[10]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h9666966996696669)) 
    temp_g_2_fu_213_p2__1_carry__1_i_8__0
       (.I0(temp_g_2_fu_213_p2__1_carry__1_i_4__0_n_9),
        .I1(add_ln155_3_reg_354[9]),
        .I2(add_ln155_3_reg_354[8]),
        .I3(vt0_val_read_reg_333[7]),
        .I4(vt0_val_read_reg_333[6]),
        .I5(add_ln155_3_reg_354[7]),
        .O(temp_g_2_fu_213_p2__1_carry__1_i_8__0_n_9));
  CARRY4 temp_g_2_fu_213_p2__1_carry__2
       (.CI(temp_g_2_fu_213_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_2_fu_213_p2__1_carry__2_CO_UNCONNECTED[3:1],temp_g_2_fu_213_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,temp_g_2_fu_213_p2__1_carry__2_i_1__0_n_9}),
        .O({NLW_temp_g_2_fu_213_p2__1_carry__2_O_UNCONNECTED[3:2],temp_g_2_fu_213_p2__1_carry__2_n_15,temp_g_2_fu_213_p2__1_carry__2_n_16}),
        .S({1'b0,1'b0,1'b1,temp_g_2_fu_213_p2__1_carry__2_i_2__0_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    temp_g_2_fu_213_p2__1_carry__2_i_1__0
       (.I0(add_ln155_3_reg_354[12]),
        .I1(add_ln155_3_reg_354[11]),
        .O(temp_g_2_fu_213_p2__1_carry__2_i_1__0_n_9));
  LUT2 #(
    .INIT(4'hB)) 
    temp_g_2_fu_213_p2__1_carry__2_i_2__0
       (.I0(add_ln155_3_reg_354[11]),
        .I1(add_ln155_3_reg_354[12]),
        .O(temp_g_2_fu_213_p2__1_carry__2_i_2__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_2_fu_213_p2__1_carry_i_11__0
       (.I0(vt0_val_read_reg_333[3]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_11__0_n_9));
  LUT4 #(
    .INIT(16'hD52A)) 
    temp_g_2_fu_213_p2__1_carry_i_1__0
       (.I0(temp_g_2_fu_213_p2__1_carry_i_8__0_n_9),
        .I1(vt0_val_read_reg_333[1]),
        .I2(vt0_val_read_reg_333[2]),
        .I3(temp_g_2_fu_213_p2__1_carry_i_9__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_1__0_n_9));
  LUT6 #(
    .INIT(64'hF71010F71F07071F)) 
    temp_g_2_fu_213_p2__1_carry_i_2__0
       (.I0(vt0_val_read_reg_333[0]),
        .I1(add_ln155_3_reg_354[1]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(\add_ln155_3_reg_354_reg[2]_0 ),
        .I4(vb0_val_read_reg_305[2]),
        .I5(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_2__0_n_9));
  LUT6 #(
    .INIT(64'h2E8B2882BEEB2E8B)) 
    temp_g_2_fu_213_p2__1_carry_i_3__0
       (.I0(vb0_val_read_reg_305[1]),
        .I1(add_ln155_3_reg_354[1]),
        .I2(vt0_val_read_reg_333[0]),
        .I3(vt0_val_read_reg_333[1]),
        .I4(vb0_val_read_reg_305[0]),
        .I5(add_ln155_3_reg_354[0]),
        .O(temp_g_2_fu_213_p2__1_carry_i_3__0_n_9));
  LUT6 #(
    .INIT(64'h559595AA6A555595)) 
    temp_g_2_fu_213_p2__1_carry_i_4__0
       (.I0(temp_g_2_fu_213_p2__1_carry_i_9__0_n_9),
        .I1(vt0_val_read_reg_333[2]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(\temp_g_2_reg_364_reg[4]_0 ),
        .I4(vb0_val_read_reg_305[3]),
        .I5(temp_g_2_fu_213_p2__1_carry_i_11__0_n_9),
        .O(temp_g_2_fu_213_p2__1_carry_i_4__0_n_9));
  LUT4 #(
    .INIT(16'h6999)) 
    temp_g_2_fu_213_p2__1_carry_i_5__0
       (.I0(temp_g_2_fu_213_p2__1_carry_i_2__0_n_9),
        .I1(temp_g_2_fu_213_p2__1_carry_i_8__0_n_9),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_5__0_n_9));
  LUT6 #(
    .INIT(64'h5695A96AA96A5695)) 
    temp_g_2_fu_213_p2__1_carry_i_6__0
       (.I0(temp_g_2_fu_213_p2__1_carry_i_3__0_n_9),
        .I1(vt0_val_read_reg_333[0]),
        .I2(add_ln155_3_reg_354[1]),
        .I3(vt0_val_read_reg_333[1]),
        .I4(\temp_g_2_reg_364_reg[4]_1 ),
        .I5(vt0_val_read_reg_333[2]),
        .O(temp_g_2_fu_213_p2__1_carry_i_6__0_n_9));
  LUT6 #(
    .INIT(64'hB4D24B2D4B2DB4D2)) 
    temp_g_2_fu_213_p2__1_carry_i_7__0
       (.I0(add_ln155_3_reg_354[0]),
        .I1(vb0_val_read_reg_305[0]),
        .I2(vt0_val_read_reg_333[1]),
        .I3(vt0_val_read_reg_333[0]),
        .I4(add_ln155_3_reg_354[1]),
        .I5(vb0_val_read_reg_305[1]),
        .O(temp_g_2_fu_213_p2__1_carry_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h9696699669699669)) 
    temp_g_2_fu_213_p2__1_carry_i_8__0
       (.I0(vt0_val_read_reg_333[2]),
        .I1(add_ln155_3_reg_354[3]),
        .I2(vt0_val_read_reg_333[3]),
        .I3(vb0_val_read_reg_305[2]),
        .I4(\add_ln155_3_reg_354_reg[2]_0 ),
        .I5(vb0_val_read_reg_305[3]),
        .O(temp_g_2_fu_213_p2__1_carry_i_8__0_n_9));
  LUT6 #(
    .INIT(64'h9696966969969696)) 
    temp_g_2_fu_213_p2__1_carry_i_9__0
       (.I0(vb0_val_read_reg_305[4]),
        .I1(add_ln155_3_reg_354[4]),
        .I2(vt0_val_read_reg_333[4]),
        .I3(vt0_val_read_reg_333[2]),
        .I4(add_ln155_3_reg_354[3]),
        .I5(vt0_val_read_reg_333[3]),
        .O(temp_g_2_fu_213_p2__1_carry_i_9__0_n_9));
  FDRE \temp_g_2_reg_364_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_15),
        .Q(temp_g_2_reg_364[10]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_14),
        .Q(temp_g_2_reg_364[11]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_13),
        .Q(temp_g_2_reg_364[12]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__2_n_16),
        .Q(temp_g_2_reg_364[13]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__2_n_15),
        .Q(temp_g_2_reg_364[14]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry_n_16),
        .Q(temp_g_2_reg_364[1]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry_n_15),
        .Q(temp_g_2_reg_364[2]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry_n_14),
        .Q(temp_g_2_reg_364[3]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry_n_13),
        .Q(temp_g_2_reg_364[4]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_16),
        .Q(temp_g_2_reg_364[5]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_15),
        .Q(temp_g_2_reg_364[6]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_14),
        .Q(temp_g_2_reg_364[7]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__0_n_13),
        .Q(temp_g_2_reg_364[8]),
        .R(1'b0));
  FDRE \temp_g_2_reg_364_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(temp_g_2_fu_213_p2__1_carry__1_n_16),
        .Q(temp_g_2_reg_364[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry
       (.CI(1'b0),
        .CO({temp_g_fu_272_p2__1_carry_n_9,temp_g_fu_272_p2__1_carry_n_10,temp_g_fu_272_p2__1_carry_n_11,temp_g_fu_272_p2__1_carry_n_12}),
        .CYINIT(1'b0),
        .DI({add_ln166_2_reg_374[3:1],1'b0}),
        .O(NLW_temp_g_fu_272_p2__1_carry_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_272_p2__1_carry_i_1__0_n_9,temp_g_fu_272_p2__1_carry_i_2__0_n_9,temp_g_fu_272_p2__1_carry_i_3__0_n_9,add_ln166_2_reg_374[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__0
       (.CI(temp_g_fu_272_p2__1_carry_n_9),
        .CO({temp_g_fu_272_p2__1_carry__0_n_9,temp_g_fu_272_p2__1_carry__0_n_10,temp_g_fu_272_p2__1_carry__0_n_11,temp_g_fu_272_p2__1_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_272_p2__1_carry__0_i_1__0_n_9,temp_g_fu_272_p2__1_carry__0_i_2__0_n_9,temp_g_fu_272_p2__1_carry__0_i_3__0_n_9,temp_g_fu_272_p2__1_carry__0_i_4__0_n_9}),
        .O(NLW_temp_g_fu_272_p2__1_carry__0_O_UNCONNECTED[3:0]),
        .S({temp_g_fu_272_p2__1_carry__0_i_5__0_n_9,temp_g_fu_272_p2__1_carry__0_i_6__0_n_9,temp_g_fu_272_p2__1_carry__0_i_7__0_n_9,temp_g_fu_272_p2__1_carry__0_i_8__0_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_1__0
       (.I0(tmp5_fu_259_p3[6]),
        .I1(M00_fu_252_p3[6]),
        .I2(add_ln166_2_reg_374[6]),
        .O(temp_g_fu_272_p2__1_carry__0_i_1__0_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_2__0
       (.I0(tmp5_fu_259_p3[5]),
        .I1(M00_fu_252_p3[5]),
        .I2(add_ln166_2_reg_374[5]),
        .O(temp_g_fu_272_p2__1_carry__0_i_2__0_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__0_i_3__0
       (.I0(tmp5_fu_259_p3[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(add_ln166_2_reg_374[4]),
        .O(temp_g_fu_272_p2__1_carry__0_i_3__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_272_p2__1_carry__0_i_4__0
       (.I0(add_ln166_2_reg_374[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(tmp5_fu_259_p3[4]),
        .O(temp_g_fu_272_p2__1_carry__0_i_4__0_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__0_i_5__0
       (.I0(add_ln166_2_reg_374[6]),
        .I1(M00_fu_252_p3[6]),
        .I2(tmp5_fu_259_p3[6]),
        .I3(add_ln166_2_reg_374[7]),
        .I4(M00_fu_252_p3[7]),
        .I5(tmp5_fu_259_p3[7]),
        .O(temp_g_fu_272_p2__1_carry__0_i_5__0_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__0_i_6__0
       (.I0(add_ln166_2_reg_374[5]),
        .I1(M00_fu_252_p3[5]),
        .I2(tmp5_fu_259_p3[5]),
        .I3(add_ln166_2_reg_374[6]),
        .I4(M00_fu_252_p3[6]),
        .I5(tmp5_fu_259_p3[6]),
        .O(temp_g_fu_272_p2__1_carry__0_i_6__0_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__0_i_7__0
       (.I0(add_ln166_2_reg_374[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(tmp5_fu_259_p3[4]),
        .I3(add_ln166_2_reg_374[5]),
        .I4(M00_fu_252_p3[5]),
        .I5(tmp5_fu_259_p3[5]),
        .O(temp_g_fu_272_p2__1_carry__0_i_7__0_n_9));
  LUT5 #(
    .INIT(32'h69969696)) 
    temp_g_fu_272_p2__1_carry__0_i_8__0
       (.I0(tmp5_fu_259_p3[4]),
        .I1(M00_fu_252_p3[4]),
        .I2(add_ln166_2_reg_374[4]),
        .I3(tmp5_fu_259_p3[3]),
        .I4(M00_fu_252_p3[3]),
        .O(temp_g_fu_272_p2__1_carry__0_i_8__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__1
       (.CI(temp_g_fu_272_p2__1_carry__0_n_9),
        .CO({temp_g_fu_272_p2__1_carry__1_n_9,temp_g_fu_272_p2__1_carry__1_n_10,temp_g_fu_272_p2__1_carry__1_n_11,temp_g_fu_272_p2__1_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({temp_g_fu_272_p2__1_carry__1_i_1__0_n_9,temp_g_fu_272_p2__1_carry__1_i_2__0_n_9,temp_g_fu_272_p2__1_carry__1_i_3__0_n_9,temp_g_fu_272_p2__1_carry__1_i_4__0_n_9}),
        .O(tmp_9_fu_285_p4__0[3:0]),
        .S({temp_g_fu_272_p2__1_carry__1_i_5__0_n_9,temp_g_fu_272_p2__1_carry__1_i_6__0_n_9,temp_g_fu_272_p2__1_carry__1_i_7__0_n_9,temp_g_fu_272_p2__1_carry__1_i_8__0_n_9}));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_1__0
       (.I0(tmp5_fu_259_p3[14]),
        .I1(M00_fu_252_p3[10]),
        .I2(add_ln166_2_reg_374[10]),
        .O(temp_g_fu_272_p2__1_carry__1_i_1__0_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_2__0
       (.I0(tmp5_fu_259_p3[14]),
        .I1(M00_fu_252_p3[9]),
        .I2(add_ln166_2_reg_374[9]),
        .O(temp_g_fu_272_p2__1_carry__1_i_2__0_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_3__0
       (.I0(tmp5_fu_259_p3[8]),
        .I1(M00_fu_252_p3[8]),
        .I2(add_ln166_2_reg_374[8]),
        .O(temp_g_fu_272_p2__1_carry__1_i_3__0_n_9));
  LUT3 #(
    .INIT(8'hE8)) 
    temp_g_fu_272_p2__1_carry__1_i_4__0
       (.I0(tmp5_fu_259_p3[7]),
        .I1(M00_fu_252_p3[7]),
        .I2(add_ln166_2_reg_374[7]),
        .O(temp_g_fu_272_p2__1_carry__1_i_4__0_n_9));
  LUT4 #(
    .INIT(16'hE718)) 
    temp_g_fu_272_p2__1_carry__1_i_5__0
       (.I0(add_ln166_2_reg_374[10]),
        .I1(M00_fu_252_p3[10]),
        .I2(tmp5_fu_259_p3[14]),
        .I3(add_ln166_2_reg_374[11]),
        .O(temp_g_fu_272_p2__1_carry__1_i_5__0_n_9));
  LUT5 #(
    .INIT(32'h1EE18778)) 
    temp_g_fu_272_p2__1_carry__1_i_6__0
       (.I0(add_ln166_2_reg_374[9]),
        .I1(M00_fu_252_p3[9]),
        .I2(add_ln166_2_reg_374[10]),
        .I3(M00_fu_252_p3[10]),
        .I4(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__1_i_6__0_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__1_i_7__0
       (.I0(add_ln166_2_reg_374[8]),
        .I1(M00_fu_252_p3[8]),
        .I2(tmp5_fu_259_p3[8]),
        .I3(add_ln166_2_reg_374[9]),
        .I4(M00_fu_252_p3[9]),
        .I5(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__1_i_7__0_n_9));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    temp_g_fu_272_p2__1_carry__1_i_8__0
       (.I0(add_ln166_2_reg_374[7]),
        .I1(M00_fu_252_p3[7]),
        .I2(tmp5_fu_259_p3[7]),
        .I3(add_ln166_2_reg_374[8]),
        .I4(M00_fu_252_p3[8]),
        .I5(tmp5_fu_259_p3[8]),
        .O(temp_g_fu_272_p2__1_carry__1_i_8__0_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 temp_g_fu_272_p2__1_carry__2
       (.CI(temp_g_fu_272_p2__1_carry__1_n_9),
        .CO({NLW_temp_g_fu_272_p2__1_carry__2_CO_UNCONNECTED[3],temp_g_fu_272_p2__1_carry__2_n_10,temp_g_fu_272_p2__1_carry__2_n_11,temp_g_fu_272_p2__1_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,temp_g_fu_272_p2__1_carry__2_i_1__0_n_9,temp_g_fu_272_p2__1_carry__2_i_2__0_n_9,temp_g_fu_272_p2__1_carry__2_i_3__0_n_9}),
        .O({tmp_9_fu_285_p4,tmp_9_fu_285_p4__0[6:4]}),
        .S({temp_g_fu_272_p2__1_carry__2_i_4__0_n_9,temp_g_fu_272_p2__1_carry__2_i_5__0_n_9,temp_g_fu_272_p2__1_carry__2_i_6__0_n_9,temp_g_fu_272_p2__1_carry__2_i_7__0_n_9}));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_1__0
       (.I0(add_ln166_2_reg_374[13]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_2__0
       (.I0(add_ln166_2_reg_374[12]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    temp_g_fu_272_p2__1_carry__2_i_3__0
       (.I0(add_ln166_2_reg_374[11]),
        .I1(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_3__0_n_9));
  LUT3 #(
    .INIT(8'hD2)) 
    temp_g_fu_272_p2__1_carry__2_i_4__0
       (.I0(tmp5_fu_259_p3[14]),
        .I1(add_ln166_2_reg_374[14]),
        .I2(add_ln166_2_reg_374[15]),
        .O(temp_g_fu_272_p2__1_carry__2_i_4__0_n_9));
  LUT3 #(
    .INIT(8'h9C)) 
    temp_g_fu_272_p2__1_carry__2_i_5__0
       (.I0(add_ln166_2_reg_374[13]),
        .I1(add_ln166_2_reg_374[14]),
        .I2(tmp5_fu_259_p3[14]),
        .O(temp_g_fu_272_p2__1_carry__2_i_5__0_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_6__0
       (.I0(add_ln166_2_reg_374[12]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[13]),
        .O(temp_g_fu_272_p2__1_carry__2_i_6__0_n_9));
  LUT3 #(
    .INIT(8'hB4)) 
    temp_g_fu_272_p2__1_carry__2_i_7__0
       (.I0(add_ln166_2_reg_374[11]),
        .I1(tmp5_fu_259_p3[14]),
        .I2(add_ln166_2_reg_374[12]),
        .O(temp_g_fu_272_p2__1_carry__2_i_7__0_n_9));
  LUT3 #(
    .INIT(8'h96)) 
    temp_g_fu_272_p2__1_carry_i_1__0
       (.I0(M00_fu_252_p3[3]),
        .I1(tmp5_fu_259_p3[3]),
        .I2(add_ln166_2_reg_374[3]),
        .O(temp_g_fu_272_p2__1_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_272_p2__1_carry_i_2__0
       (.I0(add_ln166_2_reg_374[2]),
        .I1(tmp5_fu_259_p3[2]),
        .O(temp_g_fu_272_p2__1_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    temp_g_fu_272_p2__1_carry_i_3__0
       (.I0(add_ln166_2_reg_374[1]),
        .I1(tmp5_fu_259_p3[1]),
        .O(temp_g_fu_272_p2__1_carry_i_3__0_n_9));
  CARRY4 tmp361_fu_128_p2_carry
       (.CI(1'b0),
        .CO({tmp361_fu_128_p2_carry_n_9,tmp361_fu_128_p2_carry_n_10,tmp361_fu_128_p2_carry_n_11,tmp361_fu_128_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI(trunc_ln6_fu_154_p3[6:3]),
        .O(tmp361_fu_128_p2[3:0]),
        .S({tmp361_fu_128_p2_carry_i_1__0_n_9,tmp361_fu_128_p2_carry_i_2__0_n_9,tmp361_fu_128_p2_carry_i_3__0_n_9,tmp361_fu_128_p2_carry_i_4__0_n_9}));
  CARRY4 tmp361_fu_128_p2_carry__0
       (.CI(tmp361_fu_128_p2_carry_n_9),
        .CO({tmp361_fu_128_p2_carry__0_n_9,tmp361_fu_128_p2_carry__0_n_10,tmp361_fu_128_p2_carry__0_n_11,tmp361_fu_128_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({\vb1_val_int_reg_reg_n_9_[7] ,\vb1_val_int_reg_reg_n_9_[6] ,\vb1_val_int_reg_reg_n_9_[5] ,trunc_ln6_fu_154_p3[7]}),
        .O(tmp361_fu_128_p2[7:4]),
        .S({tmp361_fu_128_p2_carry__0_i_1__0_n_9,tmp361_fu_128_p2_carry__0_i_2__0_n_9,tmp361_fu_128_p2_carry__0_i_3__0_n_9,tmp361_fu_128_p2_carry__0_i_4__0_n_9}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_1__0
       (.I0(\vb1_val_int_reg_reg_n_9_[7] ),
        .I1(M01_fu_90_p3),
        .O(tmp361_fu_128_p2_carry__0_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_2__0
       (.I0(\vb1_val_int_reg_reg_n_9_[6] ),
        .I1(Q[6]),
        .O(tmp361_fu_128_p2_carry__0_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_3__0
       (.I0(\vb1_val_int_reg_reg_n_9_[5] ),
        .I1(Q[5]),
        .O(tmp361_fu_128_p2_carry__0_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry__0_i_4__0
       (.I0(trunc_ln6_fu_154_p3[7]),
        .I1(Q[4]),
        .O(tmp361_fu_128_p2_carry__0_i_4__0_n_9));
  CARRY4 tmp361_fu_128_p2_carry__1
       (.CI(tmp361_fu_128_p2_carry__0_n_9),
        .CO(NLW_tmp361_fu_128_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp361_fu_128_p2_carry__1_O_UNCONNECTED[3:1],tmp361_fu_128_p2[13]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_1__0
       (.I0(trunc_ln6_fu_154_p3[6]),
        .I1(Q[3]),
        .O(tmp361_fu_128_p2_carry_i_1__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_2__0
       (.I0(trunc_ln6_fu_154_p3[5]),
        .I1(Q[2]),
        .O(tmp361_fu_128_p2_carry_i_2__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_3__0
       (.I0(trunc_ln6_fu_154_p3[4]),
        .I1(Q[1]),
        .O(tmp361_fu_128_p2_carry_i_3__0_n_9));
  LUT2 #(
    .INIT(4'h9)) 
    tmp361_fu_128_p2_carry_i_4__0
       (.I0(trunc_ln6_fu_154_p3[3]),
        .I1(Q[0]),
        .O(tmp361_fu_128_p2_carry_i_4__0_n_9));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[0]),
        .Q(tmp361_reg_349_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[13]),
        .Q(tmp361_reg_349_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[1]),
        .Q(tmp361_reg_349_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[2]),
        .Q(tmp361_reg_349_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[3]),
        .Q(tmp361_reg_349_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[4]),
        .Q(tmp361_reg_349_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[5]),
        .Q(tmp361_reg_349_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[6]),
        .Q(tmp361_reg_349_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349[7]),
        .Q(tmp361_reg_349_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[0]),
        .Q(tmp5_fu_259_p3[1]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[13]),
        .Q(tmp5_fu_259_p3[14]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[1]),
        .Q(tmp5_fu_259_p3[2]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[2]),
        .Q(tmp5_fu_259_p3[3]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[3]),
        .Q(tmp5_fu_259_p3[4]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[4]),
        .Q(tmp5_fu_259_p3[5]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[5]),
        .Q(tmp5_fu_259_p3[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[6]),
        .Q(tmp5_fu_259_p3[7]),
        .R(1'b0));
  FDRE \tmp361_reg_349_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_reg_349_pp0_iter1_reg[7]),
        .Q(tmp5_fu_259_p3[8]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[0]),
        .Q(tmp361_reg_349[0]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[13]),
        .Q(tmp361_reg_349[13]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[1]),
        .Q(tmp361_reg_349[1]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[2]),
        .Q(tmp361_reg_349[2]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[3]),
        .Q(tmp361_reg_349[3]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[4]),
        .Q(tmp361_reg_349[4]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[5]),
        .Q(tmp361_reg_349[5]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[6]),
        .Q(tmp361_reg_349[6]),
        .R(1'b0));
  FDRE \tmp361_reg_349_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp361_fu_128_p2[7]),
        .Q(tmp361_reg_349[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_2 
       (.I0(vb0_val_int_reg[3]),
        .I1(\tmp3_reg_344_reg[3]_3 ),
        .O(\tmp3_reg_344[3]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_3 
       (.I0(vb0_val_int_reg[2]),
        .I1(\tmp3_reg_344_reg[3]_2 ),
        .O(\tmp3_reg_344[3]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_4 
       (.I0(vb0_val_int_reg[1]),
        .I1(\tmp3_reg_344_reg[3]_1 ),
        .O(\tmp3_reg_344[3]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[3]_i_5 
       (.I0(vb0_val_int_reg[0]),
        .I1(\tmp3_reg_344_reg[3]_0 ),
        .O(\tmp3_reg_344[3]_i_5_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_2 
       (.I0(vb0_val_int_reg[7]),
        .I1(\tmp3_reg_344_reg[7]_3 ),
        .O(\tmp3_reg_344[7]_i_2_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_3 
       (.I0(vb0_val_int_reg[6]),
        .I1(\tmp3_reg_344_reg[7]_2 ),
        .O(\tmp3_reg_344[7]_i_3_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_4 
       (.I0(vb0_val_int_reg[5]),
        .I1(\tmp3_reg_344_reg[7]_1 ),
        .O(\tmp3_reg_344[7]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_344[7]_i_5 
       (.I0(vb0_val_int_reg[4]),
        .I1(\tmp3_reg_344_reg[7]_0 ),
        .O(\tmp3_reg_344[7]_i_5_n_9 ));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[0]),
        .Q(tmp4_fu_225_p3[1]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[1]),
        .Q(tmp4_fu_225_p3[2]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[2]),
        .Q(tmp4_fu_225_p3[3]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[3]),
        .Q(tmp4_fu_225_p3[4]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[4]),
        .Q(tmp4_fu_225_p3[5]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[5]),
        .Q(tmp4_fu_225_p3[6]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[6]),
        .Q(tmp4_fu_225_p3[7]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[7]),
        .Q(tmp4_fu_225_p3[8]),
        .R(1'b0));
  FDRE \tmp3_reg_344_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(tmp3_reg_344[8]),
        .Q(tmp4_fu_225_p3[9]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[0]),
        .Q(tmp3_reg_344[0]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[1]),
        .Q(tmp3_reg_344[1]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[2]),
        .Q(tmp3_reg_344[2]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[3]),
        .Q(tmp3_reg_344[3]),
        .R(1'b0));
  CARRY4 \tmp3_reg_344_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp3_reg_344_reg[3]_i_1_n_9 ,\tmp3_reg_344_reg[3]_i_1_n_10 ,\tmp3_reg_344_reg[3]_i_1_n_11 ,\tmp3_reg_344_reg[3]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(vb0_val_int_reg[3:0]),
        .O(trunc_ln166_fu_174_p1[3:0]),
        .S({\tmp3_reg_344[3]_i_2_n_9 ,\tmp3_reg_344[3]_i_3_n_9 ,\tmp3_reg_344[3]_i_4_n_9 ,\tmp3_reg_344[3]_i_5_n_9 }));
  FDRE \tmp3_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[4]),
        .Q(tmp3_reg_344[4]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[5]),
        .Q(tmp3_reg_344[5]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[6]),
        .Q(tmp3_reg_344[6]),
        .R(1'b0));
  FDRE \tmp3_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[7]),
        .Q(tmp3_reg_344[7]),
        .R(1'b0));
  CARRY4 \tmp3_reg_344_reg[7]_i_1 
       (.CI(\tmp3_reg_344_reg[3]_i_1_n_9 ),
        .CO({\tmp3_reg_344_reg[7]_i_1_n_9 ,\tmp3_reg_344_reg[7]_i_1_n_10 ,\tmp3_reg_344_reg[7]_i_1_n_11 ,\tmp3_reg_344_reg[7]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI(vb0_val_int_reg[7:4]),
        .O(trunc_ln166_fu_174_p1[7:4]),
        .S({\tmp3_reg_344[7]_i_2_n_9 ,\tmp3_reg_344[7]_i_3_n_9 ,\tmp3_reg_344[7]_i_4_n_9 ,\tmp3_reg_344[7]_i_5_n_9 }));
  FDRE \tmp3_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(trunc_ln166_fu_174_p1[8]),
        .Q(tmp3_reg_344[8]),
        .R(1'b0));
  CARRY4 \tmp3_reg_344_reg[8]_i_1 
       (.CI(\tmp3_reg_344_reg[7]_i_1_n_9 ),
        .CO({\NLW_tmp3_reg_344_reg[8]_i_1_CO_UNCONNECTED [3:1],trunc_ln166_fu_174_p1[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp3_reg_344_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[3]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[4]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[5]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[6]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(trunc_ln6_fu_154_p3[7]),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[5] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[6] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/grp_xFScharr3x3_1_3_16_0_s_fu_362/grp_xFGradientY_16_0_s_fu_112/trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .CLK(ap_clk),
        .D(\vb1_val_int_reg_reg_n_9_[7] ),
        .Q(\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[0]_srl2_n_9 ),
        .Q(M00_fu_252_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[1]_srl2_n_9 ),
        .Q(M00_fu_252_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[2]_srl2_n_9 ),
        .Q(M00_fu_252_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[3]_srl2_n_9 ),
        .Q(M00_fu_252_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[4]_srl2_n_9 ),
        .Q(M00_fu_252_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[5]_srl2_n_9 ),
        .Q(M00_fu_252_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[6]_srl2_n_9 ),
        .Q(M00_fu_252_p3[9]),
        .R(1'b0));
  FDRE \trunc_ln150_reg_339_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln150_reg_339_pp0_iter1_reg_reg[7]_srl2_n_9 ),
        .Q(M00_fu_252_p3[10]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln162_reg_369[0]_i_1__0 
       (.I0(vt0_val_read_reg_333[0]),
        .I1(add_ln155_3_reg_354[0]),
        .I2(vb0_val_read_reg_305[0]),
        .O(\trunc_ln162_reg_369[0]_i_1__0_n_9 ));
  FDRE \trunc_ln162_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\trunc_ln162_reg_369[0]_i_1__0_n_9 ),
        .Q(trunc_ln162_reg_369),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [0]),
        .Q(trunc_ln6_fu_154_p3[3]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [1]),
        .Q(trunc_ln6_fu_154_p3[4]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [2]),
        .Q(trunc_ln6_fu_154_p3[5]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [3]),
        .Q(trunc_ln6_fu_154_p3[6]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [4]),
        .Q(trunc_ln6_fu_154_p3[7]),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [5]),
        .Q(\vb1_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [6]),
        .Q(\vb1_val_int_reg_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \vb1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vb1_val_int_reg_reg[7]_0 [7]),
        .Q(\vb1_val_int_reg_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [0]),
        .Q(vt0_val_read_reg_333[0]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [1]),
        .Q(vt0_val_read_reg_333[1]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [2]),
        .Q(vt0_val_read_reg_333[2]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [3]),
        .Q(vt0_val_read_reg_333[3]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [4]),
        .Q(vt0_val_read_reg_333[4]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [5]),
        .Q(vt0_val_read_reg_333[5]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [6]),
        .Q(vt0_val_read_reg_333[6]),
        .R(1'b0));
  FDRE \vt0_val_read_reg_333_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 ),
        .D(\vt0_val_read_reg_333_reg[7]_0 [7]),
        .Q(vt0_val_read_reg_333[7]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \vt1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\vt1_val_int_reg_reg[0]_0 ),
        .D(\vt1_val_int_reg_reg[7]_0 [7]),
        .Q(M01_fu_90_p3),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharr3x3_1_3_16_0_s
   (ap_ce_reg,
    ap_ce_reg_0,
    ap_block_pp0_stage0_subdone,
    O,
    \S00_2_reg_346_reg[10] ,
    \S00_2_reg_346_reg[10]_0 ,
    \add_ln166_2_reg_374_reg[13] ,
    temp_g_fu_272_p2__1_carry__1,
    \tmp361_reg_349_pp0_iter2_reg_reg[13] ,
    D,
    \S00_2_reg_346_reg[15] ,
    temp_g_fu_272_p2__1_carry__2,
    \ap_return_1_int_reg_reg[7]_0 ,
    ap_ce_reg_reg_0,
    ap_ce_reg_reg_1,
    ap_ce_reg_reg_2,
    ap_ce_reg_reg_3,
    ap_ce_reg_reg_4,
    ap_ce_reg_reg_5,
    ap_ce_reg_reg_6,
    ap_ce_reg_reg_7,
    ap_ce_reg_reg_8,
    ap_ce_reg_reg_9,
    ap_ce_reg_reg_10,
    ap_ce_reg_reg_11,
    ap_ce_reg_reg_12,
    ap_ce_reg_reg_13,
    ap_clk,
    \src_buf1_1_val_int_reg_reg[0]_0 ,
    \src_buf1_1_val_int_reg_reg[0]_1 ,
    p_dstgx_data_full_n,
    p_dstgy_data_full_n,
    \src_buf1_1_val_int_reg_reg[0]_2 ,
    Q,
    \src_buf1_2_val_int_reg_reg[23]_0 ,
    \src_buf2_0_val_int_reg_reg[23]_0 ,
    \src_buf2_2_val_int_reg_reg[23]_0 ,
    \src_buf3_0_val_int_reg_reg[23]_0 ,
    \src_buf3_2_val_int_reg_reg[23]_0 ,
    \src_buf1_1_val_int_reg_reg[23]_0 ,
    \src_buf3_1_val_int_reg_reg[23]_0 ,
    \ap_return_0_int_reg_reg[6]_0 ,
    \ap_return_1_int_reg_reg[6]_0 );
  output ap_ce_reg;
  output ap_ce_reg_0;
  output ap_block_pp0_stage0_subdone;
  output [2:0]O;
  output \S00_2_reg_346_reg[10] ;
  output [0:0]\S00_2_reg_346_reg[10]_0 ;
  output [2:0]\add_ln166_2_reg_374_reg[13] ;
  output temp_g_fu_272_p2__1_carry__1;
  output [0:0]\tmp361_reg_349_pp0_iter2_reg_reg[13] ;
  output [0:0]D;
  output \S00_2_reg_346_reg[15] ;
  output temp_g_fu_272_p2__1_carry__2;
  output [0:0]\ap_return_1_int_reg_reg[7]_0 ;
  output ap_ce_reg_reg_0;
  output ap_ce_reg_reg_1;
  output ap_ce_reg_reg_2;
  output ap_ce_reg_reg_3;
  output ap_ce_reg_reg_4;
  output ap_ce_reg_reg_5;
  output ap_ce_reg_reg_6;
  output ap_ce_reg_reg_7;
  output ap_ce_reg_reg_8;
  output ap_ce_reg_reg_9;
  output ap_ce_reg_reg_10;
  output ap_ce_reg_reg_11;
  output ap_ce_reg_reg_12;
  output ap_ce_reg_reg_13;
  input ap_clk;
  input \src_buf1_1_val_int_reg_reg[0]_0 ;
  input \src_buf1_1_val_int_reg_reg[0]_1 ;
  input p_dstgx_data_full_n;
  input p_dstgy_data_full_n;
  input \src_buf1_1_val_int_reg_reg[0]_2 ;
  input [15:0]Q;
  input [15:0]\src_buf1_2_val_int_reg_reg[23]_0 ;
  input [15:0]\src_buf2_0_val_int_reg_reg[23]_0 ;
  input [15:0]\src_buf2_2_val_int_reg_reg[23]_0 ;
  input [15:0]\src_buf3_0_val_int_reg_reg[23]_0 ;
  input [15:0]\src_buf3_2_val_int_reg_reg[23]_0 ;
  input [15:0]\src_buf1_1_val_int_reg_reg[23]_0 ;
  input [15:0]\src_buf3_1_val_int_reg_reg[23]_0 ;
  input \ap_return_0_int_reg_reg[6]_0 ;
  input \ap_return_1_int_reg_reg[6]_0 ;

  wire [0:0]D;
  wire [9:3]M01_fu_90_p3;
  wire [9:3]M01_fu_90_p3_5;
  wire [2:0]O;
  wire [15:0]Q;
  wire \S00_2_reg_346_reg[10] ;
  wire [0:0]\S00_2_reg_346_reg[10]_0 ;
  wire \S00_2_reg_346_reg[15] ;
  wire [2:2]add_ln155_3_reg_354;
  wire [2:2]add_ln155_3_reg_354_4;
  wire [2:0]\add_ln166_2_reg_374_reg[13] ;
  wire [1:1]add_ln168_3_reg_359_pp0_iter1_reg;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_ce_reg_0;
  wire ap_ce_reg_reg_0;
  wire ap_ce_reg_reg_1;
  wire ap_ce_reg_reg_10;
  wire ap_ce_reg_reg_11;
  wire ap_ce_reg_reg_12;
  wire ap_ce_reg_reg_13;
  wire ap_ce_reg_reg_2;
  wire ap_ce_reg_reg_3;
  wire ap_ce_reg_reg_4;
  wire ap_ce_reg_reg_5;
  wire ap_ce_reg_reg_6;
  wire ap_ce_reg_reg_7;
  wire ap_ce_reg_reg_8;
  wire ap_ce_reg_reg_9;
  wire ap_clk;
  wire [7:0]ap_return_0_int_reg;
  wire \ap_return_0_int_reg_reg[6]_0 ;
  wire [7:0]ap_return_1_int_reg;
  wire \ap_return_1_int_reg_reg[6]_0 ;
  wire [0:0]\ap_return_1_int_reg_reg[7]_0 ;
  wire [6:0]grp_xFGradientX_16_0_s_fu_82_ap_return;
  wire grp_xFGradientX_16_0_s_fu_82_n_26;
  wire grp_xFGradientX_16_0_s_fu_82_n_27;
  wire grp_xFGradientX_16_0_s_fu_82_n_28;
  wire grp_xFGradientX_16_0_s_fu_82_n_29;
  wire grp_xFGradientX_16_0_s_fu_82_n_30;
  wire grp_xFGradientX_16_0_s_fu_82_n_31;
  wire grp_xFGradientX_16_0_s_fu_82_n_32;
  wire grp_xFGradientX_16_0_s_fu_82_n_33;
  wire grp_xFGradientX_16_0_s_fu_82_n_34;
  wire grp_xFGradientX_16_0_s_fu_82_n_35;
  wire grp_xFGradientX_16_0_s_fu_82_n_56;
  wire grp_xFGradientX_16_0_s_fu_82_n_57;
  wire grp_xFGradientX_16_0_s_fu_82_n_58;
  wire grp_xFGradientX_16_0_s_fu_82_n_59;
  wire grp_xFGradientX_16_0_s_fu_82_n_60;
  wire grp_xFGradientX_16_0_s_fu_82_n_61;
  wire grp_xFGradientX_16_0_s_fu_82_n_62;
  wire grp_xFGradientX_16_0_s_fu_82_n_63;
  wire grp_xFGradientX_16_0_s_fu_82_n_64;
  wire grp_xFGradientX_16_0_s_fu_82_n_81;
  wire grp_xFGradientX_16_0_s_fu_82_n_82;
  wire grp_xFGradientX_16_0_s_fu_82_n_83;
  wire grp_xFGradientX_16_0_s_fu_82_n_84;
  wire grp_xFGradientX_16_0_s_fu_82_n_9;
  wire grp_xFGradientX_16_0_s_fu_82_n_94;
  wire grp_xFGradientX_16_0_s_fu_82_n_95;
  wire grp_xFGradientX_16_0_s_fu_82_n_96;
  wire grp_xFGradientX_16_0_s_fu_82_n_97;
  wire grp_xFGradientX_16_0_s_fu_82_n_98;
  wire grp_xFGradientX_16_0_s_fu_92_ap_return;
  wire grp_xFGradientX_16_0_s_fu_92_n_10;
  wire grp_xFGradientX_16_0_s_fu_92_n_11;
  wire grp_xFGradientX_16_0_s_fu_92_n_12;
  wire grp_xFGradientX_16_0_s_fu_92_n_13;
  wire grp_xFGradientX_16_0_s_fu_92_n_14;
  wire grp_xFGradientX_16_0_s_fu_92_n_15;
  wire grp_xFGradientX_16_0_s_fu_92_n_16;
  wire grp_xFGradientX_16_0_s_fu_92_n_33;
  wire grp_xFGradientX_16_0_s_fu_92_n_34;
  wire grp_xFGradientX_16_0_s_fu_92_n_35;
  wire grp_xFGradientX_16_0_s_fu_92_n_36;
  wire grp_xFGradientX_16_0_s_fu_92_n_53;
  wire grp_xFGradientX_16_0_s_fu_92_n_54;
  wire grp_xFGradientX_16_0_s_fu_92_n_55;
  wire grp_xFGradientX_16_0_s_fu_92_n_56;
  wire grp_xFGradientX_16_0_s_fu_92_n_57;
  wire grp_xFGradientX_16_0_s_fu_92_n_58;
  wire grp_xFGradientX_16_0_s_fu_92_n_59;
  wire grp_xFGradientX_16_0_s_fu_92_n_60;
  wire grp_xFGradientX_16_0_s_fu_92_n_61;
  wire grp_xFGradientX_16_0_s_fu_92_n_62;
  wire grp_xFGradientX_16_0_s_fu_92_n_63;
  wire grp_xFGradientX_16_0_s_fu_92_n_64;
  wire grp_xFGradientX_16_0_s_fu_92_n_65;
  wire grp_xFGradientX_16_0_s_fu_92_n_66;
  wire grp_xFGradientX_16_0_s_fu_92_n_69;
  wire grp_xFGradientX_16_0_s_fu_92_n_70;
  wire [7:0]grp_xFGradientX_16_0_s_fu_92_vb2_val;
  wire [7:0]grp_xFGradientX_16_0_s_fu_92_vm2_val;
  wire [7:0]grp_xFGradientX_16_0_s_fu_92_vt2_val;
  wire [6:0]grp_xFGradientY_16_0_s_fu_102_ap_return;
  wire grp_xFGradientY_16_0_s_fu_102_n_40;
  wire grp_xFGradientY_16_0_s_fu_102_n_41;
  wire grp_xFGradientY_16_0_s_fu_102_n_42;
  wire grp_xFGradientY_16_0_s_fu_102_n_43;
  wire grp_xFGradientY_16_0_s_fu_102_n_44;
  wire grp_xFGradientY_16_0_s_fu_102_n_45;
  wire grp_xFGradientY_16_0_s_fu_102_n_46;
  wire grp_xFGradientY_16_0_s_fu_102_n_47;
  wire grp_xFGradientY_16_0_s_fu_112_ap_return;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire \src_buf1_1_val_int_reg_reg[0]_0 ;
  wire \src_buf1_1_val_int_reg_reg[0]_1 ;
  wire \src_buf1_1_val_int_reg_reg[0]_2 ;
  wire [15:0]\src_buf1_1_val_int_reg_reg[23]_0 ;
  wire [15:0]\src_buf1_2_val_int_reg_reg[23]_0 ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[0] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[1] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[2] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[3] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[4] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[5] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[6] ;
  wire \src_buf1_2_val_int_reg_reg_n_9_[7] ;
  wire [15:0]\src_buf2_0_val_int_reg_reg[23]_0 ;
  wire [15:0]\src_buf2_2_val_int_reg_reg[23]_0 ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[0] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[1] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[2] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[3] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[4] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[5] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[6] ;
  wire \src_buf2_2_val_int_reg_reg_n_9_[7] ;
  wire [15:0]\src_buf3_0_val_int_reg_reg[23]_0 ;
  wire [15:0]\src_buf3_1_val_int_reg_reg[23]_0 ;
  wire [15:0]\src_buf3_2_val_int_reg_reg[23]_0 ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[0] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[1] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[2] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[3] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[4] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[5] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[6] ;
  wire \src_buf3_2_val_int_reg_reg_n_9_[7] ;
  wire temp_g_fu_272_p2__1_carry__1;
  wire temp_g_fu_272_p2__1_carry__2;
  wire [0:0]\tmp361_reg_349_pp0_iter2_reg_reg[13] ;
  wire [7:0]tmp_2_fu_214_p4;
  wire [7:0]tmp_4_fu_240_p4;
  wire [7:0]tmp_6_fu_268_p4;
  wire [7:0]tmp_7_fu_283_p4;
  wire [7:0]tmp_s_fu_186_p4;
  wire [1:0]trunc_ln162_reg_369;
  wire [8:0]trunc_ln166_fu_174_p1;
  wire [7:0]trunc_ln207_fu_122_p1;
  wire [7:0]trunc_ln208_1_fu_138_p1;
  wire [7:0]trunc_ln210_fu_152_p1;
  wire [7:0]trunc_ln214_fu_168_p1;
  wire [7:0]trunc_ln217_fu_177_p1;
  wire [7:0]vb0_val_int_reg;
  wire [7:0]vb0_val_int_reg_3;
  wire [7:0]vb0_val_read_reg_305;
  wire [7:0]vb0_val_read_reg_305_1;
  wire [7:0]vb2_val_read_reg_298_pp0_iter1_reg;
  wire [7:0]vb2_val_read_reg_298_pp0_iter1_reg_0;
  wire [7:0]vt0_val_int_reg;
  wire [7:0]vt0_val_int_reg_2;

  LUT5 #(
    .INIT(32'hAAAAA222)) 
    ap_ce_reg_i_1
       (.I0(\src_buf1_1_val_int_reg_reg[0]_0 ),
        .I1(\src_buf1_1_val_int_reg_reg[0]_1 ),
        .I2(p_dstgx_data_full_n),
        .I3(p_dstgy_data_full_n),
        .I4(\src_buf1_1_val_int_reg_reg[0]_2 ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone),
        .Q(ap_ce_reg_0),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[0]),
        .Q(ap_return_0_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[1]),
        .Q(ap_return_0_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[2]),
        .Q(ap_return_0_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[3]),
        .Q(ap_return_0_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[4]),
        .Q(ap_return_0_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[5]),
        .Q(ap_return_0_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_82_ap_return[6]),
        .Q(ap_return_0_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientX_16_0_s_fu_92_ap_return),
        .Q(ap_return_0_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[0]),
        .Q(ap_return_1_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[1]),
        .Q(ap_return_1_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[2]),
        .Q(ap_return_1_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[3]),
        .Q(ap_return_1_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[4]),
        .Q(ap_return_1_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[5]),
        .Q(ap_return_1_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_102_ap_return[6]),
        .Q(ap_return_1_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_0),
        .D(grp_xFGradientY_16_0_s_fu_112_ap_return),
        .Q(ap_return_1_int_reg[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFGradientX_16_0_s_29 grp_xFGradientX_16_0_s_fu_82
       (.D(grp_xFGradientX_16_0_s_fu_82_ap_return),
        .DI(grp_xFGradientX_16_0_s_fu_82_n_82),
        .\GradientValuesX_reg_750_reg[6] (ap_return_0_int_reg[6:0]),
        .O(\S00_2_reg_346_reg[10]_0 ),
        .Q({\src_buf3_2_val_int_reg_reg_n_9_[7] ,\src_buf3_2_val_int_reg_reg_n_9_[6] ,\src_buf3_2_val_int_reg_reg_n_9_[5] ,\src_buf3_2_val_int_reg_reg_n_9_[4] ,\src_buf3_2_val_int_reg_reg_n_9_[3] ,\src_buf3_2_val_int_reg_reg_n_9_[2] ,\src_buf3_2_val_int_reg_reg_n_9_[1] ,\src_buf3_2_val_int_reg_reg_n_9_[0] }),
        .S({grp_xFGradientX_16_0_s_fu_82_n_56,grp_xFGradientX_16_0_s_fu_82_n_57,grp_xFGradientX_16_0_s_fu_82_n_58}),
        .\S00_2_reg_346_reg[10]_0 (\S00_2_reg_346_reg[10] ),
        .\S00_2_reg_346_reg[15]_0 (O),
        .\S00_2_reg_346_reg[15]_1 (\S00_2_reg_346_reg[15] ),
        .\add_ln155_3_reg_354_reg[11] (M01_fu_90_p3),
        .\add_ln168_reg_379_reg[3] (add_ln168_3_reg_359_pp0_iter1_reg),
        .ap_ce_reg_reg(ap_ce_reg_reg_7),
        .ap_ce_reg_reg_0(ap_ce_reg_reg_8),
        .ap_ce_reg_reg_1(ap_ce_reg_reg_9),
        .ap_ce_reg_reg_2(ap_ce_reg_reg_10),
        .ap_ce_reg_reg_3(ap_ce_reg_reg_11),
        .ap_ce_reg_reg_4(ap_ce_reg_reg_12),
        .ap_ce_reg_reg_5(ap_ce_reg_reg_13),
        .ap_clk(ap_clk),
        .\ap_return_0_int_reg_reg[6] (\ap_return_0_int_reg_reg[6]_0 ),
        .\ap_return_int_reg_reg[0]_0 (ap_ce_reg),
        .temp_g_2_fu_213_p2__1_carry_i_4(add_ln155_3_reg_354),
        .\tmp3_reg_344_reg[3] ({grp_xFGradientY_16_0_s_fu_102_n_40,grp_xFGradientY_16_0_s_fu_102_n_41,grp_xFGradientY_16_0_s_fu_102_n_42,grp_xFGradientY_16_0_s_fu_102_n_43}),
        .\tmp3_reg_344_reg[7] ({grp_xFGradientY_16_0_s_fu_102_n_44,grp_xFGradientY_16_0_s_fu_102_n_45,grp_xFGradientY_16_0_s_fu_102_n_46,grp_xFGradientY_16_0_s_fu_102_n_47}),
        .trunc_ln162_reg_369(trunc_ln162_reg_369),
        .trunc_ln166_fu_174_p1(trunc_ln166_fu_174_p1),
        .vb0_val_int_reg(vb0_val_int_reg),
        .\vb0_val_int_reg_reg[7]_0 (trunc_ln210_fu_152_p1),
        .vb0_val_read_reg_305(vb0_val_read_reg_305),
        .\vb0_val_read_reg_305_reg[2]_0 (grp_xFGradientX_16_0_s_fu_82_n_81),
        .\vb2_val_int_reg_reg[0]_0 (grp_xFGradientX_16_0_s_fu_82_n_32),
        .\vb2_val_int_reg_reg[1]_0 (grp_xFGradientX_16_0_s_fu_82_n_33),
        .\vb2_val_int_reg_reg[2]_0 (grp_xFGradientX_16_0_s_fu_82_n_31),
        .\vb2_val_int_reg_reg[3]_0 (grp_xFGradientX_16_0_s_fu_82_n_30),
        .\vb2_val_int_reg_reg[4]_0 (grp_xFGradientX_16_0_s_fu_82_n_29),
        .\vb2_val_int_reg_reg[5]_0 (grp_xFGradientX_16_0_s_fu_82_n_35),
        .\vb2_val_int_reg_reg[6]_0 (grp_xFGradientX_16_0_s_fu_82_n_28),
        .\vb2_val_int_reg_reg[7]_0 (grp_xFGradientX_16_0_s_fu_82_n_9),
        .vb2_val_read_reg_298_pp0_iter1_reg(vb2_val_read_reg_298_pp0_iter1_reg),
        .\vb2_val_read_reg_298_pp0_iter1_reg_reg[1]_0 ({grp_xFGradientX_16_0_s_fu_82_n_83,grp_xFGradientX_16_0_s_fu_82_n_84}),
        .\vm0_val_int_reg_reg[7]_0 (trunc_ln208_1_fu_138_p1),
        .\vm2_val_int_reg_reg[0]_0 (ap_ce_reg_0),
        .\vm2_val_int_reg_reg[7]_0 ({\src_buf2_2_val_int_reg_reg_n_9_[7] ,\src_buf2_2_val_int_reg_reg_n_9_[6] ,\src_buf2_2_val_int_reg_reg_n_9_[5] ,\src_buf2_2_val_int_reg_reg_n_9_[4] ,\src_buf2_2_val_int_reg_reg_n_9_[3] ,\src_buf2_2_val_int_reg_reg_n_9_[2] ,\src_buf2_2_val_int_reg_reg_n_9_[1] ,\src_buf2_2_val_int_reg_reg_n_9_[0] }),
        .vt0_val_int_reg(vt0_val_int_reg),
        .\vt0_val_int_reg_reg[7]_0 (trunc_ln207_fu_122_p1),
        .\vt1_val_int_reg_reg[3] ({grp_xFGradientX_16_0_s_fu_82_n_59,grp_xFGradientX_16_0_s_fu_82_n_60,grp_xFGradientX_16_0_s_fu_82_n_61,grp_xFGradientX_16_0_s_fu_82_n_62}),
        .\vt2_val_int_reg_reg[0]_0 (grp_xFGradientX_16_0_s_fu_82_n_34),
        .\vt2_val_int_reg_reg[6]_0 (grp_xFGradientX_16_0_s_fu_82_n_27),
        .\vt2_val_int_reg_reg[6]_1 ({grp_xFGradientX_16_0_s_fu_82_n_63,grp_xFGradientX_16_0_s_fu_82_n_64}),
        .\vt2_val_int_reg_reg[6]_2 ({grp_xFGradientX_16_0_s_fu_82_n_94,grp_xFGradientX_16_0_s_fu_82_n_95,grp_xFGradientX_16_0_s_fu_82_n_96,grp_xFGradientX_16_0_s_fu_82_n_97}),
        .\vt2_val_int_reg_reg[7]_0 (grp_xFGradientX_16_0_s_fu_82_n_26),
        .\vt2_val_int_reg_reg[7]_1 (grp_xFGradientX_16_0_s_fu_82_n_98),
        .\vt2_val_int_reg_reg[7]_2 ({\src_buf1_2_val_int_reg_reg_n_9_[7] ,\src_buf1_2_val_int_reg_reg_n_9_[6] ,\src_buf1_2_val_int_reg_reg_n_9_[5] ,\src_buf1_2_val_int_reg_reg_n_9_[4] ,\src_buf1_2_val_int_reg_reg_n_9_[3] ,\src_buf1_2_val_int_reg_reg_n_9_[2] ,\src_buf1_2_val_int_reg_reg_n_9_[1] ,\src_buf1_2_val_int_reg_reg_n_9_[0] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFGradientX_16_0_s_30 grp_xFGradientX_16_0_s_fu_92
       (.D(D),
        .DI({grp_xFGradientX_16_0_s_fu_92_n_62,grp_xFGradientX_16_0_s_fu_92_n_63,grp_xFGradientX_16_0_s_fu_92_n_64,grp_xFGradientX_16_0_s_fu_92_n_65}),
        .\GradientValuesX_reg_750_reg[7] (ap_return_0_int_reg[7]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val),
        .S({grp_xFGradientX_16_0_s_fu_92_n_53,grp_xFGradientX_16_0_s_fu_92_n_54,grp_xFGradientX_16_0_s_fu_92_n_55}),
        .\add_ln155_3_reg_354_reg[11] (M01_fu_90_p3_5),
        .ap_ce_reg_reg_0(ap_ce_reg),
        .ap_clk(ap_clk),
        .\ap_return_int_reg_reg[0]_0 (grp_xFGradientX_16_0_s_fu_92_ap_return),
        .temp_g_2_fu_213_p2__1_carry_i_4__0(add_ln155_3_reg_354_4),
        .vb0_val_int_reg(vb0_val_int_reg_3),
        .\vb0_val_int_reg_reg[7]_0 (tmp_4_fu_240_p4),
        .vb0_val_read_reg_305(vb0_val_read_reg_305_1),
        .\vb0_val_read_reg_305_reg[2]_0 (grp_xFGradientX_16_0_s_fu_92_n_69),
        .\vb0_val_read_reg_305_reg[2]_1 (grp_xFGradientX_16_0_s_fu_92_n_70),
        .\vb2_val_int_reg_reg[0]_0 (grp_xFGradientX_16_0_s_fu_92_n_35),
        .\vb2_val_int_reg_reg[1]_0 (grp_xFGradientX_16_0_s_fu_92_n_10),
        .\vb2_val_int_reg_reg[2]_0 (grp_xFGradientX_16_0_s_fu_92_n_11),
        .\vb2_val_int_reg_reg[3]_0 (grp_xFGradientX_16_0_s_fu_92_n_12),
        .\vb2_val_int_reg_reg[4]_0 (grp_xFGradientX_16_0_s_fu_92_n_13),
        .\vb2_val_int_reg_reg[5]_0 (grp_xFGradientX_16_0_s_fu_92_n_14),
        .\vb2_val_int_reg_reg[6]_0 (grp_xFGradientX_16_0_s_fu_92_n_15),
        .\vb2_val_int_reg_reg[7]_0 (grp_xFGradientX_16_0_s_fu_92_n_16),
        .vb2_val_read_reg_298_pp0_iter1_reg(vb2_val_read_reg_298_pp0_iter1_reg_0),
        .\vm0_val_int_reg_reg[7]_0 (tmp_2_fu_214_p4),
        .\vm2_val_int_reg_reg[0]_0 (ap_ce_reg_0),
        .\vm2_val_int_reg_reg[7]_0 (grp_xFGradientX_16_0_s_fu_92_vm2_val),
        .vt0_val_int_reg(vt0_val_int_reg_2),
        .\vt0_val_int_reg_reg[7]_0 (tmp_s_fu_186_p4),
        .\vt1_val_int_reg_reg[3] ({grp_xFGradientX_16_0_s_fu_92_n_56,grp_xFGradientX_16_0_s_fu_92_n_57,grp_xFGradientX_16_0_s_fu_92_n_58,grp_xFGradientX_16_0_s_fu_92_n_59}),
        .\vt2_val_int_reg_reg[0]_0 (grp_xFGradientX_16_0_s_fu_92_n_36),
        .\vt2_val_int_reg_reg[6]_0 (grp_xFGradientX_16_0_s_fu_92_n_33),
        .\vt2_val_int_reg_reg[6]_1 ({grp_xFGradientX_16_0_s_fu_92_n_60,grp_xFGradientX_16_0_s_fu_92_n_61}),
        .\vt2_val_int_reg_reg[7]_0 (grp_xFGradientX_16_0_s_fu_92_n_34),
        .\vt2_val_int_reg_reg[7]_1 (grp_xFGradientX_16_0_s_fu_92_n_66),
        .\vt2_val_int_reg_reg[7]_2 (grp_xFGradientX_16_0_s_fu_92_vt2_val));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFGradientY_16_0_s_31 grp_xFGradientY_16_0_s_fu_102
       (.D(grp_xFGradientY_16_0_s_fu_102_ap_return),
        .DI(grp_xFGradientX_16_0_s_fu_82_n_82),
        .E(ap_ce_reg),
        .\GradientValuesY_reg_756_reg[6] (ap_return_1_int_reg[6:0]),
        .O(\tmp361_reg_349_pp0_iter2_reg_reg[13] ),
        .Q(M01_fu_90_p3),
        .S({grp_xFGradientX_16_0_s_fu_82_n_56,grp_xFGradientX_16_0_s_fu_82_n_57,grp_xFGradientX_16_0_s_fu_82_n_58,grp_xFGradientX_16_0_s_fu_82_n_34}),
        .\add_ln155_3_reg_354_reg[11]_0 (grp_xFGradientX_16_0_s_fu_82_n_98),
        .\add_ln155_3_reg_354_reg[11]_1 ({grp_xFGradientX_16_0_s_fu_82_n_63,grp_xFGradientX_16_0_s_fu_82_n_64}),
        .\add_ln155_3_reg_354_reg[11]_2 (grp_xFGradientX_16_0_s_fu_82_n_26),
        .\add_ln155_3_reg_354_reg[11]_3 (grp_xFGradientX_16_0_s_fu_82_n_27),
        .\add_ln155_3_reg_354_reg[2]_0 (add_ln155_3_reg_354),
        .\add_ln155_3_reg_354_reg[7]_0 ({grp_xFGradientX_16_0_s_fu_82_n_94,grp_xFGradientX_16_0_s_fu_82_n_95,grp_xFGradientX_16_0_s_fu_82_n_96,grp_xFGradientX_16_0_s_fu_82_n_97}),
        .\add_ln155_3_reg_354_reg[7]_1 ({grp_xFGradientX_16_0_s_fu_82_n_59,grp_xFGradientX_16_0_s_fu_82_n_60,grp_xFGradientX_16_0_s_fu_82_n_61,grp_xFGradientX_16_0_s_fu_82_n_62}),
        .\add_ln166_2_reg_374_reg[13]_0 (\add_ln166_2_reg_374_reg[13] ),
        .\add_ln168_3_reg_359_pp0_iter1_reg_reg[1]_0 (add_ln168_3_reg_359_pp0_iter1_reg),
        .\add_ln168_reg_379_reg[3]_0 ({grp_xFGradientX_16_0_s_fu_82_n_83,grp_xFGradientX_16_0_s_fu_82_n_84}),
        .ap_ce_reg_reg(ap_ce_reg_reg_0),
        .ap_ce_reg_reg_0(ap_ce_reg_reg_1),
        .ap_ce_reg_reg_1(ap_ce_reg_reg_2),
        .ap_ce_reg_reg_2(ap_ce_reg_reg_3),
        .ap_ce_reg_reg_3(ap_ce_reg_reg_4),
        .ap_ce_reg_reg_4(ap_ce_reg_reg_5),
        .ap_ce_reg_reg_5(ap_ce_reg_reg_6),
        .ap_clk(ap_clk),
        .\ap_return_1_int_reg_reg[6] (\ap_return_1_int_reg_reg[6]_0 ),
        .temp_g_fu_272_p2__1_carry__1_0(temp_g_fu_272_p2__1_carry__1),
        .temp_g_fu_272_p2__1_carry__2_0(temp_g_fu_272_p2__1_carry__2),
        .\tmp3_reg_344_reg[3]_0 (grp_xFGradientX_16_0_s_fu_82_n_32),
        .\tmp3_reg_344_reg[3]_1 (grp_xFGradientX_16_0_s_fu_82_n_33),
        .\tmp3_reg_344_reg[3]_2 (grp_xFGradientX_16_0_s_fu_82_n_31),
        .\tmp3_reg_344_reg[3]_3 (grp_xFGradientX_16_0_s_fu_82_n_30),
        .\tmp3_reg_344_reg[7]_0 (grp_xFGradientX_16_0_s_fu_82_n_29),
        .\tmp3_reg_344_reg[7]_1 (grp_xFGradientX_16_0_s_fu_82_n_35),
        .\tmp3_reg_344_reg[7]_2 (grp_xFGradientX_16_0_s_fu_82_n_28),
        .\tmp3_reg_344_reg[7]_3 (grp_xFGradientX_16_0_s_fu_82_n_9),
        .\tmp3_reg_344_reg[8]_0 (trunc_ln166_fu_174_p1),
        .\trunc_ln162_reg_369_reg[1]_0 (trunc_ln162_reg_369),
        .\trunc_ln162_reg_369_reg[4]_0 (grp_xFGradientX_16_0_s_fu_82_n_81),
        .vb0_val_int_reg(vb0_val_int_reg),
        .\vb0_val_int_reg_reg[3] ({grp_xFGradientY_16_0_s_fu_102_n_40,grp_xFGradientY_16_0_s_fu_102_n_41,grp_xFGradientY_16_0_s_fu_102_n_42,grp_xFGradientY_16_0_s_fu_102_n_43}),
        .\vb0_val_int_reg_reg[7] ({grp_xFGradientY_16_0_s_fu_102_n_44,grp_xFGradientY_16_0_s_fu_102_n_45,grp_xFGradientY_16_0_s_fu_102_n_46,grp_xFGradientY_16_0_s_fu_102_n_47}),
        .vb0_val_read_reg_305(vb0_val_read_reg_305),
        .\vb1_val_int_reg_reg[7]_0 (trunc_ln217_fu_177_p1),
        .vb2_val_read_reg_298_pp0_iter1_reg(vb2_val_read_reg_298_pp0_iter1_reg),
        .\vt0_val_read_reg_333_reg[7]_0 (vt0_val_int_reg),
        .\vt1_val_int_reg_reg[0]_0 (ap_ce_reg_0),
        .\vt1_val_int_reg_reg[7]_0 (trunc_ln214_fu_168_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFGradientY_16_0_s_32 grp_xFGradientY_16_0_s_fu_112
       (.D(grp_xFGradientY_16_0_s_fu_112_ap_return),
        .DI({grp_xFGradientX_16_0_s_fu_92_n_62,grp_xFGradientX_16_0_s_fu_92_n_63,grp_xFGradientX_16_0_s_fu_92_n_64,grp_xFGradientX_16_0_s_fu_92_n_65}),
        .\GradientValuesY_reg_756_reg[7] (ap_return_1_int_reg[7]),
        .Q(M01_fu_90_p3_5),
        .S({grp_xFGradientX_16_0_s_fu_92_n_53,grp_xFGradientX_16_0_s_fu_92_n_54,grp_xFGradientX_16_0_s_fu_92_n_55,grp_xFGradientX_16_0_s_fu_92_n_36}),
        .\add_ln155_3_reg_354_reg[11]_0 (grp_xFGradientX_16_0_s_fu_92_n_66),
        .\add_ln155_3_reg_354_reg[11]_1 ({grp_xFGradientX_16_0_s_fu_92_n_60,grp_xFGradientX_16_0_s_fu_92_n_61}),
        .\add_ln155_3_reg_354_reg[11]_2 (grp_xFGradientX_16_0_s_fu_92_n_34),
        .\add_ln155_3_reg_354_reg[11]_3 (grp_xFGradientX_16_0_s_fu_92_n_33),
        .\add_ln155_3_reg_354_reg[2]_0 (add_ln155_3_reg_354_4),
        .\add_ln155_3_reg_354_reg[7]_0 ({grp_xFGradientX_16_0_s_fu_92_n_56,grp_xFGradientX_16_0_s_fu_92_n_57,grp_xFGradientX_16_0_s_fu_92_n_58,grp_xFGradientX_16_0_s_fu_92_n_59}),
        .ap_clk(ap_clk),
        .\ap_return_1_int_reg_reg[7] (\ap_return_1_int_reg_reg[7]_0 ),
        .\temp_g_2_reg_364_reg[4]_0 (grp_xFGradientX_16_0_s_fu_92_n_70),
        .\temp_g_2_reg_364_reg[4]_1 (grp_xFGradientX_16_0_s_fu_92_n_69),
        .\tmp3_reg_344_reg[3]_0 (grp_xFGradientX_16_0_s_fu_92_n_35),
        .\tmp3_reg_344_reg[3]_1 (grp_xFGradientX_16_0_s_fu_92_n_10),
        .\tmp3_reg_344_reg[3]_2 (grp_xFGradientX_16_0_s_fu_92_n_11),
        .\tmp3_reg_344_reg[3]_3 (grp_xFGradientX_16_0_s_fu_92_n_12),
        .\tmp3_reg_344_reg[7]_0 (grp_xFGradientX_16_0_s_fu_92_n_13),
        .\tmp3_reg_344_reg[7]_1 (grp_xFGradientX_16_0_s_fu_92_n_14),
        .\tmp3_reg_344_reg[7]_2 (grp_xFGradientX_16_0_s_fu_92_n_15),
        .\tmp3_reg_344_reg[7]_3 (grp_xFGradientX_16_0_s_fu_92_n_16),
        .\trunc_ln150_reg_339_pp0_iter2_reg_reg[0]__0_0 (ap_ce_reg),
        .vb0_val_int_reg(vb0_val_int_reg_3),
        .vb0_val_read_reg_305(vb0_val_read_reg_305_1),
        .\vb1_val_int_reg_reg[7]_0 (tmp_7_fu_283_p4),
        .vb2_val_read_reg_298_pp0_iter1_reg(vb2_val_read_reg_298_pp0_iter1_reg_0),
        .\vt0_val_read_reg_333_reg[7]_0 (vt0_val_int_reg_2),
        .\vt1_val_int_reg_reg[0]_0 (ap_ce_reg_0),
        .\vt1_val_int_reg_reg[7]_0 (tmp_6_fu_268_p4));
  FDRE \src_buf1_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[0]),
        .Q(trunc_ln207_fu_122_p1[0]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[8]),
        .Q(tmp_s_fu_186_p4[0]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[9]),
        .Q(tmp_s_fu_186_p4[1]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[10]),
        .Q(tmp_s_fu_186_p4[2]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[11]),
        .Q(tmp_s_fu_186_p4[3]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[1]),
        .Q(trunc_ln207_fu_122_p1[1]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[12]),
        .Q(tmp_s_fu_186_p4[4]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[13]),
        .Q(tmp_s_fu_186_p4[5]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[14]),
        .Q(tmp_s_fu_186_p4[6]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[15]),
        .Q(tmp_s_fu_186_p4[7]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[2]),
        .Q(trunc_ln207_fu_122_p1[2]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[3]),
        .Q(trunc_ln207_fu_122_p1[3]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[4]),
        .Q(trunc_ln207_fu_122_p1[4]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[5]),
        .Q(trunc_ln207_fu_122_p1[5]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[6]),
        .Q(trunc_ln207_fu_122_p1[6]),
        .R(1'b0));
  FDRE \src_buf1_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[7]),
        .Q(trunc_ln207_fu_122_p1[7]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [0]),
        .Q(trunc_ln214_fu_168_p1[0]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_6_fu_268_p4[0]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_6_fu_268_p4[1]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_6_fu_268_p4[2]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_6_fu_268_p4[3]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [1]),
        .Q(trunc_ln214_fu_168_p1[1]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_6_fu_268_p4[4]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_6_fu_268_p4[5]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_6_fu_268_p4[6]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_6_fu_268_p4[7]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [2]),
        .Q(trunc_ln214_fu_168_p1[2]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [3]),
        .Q(trunc_ln214_fu_168_p1[3]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [4]),
        .Q(trunc_ln214_fu_168_p1[4]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [5]),
        .Q(trunc_ln214_fu_168_p1[5]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [6]),
        .Q(trunc_ln214_fu_168_p1[6]),
        .R(1'b0));
  FDRE \src_buf1_1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_1_val_int_reg_reg[23]_0 [7]),
        .Q(trunc_ln214_fu_168_p1[7]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [8]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[0]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [9]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[1]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [10]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[2]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [11]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[3]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [12]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[4]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [13]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[5]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [14]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[6]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [15]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vt2_val[7]),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \src_buf1_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_2_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf1_2_val_int_reg_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [0]),
        .Q(trunc_ln208_1_fu_138_p1[0]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_2_fu_214_p4[0]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_2_fu_214_p4[1]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_2_fu_214_p4[2]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_2_fu_214_p4[3]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [1]),
        .Q(trunc_ln208_1_fu_138_p1[1]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_2_fu_214_p4[4]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_2_fu_214_p4[5]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_2_fu_214_p4[6]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_2_fu_214_p4[7]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [2]),
        .Q(trunc_ln208_1_fu_138_p1[2]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [3]),
        .Q(trunc_ln208_1_fu_138_p1[3]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [4]),
        .Q(trunc_ln208_1_fu_138_p1[4]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [5]),
        .Q(trunc_ln208_1_fu_138_p1[5]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [6]),
        .Q(trunc_ln208_1_fu_138_p1[6]),
        .R(1'b0));
  FDRE \src_buf2_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_0_val_int_reg_reg[23]_0 [7]),
        .Q(trunc_ln208_1_fu_138_p1[7]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [8]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[0]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [9]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[1]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [10]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[2]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [11]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[3]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [12]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[4]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [13]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[5]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [14]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[6]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [15]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vm2_val[7]),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \src_buf2_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf2_2_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf2_2_val_int_reg_reg_n_9_[7] ),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [0]),
        .Q(trunc_ln210_fu_152_p1[0]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_4_fu_240_p4[0]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_4_fu_240_p4[1]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_4_fu_240_p4[2]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_4_fu_240_p4[3]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [1]),
        .Q(trunc_ln210_fu_152_p1[1]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_4_fu_240_p4[4]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_4_fu_240_p4[5]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_4_fu_240_p4[6]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_4_fu_240_p4[7]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [2]),
        .Q(trunc_ln210_fu_152_p1[2]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [3]),
        .Q(trunc_ln210_fu_152_p1[3]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [4]),
        .Q(trunc_ln210_fu_152_p1[4]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [5]),
        .Q(trunc_ln210_fu_152_p1[5]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [6]),
        .Q(trunc_ln210_fu_152_p1[6]),
        .R(1'b0));
  FDRE \src_buf3_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_0_val_int_reg_reg[23]_0 [7]),
        .Q(trunc_ln210_fu_152_p1[7]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [0]),
        .Q(trunc_ln217_fu_177_p1[0]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_7_fu_283_p4[0]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_7_fu_283_p4[1]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_7_fu_283_p4[2]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_7_fu_283_p4[3]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [1]),
        .Q(trunc_ln217_fu_177_p1[1]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_7_fu_283_p4[4]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_7_fu_283_p4[5]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_7_fu_283_p4[6]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_7_fu_283_p4[7]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [2]),
        .Q(trunc_ln217_fu_177_p1[2]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [3]),
        .Q(trunc_ln217_fu_177_p1[3]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [4]),
        .Q(trunc_ln217_fu_177_p1[4]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [5]),
        .Q(trunc_ln217_fu_177_p1[5]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [6]),
        .Q(trunc_ln217_fu_177_p1[6]),
        .R(1'b0));
  FDRE \src_buf3_1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_1_val_int_reg_reg[23]_0 [7]),
        .Q(trunc_ln217_fu_177_p1[7]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [8]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[0]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [9]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[1]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [10]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[2]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [11]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[3]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [12]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[4]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [13]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[5]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [14]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[6]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [15]),
        .Q(grp_xFGradientX_16_0_s_fu_92_vb2_val[7]),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[2] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[3] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[4] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[5] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[6] ),
        .R(1'b0));
  FDRE \src_buf3_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_2_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf3_2_val_int_reg_reg_n_9_[7] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s
   (\cmp_i_i603_i_reg_614_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    Q,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
    \trunc_ln350_reg_594_reg[0]_0 ,
    D,
    \trunc_ln350_reg_594_reg[0]_1 ,
    \GradientValuesX_reg_750_reg[7] ,
    \GradientValuesY_reg_756_reg[7] ,
    \ap_CS_fsm_reg[4]_0 ,
    \mOutPtr_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_0,
    full_n_reg,
    full_n_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    SS,
    \ap_CS_fsm_reg[8]_0 ,
    ap_rst_n,
    in_mat_data_empty_n,
    ap_block_pp0_stage0_subdone,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    \ap_CS_fsm_reg[1]_1 ,
    \icmp_ln272_reg_682_reg[0] ,
    grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg,
    E,
    in_mat_cols_c_empty_n,
    in_mat_rows_c_empty_n,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start,
    \cmp_i_i603_i_reg_614_reg[0]_1 ,
    push,
    \mOutPtr_reg[0]_0 ,
    d1,
    ram_reg_2,
    ram_reg_2_0);
  output \cmp_i_i603_i_reg_614_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]Q;
  output Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  output \trunc_ln350_reg_594_reg[0]_0 ;
  output [1:0]D;
  output \trunc_ln350_reg_594_reg[0]_1 ;
  output [7:0]\GradientValuesX_reg_750_reg[7] ;
  output [7:0]\GradientValuesY_reg_756_reg[7] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \mOutPtr_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]full_n_reg;
  output [0:0]full_n_reg_0;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input [0:0]SS;
  input \ap_CS_fsm_reg[8]_0 ;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input ap_block_pp0_stage0_subdone;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input [1:0]\ap_CS_fsm_reg[1]_1 ;
  input [15:0]\icmp_ln272_reg_682_reg[0] ;
  input grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg;
  input [0:0]E;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c_empty_n;
  input Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  input [15:0]\cmp_i_i603_i_reg_614_reg[0]_1 ;
  input push;
  input \mOutPtr_reg[0]_0 ;
  input [23:0]d1;
  input [23:0]ram_reg_2;
  input [23:0]ram_reg_2_0;

  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]GradientValuesX_0_fu_86;
  wire [7:0]\GradientValuesX_reg_750_reg[7] ;
  wire [7:0]GradientValuesY_0_fu_90;
  wire [7:0]\GradientValuesY_reg_756_reg[7] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  wire \ap_CS_fsm[1]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire \ap_CS_fsm_reg_n_9_[3] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_i_1__1_n_9;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_rst_n;
  wire [1:0]bottom_1_fu_301_p3;
  wire \bottom_1_reg_599[1]_i_1_n_9 ;
  wire \bottom_1_reg_599[1]_i_3_n_9 ;
  wire \bottom_1_reg_599[1]_i_4_n_9 ;
  wire \bottom_1_reg_599[1]_i_5_n_9 ;
  wire [1:0]bottom_fu_82;
  wire buf_1_U_n_10;
  wire buf_1_U_n_9;
  wire [11:0]buf_1_address1;
  wire [23:0]buf_1_q0;
  wire buf_1_we1;
  wire [23:0]buf_2_q0;
  wire buf_U_n_34;
  wire [11:0]buf_address1;
  wire buf_ce0;
  wire buf_ce1;
  wire buf_we1;
  wire cmp_i_i603_i_fu_372_p2;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_1_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_2_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_3_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_4_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_5_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_6_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_7_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_i_8_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry__0_n_10;
  wire cmp_i_i603_i_fu_372_p2_carry__0_n_11;
  wire cmp_i_i603_i_fu_372_p2_carry__0_n_12;
  wire cmp_i_i603_i_fu_372_p2_carry_i_1_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_2_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_3_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_4_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_5_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_6_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_7_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_i_8_n_9;
  wire cmp_i_i603_i_fu_372_p2_carry_n_10;
  wire cmp_i_i603_i_fu_372_p2_carry_n_11;
  wire cmp_i_i603_i_fu_372_p2_carry_n_12;
  wire cmp_i_i603_i_fu_372_p2_carry_n_9;
  wire \cmp_i_i603_i_reg_614_reg[0]_0 ;
  wire [15:0]\cmp_i_i603_i_reg_614_reg[0]_1 ;
  wire [23:0]d1;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire [0:0]full_n_reg;
  wire [0:0]full_n_reg_0;
  wire [13:8]\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 ;
  wire grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg;
  wire grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_n_26;
  wire [7:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out;
  wire [7:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg;
  wire [11:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0;
  wire [11:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address1;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_ce0;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_we1;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_10;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_12;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_70;
  wire [7:0]grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out;
  wire [7:0]grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_14;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_21;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_9;
  wire i__carry__0_i_1_n_9;
  wire i__carry__0_i_2_n_9;
  wire i__carry__0_i_3_n_9;
  wire i__carry__0_i_4_n_9;
  wire i__carry__0_i_5_n_9;
  wire i__carry__0_i_6_n_9;
  wire i__carry__0_i_7_n_9;
  wire i__carry_i_1_n_9;
  wire i__carry_i_2_n_9;
  wire i__carry_i_3_n_9;
  wire i__carry_i_4_n_9;
  wire i__carry_i_5_n_9;
  wire i__carry_i_6_n_9;
  wire i__carry_i_7_n_9;
  wire i__carry_i_8_n_9;
  wire [15:0]\icmp_ln272_reg_682_reg[0] ;
  wire icmp_ln400_fu_235_p2;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_10 ;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_11 ;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_12 ;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_10 ;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_11 ;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_12 ;
  wire \icmp_ln400_fu_235_p2_inferred__0/i__carry_n_9 ;
  wire in_mat_cols_c_empty_n;
  wire in_mat_data_empty_n;
  wire in_mat_rows_c_empty_n;
  wire [7:0]lshr_ln468_fu_281_p2;
  wire [7:0]lshr_ln469_fu_375_p2;
  wire [7:0]lshr_ln470_fu_469_p2;
  wire [7:0]lshr_ln473_fu_563_p2;
  wire [7:0]lshr_ln475_fu_657_p2;
  wire \mOutPtr[1]_i_5_n_9 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [1:0]mid_1_fu_332_p3;
  wire [1:0]mid_fu_78;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire push;
  wire [4:3]q_fu_80;
  wire [23:0]ram_reg_2;
  wire [23:0]ram_reg_2_0;
  wire \ref_tmp_reg_770[7]_i_2_n_9 ;
  wire \ref_tmp_reg_770[7]_i_4_n_9 ;
  wire \row_fu_70[0]_i_3_n_9 ;
  wire [12:0]row_fu_70_reg;
  wire \row_fu_70_reg[0]_i_2_n_10 ;
  wire \row_fu_70_reg[0]_i_2_n_11 ;
  wire \row_fu_70_reg[0]_i_2_n_12 ;
  wire \row_fu_70_reg[0]_i_2_n_13 ;
  wire \row_fu_70_reg[0]_i_2_n_14 ;
  wire \row_fu_70_reg[0]_i_2_n_15 ;
  wire \row_fu_70_reg[0]_i_2_n_16 ;
  wire \row_fu_70_reg[0]_i_2_n_9 ;
  wire \row_fu_70_reg[12]_i_1_n_16 ;
  wire \row_fu_70_reg[4]_i_1_n_10 ;
  wire \row_fu_70_reg[4]_i_1_n_11 ;
  wire \row_fu_70_reg[4]_i_1_n_12 ;
  wire \row_fu_70_reg[4]_i_1_n_13 ;
  wire \row_fu_70_reg[4]_i_1_n_14 ;
  wire \row_fu_70_reg[4]_i_1_n_15 ;
  wire \row_fu_70_reg[4]_i_1_n_16 ;
  wire \row_fu_70_reg[4]_i_1_n_9 ;
  wire \row_fu_70_reg[8]_i_1_n_10 ;
  wire \row_fu_70_reg[8]_i_1_n_11 ;
  wire \row_fu_70_reg[8]_i_1_n_12 ;
  wire \row_fu_70_reg[8]_i_1_n_13 ;
  wire \row_fu_70_reg[8]_i_1_n_14 ;
  wire \row_fu_70_reg[8]_i_1_n_15 ;
  wire \row_fu_70_reg[8]_i_1_n_16 ;
  wire \row_fu_70_reg[8]_i_1_n_9 ;
  wire [12:0]row_ind_1_fu_378_p2;
  wire row_ind_1_fu_378_p2_carry__0_n_10;
  wire row_ind_1_fu_378_p2_carry__0_n_11;
  wire row_ind_1_fu_378_p2_carry__0_n_12;
  wire row_ind_1_fu_378_p2_carry__0_n_9;
  wire row_ind_1_fu_378_p2_carry__1_n_10;
  wire row_ind_1_fu_378_p2_carry__1_n_11;
  wire row_ind_1_fu_378_p2_carry__1_n_12;
  wire row_ind_1_fu_378_p2_carry_n_10;
  wire row_ind_1_fu_378_p2_carry_n_11;
  wire row_ind_1_fu_378_p2_carry_n_12;
  wire row_ind_1_fu_378_p2_carry_n_9;
  wire [12:12]row_ind_fu_660_in;
  wire \row_ind_fu_66[12]_i_2_n_9 ;
  wire \row_ind_fu_66[12]_i_3_n_9 ;
  wire \row_ind_fu_66[12]_i_4_n_9 ;
  wire \row_ind_fu_66[1]_i_1_n_9 ;
  wire \row_ind_fu_66_reg_n_9_[0] ;
  wire \row_ind_fu_66_reg_n_9_[10] ;
  wire \row_ind_fu_66_reg_n_9_[11] ;
  wire \row_ind_fu_66_reg_n_9_[12] ;
  wire \row_ind_fu_66_reg_n_9_[1] ;
  wire \row_ind_fu_66_reg_n_9_[2] ;
  wire \row_ind_fu_66_reg_n_9_[3] ;
  wire \row_ind_fu_66_reg_n_9_[4] ;
  wire \row_ind_fu_66_reg_n_9_[5] ;
  wire \row_ind_fu_66_reg_n_9_[6] ;
  wire \row_ind_fu_66_reg_n_9_[7] ;
  wire \row_ind_fu_66_reg_n_9_[8] ;
  wire \row_ind_fu_66_reg_n_9_[9] ;
  wire [23:0]src_buf1_2_fu_466_p5;
  wire [23:0]src_buf2_2_fu_477_p5;
  wire [23:0]src_buf3_2_fu_488_p5;
  wire [1:0]tp_1_fu_363_p3;
  wire [1:0]tp_fu_74;
  wire [0:0]trunc_ln350_reg_594;
  wire \trunc_ln350_reg_594_reg[0]_0 ;
  wire \trunc_ln350_reg_594_reg[0]_1 ;
  wire [11:0]zext_ln392_reg_146_reg;
  wire [3:0]NLW_cmp_i_i603_i_fu_372_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i603_i_fu_372_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln400_fu_235_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln400_fu_235_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_row_ind_1_fu_378_p2_carry__1_CO_UNCONNECTED;

  FDRE \GradientValuesX_0_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[0]),
        .Q(GradientValuesX_0_fu_86[0]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[1]),
        .Q(GradientValuesX_0_fu_86[1]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[2]),
        .Q(GradientValuesX_0_fu_86[2]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[3]),
        .Q(GradientValuesX_0_fu_86[3]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[4]),
        .Q(GradientValuesX_0_fu_86[4]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[5]),
        .Q(GradientValuesX_0_fu_86[5]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[6]),
        .Q(GradientValuesX_0_fu_86[6]),
        .R(1'b0));
  FDRE \GradientValuesX_0_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out[7]),
        .Q(GradientValuesX_0_fu_86[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \GradientValuesY_0_fu_90[7]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(p_dstgy_data_full_n),
        .I2(p_dstgx_data_full_n),
        .O(ap_NS_fsm12_out));
  FDRE \GradientValuesY_0_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[0]),
        .Q(GradientValuesY_0_fu_90[0]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[1]),
        .Q(GradientValuesY_0_fu_90[1]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[2]),
        .Q(GradientValuesY_0_fu_90[2]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[3]),
        .Q(GradientValuesY_0_fu_90[3]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[4]),
        .Q(GradientValuesY_0_fu_90[4]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[5]),
        .Q(GradientValuesY_0_fu_90[5]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[6]),
        .Q(GradientValuesY_0_fu_90[6]),
        .R(1'b0));
  FDRE \GradientValuesY_0_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out[7]),
        .Q(GradientValuesY_0_fu_90[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F7F7FFF000000)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(in_mat_cols_c_empty_n),
        .I1(in_mat_rows_c_empty_n),
        .I2(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .I3(ap_NS_fsm[0]),
        .I4(\ap_CS_fsm_reg[1]_1 [1]),
        .I5(\ap_CS_fsm_reg[1]_1 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_9_[0] ),
        .I2(ap_CS_fsm_state5),
        .I3(icmp_ln400_fu_235_p2),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_9_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFF00FF00FF8AFFFF)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2_n_9 ),
        .I1(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_9_[0] ),
        .I3(E),
        .I4(\ap_CS_fsm_reg[1]_1 [1]),
        .I5(\ap_CS_fsm_reg[1]_1 [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(icmp_ln400_fu_235_p2),
        .I1(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[1]_i_2_n_9 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[3] ),
        .I1(ap_CS_fsm_state9),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_9_[3] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter5_reg),
        .I1(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .I2(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1__1_n_9));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \bottom_1_reg_599[0]_i_1 
       (.I0(bottom_fu_82[0]),
        .I1(\bottom_1_reg_599[1]_i_3_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[1] ),
        .I3(\row_ind_fu_66_reg_n_9_[0] ),
        .O(bottom_1_fu_301_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \bottom_1_reg_599[1]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(icmp_ln400_fu_235_p2),
        .O(\bottom_1_reg_599[1]_i_1_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \bottom_1_reg_599[1]_i_2 
       (.I0(bottom_fu_82[1]),
        .I1(\bottom_1_reg_599[1]_i_3_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[0] ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(bottom_1_fu_301_p3[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bottom_1_reg_599[1]_i_3 
       (.I0(\row_ind_fu_66_reg_n_9_[12] ),
        .I1(\row_ind_fu_66_reg_n_9_[11] ),
        .I2(\row_ind_fu_66_reg_n_9_[2] ),
        .I3(\bottom_1_reg_599[1]_i_4_n_9 ),
        .I4(\bottom_1_reg_599[1]_i_5_n_9 ),
        .O(\bottom_1_reg_599[1]_i_3_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bottom_1_reg_599[1]_i_4 
       (.I0(\row_ind_fu_66_reg_n_9_[8] ),
        .I1(\row_ind_fu_66_reg_n_9_[7] ),
        .I2(\row_ind_fu_66_reg_n_9_[10] ),
        .I3(\row_ind_fu_66_reg_n_9_[9] ),
        .O(\bottom_1_reg_599[1]_i_4_n_9 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bottom_1_reg_599[1]_i_5 
       (.I0(\row_ind_fu_66_reg_n_9_[4] ),
        .I1(\row_ind_fu_66_reg_n_9_[3] ),
        .I2(\row_ind_fu_66_reg_n_9_[6] ),
        .I3(\row_ind_fu_66_reg_n_9_[5] ),
        .O(\bottom_1_reg_599[1]_i_5_n_9 ));
  FDRE \bottom_1_reg_599_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(bottom_1_fu_301_p3[0]),
        .Q(bottom_fu_82[0]),
        .R(1'b0));
  FDRE \bottom_1_reg_599_reg[1] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(bottom_1_fu_301_p3[1]),
        .Q(bottom_fu_82[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb buf_1_U
       (.Q({Q,trunc_ln350_reg_594}),
        .address1(buf_1_address1),
        .ap_clk(ap_clk),
        .\bottom_1_reg_599_reg[0] (buf_1_U_n_10),
        .buf_1_we1(buf_1_we1),
        .ce0(buf_ce0),
        .empty_n_reg(buf_1_U_n_9),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .q0(buf_1_q0),
        .ram_reg_0_i_23(bottom_fu_82),
        .ram_reg_2_0(ap_CS_fsm_state6),
        .ram_reg_2_1(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .ram_reg_2_3(ram_reg_2),
        .\trunc_ln350_reg_594_reg[0] (\trunc_ln350_reg_594_reg[0]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_25 buf_2_U
       (.ADDRARDADDR(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .WEA(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_we1),
        .ap_clk(ap_clk),
        .ce0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_ce0),
        .q0(buf_2_q0),
        .ram_reg_2_0(ram_reg_2_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_26 buf_U
       (.D(src_buf3_2_fu_488_p5),
        .Q({Q,trunc_ln350_reg_594}),
        .WEA(buf_ce1),
        .address1(buf_address1),
        .ap_clk(ap_clk),
        .\bottom_1_reg_599_reg[0] (buf_U_n_34),
        .ce0(buf_ce0),
        .d1(d1),
        .\mid_1_reg_604_reg[0] (src_buf2_2_fu_477_p5),
        .q0(buf_1_q0),
        .ram_reg_2_0(ap_CS_fsm_state6),
        .ram_reg_2_1(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .\src_buf1_2_reg_705_reg[23] (tp_fu_74),
        .\src_buf2_2_reg_711_reg[23] (mid_fu_78),
        .\src_buf3_2_reg_717_reg[0] (bottom_fu_82),
        .\src_buf3_2_reg_717_reg[23] (buf_2_q0),
        .\tp_1_reg_609_reg[0] (src_buf1_2_fu_466_p5),
        .\trunc_ln350_reg_594_reg[0] (\trunc_ln350_reg_594_reg[0]_0 ),
        .we1(buf_we1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i603_i_fu_372_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i603_i_fu_372_p2_carry_n_9,cmp_i_i603_i_fu_372_p2_carry_n_10,cmp_i_i603_i_fu_372_p2_carry_n_11,cmp_i_i603_i_fu_372_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({cmp_i_i603_i_fu_372_p2_carry_i_1_n_9,cmp_i_i603_i_fu_372_p2_carry_i_2_n_9,cmp_i_i603_i_fu_372_p2_carry_i_3_n_9,cmp_i_i603_i_fu_372_p2_carry_i_4_n_9}),
        .O(NLW_cmp_i_i603_i_fu_372_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i603_i_fu_372_p2_carry_i_5_n_9,cmp_i_i603_i_fu_372_p2_carry_i_6_n_9,cmp_i_i603_i_fu_372_p2_carry_i_7_n_9,cmp_i_i603_i_fu_372_p2_carry_i_8_n_9}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i603_i_fu_372_p2_carry__0
       (.CI(cmp_i_i603_i_fu_372_p2_carry_n_9),
        .CO({cmp_i_i603_i_fu_372_p2,cmp_i_i603_i_fu_372_p2_carry__0_n_10,cmp_i_i603_i_fu_372_p2_carry__0_n_11,cmp_i_i603_i_fu_372_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({cmp_i_i603_i_fu_372_p2_carry__0_i_1_n_9,cmp_i_i603_i_fu_372_p2_carry__0_i_2_n_9,cmp_i_i603_i_fu_372_p2_carry__0_i_3_n_9,cmp_i_i603_i_fu_372_p2_carry__0_i_4_n_9}),
        .O(NLW_cmp_i_i603_i_fu_372_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_i_i603_i_fu_372_p2_carry__0_i_5_n_9,cmp_i_i603_i_fu_372_p2_carry__0_i_6_n_9,cmp_i_i603_i_fu_372_p2_carry__0_i_7_n_9,cmp_i_i603_i_fu_372_p2_carry__0_i_8_n_9}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_1
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [14]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [15]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'hF4)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_2
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [13]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_2_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_3
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [10]),
        .I1(row_fu_70_reg[10]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [11]),
        .I3(row_fu_70_reg[11]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_3_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_4
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [8]),
        .I1(row_fu_70_reg[8]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [9]),
        .I3(row_fu_70_reg[9]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_4_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_5
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [14]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [15]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_5_n_9));
  LUT3 #(
    .INIT(8'h09)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_6
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [13]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_7
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [11]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i603_i_fu_372_p2_carry__0_i_8
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [9]),
        .O(cmp_i_i603_i_fu_372_p2_carry__0_i_8_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    cmp_i_i603_i_fu_372_p2_carry_i_1
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [6]),
        .I1(row_fu_70_reg[6]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [7]),
        .I3(row_fu_70_reg[7]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_1_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    cmp_i_i603_i_fu_372_p2_carry_i_2
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [4]),
        .I1(row_fu_70_reg[4]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [5]),
        .I3(row_fu_70_reg[5]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_2_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    cmp_i_i603_i_fu_372_p2_carry_i_3
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [2]),
        .I1(row_fu_70_reg[2]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [3]),
        .I3(row_fu_70_reg[3]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_3_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    cmp_i_i603_i_fu_372_p2_carry_i_4
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [0]),
        .I1(row_fu_70_reg[0]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [1]),
        .I3(row_fu_70_reg[1]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i603_i_fu_372_p2_carry_i_5
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [7]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_5_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i603_i_fu_372_p2_carry_i_6
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [5]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i603_i_fu_372_p2_carry_i_7
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [3]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i603_i_fu_372_p2_carry_i_8
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [1]),
        .O(cmp_i_i603_i_fu_372_p2_carry_i_8_n_9));
  FDRE \cmp_i_i603_i_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(cmp_i_i603_i_fu_372_p2),
        .Q(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg_i_1
       (.I0(E),
        .I1(ap_CS_fsm_state5),
        .I2(icmp_ln400_fu_235_p2),
        .I3(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_Pipeline_Clear_Row_Loop grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168
       (.ADDRARDADDR(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .SS(SS),
        .address1(buf_address1),
        .\ap_CS_fsm_reg[1] (grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_n_26),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .buf_1_we1(buf_1_we1),
        .grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .icmp_ln386_fu_114_p2_carry__0_0(\icmp_ln272_reg_682_reg[0] ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .ram_reg_0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_12),
        .ram_reg_2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_10),
        .we1(buf_we1),
        .zext_ln392_reg_146_reg(zext_ln392_reg_146_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_n_26),
        .Q(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_Pipeline_Col_Loop grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177
       (.ADDRARDADDR(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address1),
        .CO(icmp_ln400_fu_235_p2),
        .D(ap_NS_fsm[6:5]),
        .\GradientValuesX_reg_750_reg[7]_0 (\GradientValuesX_reg_750_reg[7] ),
        .\GradientValuesY_reg_756_reg[7]_0 (\GradientValuesY_reg_756_reg[7] ),
        .\P0_fu_120_reg[7]_0 (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out),
        .\P0_fu_120_reg[7]_1 (GradientValuesX_0_fu_86),
        .\P1_fu_124_reg[7]_0 (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out),
        .\P1_fu_124_reg[7]_1 (GradientValuesY_0_fu_90),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state3}),
        .\SRL_SIG_reg[0][7] (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out),
        .\SRL_SIG_reg[0][7]_0 (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out),
        .\SRL_SIG_reg[1][0] (\ap_CS_fsm_reg[1]_1 [1]),
        .\SRL_SIG_reg[1][0]_0 (\ap_CS_fsm_reg[8]_0 ),
        .SS(SS),
        .Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .WEA(buf_ce1),
        .address1(buf_1_address1),
        .\ap_CS_fsm_reg[5] (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_10),
        .\ap_CS_fsm_reg[5]_0 (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_12),
        .\ap_CS_fsm_reg[5]_1 (\bottom_1_reg_599[1]_i_1_n_9 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg_0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_ce0),
        .ap_rst_n(ap_rst_n),
        .\bottom_1_reg_599_reg[1] (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_we1),
        .ce0(buf_ce0),
        .\col_1_reg_674_pp0_iter1_reg_reg[11]_0 (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_buf_2_address0),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_70),
        .\icmp_ln272_reg_682_reg[0]_0 (\icmp_ln272_reg_682_reg[0] ),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr[1]_i_5_n_9 ),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .push(push),
        .q_fu_80(q_fu_80),
        .ram_reg_0(buf_1_U_n_10),
        .ram_reg_0_0(buf_1_U_n_9),
        .ram_reg_2(ap_enable_reg_pp0_iter1_reg),
        .ram_reg_2_0(bottom_fu_82[1]),
        .ram_reg_2_1(\cmp_i_i603_i_reg_614_reg[0]_0 ),
        .ram_reg_2_2({Q,trunc_ln350_reg_594}),
        .ram_reg_2_3(buf_U_n_34),
        .\src_buf1_2_reg_705_reg[23]_0 (src_buf1_2_fu_466_p5),
        .\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 (lshr_ln473_fu_563_p2),
        .\src_buf1_fu_108_reg[15]_0 (lshr_ln468_fu_281_p2),
        .\src_buf2_2_reg_711_reg[23]_0 (src_buf2_2_fu_477_p5),
        .\src_buf2_fu_112_reg[15]_0 (lshr_ln469_fu_375_p2),
        .\src_buf3_1_fu_116_reg[15]_0 (lshr_ln470_fu_469_p2),
        .\src_buf3_2_reg_717_reg[23]_0 (src_buf3_2_fu_488_p5),
        .\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 (lshr_ln475_fu_657_p2),
        .\trunc_ln472_reg_765_reg[0] (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_21),
        .zext_ln392_reg_146_reg(zext_ln392_reg_146_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_n_70),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2 grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205
       (.D(ap_NS_fsm[8:7]),
        .\GradientValuesX_fu_72_reg[7]_0 (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesX_out),
        .\GradientValuesX_fu_72_reg[7]_1 (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out),
        .\GradientValuesY_fu_68_reg[7]_0 (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_GradientValuesY_out),
        .\GradientValuesY_fu_68_reg[7]_1 (grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7}),
        .\S00_2_reg_346_reg[13] (\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 ),
        .SS(SS),
        .\ap_CS_fsm_reg[6] (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_14),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1__1_n_9),
        .ap_loop_exit_ready_pp0_iter5_reg(ap_loop_exit_ready_pp0_iter5_reg),
        .ap_loop_init_int_reg(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_21),
        .ap_rst_n(ap_rst_n),
        .grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 (grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_9),
        .q_fu_80(q_fu_80),
        .\ref_tmp_reg_770_reg[0]_0 (\ref_tmp_reg_770[7]_i_4_n_9 ),
        .\ref_tmp_reg_770_reg[7]_0 (\ref_tmp_reg_770[7]_i_2_n_9 ),
        .\trunc_ln467_reg_754_reg[7]_0 (lshr_ln470_fu_469_p2),
        .\trunc_ln469_reg_743_reg[7]_0 (lshr_ln468_fu_281_p2),
        .\trunc_ln470_reg_749_reg[7]_0 (lshr_ln469_fu_375_p2),
        .\trunc_ln472_reg_765_reg[7]_0 (lshr_ln475_fu_657_p2),
        .\trunc_ln475_reg_760_reg[7]_0 (lshr_ln473_fu_563_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_14),
        .Q(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .R(SS));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry__0_i_1
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [13]),
        .I1(row_fu_70_reg[12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [12]),
        .O(i__carry__0_i_1_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__0_i_2
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [11]),
        .O(i__carry__0_i_2_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry__0_i_3
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [9]),
        .O(i__carry__0_i_3_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_4
       (.I0(\cmp_i_i603_i_reg_614_reg[0]_1 [14]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [15]),
        .O(i__carry__0_i_4_n_9));
  LUT3 #(
    .INIT(8'h09)) 
    i__carry__0_i_5
       (.I0(row_fu_70_reg[12]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [12]),
        .I2(\cmp_i_i603_i_reg_614_reg[0]_1 [13]),
        .O(i__carry__0_i_5_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6
       (.I0(row_fu_70_reg[10]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [10]),
        .I2(row_fu_70_reg[11]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [11]),
        .O(i__carry__0_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7
       (.I0(row_fu_70_reg[8]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [8]),
        .I2(row_fu_70_reg[9]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [9]),
        .O(i__carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_1
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [7]),
        .O(i__carry_i_1_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_2
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [5]),
        .O(i__carry_i_2_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_3
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [3]),
        .O(i__carry_i_3_n_9));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_4
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [1]),
        .O(i__carry_i_4_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(row_fu_70_reg[6]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [6]),
        .I2(row_fu_70_reg[7]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [7]),
        .O(i__carry_i_5_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(row_fu_70_reg[4]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [4]),
        .I2(row_fu_70_reg[5]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [5]),
        .O(i__carry_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(row_fu_70_reg[2]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [2]),
        .I2(row_fu_70_reg[3]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [3]),
        .O(i__carry_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(row_fu_70_reg[0]),
        .I1(\cmp_i_i603_i_reg_614_reg[0]_1 [0]),
        .I2(row_fu_70_reg[1]),
        .I3(\cmp_i_i603_i_reg_614_reg[0]_1 [1]),
        .O(i__carry_i_8_n_9));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln400_fu_235_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln400_fu_235_p2_inferred__0/i__carry_n_9 ,\icmp_ln400_fu_235_p2_inferred__0/i__carry_n_10 ,\icmp_ln400_fu_235_p2_inferred__0/i__carry_n_11 ,\icmp_ln400_fu_235_p2_inferred__0/i__carry_n_12 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1_n_9,i__carry_i_2_n_9,i__carry_i_3_n_9,i__carry_i_4_n_9}),
        .O(\NLW_icmp_ln400_fu_235_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_9,i__carry_i_6_n_9,i__carry_i_7_n_9,i__carry_i_8_n_9}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln400_fu_235_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln400_fu_235_p2_inferred__0/i__carry_n_9 ),
        .CO({icmp_ln400_fu_235_p2,\icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_10 ,\icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_11 ,\icmp_ln400_fu_235_p2_inferred__0/i__carry__0_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,i__carry__0_i_1_n_9,i__carry__0_i_2_n_9,i__carry__0_i_3_n_9}),
        .O(\NLW_icmp_ln400_fu_235_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_4_n_9,i__carry__0_i_5_n_9,i__carry__0_i_6_n_9,i__carry__0_i_7_n_9}));
  LUT6 #(
    .INIT(64'hAA20202000000000)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg[1]_1 [1]),
        .I1(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_9_[0] ),
        .I3(ap_CS_fsm_state5),
        .I4(icmp_ln400_fu_235_p2),
        .I5(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_5 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state6),
        .O(\mOutPtr[1]_i_5_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \mid_1_reg_604[0]_i_1 
       (.I0(mid_fu_78[0]),
        .I1(\bottom_1_reg_599[1]_i_3_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[0] ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(mid_1_fu_332_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hA8A3)) 
    \mid_1_reg_604[1]_i_1 
       (.I0(mid_fu_78[1]),
        .I1(\row_ind_fu_66_reg_n_9_[0] ),
        .I2(\bottom_1_reg_599[1]_i_3_n_9 ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(mid_1_fu_332_p3[1]));
  FDRE \mid_1_reg_604_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(mid_1_fu_332_p3[0]),
        .Q(mid_fu_78[0]),
        .R(1'b0));
  FDRE \mid_1_reg_604_reg[1] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(mid_1_fu_332_p3[1]),
        .Q(mid_fu_78[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ref_tmp_reg_770[7]_i_2 
       (.I0(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_n_9),
        .O(\ref_tmp_reg_770[7]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ref_tmp_reg_770[7]_i_4 
       (.I0(\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 [8]),
        .I1(\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 [9]),
        .I2(\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 [10]),
        .I3(\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 [11]),
        .I4(\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 [12]),
        .I5(\grp_xFGradientX_16_0_s_fu_140/S00_2_reg_346 [13]),
        .O(\ref_tmp_reg_770[7]_i_4_n_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_fu_70[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .O(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_70[0]_i_3 
       (.I0(row_fu_70_reg[0]),
        .O(\row_fu_70[0]_i_3_n_9 ));
  FDSE \row_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[0]_i_2_n_16 ),
        .Q(row_fu_70_reg[0]),
        .S(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\row_fu_70_reg[0]_i_2_n_9 ,\row_fu_70_reg[0]_i_2_n_10 ,\row_fu_70_reg[0]_i_2_n_11 ,\row_fu_70_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_fu_70_reg[0]_i_2_n_13 ,\row_fu_70_reg[0]_i_2_n_14 ,\row_fu_70_reg[0]_i_2_n_15 ,\row_fu_70_reg[0]_i_2_n_16 }),
        .S({row_fu_70_reg[3:1],\row_fu_70[0]_i_3_n_9 }));
  FDRE \row_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_14 ),
        .Q(row_fu_70_reg[10]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_13 ),
        .Q(row_fu_70_reg[11]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[12]_i_1_n_16 ),
        .Q(row_fu_70_reg[12]),
        .R(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[12]_i_1 
       (.CI(\row_fu_70_reg[8]_i_1_n_9 ),
        .CO(\NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED [3:1],\row_fu_70_reg[12]_i_1_n_16 }),
        .S({1'b0,1'b0,1'b0,row_fu_70_reg[12]}));
  FDRE \row_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[0]_i_2_n_15 ),
        .Q(row_fu_70_reg[1]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[0]_i_2_n_14 ),
        .Q(row_fu_70_reg[2]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[0]_i_2_n_13 ),
        .Q(row_fu_70_reg[3]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_16 ),
        .Q(row_fu_70_reg[4]),
        .R(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[4]_i_1 
       (.CI(\row_fu_70_reg[0]_i_2_n_9 ),
        .CO({\row_fu_70_reg[4]_i_1_n_9 ,\row_fu_70_reg[4]_i_1_n_10 ,\row_fu_70_reg[4]_i_1_n_11 ,\row_fu_70_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_70_reg[4]_i_1_n_13 ,\row_fu_70_reg[4]_i_1_n_14 ,\row_fu_70_reg[4]_i_1_n_15 ,\row_fu_70_reg[4]_i_1_n_16 }),
        .S(row_fu_70_reg[7:4]));
  FDRE \row_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_15 ),
        .Q(row_fu_70_reg[5]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_14 ),
        .Q(row_fu_70_reg[6]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[4]_i_1_n_13 ),
        .Q(row_fu_70_reg[7]),
        .R(ap_NS_fsm11_out));
  FDRE \row_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_16 ),
        .Q(row_fu_70_reg[8]),
        .R(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_70_reg[8]_i_1 
       (.CI(\row_fu_70_reg[4]_i_1_n_9 ),
        .CO({\row_fu_70_reg[8]_i_1_n_9 ,\row_fu_70_reg[8]_i_1_n_10 ,\row_fu_70_reg[8]_i_1_n_11 ,\row_fu_70_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_70_reg[8]_i_1_n_13 ,\row_fu_70_reg[8]_i_1_n_14 ,\row_fu_70_reg[8]_i_1_n_15 ,\row_fu_70_reg[8]_i_1_n_16 }),
        .S(row_fu_70_reg[11:8]));
  FDRE \row_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_fu_70_reg[8]_i_1_n_15 ),
        .Q(row_fu_70_reg[9]),
        .R(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_1_fu_378_p2_carry
       (.CI(1'b0),
        .CO({row_ind_1_fu_378_p2_carry_n_9,row_ind_1_fu_378_p2_carry_n_10,row_ind_1_fu_378_p2_carry_n_11,row_ind_1_fu_378_p2_carry_n_12}),
        .CYINIT(\row_ind_fu_66_reg_n_9_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[4:1]),
        .S({\row_ind_fu_66_reg_n_9_[4] ,\row_ind_fu_66_reg_n_9_[3] ,\row_ind_fu_66_reg_n_9_[2] ,\row_ind_fu_66_reg_n_9_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_1_fu_378_p2_carry__0
       (.CI(row_ind_1_fu_378_p2_carry_n_9),
        .CO({row_ind_1_fu_378_p2_carry__0_n_9,row_ind_1_fu_378_p2_carry__0_n_10,row_ind_1_fu_378_p2_carry__0_n_11,row_ind_1_fu_378_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[8:5]),
        .S({\row_ind_fu_66_reg_n_9_[8] ,\row_ind_fu_66_reg_n_9_[7] ,\row_ind_fu_66_reg_n_9_[6] ,\row_ind_fu_66_reg_n_9_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_1_fu_378_p2_carry__1
       (.CI(row_ind_1_fu_378_p2_carry__0_n_9),
        .CO({NLW_row_ind_1_fu_378_p2_carry__1_CO_UNCONNECTED[3],row_ind_1_fu_378_p2_carry__1_n_10,row_ind_1_fu_378_p2_carry__1_n_11,row_ind_1_fu_378_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_1_fu_378_p2[12:9]),
        .S({\row_ind_fu_66_reg_n_9_[12] ,\row_ind_fu_66_reg_n_9_[11] ,\row_ind_fu_66_reg_n_9_[10] ,\row_ind_fu_66_reg_n_9_[9] }));
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_fu_66[0]_i_1 
       (.I0(\row_ind_fu_66_reg_n_9_[0] ),
        .O(row_ind_1_fu_378_p2[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \row_ind_fu_66[12]_i_1 
       (.I0(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_9_[0] ),
        .I2(\row_ind_fu_66[12]_i_2_n_9 ),
        .O(row_ind_fu_660_in));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \row_ind_fu_66[12]_i_2 
       (.I0(\row_ind_fu_66[12]_i_3_n_9 ),
        .I1(icmp_ln400_fu_235_p2),
        .I2(ap_CS_fsm_state5),
        .I3(row_ind_1_fu_378_p2[1]),
        .I4(\row_ind_fu_66[12]_i_4_n_9 ),
        .O(\row_ind_fu_66[12]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \row_ind_fu_66[12]_i_3 
       (.I0(row_ind_1_fu_378_p2[10]),
        .I1(row_ind_1_fu_378_p2[11]),
        .I2(row_ind_1_fu_378_p2[8]),
        .I3(row_ind_1_fu_378_p2[9]),
        .I4(\row_ind_fu_66_reg_n_9_[0] ),
        .I5(row_ind_1_fu_378_p2[12]),
        .O(\row_ind_fu_66[12]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \row_ind_fu_66[12]_i_4 
       (.I0(row_ind_1_fu_378_p2[4]),
        .I1(row_ind_1_fu_378_p2[5]),
        .I2(row_ind_1_fu_378_p2[2]),
        .I3(row_ind_1_fu_378_p2[3]),
        .I4(row_ind_1_fu_378_p2[7]),
        .I5(row_ind_1_fu_378_p2[6]),
        .O(\row_ind_fu_66[12]_i_4_n_9 ));
  LUT6 #(
    .INIT(64'hFFFF320232023202)) 
    \row_ind_fu_66[1]_i_1 
       (.I0(\row_ind_fu_66_reg_n_9_[1] ),
        .I1(\row_ind_fu_66[12]_i_2_n_9 ),
        .I2(\bottom_1_reg_599[1]_i_1_n_9 ),
        .I3(row_ind_1_fu_378_p2[1]),
        .I4(grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_9_[0] ),
        .O(\row_ind_fu_66[1]_i_1_n_9 ));
  FDRE \row_ind_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[0]),
        .Q(\row_ind_fu_66_reg_n_9_[0] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[10]),
        .Q(\row_ind_fu_66_reg_n_9_[10] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[11]),
        .Q(\row_ind_fu_66_reg_n_9_[11] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[12]),
        .Q(\row_ind_fu_66_reg_n_9_[12] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_fu_66[1]_i_1_n_9 ),
        .Q(\row_ind_fu_66_reg_n_9_[1] ),
        .R(1'b0));
  FDRE \row_ind_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[2]),
        .Q(\row_ind_fu_66_reg_n_9_[2] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[3]),
        .Q(\row_ind_fu_66_reg_n_9_[3] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[4]),
        .Q(\row_ind_fu_66_reg_n_9_[4] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[5]),
        .Q(\row_ind_fu_66_reg_n_9_[5] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[6]),
        .Q(\row_ind_fu_66_reg_n_9_[6] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[7]),
        .Q(\row_ind_fu_66_reg_n_9_[7] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[8]),
        .Q(\row_ind_fu_66_reg_n_9_[8] ),
        .R(row_ind_fu_660_in));
  FDRE \row_ind_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(row_ind_1_fu_378_p2[9]),
        .Q(\row_ind_fu_66_reg_n_9_[9] ),
        .R(row_ind_fu_660_in));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hA8A3)) 
    \tp_1_reg_609[0]_i_1 
       (.I0(tp_fu_74[0]),
        .I1(\row_ind_fu_66_reg_n_9_[0] ),
        .I2(\bottom_1_reg_599[1]_i_3_n_9 ),
        .I3(\row_ind_fu_66_reg_n_9_[1] ),
        .O(tp_1_fu_363_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hAB88)) 
    \tp_1_reg_609[1]_i_1 
       (.I0(tp_fu_74[1]),
        .I1(\bottom_1_reg_599[1]_i_3_n_9 ),
        .I2(\row_ind_fu_66_reg_n_9_[1] ),
        .I3(\row_ind_fu_66_reg_n_9_[0] ),
        .O(tp_1_fu_363_p3[1]));
  FDRE \tp_1_reg_609_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(tp_1_fu_363_p3[0]),
        .Q(tp_fu_74[0]),
        .R(1'b0));
  FDRE \tp_1_reg_609_reg[1] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(tp_1_fu_363_p3[1]),
        .Q(tp_fu_74[1]),
        .R(1'b0));
  FDRE \trunc_ln350_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_ind_fu_66_reg_n_9_[0] ),
        .Q(trunc_ln350_reg_594),
        .R(1'b0));
  FDRE \trunc_ln350_reg_594_reg[1] 
       (.C(ap_clk),
        .CE(\bottom_1_reg_599[1]_i_1_n_9 ),
        .D(\row_ind_fu_66_reg_n_9_[1] ),
        .Q(Q),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb
   (empty_n_reg,
    \bottom_1_reg_599_reg[0] ,
    \trunc_ln350_reg_594_reg[0] ,
    q0,
    in_mat_data_empty_n,
    Q,
    ram_reg_2_0,
    ram_reg_0_i_23,
    ram_reg_2_1,
    ap_clk,
    buf_1_we1,
    ce0,
    address1,
    ram_reg_2_2,
    ram_reg_2_3);
  output empty_n_reg;
  output \bottom_1_reg_599_reg[0] ;
  output \trunc_ln350_reg_594_reg[0] ;
  output [23:0]q0;
  input in_mat_data_empty_n;
  input [1:0]Q;
  input [0:0]ram_reg_2_0;
  input [1:0]ram_reg_0_i_23;
  input ram_reg_2_1;
  input ap_clk;
  input buf_1_we1;
  input ce0;
  input [11:0]address1;
  input [11:0]ram_reg_2_2;
  input [23:0]ram_reg_2_3;

  wire [1:0]Q;
  wire [11:0]address1;
  wire ap_clk;
  wire \bottom_1_reg_599_reg[0] ;
  wire buf_1_we1;
  wire ce0;
  wire empty_n_reg;
  wire in_mat_data_empty_n;
  wire [23:0]q0;
  wire [1:0]ram_reg_0_i_23;
  wire [0:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [11:0]ram_reg_2_2;
  wire [23:0]ram_reg_2_3;
  wire \trunc_ln350_reg_594_reg[0] ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_3[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_3[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    ram_reg_0_i_24__0
       (.I0(Q[0]),
        .I1(ram_reg_2_1),
        .I2(Q[1]),
        .I3(ram_reg_2_0),
        .O(\trunc_ln350_reg_594_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_25__0
       (.I0(ram_reg_0_i_23[0]),
        .I1(ram_reg_0_i_23[1]),
        .O(\bottom_1_reg_599_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_0_i_26__0
       (.I0(in_mat_data_empty_n),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_reg_2_0),
        .O(empty_n_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_3[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_3[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_1_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_3[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({buf_1_we1,buf_1_we1,buf_1_we1,buf_1_we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_25
   (q0,
    ap_clk,
    WEA,
    ce0,
    ADDRARDADDR,
    Q,
    ram_reg_2_0);
  output [23:0]q0;
  input ap_clk;
  input [0:0]WEA;
  input ce0;
  input [11:0]ADDRARDADDR;
  input [11:0]Q;
  input [23:0]ram_reg_2_0;

  wire [11:0]ADDRARDADDR;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ce0;
  wire [23:0]q0;
  wire [23:0]ram_reg_2_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_2_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_2_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_2_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_buf_RAM_S2P_BRbkb_26
   (\trunc_ln350_reg_594_reg[0] ,
    D,
    \bottom_1_reg_599_reg[0] ,
    \mid_1_reg_604_reg[0] ,
    \tp_1_reg_609_reg[0] ,
    Q,
    ram_reg_2_0,
    ram_reg_2_1,
    \src_buf3_2_reg_717_reg[0] ,
    q0,
    \src_buf3_2_reg_717_reg[23] ,
    \src_buf2_2_reg_711_reg[23] ,
    \src_buf1_2_reg_705_reg[23] ,
    ap_clk,
    we1,
    ce0,
    address1,
    ram_reg_2_2,
    d1,
    WEA);
  output \trunc_ln350_reg_594_reg[0] ;
  output [23:0]D;
  output \bottom_1_reg_599_reg[0] ;
  output [23:0]\mid_1_reg_604_reg[0] ;
  output [23:0]\tp_1_reg_609_reg[0] ;
  input [1:0]Q;
  input [0:0]ram_reg_2_0;
  input ram_reg_2_1;
  input [1:0]\src_buf3_2_reg_717_reg[0] ;
  input [23:0]q0;
  input [23:0]\src_buf3_2_reg_717_reg[23] ;
  input [1:0]\src_buf2_2_reg_711_reg[23] ;
  input [1:0]\src_buf1_2_reg_705_reg[23] ;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]ram_reg_2_2;
  input [23:0]d1;
  input [0:0]WEA;

  wire [23:0]D;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [11:0]address1;
  wire ap_clk;
  wire \bottom_1_reg_599_reg[0] ;
  wire [23:0]buf_q0;
  wire ce0;
  wire [23:0]d1;
  wire [23:0]\mid_1_reg_604_reg[0] ;
  wire [23:0]q0;
  wire [0:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [11:0]ram_reg_2_2;
  wire [1:0]\src_buf1_2_reg_705_reg[23] ;
  wire [1:0]\src_buf2_2_reg_711_reg[23] ;
  wire [1:0]\src_buf3_2_reg_717_reg[0] ;
  wire [23:0]\src_buf3_2_reg_717_reg[23] ;
  wire [23:0]\tp_1_reg_609_reg[0] ;
  wire \trunc_ln350_reg_594_reg[0] ;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],buf_q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],buf_q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0400)) 
    ram_reg_0_i_29
       (.I0(Q[0]),
        .I1(ram_reg_2_0),
        .I2(Q[1]),
        .I3(ram_reg_2_1),
        .O(\trunc_ln350_reg_594_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_31
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(\src_buf3_2_reg_717_reg[0] [1]),
        .O(\bottom_1_reg_599_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],buf_q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],buf_q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "92160" *) 
  (* RTL_RAM_NAME = "inst/Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/buf_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],buf_q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[0]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [0]),
        .O(\tp_1_reg_609_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[10]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [10]),
        .O(\tp_1_reg_609_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[11]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [11]),
        .O(\tp_1_reg_609_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[12]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [12]),
        .O(\tp_1_reg_609_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[13]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [13]),
        .O(\tp_1_reg_609_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[14]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [14]),
        .O(\tp_1_reg_609_reg[0] [14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[15]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [15]),
        .O(\tp_1_reg_609_reg[0] [15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[16]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [16]),
        .O(\tp_1_reg_609_reg[0] [16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[17]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [17]),
        .O(\tp_1_reg_609_reg[0] [17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[18]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [18]),
        .O(\tp_1_reg_609_reg[0] [18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[19]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [19]),
        .O(\tp_1_reg_609_reg[0] [19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[1]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [1]),
        .O(\tp_1_reg_609_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[20]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [20]),
        .O(\tp_1_reg_609_reg[0] [20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[21]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [21]),
        .O(\tp_1_reg_609_reg[0] [21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[22]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [22]),
        .O(\tp_1_reg_609_reg[0] [22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[23]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [23]),
        .O(\tp_1_reg_609_reg[0] [23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[2]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [2]),
        .O(\tp_1_reg_609_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[3]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [3]),
        .O(\tp_1_reg_609_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[4]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [4]),
        .O(\tp_1_reg_609_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[5]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [5]),
        .O(\tp_1_reg_609_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[6]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [6]),
        .O(\tp_1_reg_609_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[7]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [7]),
        .O(\tp_1_reg_609_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[8]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [8]),
        .O(\tp_1_reg_609_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf1_2_reg_705[9]_i_1 
       (.I0(\src_buf1_2_reg_705_reg[23] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf1_2_reg_705_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [9]),
        .O(\tp_1_reg_609_reg[0] [9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[0]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [0]),
        .O(\mid_1_reg_604_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[10]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [10]),
        .O(\mid_1_reg_604_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[11]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [11]),
        .O(\mid_1_reg_604_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[12]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [12]),
        .O(\mid_1_reg_604_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[13]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [13]),
        .O(\mid_1_reg_604_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[14]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [14]),
        .O(\mid_1_reg_604_reg[0] [14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[15]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [15]),
        .O(\mid_1_reg_604_reg[0] [15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[16]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [16]),
        .O(\mid_1_reg_604_reg[0] [16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[17]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [17]),
        .O(\mid_1_reg_604_reg[0] [17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[18]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [18]),
        .O(\mid_1_reg_604_reg[0] [18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[19]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [19]),
        .O(\mid_1_reg_604_reg[0] [19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[1]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [1]),
        .O(\mid_1_reg_604_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[20]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [20]),
        .O(\mid_1_reg_604_reg[0] [20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[21]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [21]),
        .O(\mid_1_reg_604_reg[0] [21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[22]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [22]),
        .O(\mid_1_reg_604_reg[0] [22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[23]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [23]),
        .O(\mid_1_reg_604_reg[0] [23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[2]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [2]),
        .O(\mid_1_reg_604_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[3]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [3]),
        .O(\mid_1_reg_604_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[4]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [4]),
        .O(\mid_1_reg_604_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[5]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [5]),
        .O(\mid_1_reg_604_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[6]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [6]),
        .O(\mid_1_reg_604_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[7]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [7]),
        .O(\mid_1_reg_604_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[8]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [8]),
        .O(\mid_1_reg_604_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_2_reg_711[9]_i_1 
       (.I0(\src_buf2_2_reg_711_reg[23] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf2_2_reg_711_reg[23] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [9]),
        .O(\mid_1_reg_604_reg[0] [9]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[0]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[0]),
        .I2(q0[0]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[10]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[10]),
        .I2(q0[10]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[11]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[11]),
        .I2(q0[11]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[12]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[12]),
        .I2(q0[12]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[13]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[13]),
        .I2(q0[13]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[14]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[14]),
        .I2(q0[14]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[15]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[15]),
        .I2(q0[15]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[16]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[16]),
        .I2(q0[16]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[17]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[17]),
        .I2(q0[17]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[18]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[18]),
        .I2(q0[18]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[19]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[19]),
        .I2(q0[19]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[1]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[1]),
        .I2(q0[1]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[20]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[20]),
        .I2(q0[20]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[21]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[21]),
        .I2(q0[21]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[22]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[22]),
        .I2(q0[22]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[23]_i_2 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[23]),
        .I2(q0[23]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[2]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[2]),
        .I2(q0[2]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[3]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[3]),
        .I2(q0[3]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[4]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[4]),
        .I2(q0[4]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[5]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[5]),
        .I2(q0[5]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[6]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[6]),
        .I2(q0[6]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[7]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[7]),
        .I2(q0[7]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[8]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[8]),
        .I2(q0[8]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_2_reg_717[9]_i_1 
       (.I0(\src_buf3_2_reg_717_reg[0] [0]),
        .I1(buf_q0[9]),
        .I2(q0[9]),
        .I3(\src_buf3_2_reg_717_reg[0] [1]),
        .I4(\src_buf3_2_reg_717_reg[23] [9]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_Pipeline_Clear_Row_Loop
   (ap_enable_reg_pp0_iter1_reg_0,
    D,
    we1,
    buf_1_we1,
    address1,
    \ap_CS_fsm_reg[1] ,
    zext_ln392_reg_146_reg,
    SS,
    ap_clk,
    ap_rst_n,
    in_mat_data_empty_n,
    grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
    Q,
    ram_reg_2,
    ap_block_pp0_stage0_subdone,
    ram_reg_0,
    ADDRARDADDR,
    icmp_ln386_fu_114_p2_carry__0_0);
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output we1;
  output buf_1_we1;
  output [11:0]address1;
  output \ap_CS_fsm_reg[1] ;
  output [11:0]zext_ln392_reg_146_reg;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input in_mat_data_empty_n;
  input grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  input [2:0]Q;
  input ram_reg_2;
  input ap_block_pp0_stage0_subdone;
  input ram_reg_0;
  input [11:0]ADDRARDADDR;
  input [15:0]icmp_ln386_fu_114_p2_carry__0_0;

  wire [11:0]ADDRARDADDR;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [11:0]address1;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire buf_1_we1;
  wire [12:0]col_4_fu_120_p2;
  wire col_fu_50;
  wire \col_fu_50_reg_n_9_[0] ;
  wire \col_fu_50_reg_n_9_[10] ;
  wire \col_fu_50_reg_n_9_[11] ;
  wire \col_fu_50_reg_n_9_[12] ;
  wire \col_fu_50_reg_n_9_[1] ;
  wire \col_fu_50_reg_n_9_[2] ;
  wire \col_fu_50_reg_n_9_[3] ;
  wire \col_fu_50_reg_n_9_[4] ;
  wire \col_fu_50_reg_n_9_[5] ;
  wire \col_fu_50_reg_n_9_[6] ;
  wire \col_fu_50_reg_n_9_[7] ;
  wire \col_fu_50_reg_n_9_[8] ;
  wire \col_fu_50_reg_n_9_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire icmp_ln386_fu_114_p2;
  wire [15:0]icmp_ln386_fu_114_p2_carry__0_0;
  wire icmp_ln386_fu_114_p2_carry__0_n_10;
  wire icmp_ln386_fu_114_p2_carry__0_n_11;
  wire icmp_ln386_fu_114_p2_carry__0_n_12;
  wire icmp_ln386_fu_114_p2_carry_n_10;
  wire icmp_ln386_fu_114_p2_carry_n_11;
  wire icmp_ln386_fu_114_p2_carry_n_12;
  wire icmp_ln386_fu_114_p2_carry_n_9;
  wire in_mat_data_empty_n;
  wire p_1_in;
  wire ram_reg_0;
  wire ram_reg_0_i_26_n_9;
  wire ram_reg_2;
  wire we1;
  wire \zext_ln392_reg_146[0]_i_1_n_9 ;
  wire [11:0]zext_ln392_reg_146_reg;
  wire [3:0]NLW_icmp_ln386_fu_114_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln386_fu_114_p2_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE \col_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[0]),
        .Q(\col_fu_50_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[10]),
        .Q(\col_fu_50_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[11]),
        .Q(\col_fu_50_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[12] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[12]),
        .Q(\col_fu_50_reg_n_9_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[1]),
        .Q(\col_fu_50_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[2]),
        .Q(\col_fu_50_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[3]),
        .Q(\col_fu_50_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[4]),
        .Q(\col_fu_50_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[5]),
        .Q(\col_fu_50_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[6]),
        .Q(\col_fu_50_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[7]),
        .Q(\col_fu_50_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[8]),
        .Q(\col_fu_50_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \col_fu_50_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_50),
        .D(col_4_fu_120_p2[9]),
        .Q(\col_fu_50_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init_33 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(icmp_ln386_fu_114_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .E(col_fu_50),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_15),
        .SS(SS),
        .address1(address1),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_44),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_9),
        .\col_fu_50_reg[0] (ap_enable_reg_pp0_iter1_reg_0),
        .\col_fu_50_reg[12] (col_4_fu_120_p2),
        .\col_fu_50_reg[12]_0 ({\col_fu_50_reg_n_9_[12] ,\col_fu_50_reg_n_9_[11] ,\col_fu_50_reg_n_9_[10] ,\col_fu_50_reg_n_9_[9] ,\col_fu_50_reg_n_9_[8] ,\col_fu_50_reg_n_9_[7] ,\col_fu_50_reg_n_9_[6] ,\col_fu_50_reg_n_9_[5] ,\col_fu_50_reg_n_9_[4] ,\col_fu_50_reg_n_9_[3] ,\col_fu_50_reg_n_9_[2] ,\col_fu_50_reg_n_9_[1] ,\col_fu_50_reg_n_9_[0] }),
        .\col_fu_50_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}),
        .\col_fu_50_reg[6]_0 ({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_59),
        .grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .icmp_ln386_fu_114_p2_carry__0(icmp_ln386_fu_114_p2_carry__0_0),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_1_in(p_1_in),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(ram_reg_0_i_26_n_9),
        .we1(we1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln386_fu_114_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln386_fu_114_p2_carry_n_9,icmp_ln386_fu_114_p2_carry_n_10,icmp_ln386_fu_114_p2_carry_n_11,icmp_ln386_fu_114_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .O(NLW_icmp_ln386_fu_114_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln386_fu_114_p2_carry__0
       (.CI(icmp_ln386_fu_114_p2_carry_n_9),
        .CO({icmp_ln386_fu_114_p2,icmp_ln386_fu_114_p2_carry__0_n_10,icmp_ln386_fu_114_p2_carry__0_n_11,icmp_ln386_fu_114_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .O(NLW_icmp_ln386_fu_114_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    ram_reg_0_i_1__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(in_mat_data_empty_n),
        .I4(ram_reg_0),
        .O(buf_1_we1));
  LUT3 #(
    .INIT(8'h2F)) 
    ram_reg_0_i_26
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(in_mat_data_empty_n),
        .I2(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .O(ram_reg_0_i_26_n_9));
  LUT6 #(
    .INIT(64'h88F8FFFF88080000)) 
    \zext_ln392_reg_146[0]_i_1 
       (.I0(\col_fu_50_reg_n_9_[0] ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_44),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(in_mat_data_empty_n),
        .I4(icmp_ln386_fu_114_p2),
        .I5(zext_ln392_reg_146_reg[0]),
        .O(\zext_ln392_reg_146[0]_i_1_n_9 ));
  FDRE \zext_ln392_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln392_reg_146[0]_i_1_n_9 ),
        .Q(zext_ln392_reg_146_reg[0]),
        .R(1'b0));
  FDRE \zext_ln392_reg_146_reg[10] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[10] ),
        .Q(zext_ln392_reg_146_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[11] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[11] ),
        .Q(zext_ln392_reg_146_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[1] ),
        .Q(zext_ln392_reg_146_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[2] ),
        .Q(zext_ln392_reg_146_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[3] ),
        .Q(zext_ln392_reg_146_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[4] ),
        .Q(zext_ln392_reg_146_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[5] ),
        .Q(zext_ln392_reg_146_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[6] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[6] ),
        .Q(zext_ln392_reg_146_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[7] ),
        .Q(zext_ln392_reg_146_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[8] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[8] ),
        .Q(zext_ln392_reg_146_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
  FDRE \zext_ln392_reg_146_reg[9] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(\col_fu_50_reg_n_9_[9] ),
        .Q(zext_ln392_reg_146_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_59));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_Pipeline_Col_Loop
   (WEA,
    \ap_CS_fsm_reg[5] ,
    \bottom_1_reg_599_reg[1] ,
    \ap_CS_fsm_reg[5]_0 ,
    D,
    \col_1_reg_674_pp0_iter1_reg_reg[11]_0 ,
    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write,
    ce0,
    ap_enable_reg_pp0_iter2_reg_0,
    address1,
    ADDRARDADDR,
    \GradientValuesX_reg_750_reg[7]_0 ,
    \GradientValuesY_reg_756_reg[7]_0 ,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg,
    \mOutPtr_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_0,
    full_n_reg,
    full_n_reg_0,
    \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 ,
    \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 ,
    \src_buf3_1_fu_116_reg[15]_0 ,
    \src_buf2_fu_112_reg[15]_0 ,
    \src_buf1_fu_108_reg[15]_0 ,
    \P1_fu_124_reg[7]_0 ,
    \P0_fu_120_reg[7]_0 ,
    ap_clk,
    SS,
    grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg,
    ap_rst_n,
    ram_reg_2,
    in_mat_data_empty_n,
    grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
    Q,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_2_3,
    \ap_CS_fsm_reg[5]_1 ,
    p_dstgy_data_full_n,
    p_dstgx_data_full_n,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    \P0_fu_120_reg[7]_1 ,
    \P1_fu_124_reg[7]_1 ,
    \icmp_ln272_reg_682_reg[0]_0 ,
    zext_ln392_reg_146_reg,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    CO,
    push,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    q_fu_80,
    \trunc_ln472_reg_765_reg[0] ,
    \src_buf3_2_reg_717_reg[23]_0 ,
    \src_buf2_2_reg_711_reg[23]_0 ,
    \src_buf1_2_reg_705_reg[23]_0 );
  output [0:0]WEA;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]\bottom_1_reg_599_reg[1] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output [1:0]D;
  output [11:0]\col_1_reg_674_pp0_iter1_reg_reg[11]_0 ;
  output Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  output ce0;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [11:0]address1;
  output [11:0]ADDRARDADDR;
  output [7:0]\GradientValuesX_reg_750_reg[7]_0 ;
  output [7:0]\GradientValuesY_reg_756_reg[7]_0 ;
  output grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  output \mOutPtr_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]full_n_reg;
  output [0:0]full_n_reg_0;
  output [7:0]\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 ;
  output [7:0]\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 ;
  output [7:0]\src_buf3_1_fu_116_reg[15]_0 ;
  output [7:0]\src_buf2_fu_112_reg[15]_0 ;
  output [7:0]\src_buf1_fu_108_reg[15]_0 ;
  output [7:0]\P1_fu_124_reg[7]_0 ;
  output [7:0]\P0_fu_120_reg[7]_0 ;
  input ap_clk;
  input [0:0]SS;
  input grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg;
  input ap_rst_n;
  input ram_reg_2;
  input in_mat_data_empty_n;
  input grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  input [3:0]Q;
  input [0:0]ram_reg_2_0;
  input ram_reg_2_1;
  input [1:0]ram_reg_2_2;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_2_3;
  input \ap_CS_fsm_reg[5]_1 ;
  input p_dstgy_data_full_n;
  input p_dstgx_data_full_n;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input [7:0]\P0_fu_120_reg[7]_1 ;
  input [7:0]\P1_fu_124_reg[7]_1 ;
  input [15:0]\icmp_ln272_reg_682_reg[0]_0 ;
  input [11:0]zext_ln392_reg_146_reg;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [0:0]CO;
  input push;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [1:0]q_fu_80;
  input \trunc_ln472_reg_765_reg[0] ;
  input [23:0]\src_buf3_2_reg_717_reg[23]_0 ;
  input [23:0]\src_buf2_2_reg_711_reg[23]_0 ;
  input [23:0]\src_buf1_2_reg_705_reg[23]_0 ;

  wire [11:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]GradientValuesX_reg_750;
  wire \GradientValuesX_reg_750[6]_i_1_n_9 ;
  wire [7:0]\GradientValuesX_reg_750_reg[7]_0 ;
  wire [7:0]GradientValuesY_reg_756;
  wire \GradientValuesY_reg_756[6]_i_1_n_9 ;
  wire [7:0]\GradientValuesY_reg_756_reg[7]_0 ;
  wire P0_fu_120;
  wire [7:0]\P0_fu_120_reg[7]_0 ;
  wire [7:0]\P0_fu_120_reg[7]_1 ;
  wire [7:0]\P1_fu_124_reg[7]_0 ;
  wire [7:0]\P1_fu_124_reg[7]_1 ;
  wire [3:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]SS;
  wire Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
  wire [0:0]WEA;
  wire [11:0]address1;
  wire \ap_CS_fsm[5]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_n_9;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_i_1_n_9;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_9;
  wire ap_loop_exit_ready_pp0_iter9_reg;
  wire \ap_return_0_int_reg[6]_i_2_n_9 ;
  wire \ap_return_1_int_reg[6]_i_2_n_9 ;
  wire ap_rst_n;
  wire [12:0]ap_sig_allocacmp_col_1;
  wire [0:0]\bottom_1_reg_599_reg[1] ;
  wire ce0;
  wire [11:0]\col_1_reg_674_pp0_iter1_reg_reg[11]_0 ;
  wire \col_1_reg_674_pp0_iter1_reg_reg_n_9_[12] ;
  wire \col_1_reg_674_reg_n_9_[12] ;
  wire [12:0]col_2_fu_432_p2;
  wire col_fu_104;
  wire col_fu_1040_in;
  wire \col_fu_104_reg_n_9_[0] ;
  wire \col_fu_104_reg_n_9_[10] ;
  wire \col_fu_104_reg_n_9_[11] ;
  wire \col_fu_104_reg_n_9_[12] ;
  wire \col_fu_104_reg_n_9_[1] ;
  wire \col_fu_104_reg_n_9_[2] ;
  wire \col_fu_104_reg_n_9_[3] ;
  wire \col_fu_104_reg_n_9_[4] ;
  wire \col_fu_104_reg_n_9_[5] ;
  wire \col_fu_104_reg_n_9_[6] ;
  wire \col_fu_104_reg_n_9_[7] ;
  wire \col_fu_104_reg_n_9_[8] ;
  wire \col_fu_104_reg_n_9_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire [0:0]full_n_reg;
  wire [0:0]full_n_reg_0;
  wire [7:7]\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4 ;
  wire [6:0]\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0 ;
  wire \grp_xFGradientX_16_0_s_fu_92/ap_ce_reg ;
  wire [7:7]\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4 ;
  wire [6:0]\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0 ;
  wire [7:7]grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_0;
  wire [7:7]grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_1;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_15;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_20;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_23;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_24;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_26;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_27;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_28;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_29;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_30;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_31;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_32;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_33;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_34;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_35;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_36;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_37;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_38;
  wire grp_xFScharr3x3_1_3_16_0_s_fu_362_n_39;
  wire grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg;
  wire grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg;
  wire [23:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out;
  wire [23:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out;
  wire [23:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out;
  wire [23:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out;
  wire [23:0]grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out;
  wire icmp_ln272_fu_426_p2;
  wire icmp_ln272_fu_426_p2_carry__0_i_1_n_9;
  wire icmp_ln272_fu_426_p2_carry__0_i_5_n_9;
  wire icmp_ln272_fu_426_p2_carry__0_n_10;
  wire icmp_ln272_fu_426_p2_carry__0_n_11;
  wire icmp_ln272_fu_426_p2_carry__0_n_12;
  wire icmp_ln272_fu_426_p2_carry_n_10;
  wire icmp_ln272_fu_426_p2_carry_n_11;
  wire icmp_ln272_fu_426_p2_carry_n_12;
  wire icmp_ln272_fu_426_p2_carry_n_9;
  wire icmp_ln272_reg_682;
  wire icmp_ln272_reg_682_pp0_iter1_reg;
  wire icmp_ln272_reg_682_pp0_iter2_reg;
  wire icmp_ln272_reg_682_pp0_iter3_reg;
  wire [15:0]\icmp_ln272_reg_682_reg[0]_0 ;
  wire \icmp_ln297_reg_701[0]_i_1_n_9 ;
  wire \icmp_ln297_reg_701[0]_i_2_n_9 ;
  wire \icmp_ln297_reg_701[0]_i_3_n_9 ;
  wire \icmp_ln297_reg_701[0]_i_4_n_9 ;
  wire \icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6_n_9 ;
  wire \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ;
  wire \icmp_ln297_reg_701_reg_n_9_[0] ;
  wire in_mat_data_empty_n;
  wire \mOutPtr[1]_i_3_n_9 ;
  wire \mOutPtr[1]_i_4__0_n_9 ;
  wire \mOutPtr[1]_i_4_n_9 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire p_dstgx_data_full_n;
  wire p_dstgy_data_full_n;
  wire push;
  wire [1:0]q_fu_80;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_i_12_n_9;
  wire ram_reg_0_i_30_n_9;
  wire ram_reg_2;
  wire [0:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire [1:0]ram_reg_2_2;
  wire ram_reg_2_3;
  wire src_buf1_1_fu_132;
  wire src_buf1_1_fu_1320_in;
  wire \src_buf1_1_fu_132_reg_n_9_[0] ;
  wire \src_buf1_1_fu_132_reg_n_9_[10] ;
  wire \src_buf1_1_fu_132_reg_n_9_[11] ;
  wire \src_buf1_1_fu_132_reg_n_9_[12] ;
  wire \src_buf1_1_fu_132_reg_n_9_[13] ;
  wire \src_buf1_1_fu_132_reg_n_9_[14] ;
  wire \src_buf1_1_fu_132_reg_n_9_[15] ;
  wire \src_buf1_1_fu_132_reg_n_9_[16] ;
  wire \src_buf1_1_fu_132_reg_n_9_[17] ;
  wire \src_buf1_1_fu_132_reg_n_9_[18] ;
  wire \src_buf1_1_fu_132_reg_n_9_[19] ;
  wire \src_buf1_1_fu_132_reg_n_9_[1] ;
  wire \src_buf1_1_fu_132_reg_n_9_[20] ;
  wire \src_buf1_1_fu_132_reg_n_9_[21] ;
  wire \src_buf1_1_fu_132_reg_n_9_[22] ;
  wire \src_buf1_1_fu_132_reg_n_9_[23] ;
  wire \src_buf1_1_fu_132_reg_n_9_[2] ;
  wire \src_buf1_1_fu_132_reg_n_9_[3] ;
  wire \src_buf1_1_fu_132_reg_n_9_[4] ;
  wire \src_buf1_1_fu_132_reg_n_9_[5] ;
  wire \src_buf1_1_fu_132_reg_n_9_[6] ;
  wire \src_buf1_1_fu_132_reg_n_9_[7] ;
  wire \src_buf1_1_fu_132_reg_n_9_[8] ;
  wire \src_buf1_1_fu_132_reg_n_9_[9] ;
  wire [23:0]src_buf1_2_reg_705;
  wire src_buf1_2_reg_7050;
  wire [23:0]\src_buf1_2_reg_705_reg[23]_0 ;
  wire [23:0]src_buf1_3_reg_723;
  wire src_buf1_3_reg_7230;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3_n_9 ;
  wire \src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3_n_9 ;
  wire [7:0]\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 ;
  wire [7:0]\src_buf1_fu_108_reg[15]_0 ;
  wire [23:0]src_buf2_1_fu_128;
  wire [23:0]src_buf2_2_reg_711;
  wire [23:0]\src_buf2_2_reg_711_reg[23]_0 ;
  wire [7:0]\src_buf2_fu_112_reg[15]_0 ;
  wire [7:0]\src_buf3_1_fu_116_reg[15]_0 ;
  wire [23:0]src_buf3_2_reg_717;
  wire [23:0]\src_buf3_2_reg_717_reg[23]_0 ;
  wire [23:0]src_buf3_3_reg_729;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3_n_9 ;
  wire \src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3_n_9 ;
  wire [7:0]\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 ;
  wire [23:0]src_buf3_fu_136;
  wire \trunc_ln472_reg_765_reg[0] ;
  wire [11:0]zext_ln392_reg_146_reg;
  wire [3:0]NLW_icmp_ln272_fu_426_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln272_fu_426_p2_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \GradientValuesX_reg_750[6]_i_1 
       (.I0(ap_ce_reg),
        .I1(\grp_xFGradientX_16_0_s_fu_92/ap_ce_reg ),
        .I2(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_23),
        .I3(ap_block_pp0_stage0_subdone),
        .O(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_33),
        .Q(GradientValuesX_reg_750[0]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_34),
        .Q(GradientValuesX_reg_750[1]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_35),
        .Q(GradientValuesX_reg_750[2]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_36),
        .Q(GradientValuesX_reg_750[3]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_37),
        .Q(GradientValuesX_reg_750[4]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_38),
        .Q(GradientValuesX_reg_750[5]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDSE \GradientValuesX_reg_750_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_39),
        .Q(GradientValuesX_reg_750[6]),
        .S(\GradientValuesX_reg_750[6]_i_1_n_9 ));
  FDRE \GradientValuesX_reg_750_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_0),
        .Q(GradientValuesX_reg_750[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \GradientValuesY_reg_756[6]_i_1 
       (.I0(ap_ce_reg),
        .I1(\grp_xFGradientX_16_0_s_fu_92/ap_ce_reg ),
        .I2(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_24),
        .I3(ap_block_pp0_stage0_subdone),
        .O(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_26),
        .Q(GradientValuesY_reg_756[0]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_27),
        .Q(GradientValuesY_reg_756[1]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_28),
        .Q(GradientValuesY_reg_756[2]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_29),
        .Q(GradientValuesY_reg_756[3]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_30),
        .Q(GradientValuesY_reg_756[4]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_31),
        .Q(GradientValuesY_reg_756[5]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDSE \GradientValuesY_reg_756_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_32),
        .Q(GradientValuesY_reg_756[6]),
        .S(\GradientValuesY_reg_756[6]_i_1_n_9 ));
  FDRE \GradientValuesY_reg_756_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_1),
        .Q(GradientValuesY_reg_756[7]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\P0_fu_120_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\P0_fu_120_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\P0_fu_120_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\P0_fu_120_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\P0_fu_120_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\P0_fu_120_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\P0_fu_120_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \P0_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\P0_fu_120_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\P1_fu_124_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\P1_fu_124_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\P1_fu_124_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\P1_fu_124_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\P1_fu_124_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\P1_fu_124_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\P1_fu_124_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \P1_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(P0_fu_120),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\P1_fu_124_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(GradientValuesX_reg_750[0]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [0]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(GradientValuesY_reg_756[0]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [0]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(GradientValuesX_reg_750[1]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [1]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(GradientValuesY_reg_756[1]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [1]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(GradientValuesX_reg_750[2]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [2]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(GradientValuesY_reg_756[2]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [2]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(GradientValuesX_reg_750[3]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [3]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(GradientValuesY_reg_756[3]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [3]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(GradientValuesX_reg_750[4]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [4]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(GradientValuesY_reg_756[4]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [4]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(GradientValuesX_reg_750[5]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [5]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(GradientValuesY_reg_756[5]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [5]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(GradientValuesX_reg_750[6]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [6]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(GradientValuesY_reg_756[6]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [6]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgx_data_full_n),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
        .I1(p_dstgy_data_full_n),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(GradientValuesX_reg_750[7]),
        .I1(p_dstgy_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7] [7]),
        .O(\GradientValuesX_reg_750_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(GradientValuesY_reg_756[7]),
        .I1(p_dstgx_data_full_n),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][7]_0 [7]),
        .O(\GradientValuesY_reg_756_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h0070FFFF)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(p_dstgy_data_full_n),
        .I1(p_dstgx_data_full_n),
        .I2(ap_enable_reg_pp0_iter10_reg_n_9),
        .I3(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .I4(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(\ap_CS_fsm[5]_i_2_n_9 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10_reg_n_9),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  LUT6 #(
    .INIT(64'hA8A8A80020202020)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(ap_rst_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(\ap_CS_fsm[5]_i_2_n_9 ),
        .I4(icmp_ln272_reg_682_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter5_i_1_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_9),
        .Q(ap_enable_reg_pp0_iter5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SS));
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter8_reg_reg_srl8 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter8_reg_reg_srl8
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_9));
  FDRE ap_loop_exit_ready_pp0_iter9_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_9),
        .Q(ap_loop_exit_ready_pp0_iter9_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555400000000)) 
    \ap_return_0_int_reg[6]_i_2 
       (.I0(\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4 ),
        .I1(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_15),
        .I2(\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0 [0]),
        .I3(\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0 [5]),
        .I4(\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0 [6]),
        .I5(\grp_xFGradientX_16_0_s_fu_92/ap_ce_reg ),
        .O(\ap_return_0_int_reg[6]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h5555555400000000)) 
    \ap_return_1_int_reg[6]_i_2 
       (.I0(\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4 ),
        .I1(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_20),
        .I2(\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0 [0]),
        .I3(\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0 [5]),
        .I4(\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0 [6]),
        .I5(\grp_xFGradientX_16_0_s_fu_92/ap_ce_reg ),
        .O(\ap_return_1_int_reg[6]_i_2_n_9 ));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[0]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[10]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[11]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_1_reg_674_reg_n_9_[12] ),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[1]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[2]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[3]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[4]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[5]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[6]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[7]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[8]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \col_1_reg_674_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRARDADDR[9]),
        .Q(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [9]),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col_1[0]),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[10] ),
        .Q(ADDRARDADDR[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[11] ),
        .Q(ADDRARDADDR[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col_1[12]),
        .Q(\col_1_reg_674_reg_n_9_[12] ),
        .R(1'b0));
  FDRE \col_1_reg_674_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[1] ),
        .Q(ADDRARDADDR[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[2] ),
        .Q(ADDRARDADDR[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[3] ),
        .Q(ADDRARDADDR[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[4] ),
        .Q(ADDRARDADDR[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[5] ),
        .Q(ADDRARDADDR[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[6] ),
        .Q(ADDRARDADDR[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[7] ),
        .Q(ADDRARDADDR[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[8] ),
        .Q(ADDRARDADDR[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_1_reg_674_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_fu_104_reg_n_9_[9] ),
        .Q(ADDRARDADDR[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_64));
  FDRE \col_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[0]),
        .Q(\col_fu_104_reg_n_9_[0] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[10]),
        .Q(\col_fu_104_reg_n_9_[10] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[11]),
        .Q(\col_fu_104_reg_n_9_[11] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[12]),
        .Q(\col_fu_104_reg_n_9_[12] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[1]),
        .Q(\col_fu_104_reg_n_9_[1] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[2]),
        .Q(\col_fu_104_reg_n_9_[2] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[3]),
        .Q(\col_fu_104_reg_n_9_[3] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[4]),
        .Q(\col_fu_104_reg_n_9_[4] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[5]),
        .Q(\col_fu_104_reg_n_9_[5] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[6]),
        .Q(\col_fu_104_reg_n_9_[6] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[7]),
        .Q(\col_fu_104_reg_n_9_[7] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[8]),
        .Q(\col_fu_104_reg_n_9_[8] ),
        .R(col_fu_104));
  FDRE \col_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_1040_in),
        .D(col_2_fu_432_p2[9]),
        .Q(\col_fu_104_reg_n_9_[9] ),
        .R(col_fu_104));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init_28 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln272_fu_426_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .E(P0_fu_120),
        .GradientValuesX_reg_750(GradientValuesX_reg_750),
        .\GradientValuesX_reg_750_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .GradientValuesY_reg_756(GradientValuesY_reg_756),
        .\GradientValuesY_reg_756_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}),
        .\P0_fu_120_reg[7] (\P0_fu_120_reg[7]_1 ),
        .\P1_fu_124_reg[7] (\P1_fu_124_reg[7]_1 ),
        .Q(Q[2:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .SR(col_fu_104),
        .SS(SS),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm[5]_i_2_n_9 ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_1 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ram_reg_2_1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter9_reg(ap_loop_exit_ready_pp0_iter9_reg),
        .ap_rst_n(ap_rst_n),
        .\cmp_i_i603_i_reg_614_reg[0] (flow_control_loop_pipe_sequential_init_U_n_12),
        .\col_1_reg_674_reg[12] ({\col_fu_104_reg_n_9_[12] ,\col_fu_104_reg_n_9_[11] ,\col_fu_104_reg_n_9_[10] ,\col_fu_104_reg_n_9_[9] ,\col_fu_104_reg_n_9_[8] ,\col_fu_104_reg_n_9_[7] ,\col_fu_104_reg_n_9_[6] ,\col_fu_104_reg_n_9_[5] ,\col_fu_104_reg_n_9_[4] ,\col_fu_104_reg_n_9_[3] ,\col_fu_104_reg_n_9_[2] ,\col_fu_104_reg_n_9_[1] ,\col_fu_104_reg_n_9_[0] }),
        .\col_fu_104_reg[12] ({ap_sig_allocacmp_col_1[12],ap_sig_allocacmp_col_1[0]}),
        .\col_fu_104_reg[12]_0 (col_2_fu_432_p2),
        .\col_fu_104_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}),
        .\col_fu_104_reg[6]_0 ({flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46}),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_ready),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(col_fu_1040_in),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_64),
        .grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_2(CO),
        .icmp_ln272_reg_682(icmp_ln272_reg_682),
        .\icmp_ln272_reg_682_reg[0] (\icmp_ln272_reg_682_reg[0]_0 [13:0]),
        .\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 (flow_control_loop_pipe_sequential_init_U_n_11),
        .\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_0 (src_buf1_1_fu_132),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .\src_buf1_fu_108_reg[0] (\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .\src_buf1_fu_108_reg[0]_0 (ap_enable_reg_pp0_iter10_reg_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharr3x3_1_3_16_0_s grp_xFScharr3x3_1_3_16_0_s_fu_362
       (.D(grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_0),
        .O({\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4 ,\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0 [6:5]}),
        .Q({grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[23:16],grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[7:0]}),
        .\S00_2_reg_346_reg[10] (grp_xFScharr3x3_1_3_16_0_s_fu_362_n_15),
        .\S00_2_reg_346_reg[10]_0 (\grp_xFGradientX_16_0_s_fu_82/tmp_12_fu_260_p4__0 [0]),
        .\S00_2_reg_346_reg[15] (grp_xFScharr3x3_1_3_16_0_s_fu_362_n_23),
        .\add_ln166_2_reg_374_reg[13] ({\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4 ,\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0 [6:5]}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_ce_reg(\grp_xFGradientX_16_0_s_fu_92/ap_ce_reg ),
        .ap_ce_reg_0(ap_ce_reg),
        .ap_ce_reg_reg_0(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_26),
        .ap_ce_reg_reg_1(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_27),
        .ap_ce_reg_reg_10(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_36),
        .ap_ce_reg_reg_11(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_37),
        .ap_ce_reg_reg_12(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_38),
        .ap_ce_reg_reg_13(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_39),
        .ap_ce_reg_reg_2(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_28),
        .ap_ce_reg_reg_3(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_29),
        .ap_ce_reg_reg_4(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_30),
        .ap_ce_reg_reg_5(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_31),
        .ap_ce_reg_reg_6(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_32),
        .ap_ce_reg_reg_7(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_33),
        .ap_ce_reg_reg_8(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_34),
        .ap_ce_reg_reg_9(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_35),
        .ap_clk(ap_clk),
        .\ap_return_0_int_reg_reg[6]_0 (\ap_return_0_int_reg[6]_i_2_n_9 ),
        .\ap_return_1_int_reg_reg[6]_0 (\ap_return_1_int_reg[6]_i_2_n_9 ),
        .\ap_return_1_int_reg_reg[7]_0 (grp_xFScharr3x3_1_3_16_0_s_fu_362_ap_return_1),
        .p_dstgx_data_full_n(p_dstgx_data_full_n),
        .p_dstgy_data_full_n(p_dstgy_data_full_n),
        .\src_buf1_1_val_int_reg_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_12),
        .\src_buf1_1_val_int_reg_reg[0]_1 (ap_enable_reg_pp0_iter10_reg_n_9),
        .\src_buf1_1_val_int_reg_reg[0]_2 (\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .\src_buf1_1_val_int_reg_reg[23]_0 ({\src_buf1_1_fu_132_reg_n_9_[23] ,\src_buf1_1_fu_132_reg_n_9_[22] ,\src_buf1_1_fu_132_reg_n_9_[21] ,\src_buf1_1_fu_132_reg_n_9_[20] ,\src_buf1_1_fu_132_reg_n_9_[19] ,\src_buf1_1_fu_132_reg_n_9_[18] ,\src_buf1_1_fu_132_reg_n_9_[17] ,\src_buf1_1_fu_132_reg_n_9_[16] ,\src_buf1_1_fu_132_reg_n_9_[7] ,\src_buf1_1_fu_132_reg_n_9_[6] ,\src_buf1_1_fu_132_reg_n_9_[5] ,\src_buf1_1_fu_132_reg_n_9_[4] ,\src_buf1_1_fu_132_reg_n_9_[3] ,\src_buf1_1_fu_132_reg_n_9_[2] ,\src_buf1_1_fu_132_reg_n_9_[1] ,\src_buf1_1_fu_132_reg_n_9_[0] }),
        .\src_buf1_2_val_int_reg_reg[23]_0 ({src_buf1_2_reg_705[23:16],src_buf1_2_reg_705[7:0]}),
        .\src_buf2_0_val_int_reg_reg[23]_0 ({grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[23:16],grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[7:0]}),
        .\src_buf2_2_val_int_reg_reg[23]_0 ({src_buf2_2_reg_711[23:16],src_buf2_2_reg_711[7:0]}),
        .\src_buf3_0_val_int_reg_reg[23]_0 ({grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23:16],grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7:0]}),
        .\src_buf3_1_val_int_reg_reg[23]_0 ({src_buf3_fu_136[23:16],src_buf3_fu_136[7:0]}),
        .\src_buf3_2_val_int_reg_reg[23]_0 ({src_buf3_2_reg_717[23:16],src_buf3_2_reg_717[7:0]}),
        .temp_g_fu_272_p2__1_carry__1(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_20),
        .temp_g_fu_272_p2__1_carry__2(grp_xFScharr3x3_1_3_16_0_s_fu_362_n_24),
        .\tmp361_reg_349_pp0_iter2_reg_reg[13] (\grp_xFGradientY_16_0_s_fu_102/tmp_9_fu_285_p4__0 [0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln272_fu_426_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln272_fu_426_p2_carry_n_9,icmp_ln272_fu_426_p2_carry_n_10,icmp_ln272_fu_426_p2_carry_n_11,icmp_ln272_fu_426_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46}),
        .O(NLW_icmp_ln272_fu_426_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln272_fu_426_p2_carry__0
       (.CI(icmp_ln272_fu_426_p2_carry_n_9),
        .CO({icmp_ln272_fu_426_p2,icmp_ln272_fu_426_p2_carry__0_n_10,icmp_ln272_fu_426_p2_carry__0_n_11,icmp_ln272_fu_426_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({icmp_ln272_fu_426_p2_carry__0_i_1_n_9,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .O(NLW_icmp_ln272_fu_426_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln272_fu_426_p2_carry__0_i_5_n_9,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln272_fu_426_p2_carry__0_i_1
       (.I0(\icmp_ln272_reg_682_reg[0]_0 [14]),
        .I1(\icmp_ln272_reg_682_reg[0]_0 [15]),
        .O(icmp_ln272_fu_426_p2_carry__0_i_1_n_9));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln272_fu_426_p2_carry__0_i_5
       (.I0(\icmp_ln272_reg_682_reg[0]_0 [14]),
        .I1(\icmp_ln272_reg_682_reg[0]_0 [15]),
        .O(icmp_ln272_fu_426_p2_carry__0_i_5_n_9));
  FDRE \icmp_ln272_reg_682_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln272_reg_682),
        .Q(icmp_ln272_reg_682_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_682_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln272_reg_682_pp0_iter1_reg),
        .Q(icmp_ln272_reg_682_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_682_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln272_reg_682_pp0_iter2_reg),
        .Q(icmp_ln272_reg_682_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln272_reg_682_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln272_fu_426_p2),
        .Q(icmp_ln272_reg_682),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    \icmp_ln297_reg_701[0]_i_1 
       (.I0(\icmp_ln297_reg_701[0]_i_2_n_9 ),
        .I1(icmp_ln272_reg_682_pp0_iter1_reg),
        .I2(flow_control_loop_pipe_sequential_init_U_n_11),
        .I3(flow_control_loop_pipe_sequential_init_U_n_12),
        .I4(\icmp_ln297_reg_701_reg_n_9_[0] ),
        .O(\icmp_ln297_reg_701[0]_i_1_n_9 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \icmp_ln297_reg_701[0]_i_2 
       (.I0(\icmp_ln297_reg_701[0]_i_3_n_9 ),
        .I1(\icmp_ln297_reg_701[0]_i_4_n_9 ),
        .I2(flow_control_loop_pipe_sequential_init_U_n_12),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [1]),
        .I4(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [0]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_11),
        .O(\icmp_ln297_reg_701[0]_i_2_n_9 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln297_reg_701[0]_i_3 
       (.I0(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [10]),
        .I1(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [11]),
        .I2(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [8]),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [9]),
        .I4(\col_1_reg_674_pp0_iter1_reg_reg_n_9_[12] ),
        .I5(icmp_ln272_reg_682_pp0_iter1_reg),
        .O(\icmp_ln297_reg_701[0]_i_3_n_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln297_reg_701[0]_i_4 
       (.I0(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [4]),
        .I1(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [5]),
        .I2(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [2]),
        .I3(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [3]),
        .I4(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [7]),
        .I5(\col_1_reg_674_pp0_iter1_reg_reg[11]_0 [6]),
        .O(\icmp_ln297_reg_701[0]_i_4_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/icmp_ln297_reg_701_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln297_reg_701_reg_n_9_[0] ),
        .Q(\icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6_n_9 ));
  FDRE \icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln297_reg_701_pp0_iter8_reg_reg[0]_srl6_n_9 ),
        .Q(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .R(1'b0));
  FDRE \icmp_ln297_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln297_reg_701[0]_i_1_n_9 ),
        .Q(\icmp_ln297_reg_701_reg_n_9_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(push),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hEA00AA0000000000)) 
    \mOutPtr[1]_i_2 
       (.I0(Q[3]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_12),
        .I2(\mOutPtr[1]_i_4__0_n_9 ),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(Q[2]),
        .I5(\SRL_SIG_reg[1][0]_0 ),
        .O(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write));
  LUT6 #(
    .INIT(64'hF444000000000000)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr[1]_i_3_n_9 ),
        .I1(\mOutPtr[1]_i_4_n_9 ),
        .I2(ram_reg_2),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(in_mat_data_empty_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[1]_i_3 
       (.I0(icmp_ln272_reg_682),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_2_1),
        .O(\mOutPtr[1]_i_3_n_9 ));
  LUT5 #(
    .INIT(32'hFFD50000)) 
    \mOutPtr[1]_i_4 
       (.I0(ap_enable_reg_pp0_iter10_reg_n_9),
        .I1(p_dstgx_data_full_n),
        .I2(p_dstgy_data_full_n),
        .I3(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .I4(Q[2]),
        .O(\mOutPtr[1]_i_4_n_9 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_4__0 
       (.I0(ap_enable_reg_pp0_iter10_reg_n_9),
        .I1(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .O(\mOutPtr[1]_i_4__0_n_9 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10__1
       (.I0(ADDRARDADDR[3]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[3]),
        .O(address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11__1
       (.I0(ADDRARDADDR[2]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[2]),
        .O(address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_12
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln272_reg_682),
        .O(ram_reg_0_i_12_n_9));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12__1
       (.I0(ADDRARDADDR[1]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[1]),
        .O(address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13__0
       (.I0(ADDRARDADDR[0]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[0]),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'h3202020200000000)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_2_0),
        .I1(ram_reg_0_i_12_n_9),
        .I2(ram_reg_2_1),
        .I3(in_mat_data_empty_n),
        .I4(ram_reg_2_2[1]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_11),
        .O(\bottom_1_reg_599_reg[1] ));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_0_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(flow_control_loop_pipe_sequential_init_U_n_12),
        .I2(Q[2]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_11),
        .O(ce0));
  LUT6 #(
    .INIT(64'h0F08000800000000)) 
    ram_reg_0_i_23
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_i_12_n_9),
        .I3(ram_reg_2_1),
        .I4(ram_reg_0_0),
        .I5(flow_control_loop_pipe_sequential_init_U_n_11),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBAAAAAA)) 
    ram_reg_0_i_24
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ram_reg_2),
        .I2(in_mat_data_empty_n),
        .I3(grp_xFScharrFilterKernel_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(WEA));
  LUT6 #(
    .INIT(64'hAABAAAAA00000000)) 
    ram_reg_0_i_25
       (.I0(ram_reg_0_i_30_n_9),
        .I1(ram_reg_0_i_12_n_9),
        .I2(Q[2]),
        .I3(ram_reg_2_1),
        .I4(ram_reg_2_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_11),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hA888AAAA00000000)) 
    ram_reg_0_i_2__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter10_reg_n_9),
        .I5(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__1
       (.I0(ADDRARDADDR[11]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[11]),
        .O(address1[11]));
  LUT5 #(
    .INIT(32'h00000400)) 
    ram_reg_0_i_30
       (.I0(\mOutPtr[1]_i_3_n_9 ),
        .I1(in_mat_data_empty_n),
        .I2(ram_reg_2_2[0]),
        .I3(Q[2]),
        .I4(ram_reg_2_2[1]),
        .O(ram_reg_0_i_30_n_9));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__1
       (.I0(ADDRARDADDR[10]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[10]),
        .O(address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__1
       (.I0(ADDRARDADDR[9]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[9]),
        .O(address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__1
       (.I0(ADDRARDADDR[8]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[8]),
        .O(address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__1
       (.I0(ADDRARDADDR[7]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[7]),
        .O(address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__1
       (.I0(ADDRARDADDR[6]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[6]),
        .O(address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8__1
       (.I0(ADDRARDADDR[5]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[5]),
        .O(address1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9__1
       (.I0(ADDRARDADDR[4]),
        .I1(Q[2]),
        .I2(zext_ln392_reg_146_reg[4]),
        .O(address1[4]));
  FDRE \src_buf1_1_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[0]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[0] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[10]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[10] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[11]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[11] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[12]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[12] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[13]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[13] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[14]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[14] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[15]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[15] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[16]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[16] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[17]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[17] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[18]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[18] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[19]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[19] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[1]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[1] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[20]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[20] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[21]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[21] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[22]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[22] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[23]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[23] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[2]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[2] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[3]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[3] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[4]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[4] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[5]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[5] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[6]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[6] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[7]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[7] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[8]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[8] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_1_fu_132_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf1_2_reg_705[9]),
        .Q(\src_buf1_1_fu_132_reg_n_9_[9] ),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_2_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [0]),
        .Q(src_buf1_2_reg_705[0]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [10]),
        .Q(src_buf1_2_reg_705[10]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [11]),
        .Q(src_buf1_2_reg_705[11]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [12]),
        .Q(src_buf1_2_reg_705[12]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [13]),
        .Q(src_buf1_2_reg_705[13]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [14]),
        .Q(src_buf1_2_reg_705[14]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [15]),
        .Q(src_buf1_2_reg_705[15]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [16]),
        .Q(src_buf1_2_reg_705[16]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [17]),
        .Q(src_buf1_2_reg_705[17]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [18]),
        .Q(src_buf1_2_reg_705[18]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [19]),
        .Q(src_buf1_2_reg_705[19]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [1]),
        .Q(src_buf1_2_reg_705[1]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [20]),
        .Q(src_buf1_2_reg_705[20]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [21]),
        .Q(src_buf1_2_reg_705[21]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [22]),
        .Q(src_buf1_2_reg_705[22]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [23]),
        .Q(src_buf1_2_reg_705[23]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [2]),
        .Q(src_buf1_2_reg_705[2]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [3]),
        .Q(src_buf1_2_reg_705[3]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [4]),
        .Q(src_buf1_2_reg_705[4]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [5]),
        .Q(src_buf1_2_reg_705[5]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [6]),
        .Q(src_buf1_2_reg_705[6]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [7]),
        .Q(src_buf1_2_reg_705[7]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [8]),
        .Q(src_buf1_2_reg_705[8]),
        .R(1'b0));
  FDRE \src_buf1_2_reg_705_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf1_2_reg_705_reg[23]_0 [9]),
        .Q(src_buf1_2_reg_705[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[0]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[10]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[11]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[12]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[13]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[14]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[15]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[16]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[17]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[18]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[19]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[1]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[20]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[21]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[22]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[23]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[2]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[3]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[4]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[5]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[6]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[7]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[8]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3 " *) 
  SRL16E \src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf1_3_reg_723[9]),
        .Q(\src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3_n_9 ));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[0]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[0]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[10]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[10]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[11]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[11]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[12]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[12]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[13]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[13]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[14]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[14]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[15]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[15]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[16]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[16]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[17]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[17]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[18]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[18]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[19]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[19]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[1]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[1]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[20]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[20]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[21]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[21]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[22]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[22]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[23]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[23]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[2]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[2]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[3]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[3]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[4]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[4]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[5]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[5]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[6]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[6]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[7]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[7]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[8]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[8]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf1_3_reg_723_pp0_iter7_reg_reg[9]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[9]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[0] ),
        .Q(src_buf1_3_reg_723[0]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[10] ),
        .Q(src_buf1_3_reg_723[10]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[11] ),
        .Q(src_buf1_3_reg_723[11]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[12] ),
        .Q(src_buf1_3_reg_723[12]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[13] ),
        .Q(src_buf1_3_reg_723[13]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[14] ),
        .Q(src_buf1_3_reg_723[14]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[15] ),
        .Q(src_buf1_3_reg_723[15]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[16] ),
        .Q(src_buf1_3_reg_723[16]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[17] ),
        .Q(src_buf1_3_reg_723[17]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[18] ),
        .Q(src_buf1_3_reg_723[18]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[19] ),
        .Q(src_buf1_3_reg_723[19]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[1] ),
        .Q(src_buf1_3_reg_723[1]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[20] ),
        .Q(src_buf1_3_reg_723[20]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[21] ),
        .Q(src_buf1_3_reg_723[21]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[22] ),
        .Q(src_buf1_3_reg_723[22]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[23] ),
        .Q(src_buf1_3_reg_723[23]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[2] ),
        .Q(src_buf1_3_reg_723[2]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[3] ),
        .Q(src_buf1_3_reg_723[3]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[4] ),
        .Q(src_buf1_3_reg_723[4]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[5] ),
        .Q(src_buf1_3_reg_723[5]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[6] ),
        .Q(src_buf1_3_reg_723[6]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[7] ),
        .Q(src_buf1_3_reg_723[7]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[8] ),
        .Q(src_buf1_3_reg_723[8]),
        .R(1'b0));
  FDRE \src_buf1_3_reg_723_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(\src_buf1_1_fu_132_reg_n_9_[9] ),
        .Q(src_buf1_3_reg_723[9]),
        .R(1'b0));
  FDRE \src_buf1_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[0] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[10] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[11] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[12] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[13] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[14] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[15] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[16] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[17] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[18] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[19] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[1] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[20] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[21] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[22] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[23] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[2] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[3] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[4] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[5] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[6] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[7] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[8] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf1_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(\src_buf1_1_fu_132_reg_n_9_[9] ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[0]),
        .Q(src_buf2_1_fu_128[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[10]),
        .Q(src_buf2_1_fu_128[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[11]),
        .Q(src_buf2_1_fu_128[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[12]),
        .Q(src_buf2_1_fu_128[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[13]),
        .Q(src_buf2_1_fu_128[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[14]),
        .Q(src_buf2_1_fu_128[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[15]),
        .Q(src_buf2_1_fu_128[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[16]),
        .Q(src_buf2_1_fu_128[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[17]),
        .Q(src_buf2_1_fu_128[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[18]),
        .Q(src_buf2_1_fu_128[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[19]),
        .Q(src_buf2_1_fu_128[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[1]),
        .Q(src_buf2_1_fu_128[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[20]),
        .Q(src_buf2_1_fu_128[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[21]),
        .Q(src_buf2_1_fu_128[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[22]),
        .Q(src_buf2_1_fu_128[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[23]),
        .Q(src_buf2_1_fu_128[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[2]),
        .Q(src_buf2_1_fu_128[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[3]),
        .Q(src_buf2_1_fu_128[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[4]),
        .Q(src_buf2_1_fu_128[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[5]),
        .Q(src_buf2_1_fu_128[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[6]),
        .Q(src_buf2_1_fu_128[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[7]),
        .Q(src_buf2_1_fu_128[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[8]),
        .Q(src_buf2_1_fu_128[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_1_fu_128_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_2_reg_711[9]),
        .Q(src_buf2_1_fu_128[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_2_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [0]),
        .Q(src_buf2_2_reg_711[0]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [10]),
        .Q(src_buf2_2_reg_711[10]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [11]),
        .Q(src_buf2_2_reg_711[11]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [12]),
        .Q(src_buf2_2_reg_711[12]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [13]),
        .Q(src_buf2_2_reg_711[13]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [14]),
        .Q(src_buf2_2_reg_711[14]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [15]),
        .Q(src_buf2_2_reg_711[15]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [16]),
        .Q(src_buf2_2_reg_711[16]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [17]),
        .Q(src_buf2_2_reg_711[17]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [18]),
        .Q(src_buf2_2_reg_711[18]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [19]),
        .Q(src_buf2_2_reg_711[19]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [1]),
        .Q(src_buf2_2_reg_711[1]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [20]),
        .Q(src_buf2_2_reg_711[20]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [21]),
        .Q(src_buf2_2_reg_711[21]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [22]),
        .Q(src_buf2_2_reg_711[22]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [23]),
        .Q(src_buf2_2_reg_711[23]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [2]),
        .Q(src_buf2_2_reg_711[2]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [3]),
        .Q(src_buf2_2_reg_711[3]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [4]),
        .Q(src_buf2_2_reg_711[4]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [5]),
        .Q(src_buf2_2_reg_711[5]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [6]),
        .Q(src_buf2_2_reg_711[6]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [7]),
        .Q(src_buf2_2_reg_711[7]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [8]),
        .Q(src_buf2_2_reg_711[8]),
        .R(1'b0));
  FDRE \src_buf2_2_reg_711_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf2_2_reg_711_reg[23]_0 [9]),
        .Q(src_buf2_2_reg_711[9]),
        .R(1'b0));
  FDRE \src_buf2_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[0]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[10]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[11]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[12]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[13]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[14]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[15]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[16]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[17]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[18]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[19]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[1]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[20]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[21]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[22]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[23]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[2]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[3]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[4]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[5]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[6]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[7]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[8]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf2_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf2_1_fu_128[9]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[9]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[0]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[10]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[11]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[12]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[13]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[14]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[15]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[16]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[17]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[18]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[19]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[1]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[20]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[21]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[22]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[23]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[2]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[3]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[4]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[5]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[6]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[7]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[8]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_1_fu_116_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_fu_136[9]),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[9]),
        .R(src_buf1_1_fu_132));
  LUT6 #(
    .INIT(64'hA888AAAA00000000)) 
    \src_buf3_2_reg_717[23]_i_1 
       (.I0(icmp_ln272_reg_682_pp0_iter2_reg),
        .I1(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter10_reg_n_9),
        .I5(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(src_buf1_2_reg_7050));
  FDRE \src_buf3_2_reg_717_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [0]),
        .Q(src_buf3_2_reg_717[0]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [10]),
        .Q(src_buf3_2_reg_717[10]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [11]),
        .Q(src_buf3_2_reg_717[11]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [12]),
        .Q(src_buf3_2_reg_717[12]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [13]),
        .Q(src_buf3_2_reg_717[13]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [14]),
        .Q(src_buf3_2_reg_717[14]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [15]),
        .Q(src_buf3_2_reg_717[15]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [16]),
        .Q(src_buf3_2_reg_717[16]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [17]),
        .Q(src_buf3_2_reg_717[17]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [18]),
        .Q(src_buf3_2_reg_717[18]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [19]),
        .Q(src_buf3_2_reg_717[19]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [1]),
        .Q(src_buf3_2_reg_717[1]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [20]),
        .Q(src_buf3_2_reg_717[20]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [21]),
        .Q(src_buf3_2_reg_717[21]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [22]),
        .Q(src_buf3_2_reg_717[22]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [23]),
        .Q(src_buf3_2_reg_717[23]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [2]),
        .Q(src_buf3_2_reg_717[2]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [3]),
        .Q(src_buf3_2_reg_717[3]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [4]),
        .Q(src_buf3_2_reg_717[4]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [5]),
        .Q(src_buf3_2_reg_717[5]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [6]),
        .Q(src_buf3_2_reg_717[6]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [7]),
        .Q(src_buf3_2_reg_717[7]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [8]),
        .Q(src_buf3_2_reg_717[8]),
        .R(1'b0));
  FDRE \src_buf3_2_reg_717_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_2_reg_7050),
        .D(\src_buf3_2_reg_717_reg[23]_0 [9]),
        .Q(src_buf3_2_reg_717[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA888AAAA00000000)) 
    \src_buf3_3_reg_729[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\icmp_ln297_reg_701_pp0_iter9_reg_reg[0]__0_n_9 ),
        .I2(p_dstgy_data_full_n),
        .I3(p_dstgx_data_full_n),
        .I4(ap_enable_reg_pp0_iter10_reg_n_9),
        .I5(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(src_buf1_3_reg_7230));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[0]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[10]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[11]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[12]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[13]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[14]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[15]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[16]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[17]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[18]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[19]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[1]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[20]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[21]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[22]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[23]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[2]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[3]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[4]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[5]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[6]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[7]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[8]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3_n_9 ));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177/src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3 " *) 
  SRL16E \src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(src_buf3_3_reg_729[9]),
        .Q(\src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3_n_9 ));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[0]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[0]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[10]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[10]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[11]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[11]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[12]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[12]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[13]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[13]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[14]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[14]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[15]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[15]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[16]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[16]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[17]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[17]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[18]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[18]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[19]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[19]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[1]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[1]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[20]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[20]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[21]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[21]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[22]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[22]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[23]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[23]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[2]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[2]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[3]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[3]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[4]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[4]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[5]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[5]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[6]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[6]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[7]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[7]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[8]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[8]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf3_3_reg_729_pp0_iter7_reg_reg[9]_srl3_n_9 ),
        .Q(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[9]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[0]),
        .Q(src_buf3_3_reg_729[0]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[10]),
        .Q(src_buf3_3_reg_729[10]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[11]),
        .Q(src_buf3_3_reg_729[11]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[12]),
        .Q(src_buf3_3_reg_729[12]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[13]),
        .Q(src_buf3_3_reg_729[13]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[14]),
        .Q(src_buf3_3_reg_729[14]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[15]),
        .Q(src_buf3_3_reg_729[15]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[16]),
        .Q(src_buf3_3_reg_729[16]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[17]),
        .Q(src_buf3_3_reg_729[17]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[18]),
        .Q(src_buf3_3_reg_729[18]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[19]),
        .Q(src_buf3_3_reg_729[19]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[1]),
        .Q(src_buf3_3_reg_729[1]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[20]),
        .Q(src_buf3_3_reg_729[20]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[21]),
        .Q(src_buf3_3_reg_729[21]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[22]),
        .Q(src_buf3_3_reg_729[22]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[23]),
        .Q(src_buf3_3_reg_729[23]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[2]),
        .Q(src_buf3_3_reg_729[2]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[3]),
        .Q(src_buf3_3_reg_729[3]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[4]),
        .Q(src_buf3_3_reg_729[4]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[5]),
        .Q(src_buf3_3_reg_729[5]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[6]),
        .Q(src_buf3_3_reg_729[6]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[7]),
        .Q(src_buf3_3_reg_729[7]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[8]),
        .Q(src_buf3_3_reg_729[8]),
        .R(1'b0));
  FDRE \src_buf3_3_reg_729_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_3_reg_7230),
        .D(src_buf3_fu_136[9]),
        .Q(src_buf3_3_reg_729[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \src_buf3_fu_136[23]_i_2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_11),
        .I1(icmp_ln272_reg_682_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(src_buf1_1_fu_1320_in));
  FDRE \src_buf3_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[0]),
        .Q(src_buf3_fu_136[0]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[10] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[10]),
        .Q(src_buf3_fu_136[10]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[11] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[11]),
        .Q(src_buf3_fu_136[11]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[12] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[12]),
        .Q(src_buf3_fu_136[12]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[13] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[13]),
        .Q(src_buf3_fu_136[13]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[14] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[14]),
        .Q(src_buf3_fu_136[14]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[15] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[15]),
        .Q(src_buf3_fu_136[15]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[16] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[16]),
        .Q(src_buf3_fu_136[16]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[17] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[17]),
        .Q(src_buf3_fu_136[17]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[18] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[18]),
        .Q(src_buf3_fu_136[18]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[19] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[19]),
        .Q(src_buf3_fu_136[19]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[1]),
        .Q(src_buf3_fu_136[1]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[20] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[20]),
        .Q(src_buf3_fu_136[20]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[21] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[21]),
        .Q(src_buf3_fu_136[21]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[22] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[22]),
        .Q(src_buf3_fu_136[22]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[23] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[23]),
        .Q(src_buf3_fu_136[23]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[2]),
        .Q(src_buf3_fu_136[2]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[3]),
        .Q(src_buf3_fu_136[3]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[4]),
        .Q(src_buf3_fu_136[4]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[5]),
        .Q(src_buf3_fu_136[5]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[6]),
        .Q(src_buf3_fu_136[6]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[7]),
        .Q(src_buf3_fu_136[7]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[8] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[8]),
        .Q(src_buf3_fu_136[8]),
        .R(src_buf1_1_fu_132));
  FDRE \src_buf3_fu_136_reg[9] 
       (.C(ap_clk),
        .CE(src_buf1_1_fu_1320_in),
        .D(src_buf3_2_reg_717[9]),
        .Q(src_buf3_fu_136[9]),
        .R(src_buf1_1_fu_132));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[0]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[8]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[16]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[1]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[9]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[17]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[2]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[10]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[18]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[3]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[11]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[19]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[4]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[20]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[5]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[13]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[21]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[6]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[14]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[22]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln467_reg_754[7]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[15]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[23]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_1_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_1_fu_116_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[0]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[8]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[16]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[1]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[9]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[17]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[2]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[10]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[18]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[3]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[11]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[19]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[4]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[20]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[5]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[13]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[21]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[6]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[14]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[22]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln469_reg_743[7]_i_2 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[15]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[23]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_fu_108_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[0]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[8]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[16]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[1]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[9]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[17]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[2]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[10]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[18]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[3]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[11]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[19]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[4]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[20]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[5]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[13]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[21]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[6]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[14]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[22]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln470_reg_749[7]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[15]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[23]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf2_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf2_fu_112_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[0]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[8]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[16]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[1]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[9]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[17]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[2]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[10]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[18]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[3]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[11]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[19]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[4]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[20]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[5]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[13]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[21]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[6]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[14]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[22]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln472_reg_765[7]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[15]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[23]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf3_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf3_3_reg_729_pp0_iter8_reg_reg[15]__0_0 [7]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[0]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[8]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[16]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[0]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [0]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[1]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[9]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[17]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[1]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [1]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[2]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[10]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[18]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[2]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [2]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[3]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[11]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[19]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[3]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [3]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[4]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[12]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[20]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[4]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [4]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[5]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[13]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[21]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[5]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [5]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[6]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[14]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[22]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[6]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [6]));
  LUT6 #(
    .INIT(64'h00AACCF0F0F0F0F0)) 
    \trunc_ln475_reg_760[7]_i_1 
       (.I0(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[15]),
        .I1(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[23]),
        .I2(grp_xFScharrFilterKernel_Pipeline_Col_Loop_fu_177_src_buf1_1_out[7]),
        .I3(q_fu_80[1]),
        .I4(q_fu_80[0]),
        .I5(\trunc_ln472_reg_765_reg[0] ),
        .O(\src_buf1_3_reg_723_pp0_iter8_reg_reg[15]__0_0 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2
   (\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 ,
    ap_loop_exit_ready_pp0_iter5_reg,
    ap_done_cache,
    D,
    \ap_CS_fsm_reg[6] ,
    \S00_2_reg_346_reg[13] ,
    ap_loop_init_int_reg,
    q_fu_80,
    \GradientValuesX_fu_72_reg[7]_0 ,
    \GradientValuesY_fu_68_reg[7]_0 ,
    ap_clk,
    SS,
    ap_done_cache_reg,
    Q,
    grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg,
    \ap_CS_fsm_reg[8] ,
    \ref_tmp_reg_770_reg[0]_0 ,
    \GradientValuesY_fu_68_reg[7]_1 ,
    \GradientValuesX_fu_72_reg[7]_1 ,
    ap_rst_n,
    \ref_tmp_reg_770_reg[7]_0 ,
    \trunc_ln469_reg_743_reg[7]_0 ,
    \trunc_ln470_reg_749_reg[7]_0 ,
    \trunc_ln467_reg_754_reg[7]_0 ,
    \trunc_ln475_reg_760_reg[7]_0 ,
    \trunc_ln472_reg_765_reg[7]_0 );
  output \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 ;
  output ap_loop_exit_ready_pp0_iter5_reg;
  output ap_done_cache;
  output [1:0]D;
  output \ap_CS_fsm_reg[6] ;
  output [5:0]\S00_2_reg_346_reg[13] ;
  output ap_loop_init_int_reg;
  output [1:0]q_fu_80;
  output [7:0]\GradientValuesX_fu_72_reg[7]_0 ;
  output [7:0]\GradientValuesY_fu_68_reg[7]_0 ;
  input ap_clk;
  input [0:0]SS;
  input ap_done_cache_reg;
  input [2:0]Q;
  input grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg;
  input \ap_CS_fsm_reg[8] ;
  input \ref_tmp_reg_770_reg[0]_0 ;
  input [7:0]\GradientValuesY_fu_68_reg[7]_1 ;
  input [7:0]\GradientValuesX_fu_72_reg[7]_1 ;
  input ap_rst_n;
  input \ref_tmp_reg_770_reg[7]_0 ;
  input [7:0]\trunc_ln469_reg_743_reg[7]_0 ;
  input [7:0]\trunc_ln470_reg_749_reg[7]_0 ;
  input [7:0]\trunc_ln467_reg_754_reg[7]_0 ;
  input [7:0]\trunc_ln475_reg_760_reg[7]_0 ;
  input [7:0]\trunc_ln472_reg_765_reg[7]_0 ;

  wire [1:0]D;
  wire [7:0]\GradientValuesX_fu_72_reg[7]_0 ;
  wire [7:0]\GradientValuesX_fu_72_reg[7]_1 ;
  wire GradientValuesY_fu_68;
  wire [7:0]\GradientValuesY_fu_68_reg[7]_0 ;
  wire [7:0]\GradientValuesY_fu_68_reg[7]_1 ;
  wire [2:0]Q;
  wire [5:0]\S00_2_reg_346_reg[13] ;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire grp_xFGradientX_16_0_s_fu_140_n_34;
  wire grp_xFGradientX_16_0_s_fu_140_n_35;
  wire grp_xFGradientX_16_0_s_fu_140_n_36;
  wire grp_xFGradientX_16_0_s_fu_140_n_37;
  wire grp_xFGradientX_16_0_s_fu_140_n_38;
  wire grp_xFGradientX_16_0_s_fu_140_n_39;
  wire grp_xFGradientX_16_0_s_fu_140_n_40;
  wire grp_xFGradientX_16_0_s_fu_140_n_41;
  wire grp_xFGradientX_16_0_s_fu_140_n_42;
  wire grp_xFGradientX_16_0_s_fu_140_n_43;
  wire grp_xFGradientX_16_0_s_fu_140_n_44;
  wire grp_xFGradientX_16_0_s_fu_140_n_45;
  wire grp_xFGradientX_16_0_s_fu_140_n_46;
  wire grp_xFGradientX_16_0_s_fu_140_n_47;
  wire grp_xFGradientX_16_0_s_fu_140_n_48;
  wire grp_xFGradientX_16_0_s_fu_140_n_49;
  wire grp_xFGradientX_16_0_s_fu_140_n_50;
  wire grp_xFGradientX_16_0_s_fu_140_n_51;
  wire grp_xFGradientX_16_0_s_fu_140_n_52;
  wire grp_xFGradientX_16_0_s_fu_140_n_53;
  wire grp_xFGradientX_16_0_s_fu_140_n_54;
  wire grp_xFGradientX_16_0_s_fu_140_n_55;
  wire grp_xFGradientX_16_0_s_fu_140_n_56;
  wire grp_xFGradientY_16_0_s_fu_153_n_16;
  wire grp_xFGradientY_16_0_s_fu_153_n_17;
  wire grp_xFGradientY_16_0_s_fu_153_n_18;
  wire grp_xFGradientY_16_0_s_fu_153_n_19;
  wire grp_xFGradientY_16_0_s_fu_153_n_20;
  wire grp_xFGradientY_16_0_s_fu_153_n_21;
  wire grp_xFGradientY_16_0_s_fu_153_n_22;
  wire grp_xFGradientY_16_0_s_fu_153_n_23;
  wire grp_xFGradientY_16_0_s_fu_153_n_24;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready;
  wire grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg;
  wire [1:0]i_4_fu_194_p2;
  wire i_fu_760;
  wire i_fu_761;
  wire \i_fu_76_reg_n_9_[0] ;
  wire \i_fu_76_reg_n_9_[1] ;
  wire icmp_ln466_fu_188_p2;
  wire \icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4_n_9 ;
  wire \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 ;
  wire [3:3]p_0_in;
  wire [4:4]q_1_fu_679_p2;
  wire [1:0]q_fu_80;
  wire [7:0]ref_tmp1_reg_775;
  wire [7:0]ref_tmp_reg_770;
  wire \ref_tmp_reg_770_reg[0]_0 ;
  wire \ref_tmp_reg_770_reg[7]_0 ;
  wire [8:8]temp_g_2_reg_364;
  wire [7:2]trunc_ln162_reg_369;
  wire [7:0]trunc_ln467_reg_754;
  wire [7:0]\trunc_ln467_reg_754_reg[7]_0 ;
  wire [7:0]trunc_ln469_reg_743;
  wire [7:0]\trunc_ln469_reg_743_reg[7]_0 ;
  wire [7:0]trunc_ln470_reg_749;
  wire [7:0]\trunc_ln470_reg_749_reg[7]_0 ;
  wire [7:0]trunc_ln472_reg_765;
  wire [7:0]\trunc_ln472_reg_765_reg[7]_0 ;
  wire [7:0]trunc_ln475_reg_760;
  wire [7:0]\trunc_ln475_reg_760_reg[7]_0 ;
  wire [6:0]vb0_val_int_reg;
  wire [7:0]vb0_val_read_reg_305;
  wire [7:0]vb0_val_read_reg_305_pp0_iter1_reg;
  wire [7:0]vt0_val_int_reg;

  FDRE \GradientValuesX_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \GradientValuesX_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\GradientValuesX_fu_72_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \GradientValuesY_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(GradientValuesY_fu_68),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\GradientValuesY_fu_68_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_fu_760),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter4_reg_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init_27 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(GradientValuesY_fu_68),
        .\GradientValuesX_fu_72_reg[7] (\GradientValuesX_fu_72_reg[7]_1 ),
        .\GradientValuesY_fu_68_reg[7] (\GradientValuesY_fu_68_reg[7]_1 ),
        .Q(Q),
        .SS(SS),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[7] (ap_loop_exit_ready_pp0_iter5_reg),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_ready),
        .grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg(grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205_ap_start_reg),
        .i_4_fu_194_p2(i_4_fu_194_p2),
        .i_fu_760(i_fu_760),
        .\i_fu_76_reg[0] (i_fu_761),
        .icmp_ln466_fu_188_p2(icmp_ln466_fu_188_p2),
        .p_0_in(p_0_in),
        .q_1_fu_679_p2(q_1_fu_679_p2),
        .q_fu_80(q_fu_80),
        .ref_tmp1_reg_775(ref_tmp1_reg_775),
        .\ref_tmp1_reg_775_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .ref_tmp_reg_770(ref_tmp_reg_770),
        .\ref_tmp_reg_770_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}),
        .\trunc_ln469_reg_743_reg[7] (\i_fu_76_reg_n_9_[0] ),
        .\trunc_ln469_reg_743_reg[7]_0 (\i_fu_76_reg_n_9_[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFGradientX_16_0_s grp_xFGradientX_16_0_s_fu_140
       (.DI({grp_xFGradientX_16_0_s_fu_140_n_50,grp_xFGradientX_16_0_s_fu_140_n_51,grp_xFGradientX_16_0_s_fu_140_n_52}),
        .Q(trunc_ln469_reg_743),
        .S({grp_xFGradientX_16_0_s_fu_140_n_35,grp_xFGradientX_16_0_s_fu_140_n_36,grp_xFGradientX_16_0_s_fu_140_n_37}),
        .\S00_2_reg_346_reg[13]_0 (\S00_2_reg_346_reg[13] ),
        .\S00_2_reg_346_reg[15]_0 (grp_xFGradientX_16_0_s_fu_140_n_34),
        .\S00_2_reg_346_reg[15]_1 (grp_xFGradientX_16_0_s_fu_140_n_42),
        .\S00_2_reg_346_reg[15]_2 (grp_xFGradientX_16_0_s_fu_140_n_43),
        .\S00_2_reg_346_reg[15]_3 (grp_xFGradientX_16_0_s_fu_140_n_44),
        .\S00_2_reg_346_reg[15]_4 (grp_xFGradientX_16_0_s_fu_140_n_45),
        .\S00_2_reg_346_reg[15]_5 (grp_xFGradientX_16_0_s_fu_140_n_46),
        .\S00_2_reg_346_reg[15]_6 (grp_xFGradientX_16_0_s_fu_140_n_47),
        .\S00_2_reg_346_reg[15]_7 (grp_xFGradientX_16_0_s_fu_140_n_48),
        .\S00_2_reg_346_reg[15]_8 (grp_xFGradientX_16_0_s_fu_140_n_49),
        .ap_clk(ap_clk),
        .\ref_tmp_reg_770_reg[0] (\ref_tmp_reg_770_reg[0]_0 ),
        .\ref_tmp_reg_770_reg[0]_0 (\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 ),
        .temp_g_2_reg_364(temp_g_2_reg_364),
        .trunc_ln162_reg_369(trunc_ln162_reg_369),
        .\vb0_val_int_reg_reg[6]_0 (vb0_val_int_reg),
        .\vb0_val_int_reg_reg[7]_0 (trunc_ln467_reg_754),
        .vb0_val_read_reg_305(vb0_val_read_reg_305),
        .\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_0 ({grp_xFGradientX_16_0_s_fu_140_n_38,grp_xFGradientX_16_0_s_fu_140_n_39,grp_xFGradientX_16_0_s_fu_140_n_40,grp_xFGradientX_16_0_s_fu_140_n_41}),
        .\vb0_val_read_reg_305_pp0_iter1_reg_reg[6]_1 ({grp_xFGradientX_16_0_s_fu_140_n_53,grp_xFGradientX_16_0_s_fu_140_n_54,grp_xFGradientX_16_0_s_fu_140_n_55,grp_xFGradientX_16_0_s_fu_140_n_56}),
        .\vb0_val_read_reg_305_pp0_iter1_reg_reg[7]_0 ({vb0_val_read_reg_305_pp0_iter1_reg[7],vb0_val_read_reg_305_pp0_iter1_reg[0]}),
        .\vm0_val_int_reg_reg[7]_0 (trunc_ln470_reg_749),
        .vt0_val_int_reg(vt0_val_int_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xFGradientY_16_0_s grp_xFGradientY_16_0_s_fu_153
       (.DI({grp_xFGradientX_16_0_s_fu_140_n_50,grp_xFGradientX_16_0_s_fu_140_n_51,grp_xFGradientX_16_0_s_fu_140_n_52}),
        .Q(trunc_ln472_reg_765),
        .S({grp_xFGradientX_16_0_s_fu_140_n_35,grp_xFGradientX_16_0_s_fu_140_n_36,grp_xFGradientX_16_0_s_fu_140_n_37}),
        .\add_ln166_2_reg_374_reg[0]_0 (grp_xFGradientY_16_0_s_fu_153_n_24),
        .\add_ln166_2_reg_374_reg[12]_0 ({vb0_val_read_reg_305_pp0_iter1_reg[7],vb0_val_read_reg_305_pp0_iter1_reg[0]}),
        .\add_ln166_2_reg_374_reg[8]_0 ({grp_xFGradientX_16_0_s_fu_140_n_53,grp_xFGradientX_16_0_s_fu_140_n_54,grp_xFGradientX_16_0_s_fu_140_n_55,grp_xFGradientX_16_0_s_fu_140_n_56}),
        .\add_ln166_2_reg_374_reg[8]_1 ({grp_xFGradientX_16_0_s_fu_140_n_38,grp_xFGradientX_16_0_s_fu_140_n_39,grp_xFGradientX_16_0_s_fu_140_n_40,grp_xFGradientX_16_0_s_fu_140_n_41}),
        .\add_ln168_3_reg_359_reg[7]_0 (vb0_val_int_reg),
        .\add_ln168_reg_379_reg[1]_0 (grp_xFGradientY_16_0_s_fu_153_n_23),
        .\add_ln168_reg_379_reg[2]_0 (grp_xFGradientY_16_0_s_fu_153_n_22),
        .\add_ln168_reg_379_reg[3]_0 (grp_xFGradientY_16_0_s_fu_153_n_21),
        .\add_ln168_reg_379_reg[4]_0 (grp_xFGradientY_16_0_s_fu_153_n_20),
        .\add_ln168_reg_379_reg[5]_0 (grp_xFGradientY_16_0_s_fu_153_n_19),
        .\add_ln168_reg_379_reg[6]_0 (grp_xFGradientY_16_0_s_fu_153_n_18),
        .\add_ln168_reg_379_reg[7]_0 (grp_xFGradientY_16_0_s_fu_153_n_17),
        .ap_clk(ap_clk),
        .\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0 (grp_xFGradientY_16_0_s_fu_153_n_16),
        .\ref_tmp1_reg_775_reg[0] (\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 ),
        .\temp_g_2_reg_364_reg[8]_0 (temp_g_2_reg_364),
        .\trunc_ln162_reg_369_reg[7]_0 (trunc_ln162_reg_369),
        .vb0_val_read_reg_305(vb0_val_read_reg_305),
        .vt0_val_int_reg(vt0_val_int_reg),
        .\vt1_val_int_reg_reg[7]_0 (trunc_ln475_reg_760));
  FDRE \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_4_fu_194_p2[0]),
        .Q(\i_fu_76_reg_n_9_[0] ),
        .R(1'b0));
  FDRE \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_4_fu_194_p2[1]),
        .Q(\i_fu_76_reg_n_9_[1] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/icmp_ln466_reg_739_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Scharr_0_16_0_2160_3840_1_2_2_2_U0/grp_xFScharrFilterKernel_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_s_fu_46/grp_xFScharrFilterKernel_Pipeline_VITIS_LOOP_466_2_fu_205/icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln466_fu_188_p2),
        .Q(\icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4_n_9 ));
  FDRE \icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln466_reg_739_pp0_iter3_reg_reg[0]_srl4_n_9 ),
        .Q(\icmp_ln466_reg_739_pp0_iter4_reg_reg[0]__0_0 ),
        .R(1'b0));
  FDRE \q_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(p_0_in),
        .Q(q_fu_80[0]),
        .R(1'b0));
  FDRE \q_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(q_1_fu_679_p2),
        .Q(q_fu_80[1]),
        .R(1'b0));
  FDSE \ref_tmp1_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_24),
        .Q(ref_tmp1_reg_775[0]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[1] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_23),
        .Q(ref_tmp1_reg_775[1]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[2] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_22),
        .Q(ref_tmp1_reg_775[2]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[3] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_21),
        .Q(ref_tmp1_reg_775[3]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[4] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_20),
        .Q(ref_tmp1_reg_775[4]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[5] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_19),
        .Q(ref_tmp1_reg_775[5]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[6] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_18),
        .Q(ref_tmp1_reg_775[6]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp1_reg_775_reg[7] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientY_16_0_s_fu_153_n_17),
        .Q(ref_tmp1_reg_775[7]),
        .S(grp_xFGradientY_16_0_s_fu_153_n_16));
  FDSE \ref_tmp_reg_770_reg[0] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_49),
        .Q(ref_tmp_reg_770[0]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[1] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_48),
        .Q(ref_tmp_reg_770[1]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_47),
        .Q(ref_tmp_reg_770[2]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_46),
        .Q(ref_tmp_reg_770[3]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_45),
        .Q(ref_tmp_reg_770[4]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[5] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_44),
        .Q(ref_tmp_reg_770[5]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[6] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_43),
        .Q(ref_tmp_reg_770[6]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDSE \ref_tmp_reg_770_reg[7] 
       (.C(ap_clk),
        .CE(\ref_tmp_reg_770_reg[7]_0 ),
        .D(grp_xFGradientX_16_0_s_fu_140_n_42),
        .Q(ref_tmp_reg_770[7]),
        .S(grp_xFGradientX_16_0_s_fu_140_n_34));
  FDRE \trunc_ln467_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [0]),
        .Q(trunc_ln467_reg_754[0]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [1]),
        .Q(trunc_ln467_reg_754[1]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [2]),
        .Q(trunc_ln467_reg_754[2]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [3]),
        .Q(trunc_ln467_reg_754[3]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [4]),
        .Q(trunc_ln467_reg_754[4]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [5]),
        .Q(trunc_ln467_reg_754[5]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [6]),
        .Q(trunc_ln467_reg_754[6]),
        .R(1'b0));
  FDRE \trunc_ln467_reg_754_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln467_reg_754_reg[7]_0 [7]),
        .Q(trunc_ln467_reg_754[7]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [0]),
        .Q(trunc_ln469_reg_743[0]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [1]),
        .Q(trunc_ln469_reg_743[1]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [2]),
        .Q(trunc_ln469_reg_743[2]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [3]),
        .Q(trunc_ln469_reg_743[3]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [4]),
        .Q(trunc_ln469_reg_743[4]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [5]),
        .Q(trunc_ln469_reg_743[5]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [6]),
        .Q(trunc_ln469_reg_743[6]),
        .R(1'b0));
  FDRE \trunc_ln469_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln469_reg_743_reg[7]_0 [7]),
        .Q(trunc_ln469_reg_743[7]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [0]),
        .Q(trunc_ln470_reg_749[0]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [1]),
        .Q(trunc_ln470_reg_749[1]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [2]),
        .Q(trunc_ln470_reg_749[2]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [3]),
        .Q(trunc_ln470_reg_749[3]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [4]),
        .Q(trunc_ln470_reg_749[4]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [5]),
        .Q(trunc_ln470_reg_749[5]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [6]),
        .Q(trunc_ln470_reg_749[6]),
        .R(1'b0));
  FDRE \trunc_ln470_reg_749_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln470_reg_749_reg[7]_0 [7]),
        .Q(trunc_ln470_reg_749[7]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [0]),
        .Q(trunc_ln472_reg_765[0]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [1]),
        .Q(trunc_ln472_reg_765[1]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [2]),
        .Q(trunc_ln472_reg_765[2]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [3]),
        .Q(trunc_ln472_reg_765[3]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [4]),
        .Q(trunc_ln472_reg_765[4]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [5]),
        .Q(trunc_ln472_reg_765[5]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [6]),
        .Q(trunc_ln472_reg_765[6]),
        .R(1'b0));
  FDRE \trunc_ln472_reg_765_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln472_reg_765_reg[7]_0 [7]),
        .Q(trunc_ln472_reg_765[7]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [0]),
        .Q(trunc_ln475_reg_760[0]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [1]),
        .Q(trunc_ln475_reg_760[1]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [2]),
        .Q(trunc_ln475_reg_760[2]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [3]),
        .Q(trunc_ln475_reg_760[3]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [4]),
        .Q(trunc_ln475_reg_760[4]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [5]),
        .Q(trunc_ln475_reg_760[5]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [6]),
        .Q(trunc_ln475_reg_760[6]),
        .R(1'b0));
  FDRE \trunc_ln475_reg_760_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_761),
        .D(\trunc_ln475_reg_760_reg[7]_0 [7]),
        .Q(trunc_ln475_reg_760[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi
   (ap_enable_reg_pp0_iter1_reg_0,
    axi_last_reg_194,
    ap_enable_reg_pp0_iter1_reg_1,
    D,
    \ap_CS_fsm_reg[1] ,
    DI,
    icmp_ln106_fu_149_p2_carry__1_0,
    icmp_ln106_fu_149_p2_carry__2_0,
    icmp_ln106_fu_149_p2_carry__2_1,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    SS,
    ap_clk,
    ap_rst_n,
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    \j_fu_72_reg[0]_0 ,
    Q,
    dst_1_data_empty_n,
    clear,
    CO,
    out,
    icmp_ln111_fu_161_p2_carry__1_0,
    icmp_ln111_1_fu_167_p2_carry_0,
    icmp_ln111_1_fu_167_p2_carry_1);
  output ap_enable_reg_pp0_iter1_reg_0;
  output axi_last_reg_194;
  output ap_enable_reg_pp0_iter1_reg_1;
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  input [1:0]DI;
  input [1:0]icmp_ln106_fu_149_p2_carry__1_0;
  input [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  input [3:0]icmp_ln106_fu_149_p2_carry__2_1;
  input [3:0]ap_loop_init_int_reg;
  input [3:0]ap_loop_init_int_reg_0;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input \j_fu_72_reg[0]_0 ;
  input [1:0]Q;
  input dst_1_data_empty_n;
  input clear;
  input [0:0]CO;
  input [11:0]out;
  input [31:0]icmp_ln111_fu_161_p2_carry__1_0;
  input [11:0]icmp_ln111_1_fu_167_p2_carry_0;
  input [11:0]icmp_ln111_1_fu_167_p2_carry_1;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_9;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire [3:0]ap_loop_init_int_reg;
  wire [3:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire axi_last_reg_194;
  wire \axi_last_reg_194[0]_i_1_n_9 ;
  wire clear;
  wire dst_1_data_empty_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire icmp_ln106_fu_149_p2;
  wire icmp_ln106_fu_149_p2_carry__0_n_10;
  wire icmp_ln106_fu_149_p2_carry__0_n_11;
  wire icmp_ln106_fu_149_p2_carry__0_n_12;
  wire icmp_ln106_fu_149_p2_carry__0_n_9;
  wire [1:0]icmp_ln106_fu_149_p2_carry__1_0;
  wire icmp_ln106_fu_149_p2_carry__1_n_10;
  wire icmp_ln106_fu_149_p2_carry__1_n_11;
  wire icmp_ln106_fu_149_p2_carry__1_n_12;
  wire icmp_ln106_fu_149_p2_carry__1_n_9;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2_1;
  wire icmp_ln106_fu_149_p2_carry__2_n_10;
  wire icmp_ln106_fu_149_p2_carry__2_n_11;
  wire icmp_ln106_fu_149_p2_carry__2_n_12;
  wire icmp_ln106_fu_149_p2_carry_n_10;
  wire icmp_ln106_fu_149_p2_carry_n_11;
  wire icmp_ln106_fu_149_p2_carry_n_12;
  wire icmp_ln106_fu_149_p2_carry_n_9;
  wire icmp_ln111_1_fu_167_p2;
  wire [11:0]icmp_ln111_1_fu_167_p2_carry_0;
  wire [11:0]icmp_ln111_1_fu_167_p2_carry_1;
  wire icmp_ln111_1_fu_167_p2_carry_i_1_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_i_2_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_i_3_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_i_4_n_9;
  wire icmp_ln111_1_fu_167_p2_carry_n_10;
  wire icmp_ln111_1_fu_167_p2_carry_n_11;
  wire icmp_ln111_1_fu_167_p2_carry_n_12;
  wire icmp_ln111_fu_161_p2;
  wire icmp_ln111_fu_161_p2_carry__0_i_1_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_i_2_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_i_3_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_i_4_n_9;
  wire icmp_ln111_fu_161_p2_carry__0_n_10;
  wire icmp_ln111_fu_161_p2_carry__0_n_11;
  wire icmp_ln111_fu_161_p2_carry__0_n_12;
  wire icmp_ln111_fu_161_p2_carry__0_n_9;
  wire [31:0]icmp_ln111_fu_161_p2_carry__1_0;
  wire icmp_ln111_fu_161_p2_carry__1_i_1_n_9;
  wire icmp_ln111_fu_161_p2_carry__1_i_2_n_9;
  wire icmp_ln111_fu_161_p2_carry__1_i_3_n_9;
  wire icmp_ln111_fu_161_p2_carry__1_n_11;
  wire icmp_ln111_fu_161_p2_carry__1_n_12;
  wire icmp_ln111_fu_161_p2_carry_n_10;
  wire icmp_ln111_fu_161_p2_carry_n_11;
  wire icmp_ln111_fu_161_p2_carry_n_12;
  wire icmp_ln111_fu_161_p2_carry_n_9;
  wire [11:0]j_2_fu_155_p2;
  wire j_fu_72;
  wire \j_fu_72_reg[0]_0 ;
  wire \j_fu_72_reg_n_9_[0] ;
  wire \j_fu_72_reg_n_9_[10] ;
  wire \j_fu_72_reg_n_9_[11] ;
  wire \j_fu_72_reg_n_9_[1] ;
  wire \j_fu_72_reg_n_9_[2] ;
  wire \j_fu_72_reg_n_9_[3] ;
  wire \j_fu_72_reg_n_9_[4] ;
  wire \j_fu_72_reg_n_9_[5] ;
  wire \j_fu_72_reg_n_9_[6] ;
  wire \j_fu_72_reg_n_9_[7] ;
  wire \j_fu_72_reg_n_9_[8] ;
  wire \j_fu_72_reg_n_9_[9] ;
  wire [11:0]out;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln106_fu_149_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_1_fu_167_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_fu_161_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_fu_161_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln111_fu_161_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln111_fu_161_p2_carry__1_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\j_fu_72_reg[0]_0 ),
        .I2(Q[1]),
        .I3(dst_1_data_empty_n),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT5 #(
    .INIT(32'h8C808080)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_rst_n),
        .I2(flow_control_loop_pipe_sequential_init_U_n_9),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(icmp_ln106_fu_149_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_9));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_9),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \axi_last_reg_194[0]_i_1 
       (.I0(icmp_ln111_fu_161_p2),
        .I1(icmp_ln111_1_fu_167_p2),
        .I2(icmp_ln106_fu_149_p2),
        .I3(flow_control_loop_pipe_sequential_init_U_n_9),
        .I4(axi_last_reg_194),
        .O(\axi_last_reg_194[0]_i_1_n_9 ));
  FDRE \axi_last_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_reg_194[0]_i_1_n_9 ),
        .Q(axi_last_reg_194),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln106_fu_149_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_10),
        .SS(SS),
        .\ap_CS_fsm_reg[2] (CO),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_done_cache_reg_1(\j_fu_72_reg[0]_0 ),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_9),
        .ap_rst_n(ap_rst_n),
        .clear(clear),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}),
        .icmp_ln111_fu_161_p2_carry(icmp_ln111_fu_161_p2_carry__1_0[11:0]),
        .\j_fu_72_reg[11] (j_2_fu_155_p2),
        .\j_fu_72_reg[11]_0 ({\j_fu_72_reg_n_9_[11] ,\j_fu_72_reg_n_9_[10] ,\j_fu_72_reg_n_9_[9] ,\j_fu_72_reg_n_9_[8] ,\j_fu_72_reg_n_9_[7] ,\j_fu_72_reg_n_9_[6] ,\j_fu_72_reg_n_9_[5] ,\j_fu_72_reg_n_9_[4] ,\j_fu_72_reg_n_9_[3] ,\j_fu_72_reg_n_9_[2] ,\j_fu_72_reg_n_9_[1] ,\j_fu_72_reg_n_9_[0] }),
        .\j_fu_72_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}),
        .out(out),
        .\sub_reg_164_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}));
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1
       (.I0(ap_done_reg1),
        .I1(CO),
        .I2(Q[0]),
        .I3(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln106_fu_149_p2_carry_n_9,icmp_ln106_fu_149_p2_carry_n_10,icmp_ln106_fu_149_p2_carry_n_11,icmp_ln106_fu_149_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}),
        .O(NLW_icmp_ln106_fu_149_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry__0
       (.CI(icmp_ln106_fu_149_p2_carry_n_9),
        .CO({icmp_ln106_fu_149_p2_carry__0_n_9,icmp_ln106_fu_149_p2_carry__0_n_10,icmp_ln106_fu_149_p2_carry__0_n_11,icmp_ln106_fu_149_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .O(NLW_icmp_ln106_fu_149_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln106_fu_149_p2_carry__1_0,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry__1
       (.CI(icmp_ln106_fu_149_p2_carry__0_n_9),
        .CO({icmp_ln106_fu_149_p2_carry__1_n_9,icmp_ln106_fu_149_p2_carry__1_n_10,icmp_ln106_fu_149_p2_carry__1_n_11,icmp_ln106_fu_149_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln106_fu_149_p2_carry__2_0),
        .O(NLW_icmp_ln106_fu_149_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln106_fu_149_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln106_fu_149_p2_carry__2
       (.CI(icmp_ln106_fu_149_p2_carry__1_n_9),
        .CO({icmp_ln106_fu_149_p2,icmp_ln106_fu_149_p2_carry__2_n_10,icmp_ln106_fu_149_p2_carry__2_n_11,icmp_ln106_fu_149_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(ap_loop_init_int_reg),
        .O(NLW_icmp_ln106_fu_149_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(ap_loop_init_int_reg_0));
  CARRY4 icmp_ln111_1_fu_167_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln111_1_fu_167_p2,icmp_ln111_1_fu_167_p2_carry_n_10,icmp_ln111_1_fu_167_p2_carry_n_11,icmp_ln111_1_fu_167_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_1_fu_167_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln111_1_fu_167_p2_carry_i_1_n_9,icmp_ln111_1_fu_167_p2_carry_i_2_n_9,icmp_ln111_1_fu_167_p2_carry_i_3_n_9,icmp_ln111_1_fu_167_p2_carry_i_4_n_9}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_1_fu_167_p2_carry_i_1
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[10]),
        .I1(icmp_ln111_1_fu_167_p2_carry_1[10]),
        .I2(icmp_ln111_1_fu_167_p2_carry_0[9]),
        .I3(icmp_ln111_1_fu_167_p2_carry_1[9]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[11]),
        .I5(icmp_ln111_1_fu_167_p2_carry_0[11]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_1_n_9));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_1_fu_167_p2_carry_i_2
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[6]),
        .I1(icmp_ln111_1_fu_167_p2_carry_1[6]),
        .I2(icmp_ln111_1_fu_167_p2_carry_0[7]),
        .I3(icmp_ln111_1_fu_167_p2_carry_1[7]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[8]),
        .I5(icmp_ln111_1_fu_167_p2_carry_0[8]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_2_n_9));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_1_fu_167_p2_carry_i_3
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[3]),
        .I1(icmp_ln111_1_fu_167_p2_carry_1[3]),
        .I2(icmp_ln111_1_fu_167_p2_carry_0[4]),
        .I3(icmp_ln111_1_fu_167_p2_carry_1[4]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[5]),
        .I5(icmp_ln111_1_fu_167_p2_carry_0[5]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_3_n_9));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln111_1_fu_167_p2_carry_i_4
       (.I0(icmp_ln111_1_fu_167_p2_carry_0[0]),
        .I1(icmp_ln111_1_fu_167_p2_carry_1[0]),
        .I2(icmp_ln111_1_fu_167_p2_carry_0[1]),
        .I3(icmp_ln111_1_fu_167_p2_carry_1[1]),
        .I4(icmp_ln111_1_fu_167_p2_carry_1[2]),
        .I5(icmp_ln111_1_fu_167_p2_carry_0[2]),
        .O(icmp_ln111_1_fu_167_p2_carry_i_4_n_9));
  CARRY4 icmp_ln111_fu_161_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln111_fu_161_p2_carry_n_9,icmp_ln111_fu_161_p2_carry_n_10,icmp_ln111_fu_161_p2_carry_n_11,icmp_ln111_fu_161_p2_carry_n_12}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_fu_161_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}));
  CARRY4 icmp_ln111_fu_161_p2_carry__0
       (.CI(icmp_ln111_fu_161_p2_carry_n_9),
        .CO({icmp_ln111_fu_161_p2_carry__0_n_9,icmp_ln111_fu_161_p2_carry__0_n_10,icmp_ln111_fu_161_p2_carry__0_n_11,icmp_ln111_fu_161_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_fu_161_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln111_fu_161_p2_carry__0_i_1_n_9,icmp_ln111_fu_161_p2_carry__0_i_2_n_9,icmp_ln111_fu_161_p2_carry__0_i_3_n_9,icmp_ln111_fu_161_p2_carry__0_i_4_n_9}));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_1
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[22]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[21]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[23]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_1_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_2
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[19]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[18]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[20]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_2_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_3
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[16]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[15]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[17]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_3_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__0_i_4
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[13]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[12]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[14]),
        .O(icmp_ln111_fu_161_p2_carry__0_i_4_n_9));
  CARRY4 icmp_ln111_fu_161_p2_carry__1
       (.CI(icmp_ln111_fu_161_p2_carry__0_n_9),
        .CO({NLW_icmp_ln111_fu_161_p2_carry__1_CO_UNCONNECTED[3],icmp_ln111_fu_161_p2,icmp_ln111_fu_161_p2_carry__1_n_11,icmp_ln111_fu_161_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln111_fu_161_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln111_fu_161_p2_carry__1_i_1_n_9,icmp_ln111_fu_161_p2_carry__1_i_2_n_9,icmp_ln111_fu_161_p2_carry__1_i_3_n_9}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln111_fu_161_p2_carry__1_i_1
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[30]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[31]),
        .O(icmp_ln111_fu_161_p2_carry__1_i_1_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__1_i_2
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[28]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[27]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[29]),
        .O(icmp_ln111_fu_161_p2_carry__1_i_2_n_9));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln111_fu_161_p2_carry__1_i_3
       (.I0(icmp_ln111_fu_161_p2_carry__1_0[25]),
        .I1(icmp_ln111_fu_161_p2_carry__1_0[24]),
        .I2(icmp_ln111_fu_161_p2_carry__1_0[26]),
        .O(icmp_ln111_fu_161_p2_carry__1_i_3_n_9));
  LUT6 #(
    .INIT(64'hA222222200000000)) 
    \j_fu_72[11]_i_2 
       (.I0(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\j_fu_72_reg[0]_0 ),
        .I3(Q[1]),
        .I4(dst_1_data_empty_n),
        .I5(icmp_ln106_fu_149_p2),
        .O(j_fu_72));
  FDRE \j_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[0]),
        .Q(\j_fu_72_reg_n_9_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[10]),
        .Q(\j_fu_72_reg_n_9_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[11]),
        .Q(\j_fu_72_reg_n_9_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[1]),
        .Q(\j_fu_72_reg_n_9_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[2]),
        .Q(\j_fu_72_reg_n_9_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[3]),
        .Q(\j_fu_72_reg_n_9_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[4]),
        .Q(\j_fu_72_reg_n_9_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[5]),
        .Q(\j_fu_72_reg_n_9_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[6]),
        .Q(\j_fu_72_reg_n_9_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[7]),
        .Q(\j_fu_72_reg_n_9_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[8]),
        .Q(\j_fu_72_reg_n_9_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \j_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_72),
        .D(j_2_fu_155_p2[9]),
        .Q(\j_fu_72_reg_n_9_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xfMat2axis_8_0_2160_3840_1_s
   (img_out_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1,
    \B_V_data_1_state_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    E,
    \B_V_data_1_state_reg[0]_1 ,
    \B_V_data_1_state_reg[0]_2 ,
    empty_n_reg,
    empty_n_reg_0,
    \B_V_data_1_state_reg[0]_3 ,
    B_V_data_1_sel_wr01_out,
    \ap_CS_fsm_reg[2]_0 ,
    \i_fu_62_reg[11]_0 ,
    img_out_TLAST,
    img_out_TDATA,
    SS,
    ap_clk,
    DI,
    icmp_ln106_fu_149_p2_carry__1,
    icmp_ln106_fu_149_p2_carry__2,
    icmp_ln106_fu_149_p2_carry__2_0,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    D,
    out,
    S,
    \sub_reg_164_reg[8]_0 ,
    \sub_reg_164_reg[12]_0 ,
    \sub_reg_164_reg[16]_0 ,
    \sub_reg_164_reg[20]_0 ,
    \sub_reg_164_reg[24]_0 ,
    \sub_reg_164_reg[28]_0 ,
    \sub_reg_164_reg[31]_0 ,
    \sub13_reg_169_reg[0]_0 ,
    icmp_ln104_fu_131_p2_carry__0_0,
    \sub13_reg_169_reg[4]_0 ,
    \sub13_reg_169_reg[8]_0 ,
    \sub13_reg_169_reg[11]_0 ,
    icmp_ln104_fu_131_p2_carry__0_1,
    icmp_ln104_fu_131_p2_carry__1_0,
    icmp_ln104_fu_131_p2_carry__1_1,
    icmp_ln104_fu_131_p2_carry__2_0,
    icmp_ln104_fu_131_p2_carry__2_1,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    ap_rst_n,
    p_dst_rows_channel_empty_n,
    Q,
    in_mat_cols_c15_channel_empty_n,
    img_out_TREADY,
    dst_1_rows_channel_empty_n,
    push,
    dst_1_cols_channel_empty_n,
    push_0,
    dst_1_data_empty_n,
    \B_V_data_1_payload_B_reg[7] );
  output img_out_TREADY_int_regslice;
  output ap_enable_reg_pp0_iter1;
  output \B_V_data_1_state_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output [0:0]E;
  output \B_V_data_1_state_reg[0]_1 ;
  output [0:0]\B_V_data_1_state_reg[0]_2 ;
  output empty_n_reg;
  output empty_n_reg_0;
  output \B_V_data_1_state_reg[0]_3 ;
  output B_V_data_1_sel_wr01_out;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [11:0]\i_fu_62_reg[11]_0 ;
  output [0:0]img_out_TLAST;
  output [7:0]img_out_TDATA;
  input [0:0]SS;
  input ap_clk;
  input [1:0]DI;
  input [1:0]icmp_ln106_fu_149_p2_carry__1;
  input [3:0]icmp_ln106_fu_149_p2_carry__2;
  input [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  input [3:0]ap_loop_init_int_reg;
  input [3:0]ap_loop_init_int_reg_0;
  input [0:0]D;
  input [30:0]out;
  input [3:0]S;
  input [3:0]\sub_reg_164_reg[8]_0 ;
  input [3:0]\sub_reg_164_reg[12]_0 ;
  input [3:0]\sub_reg_164_reg[16]_0 ;
  input [3:0]\sub_reg_164_reg[20]_0 ;
  input [3:0]\sub_reg_164_reg[24]_0 ;
  input [3:0]\sub_reg_164_reg[28]_0 ;
  input [2:0]\sub_reg_164_reg[31]_0 ;
  input [0:0]\sub13_reg_169_reg[0]_0 ;
  input [11:0]icmp_ln104_fu_131_p2_carry__0_0;
  input [3:0]\sub13_reg_169_reg[4]_0 ;
  input [3:0]\sub13_reg_169_reg[8]_0 ;
  input [2:0]\sub13_reg_169_reg[11]_0 ;
  input [3:0]icmp_ln104_fu_131_p2_carry__0_1;
  input [3:0]icmp_ln104_fu_131_p2_carry__1_0;
  input [1:0]icmp_ln104_fu_131_p2_carry__1_1;
  input [3:0]icmp_ln104_fu_131_p2_carry__2_0;
  input [3:0]icmp_ln104_fu_131_p2_carry__2_1;
  input [3:0]\ap_CS_fsm_reg[3]_0 ;
  input [3:0]\ap_CS_fsm_reg[3]_1 ;
  input ap_rst_n;
  input p_dst_rows_channel_empty_n;
  input [0:0]Q;
  input in_mat_cols_c15_channel_empty_n;
  input img_out_TREADY;
  input dst_1_rows_channel_empty_n;
  input push;
  input dst_1_cols_channel_empty_n;
  input push_0;
  input dst_1_data_empty_n;
  input [7:0]\B_V_data_1_payload_B_reg[7] ;

  wire [7:0]\B_V_data_1_payload_B_reg[7] ;
  wire B_V_data_1_sel_wr01_out;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [0:0]\B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[0]_3 ;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [3:0]\ap_CS_fsm_reg[3]_0 ;
  wire [3:0]\ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg_n_9_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [3:0]ap_loop_init_int_reg;
  wire [3:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire axi_last_reg_194;
  wire dst_1_cols_channel_empty_n;
  wire dst_1_data_empty_n;
  wire dst_1_rows_channel_empty_n;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  wire grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_n_14;
  wire [11:0]i_1_reg_174;
  wire \i_fu_62[0]_i_3_n_9 ;
  wire \i_fu_62_reg[0]_i_2_n_10 ;
  wire \i_fu_62_reg[0]_i_2_n_11 ;
  wire \i_fu_62_reg[0]_i_2_n_12 ;
  wire \i_fu_62_reg[0]_i_2_n_13 ;
  wire \i_fu_62_reg[0]_i_2_n_14 ;
  wire \i_fu_62_reg[0]_i_2_n_15 ;
  wire \i_fu_62_reg[0]_i_2_n_16 ;
  wire \i_fu_62_reg[0]_i_2_n_9 ;
  wire [11:0]\i_fu_62_reg[11]_0 ;
  wire \i_fu_62_reg[4]_i_1_n_10 ;
  wire \i_fu_62_reg[4]_i_1_n_11 ;
  wire \i_fu_62_reg[4]_i_1_n_12 ;
  wire \i_fu_62_reg[4]_i_1_n_13 ;
  wire \i_fu_62_reg[4]_i_1_n_14 ;
  wire \i_fu_62_reg[4]_i_1_n_15 ;
  wire \i_fu_62_reg[4]_i_1_n_16 ;
  wire \i_fu_62_reg[4]_i_1_n_9 ;
  wire \i_fu_62_reg[8]_i_1_n_10 ;
  wire \i_fu_62_reg[8]_i_1_n_11 ;
  wire \i_fu_62_reg[8]_i_1_n_12 ;
  wire \i_fu_62_reg[8]_i_1_n_13 ;
  wire \i_fu_62_reg[8]_i_1_n_14 ;
  wire \i_fu_62_reg[8]_i_1_n_15 ;
  wire \i_fu_62_reg[8]_i_1_n_16 ;
  wire icmp_ln104_fu_131_p2;
  wire [11:0]icmp_ln104_fu_131_p2_carry__0_0;
  wire [3:0]icmp_ln104_fu_131_p2_carry__0_1;
  wire icmp_ln104_fu_131_p2_carry__0_i_7_n_9;
  wire icmp_ln104_fu_131_p2_carry__0_i_8_n_9;
  wire icmp_ln104_fu_131_p2_carry__0_n_10;
  wire icmp_ln104_fu_131_p2_carry__0_n_11;
  wire icmp_ln104_fu_131_p2_carry__0_n_12;
  wire icmp_ln104_fu_131_p2_carry__0_n_9;
  wire [3:0]icmp_ln104_fu_131_p2_carry__1_0;
  wire [1:0]icmp_ln104_fu_131_p2_carry__1_1;
  wire icmp_ln104_fu_131_p2_carry__1_n_10;
  wire icmp_ln104_fu_131_p2_carry__1_n_11;
  wire icmp_ln104_fu_131_p2_carry__1_n_12;
  wire icmp_ln104_fu_131_p2_carry__1_n_9;
  wire [3:0]icmp_ln104_fu_131_p2_carry__2_0;
  wire [3:0]icmp_ln104_fu_131_p2_carry__2_1;
  wire icmp_ln104_fu_131_p2_carry__2_n_10;
  wire icmp_ln104_fu_131_p2_carry__2_n_11;
  wire icmp_ln104_fu_131_p2_carry__2_n_12;
  wire icmp_ln104_fu_131_p2_carry_i_5_n_9;
  wire icmp_ln104_fu_131_p2_carry_i_6_n_9;
  wire icmp_ln104_fu_131_p2_carry_i_7_n_9;
  wire icmp_ln104_fu_131_p2_carry_i_8_n_9;
  wire icmp_ln104_fu_131_p2_carry_n_10;
  wire icmp_ln104_fu_131_p2_carry_n_11;
  wire icmp_ln104_fu_131_p2_carry_n_12;
  wire icmp_ln104_fu_131_p2_carry_n_9;
  wire [1:0]icmp_ln106_fu_149_p2_carry__1;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2;
  wire [3:0]icmp_ln106_fu_149_p2_carry__2_0;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire in_mat_cols_c15_channel_empty_n;
  wire [30:0]out;
  wire p_dst_rows_channel_empty_n;
  wire push;
  wire push_0;
  wire [11:1]sub13_fu_112_p2;
  wire sub13_fu_112_p2_carry__0_n_10;
  wire sub13_fu_112_p2_carry__0_n_11;
  wire sub13_fu_112_p2_carry__0_n_12;
  wire sub13_fu_112_p2_carry__0_n_9;
  wire sub13_fu_112_p2_carry__1_n_11;
  wire sub13_fu_112_p2_carry__1_n_12;
  wire sub13_fu_112_p2_carry_n_10;
  wire sub13_fu_112_p2_carry_n_11;
  wire sub13_fu_112_p2_carry_n_12;
  wire sub13_fu_112_p2_carry_n_9;
  wire [11:0]sub13_reg_169;
  wire [0:0]\sub13_reg_169_reg[0]_0 ;
  wire [2:0]\sub13_reg_169_reg[11]_0 ;
  wire [3:0]\sub13_reg_169_reg[4]_0 ;
  wire [3:0]\sub13_reg_169_reg[8]_0 ;
  wire [31:1]sub_fu_106_p2;
  wire sub_fu_106_p2_carry__0_n_10;
  wire sub_fu_106_p2_carry__0_n_11;
  wire sub_fu_106_p2_carry__0_n_12;
  wire sub_fu_106_p2_carry__0_n_9;
  wire sub_fu_106_p2_carry__1_n_10;
  wire sub_fu_106_p2_carry__1_n_11;
  wire sub_fu_106_p2_carry__1_n_12;
  wire sub_fu_106_p2_carry__1_n_9;
  wire sub_fu_106_p2_carry__2_n_10;
  wire sub_fu_106_p2_carry__2_n_11;
  wire sub_fu_106_p2_carry__2_n_12;
  wire sub_fu_106_p2_carry__2_n_9;
  wire sub_fu_106_p2_carry__3_n_10;
  wire sub_fu_106_p2_carry__3_n_11;
  wire sub_fu_106_p2_carry__3_n_12;
  wire sub_fu_106_p2_carry__3_n_9;
  wire sub_fu_106_p2_carry__4_n_10;
  wire sub_fu_106_p2_carry__4_n_11;
  wire sub_fu_106_p2_carry__4_n_12;
  wire sub_fu_106_p2_carry__4_n_9;
  wire sub_fu_106_p2_carry__5_n_10;
  wire sub_fu_106_p2_carry__5_n_11;
  wire sub_fu_106_p2_carry__5_n_12;
  wire sub_fu_106_p2_carry__5_n_9;
  wire sub_fu_106_p2_carry__6_n_11;
  wire sub_fu_106_p2_carry__6_n_12;
  wire sub_fu_106_p2_carry_n_10;
  wire sub_fu_106_p2_carry_n_11;
  wire sub_fu_106_p2_carry_n_12;
  wire sub_fu_106_p2_carry_n_9;
  wire [31:0]sub_reg_164;
  wire [3:0]\sub_reg_164_reg[12]_0 ;
  wire [3:0]\sub_reg_164_reg[16]_0 ;
  wire [3:0]\sub_reg_164_reg[20]_0 ;
  wire [3:0]\sub_reg_164_reg[24]_0 ;
  wire [3:0]\sub_reg_164_reg[28]_0 ;
  wire [2:0]\sub_reg_164_reg[31]_0 ;
  wire [3:0]\sub_reg_164_reg[8]_0 ;
  wire [3:3]\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln104_fu_131_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln104_fu_131_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln104_fu_131_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln104_fu_131_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_sub13_fu_112_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_sub13_fu_112_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sub_fu_106_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub_fu_106_p2_carry__6_O_UNCONNECTED;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_9_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78
       (.CO(icmp_ln104_fu_131_p2),
        .D(ap_NS_fsm[2:1]),
        .DI(DI),
        .Q({\ap_CS_fsm_reg[2]_0 ,ap_CS_fsm_state2}),
        .SS(SS),
        .\ap_CS_fsm_reg[1] (grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_1(B_V_data_1_sel_wr01_out),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg_0),
        .ap_rst_n(ap_rst_n),
        .axi_last_reg_194(axi_last_reg_194),
        .clear(ap_NS_fsm12_out),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .icmp_ln106_fu_149_p2_carry__1_0(icmp_ln106_fu_149_p2_carry__1),
        .icmp_ln106_fu_149_p2_carry__2_0(icmp_ln106_fu_149_p2_carry__2),
        .icmp_ln106_fu_149_p2_carry__2_1(icmp_ln106_fu_149_p2_carry__2_0),
        .icmp_ln111_1_fu_167_p2_carry_0(i_1_reg_174),
        .icmp_ln111_1_fu_167_p2_carry_1(sub13_reg_169),
        .icmp_ln111_fu_161_p2_carry__1_0(sub_reg_164),
        .\j_fu_72_reg[0]_0 (img_out_TREADY_int_regslice),
        .out(out[11:0]));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_n_14),
        .Q(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .R(SS));
  FDRE \i_1_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [0]),
        .Q(i_1_reg_174[0]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [10]),
        .Q(i_1_reg_174[10]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [11]),
        .Q(i_1_reg_174[11]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [1]),
        .Q(i_1_reg_174[1]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [2]),
        .Q(i_1_reg_174[2]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [3]),
        .Q(i_1_reg_174[3]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [4]),
        .Q(i_1_reg_174[4]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [5]),
        .Q(i_1_reg_174[5]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [6]),
        .Q(i_1_reg_174[6]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [7]),
        .Q(i_1_reg_174[7]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [8]),
        .Q(i_1_reg_174[8]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_62_reg[11]_0 [9]),
        .Q(i_1_reg_174[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_62[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln104_fu_131_p2),
        .O(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_62[0]_i_3 
       (.I0(\i_fu_62_reg[11]_0 [0]),
        .O(\i_fu_62[0]_i_3_n_9 ));
  FDRE \i_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_16 ),
        .Q(\i_fu_62_reg[11]_0 [0]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_62_reg[0]_i_2_n_9 ,\i_fu_62_reg[0]_i_2_n_10 ,\i_fu_62_reg[0]_i_2_n_11 ,\i_fu_62_reg[0]_i_2_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_62_reg[0]_i_2_n_13 ,\i_fu_62_reg[0]_i_2_n_14 ,\i_fu_62_reg[0]_i_2_n_15 ,\i_fu_62_reg[0]_i_2_n_16 }),
        .S({\i_fu_62_reg[11]_0 [3:1],\i_fu_62[0]_i_3_n_9 }));
  FDRE \i_fu_62_reg[10] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_14 ),
        .Q(\i_fu_62_reg[11]_0 [10]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[11] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_13 ),
        .Q(\i_fu_62_reg[11]_0 [11]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_15 ),
        .Q(\i_fu_62_reg[11]_0 [1]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_14 ),
        .Q(\i_fu_62_reg[11]_0 [2]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_13 ),
        .Q(\i_fu_62_reg[11]_0 [3]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_16 ),
        .Q(\i_fu_62_reg[11]_0 [4]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[4]_i_1 
       (.CI(\i_fu_62_reg[0]_i_2_n_9 ),
        .CO({\i_fu_62_reg[4]_i_1_n_9 ,\i_fu_62_reg[4]_i_1_n_10 ,\i_fu_62_reg[4]_i_1_n_11 ,\i_fu_62_reg[4]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[4]_i_1_n_13 ,\i_fu_62_reg[4]_i_1_n_14 ,\i_fu_62_reg[4]_i_1_n_15 ,\i_fu_62_reg[4]_i_1_n_16 }),
        .S(\i_fu_62_reg[11]_0 [7:4]));
  FDRE \i_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_15 ),
        .Q(\i_fu_62_reg[11]_0 [5]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_14 ),
        .Q(\i_fu_62_reg[11]_0 [6]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_13 ),
        .Q(\i_fu_62_reg[11]_0 [7]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_16 ),
        .Q(\i_fu_62_reg[11]_0 [8]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[8]_i_1 
       (.CI(\i_fu_62_reg[4]_i_1_n_9 ),
        .CO({\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_62_reg[8]_i_1_n_10 ,\i_fu_62_reg[8]_i_1_n_11 ,\i_fu_62_reg[8]_i_1_n_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[8]_i_1_n_13 ,\i_fu_62_reg[8]_i_1_n_14 ,\i_fu_62_reg[8]_i_1_n_15 ,\i_fu_62_reg[8]_i_1_n_16 }),
        .S(\i_fu_62_reg[11]_0 [11:8]));
  FDRE \i_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_15 ),
        .Q(\i_fu_62_reg[11]_0 [9]),
        .R(ap_NS_fsm12_out));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln104_fu_131_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln104_fu_131_p2_carry_n_9,icmp_ln104_fu_131_p2_carry_n_10,icmp_ln104_fu_131_p2_carry_n_11,icmp_ln104_fu_131_p2_carry_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln104_fu_131_p2_carry__0_1),
        .O(NLW_icmp_ln104_fu_131_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln104_fu_131_p2_carry_i_5_n_9,icmp_ln104_fu_131_p2_carry_i_6_n_9,icmp_ln104_fu_131_p2_carry_i_7_n_9,icmp_ln104_fu_131_p2_carry_i_8_n_9}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln104_fu_131_p2_carry__0
       (.CI(icmp_ln104_fu_131_p2_carry_n_9),
        .CO({icmp_ln104_fu_131_p2_carry__0_n_9,icmp_ln104_fu_131_p2_carry__0_n_10,icmp_ln104_fu_131_p2_carry__0_n_11,icmp_ln104_fu_131_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln104_fu_131_p2_carry__1_0),
        .O(NLW_icmp_ln104_fu_131_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln104_fu_131_p2_carry__1_1,icmp_ln104_fu_131_p2_carry__0_i_7_n_9,icmp_ln104_fu_131_p2_carry__0_i_8_n_9}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln104_fu_131_p2_carry__0_i_7
       (.I0(\i_fu_62_reg[11]_0 [11]),
        .I1(icmp_ln104_fu_131_p2_carry__0_0[11]),
        .I2(\i_fu_62_reg[11]_0 [10]),
        .I3(icmp_ln104_fu_131_p2_carry__0_0[10]),
        .O(icmp_ln104_fu_131_p2_carry__0_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln104_fu_131_p2_carry__0_i_8
       (.I0(\i_fu_62_reg[11]_0 [9]),
        .I1(icmp_ln104_fu_131_p2_carry__0_0[9]),
        .I2(\i_fu_62_reg[11]_0 [8]),
        .I3(icmp_ln104_fu_131_p2_carry__0_0[8]),
        .O(icmp_ln104_fu_131_p2_carry__0_i_8_n_9));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln104_fu_131_p2_carry__1
       (.CI(icmp_ln104_fu_131_p2_carry__0_n_9),
        .CO({icmp_ln104_fu_131_p2_carry__1_n_9,icmp_ln104_fu_131_p2_carry__1_n_10,icmp_ln104_fu_131_p2_carry__1_n_11,icmp_ln104_fu_131_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln104_fu_131_p2_carry__2_0),
        .O(NLW_icmp_ln104_fu_131_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln104_fu_131_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln104_fu_131_p2_carry__2
       (.CI(icmp_ln104_fu_131_p2_carry__1_n_9),
        .CO({icmp_ln104_fu_131_p2,icmp_ln104_fu_131_p2_carry__2_n_10,icmp_ln104_fu_131_p2_carry__2_n_11,icmp_ln104_fu_131_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(\ap_CS_fsm_reg[3]_0 ),
        .O(NLW_icmp_ln104_fu_131_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\ap_CS_fsm_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln104_fu_131_p2_carry_i_5
       (.I0(\i_fu_62_reg[11]_0 [7]),
        .I1(icmp_ln104_fu_131_p2_carry__0_0[7]),
        .I2(\i_fu_62_reg[11]_0 [6]),
        .I3(icmp_ln104_fu_131_p2_carry__0_0[6]),
        .O(icmp_ln104_fu_131_p2_carry_i_5_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln104_fu_131_p2_carry_i_6
       (.I0(\i_fu_62_reg[11]_0 [5]),
        .I1(icmp_ln104_fu_131_p2_carry__0_0[5]),
        .I2(\i_fu_62_reg[11]_0 [4]),
        .I3(icmp_ln104_fu_131_p2_carry__0_0[4]),
        .O(icmp_ln104_fu_131_p2_carry_i_6_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln104_fu_131_p2_carry_i_7
       (.I0(\i_fu_62_reg[11]_0 [3]),
        .I1(icmp_ln104_fu_131_p2_carry__0_0[3]),
        .I2(\i_fu_62_reg[11]_0 [2]),
        .I3(icmp_ln104_fu_131_p2_carry__0_0[2]),
        .O(icmp_ln104_fu_131_p2_carry_i_7_n_9));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln104_fu_131_p2_carry_i_8
       (.I0(\i_fu_62_reg[11]_0 [1]),
        .I1(icmp_ln104_fu_131_p2_carry__0_0[1]),
        .I2(\i_fu_62_reg[11]_0 [0]),
        .I3(icmp_ln104_fu_131_p2_carry__0_0[0]),
        .O(icmp_ln104_fu_131_p2_carry_i_8_n_9));
  LUT4 #(
    .INIT(16'hFFDF)) 
    int_ap_idle_i_4
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(p_dst_rows_channel_empty_n),
        .I2(Q),
        .I3(in_mat_cols_c15_channel_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_regslice_both__parameterized2 regslice_both_img_out_V_data_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (\B_V_data_1_payload_B_reg[7] ),
        .B_V_data_1_sel_wr_reg_0(ap_enable_reg_pp0_iter1),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_1 (\B_V_data_1_state_reg[0]_0 ),
        .\B_V_data_1_state_reg[0]_2 (\B_V_data_1_state_reg[0]_1 ),
        .\B_V_data_1_state_reg[0]_3 (\B_V_data_1_state_reg[0]_2 ),
        .\B_V_data_1_state_reg[0]_4 (\B_V_data_1_state_reg[0]_3 ),
        .\B_V_data_1_state_reg[0]_5 (B_V_data_1_sel_wr01_out),
        .\B_V_data_1_state_reg[1]_0 (img_out_TREADY_int_regslice),
        .CO(icmp_ln104_fu_131_p2),
        .D({ap_NS_fsm[3],ap_NS_fsm[0]}),
        .E(E),
        .Q({ap_CS_fsm_state4,\ap_CS_fsm_reg[2]_0 ,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_9_[0] }),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_1_cols_channel_empty_n(dst_1_cols_channel_empty_n),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .dst_1_rows_channel_empty_n(dst_1_rows_channel_empty_n),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TREADY(img_out_TREADY),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel_regslice_both__parameterized1 regslice_both_img_out_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .axi_last_reg_194(axi_last_reg_194),
        .dst_1_data_empty_n(dst_1_data_empty_n),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_fu_112_p2_carry
       (.CI(1'b0),
        .CO({sub13_fu_112_p2_carry_n_9,sub13_fu_112_p2_carry_n_10,sub13_fu_112_p2_carry_n_11,sub13_fu_112_p2_carry_n_12}),
        .CYINIT(icmp_ln104_fu_131_p2_carry__0_0[0]),
        .DI(icmp_ln104_fu_131_p2_carry__0_0[4:1]),
        .O(sub13_fu_112_p2[4:1]),
        .S(\sub13_reg_169_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_fu_112_p2_carry__0
       (.CI(sub13_fu_112_p2_carry_n_9),
        .CO({sub13_fu_112_p2_carry__0_n_9,sub13_fu_112_p2_carry__0_n_10,sub13_fu_112_p2_carry__0_n_11,sub13_fu_112_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(icmp_ln104_fu_131_p2_carry__0_0[8:5]),
        .O(sub13_fu_112_p2[8:5]),
        .S(\sub13_reg_169_reg[8]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_fu_112_p2_carry__1
       (.CI(sub13_fu_112_p2_carry__0_n_9),
        .CO({NLW_sub13_fu_112_p2_carry__1_CO_UNCONNECTED[3:2],sub13_fu_112_p2_carry__1_n_11,sub13_fu_112_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln104_fu_131_p2_carry__0_0[10:9]}),
        .O({NLW_sub13_fu_112_p2_carry__1_O_UNCONNECTED[3],sub13_fu_112_p2[11:9]}),
        .S({1'b0,\sub13_reg_169_reg[11]_0 }));
  FDRE \sub13_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[0]_0 ),
        .Q(sub13_reg_169[0]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[10]),
        .Q(sub13_reg_169[10]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[11]),
        .Q(sub13_reg_169[11]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[1]),
        .Q(sub13_reg_169[1]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[2]),
        .Q(sub13_reg_169[2]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[3]),
        .Q(sub13_reg_169[3]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[4]),
        .Q(sub13_reg_169[4]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[5]),
        .Q(sub13_reg_169[5]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[6]),
        .Q(sub13_reg_169[6]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[7]),
        .Q(sub13_reg_169[7]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[8]),
        .Q(sub13_reg_169[8]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub13_fu_112_p2[9]),
        .Q(sub13_reg_169[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry
       (.CI(1'b0),
        .CO({sub_fu_106_p2_carry_n_9,sub_fu_106_p2_carry_n_10,sub_fu_106_p2_carry_n_11,sub_fu_106_p2_carry_n_12}),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(sub_fu_106_p2[4:1]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__0
       (.CI(sub_fu_106_p2_carry_n_9),
        .CO({sub_fu_106_p2_carry__0_n_9,sub_fu_106_p2_carry__0_n_10,sub_fu_106_p2_carry__0_n_11,sub_fu_106_p2_carry__0_n_12}),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(sub_fu_106_p2[8:5]),
        .S(\sub_reg_164_reg[8]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__1
       (.CI(sub_fu_106_p2_carry__0_n_9),
        .CO({sub_fu_106_p2_carry__1_n_9,sub_fu_106_p2_carry__1_n_10,sub_fu_106_p2_carry__1_n_11,sub_fu_106_p2_carry__1_n_12}),
        .CYINIT(1'b0),
        .DI(out[12:9]),
        .O(sub_fu_106_p2[12:9]),
        .S(\sub_reg_164_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__2
       (.CI(sub_fu_106_p2_carry__1_n_9),
        .CO({sub_fu_106_p2_carry__2_n_9,sub_fu_106_p2_carry__2_n_10,sub_fu_106_p2_carry__2_n_11,sub_fu_106_p2_carry__2_n_12}),
        .CYINIT(1'b0),
        .DI(out[16:13]),
        .O(sub_fu_106_p2[16:13]),
        .S(\sub_reg_164_reg[16]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__3
       (.CI(sub_fu_106_p2_carry__2_n_9),
        .CO({sub_fu_106_p2_carry__3_n_9,sub_fu_106_p2_carry__3_n_10,sub_fu_106_p2_carry__3_n_11,sub_fu_106_p2_carry__3_n_12}),
        .CYINIT(1'b0),
        .DI(out[20:17]),
        .O(sub_fu_106_p2[20:17]),
        .S(\sub_reg_164_reg[20]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__4
       (.CI(sub_fu_106_p2_carry__3_n_9),
        .CO({sub_fu_106_p2_carry__4_n_9,sub_fu_106_p2_carry__4_n_10,sub_fu_106_p2_carry__4_n_11,sub_fu_106_p2_carry__4_n_12}),
        .CYINIT(1'b0),
        .DI(out[24:21]),
        .O(sub_fu_106_p2[24:21]),
        .S(\sub_reg_164_reg[24]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__5
       (.CI(sub_fu_106_p2_carry__4_n_9),
        .CO({sub_fu_106_p2_carry__5_n_9,sub_fu_106_p2_carry__5_n_10,sub_fu_106_p2_carry__5_n_11,sub_fu_106_p2_carry__5_n_12}),
        .CYINIT(1'b0),
        .DI(out[28:25]),
        .O(sub_fu_106_p2[28:25]),
        .S(\sub_reg_164_reg[28]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_106_p2_carry__6
       (.CI(sub_fu_106_p2_carry__5_n_9),
        .CO({NLW_sub_fu_106_p2_carry__6_CO_UNCONNECTED[3:2],sub_fu_106_p2_carry__6_n_11,sub_fu_106_p2_carry__6_n_12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out[30:29]}),
        .O({NLW_sub_fu_106_p2_carry__6_O_UNCONNECTED[3],sub_fu_106_p2[31:29]}),
        .S({1'b0,\sub_reg_164_reg[31]_0 }));
  LUT3 #(
    .INIT(8'h80)) 
    \sub_reg_164[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_9_[0] ),
        .I1(dst_1_cols_channel_empty_n),
        .I2(dst_1_rows_channel_empty_n),
        .O(ap_NS_fsm12_out));
  FDRE \sub_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D),
        .Q(sub_reg_164[0]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[10]),
        .Q(sub_reg_164[10]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[11]),
        .Q(sub_reg_164[11]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[12]),
        .Q(sub_reg_164[12]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[13]),
        .Q(sub_reg_164[13]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[14]),
        .Q(sub_reg_164[14]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[15]),
        .Q(sub_reg_164[15]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[16]),
        .Q(sub_reg_164[16]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[17]),
        .Q(sub_reg_164[17]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[18]),
        .Q(sub_reg_164[18]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[19]),
        .Q(sub_reg_164[19]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[1]),
        .Q(sub_reg_164[1]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[20]),
        .Q(sub_reg_164[20]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[21]),
        .Q(sub_reg_164[21]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[22]),
        .Q(sub_reg_164[22]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[23]),
        .Q(sub_reg_164[23]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[24]),
        .Q(sub_reg_164[24]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[25]),
        .Q(sub_reg_164[25]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[26]),
        .Q(sub_reg_164[26]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[27]),
        .Q(sub_reg_164[27]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[28]),
        .Q(sub_reg_164[28]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[29]),
        .Q(sub_reg_164[29]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[2]),
        .Q(sub_reg_164[2]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[30]),
        .Q(sub_reg_164[30]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[31]),
        .Q(sub_reg_164[31]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[3]),
        .Q(sub_reg_164[3]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[4]),
        .Q(sub_reg_164[4]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[5]),
        .Q(sub_reg_164[5]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[6]),
        .Q(sub_reg_164[6]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[7]),
        .Q(sub_reg_164[7]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[8]),
        .Q(sub_reg_164[8]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(sub_fu_106_p2[9]),
        .Q(sub_reg_164[9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "scharr_design_scharr_accel_0_0,scharr_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "scharr_accel,Vivado 2023.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TVALID,
    img_inp_TREADY,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TUSER,
    img_inp_TLAST,
    img_inp_TID,
    img_inp_TDEST,
    img_out_TVALID,
    img_out_TREADY,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN scharr_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_inp:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN scharr_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TVALID" *) input img_inp_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TREADY" *) output img_inp_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TDATA" *) input [23:0]img_inp_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TKEEP" *) input [2:0]img_inp_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TSTRB" *) input [2:0]img_inp_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TUSER" *) input [0:0]img_inp_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TLAST" *) input [0:0]img_inp_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TID" *) input [0:0]img_inp_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_inp, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN scharr_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]img_inp_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TVALID" *) output img_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TREADY" *) input img_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDATA" *) output [7:0]img_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TKEEP" *) output [0:0]img_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TSTRB" *) output [0:0]img_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TUSER" *) output [0:0]img_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TLAST" *) output [0:0]img_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TID" *) output [0:0]img_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN scharr_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]img_out_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [7:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [0:0]NLW_inst_img_out_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TID_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[0] = \<const1> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_scharr_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TDEST(1'b0),
        .img_inp_TID(1'b0),
        .img_inp_TKEEP({1'b0,1'b0,1'b0}),
        .img_inp_TLAST(1'b0),
        .img_inp_TREADY(img_inp_TREADY),
        .img_inp_TSTRB({1'b0,1'b0,1'b0}),
        .img_inp_TUSER(1'b0),
        .img_inp_TVALID(img_inp_TVALID),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TDEST(NLW_inst_img_out_TDEST_UNCONNECTED[0]),
        .img_out_TID(NLW_inst_img_out_TID_UNCONNECTED[0]),
        .img_out_TKEEP(NLW_inst_img_out_TKEEP_UNCONNECTED[0]),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TSTRB(NLW_inst_img_out_TSTRB_UNCONNECTED[0]),
        .img_out_TUSER(NLW_inst_img_out_TUSER_UNCONNECTED[0]),
        .img_out_TVALID(img_out_TVALID),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
F4WXmcpPHLAEpz6AXVYwJv4cIfuQFOhuyGvQEHI9Idcl0Ouyb8q34w/uq4SbNyFVyAP8GeMhzRCi
KNDxHSSE5jgZP30huwXIG4ZrheqZbaH70Nqm8fZDglajpW8abJiq4FU+MNXm/6cXTqb89WCHR94S
9hjVV7qt8dAOjDgV2GKu9lk+Idzzs6Fl5uh32aaw+QJTNfaKj/WwCQpSyJS1t7Dl1C8q/Q6GNAAb
YHxXzCIYoKdv6QylJ7Wk8aYoZI4cFTCYq8I4DHU3BCDuuPIsUh32m05EYIDcfI3wHyOEFCM4B+EN
prlYpGkAOeJk2KIYgxS2oPnc6HGvjhi4RH6fGA==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
d+I7TlqV1fYO4pJ5QWmaQewvgovPhS+nlpALlUQHNM0M6G54owl5CL8ckmUBVrCxQgqOIOhU12/t
ZalDtHOGYP7+e3oBs3HV8do2dTgaYZ144qtvKaWvZaMWDr2WDGQTUDSnDLYXKjCglzX7ECyC+/0s
gcATnqkz9cr0bhx6Rbg6KFdalslacsHn2n/86KmStJ20u0pZ3DuEavINksv7TmwWOwBU+HQ3/hl9
oyT1YQjECnHurFMwFQFqYReXMgDbr06RNR1eVn8t+yplQEMhHBh7UKNgkZz7QflimBqhQsHlcX1M
PCRAPCI1ohlYSrNVYd7leuau6VrCc+mSnw1siw==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 106336)
`pragma protect data_block
t9wMoXMMixt6Ic2PEpCMpKP5qxGsACV9D/69TUR/KNFJqW7g/MHsSShKt0dqpWlrJwhKNDAHqQUU
3x7+gBmG4MuRCLhe6dgHr+DQu8ULzVTRgNmD7qM76oaEqzFJCNTLI705K8q3f5AkDt7iJ0GO7Yt1
t+G0btx3CA/bDtJvfkMnF3xaCfCIkgwxAWMMDLi8kwVf/Xt/YL7p7dy3im6cwDIvz+JkWW1lkFS9
i0+GSbMTXDHEXGDVlBij6v/SHCFdDduqq2rx67VNjETDIe+CCek3MtYCYST9LbWLyJ7prfdpc2tp
/sEEXAodroB233/PVTT+wdYJY40P3ou1qYoXJ0qCwFOQyDJw8YjMVzCdb4mR3SNC/+BxGBE8kA9o
BbYoJG4+71sQHwDYSQyrQVShYelb/ck+sVQXb2p441tIGFbaa5cdsbtqFc7EfYLjwzr+zeOCyBhX
BU/97PGSEgXJ5bFFDBuD9/5kkfyDC5eGJ04c2Ykq0q4qoiQ1XZooWR/ORzubUbM2CWNerXAUpa/j
ZzMvRba8+VJAPuam/ERhqhQR1XwnkVGeXheNf3leQp453rpii2pb63vTOLgag5W09IVAkrxsZQTv
hkoXEwM1UfyvjgM25hFLC5pjSOhHVNuL8TQ1LDkBNoMBKormCtvQBemYiwRr346/8MnLuFDNcJyu
mkaDAMrzjxan1B20W2wu4nisjWFL9G6sbu6PsFwYuOjWz9NdpHQEs4KiA8s4tNz2nY6FiQueRGP4
AfAWAVtCF9qy4wh+LfTGA1cpwXLgibXGqKnSedVVK8EqNHyzoKH1amPVNKu+l5R5uf5PzpkaKNnx
SDB+RxhonY4jF6yGcMh/EBEEmg0+GTsA0KqEuCOOM7gIY8GBUyKHjNYkD/M1HGX0iZmogZ14B/xZ
R18yHLWsUK9G+D1IBTuB0WPVNP7+yab2VATOtVxIIUyAJYyDK1fG2T9krEtg6DUsyxoV6729W2TV
bUBsV9Ookd3DFf7nof54B3X/drFkeF0BlSH+ecRZHw12OtupqlEL3y5dZROicIHbeNnDDnv/pOiL
8em87hMDOm4Feqp0x6u/mqwikNcvT7vMRenTCkw/3GuI+yWEYdZ8K5K02LNLCpVAUvWjjOGCAJZ1
m6GP74vR8L8BOE8VbkHHZMYk6xAaJ9M7WUD/F9cs7gW05g9V7H+Gc7KaCAN/jYVCUam1F+YWlTtD
YNUZ/inzN/LRmJ2yls27bTq7qBrOCTsoITMfKOxRiqf8mm39zzbqRvOUYPnqK7X7gy0ZTMlhI1Iy
W2FIyzx5wszzS0zCKHwlsfHfDbd9E5XgHxJi35cjPevsWYt/TpGgIWbGOr0Dueo3YSCudNKrkExU
YnwbwJIRoYcdZSpU/HCSiRRAPbWXJWZgN9rtSh5CheZa/HWZ0YulU+YaHzslK4UqwxxPqi7vG5YK
aX6Axr/qBrPa5KTpLMzUAw1y/1BxTnwVxR4oYn8MA/7ryS0ipAuGWTQlQILa3YfyaJwa9/p/a+IC
jIp+QeVaZB4LP8+AhzgxcNilQAkTSJkCWYwKs2M7A/Jwq779ZQxXq8Gd9EN5uBmhJmEvYwp62mR4
ctonglJBBf7BXeXuKWgHHuO/otfh/nzp3M4jIqWRCDMBLNgbx8N0bKFP0/yglB+q44U7uaFlNQk5
U4GeBhMGwZgaJN6if3roz3bVUpGnIku6ud11604Y9+b3sSfG06Fxr3CVf6S3gZ81Z8Ez8gW71ncw
xV5I3QLbcmv6wXhdsgwMU2cU5mpVEkmXuqUJK2MMvZAMi/1zw1BNgiPfx/imnPAo14oQfUdFNOLg
zQPr/M6XxrzgKx8nXEniap6encsEa0gj0Fq5A/ZvuQTgfkBdseRsQyMaPUt/Cd0IXIrSWAp9oguf
Enlhw+1pMTION5tjxC+FkJHnFX5IS8pBmMj/F3oSsDJZoj908EZOAjOWZjJ/GchTLPmzWS1IoPgr
3fkn66G0Koge9gXMNU9EVcAX/MxrWld6viKy1+HG7kz2Sj+OfLJoM6SoYn/UHjYmFn23K9psJpEz
uKvHECWXnSOO2uQqZQv1NPSsbOmoEkHe1wObGcYAw2dGiv00WbqHIDnj+xbJ36yOLhwKKDp84SrF
ZtuXt2/nDNk5es7+7z3SZCqQqR0VXwgnRWweiX/wJlqMGGSskWCo3ybx6CfZXTGCc5tZWRbr3Qbn
pDBhcjcG+v2uwcmtBltdd/mbummKdyrqImJ6S3DAw7xl5OZR64Z2UTgJuKoA3zBebkfNab4weXkz
pN+RDiPYoxUVhd83zyr44J1LcIiHqPFs1D4cTbSIVc3BrOUyMdZe+0khyzrC8sxmoH43pHqbPk9a
NmbCpRx1gFAblhzGrOslWAP/4NV4f6f4ovAnxEbn7ZoJaz3KqUUjDXvlj3dv+xpsSQKUpxgWvAGQ
bbqyWXzDIN2kfmvF+aL2W9oAgLO5/9mCR0yqNpYA4D7evq5702X76SgP2bHlfahjm0pbxAjraUL9
ymoHRHdsahynoUduSTH/ZTMoFW/tUgwoQ4eYPnHDiWmWiyzAmo50jgJ3VuLaK+dKW9J2MfX6uom4
9pszpsSYQdPdD7h5QhqniKQU8FoWjPPOh2LGa8bZSJWdMvPtdrIolfvREXwOIHOyqfN7WYxE6nC0
UD8ZqVQVkUx1MWhJldOI9NLvJksVMmOBpjzr/JK7USrWMNtJTy4uPxrw4ZneOjfnOdiB3ARX3VJh
oLuidU6TRMflhqYYOVN/KznIkyjh3q3CapP3AWYO1fe2Bc9aANzPWvvCFJSTCKe1rVK56yb9ppWw
grk0SZSFE6YXqjj/4JATweNyL/Sg4SLD3zyHQfzX/FgF7uRumyyNDFwN7QAkJoyaaDexbCWAyDoP
qTtrjcVcjb9GJYL7LoGpNdxI9IXIX927NeESha5wpBzc6fwpTUE27y91BDT+vvXt76ug+GTGycPs
DajFknnfRk4pSOTLjooqoeODqGIfNSqOfEPgaRcv6qT1qtPXNfljcq6I+X4pH0bEkWYpFQhB9bY5
Jrt2GzbfwV/N+NRJ839ekzupKm9E+VyhtI0/1sXvUIgEXdjzldnJ1WTR/KKw7tnUJg9RoZDkwmfN
hGp0GRmgt2NmYbGgLgfBHwLG/rte2i2Oe1JwwuCurU7AC4+zLcXtZgBE8iA6bGdmT3LpxGPBa46V
KwZRIA/Fou1oOGeIFw9EVMhOv+sXqpZKiD0h6pVEgRbYoNqhr+bNfuaT1LX0+MCw+AU4swK3dm4Q
RZgi/+OZo/xEnMynRo9nTf7MnZBgvPI+OeybqcHnIQ9/bCtgV9K+CaUbDmCeqj3BvqgupT/BcbKK
/WDt9W95v8yWXxSIT1H2srbWH9d0Q0a5jmP39wUfJK132sMxLn3+gu3eh8Ak4gsoxVV253ewRAoT
ZzbYBG8uyN12qkTLUQCO3+X8Q17VfRY/WB/12wtT0bL1vgmvXHNqjkDsIy/KjYePrhwhdHgjFt0r
+QZfT2l+0lcbH66SMUq8agya4Ert6eZ5ItqjyBpFylo39cel6KsB3tt2YWbJjujmijk0E7CeIUJB
uwgecdwgoL5YYBrK1PBZbhYaWAMMt9Iq+SViPJFv+dD/Ka5LHkfZ/GovyGxyoMaqRrwAouBsfzfB
QdOzaKNmz6C+zGxBDmLNVGblBg4pVdggFiMAO6GeMggMa6YZ4m1Z0UOQQ0dYkWBeNGOIqLlBOejH
3xUuHn5drWf3zX1yMLZb0C25pQT5ssUJ0dNbQGQbmtA8lcHmsQfSc3L4u90hKUqpWu36JIJ44fNm
L4VxKHZo77se1SFyZUfruiM0/CssnxdewaKwkyoV8I/cTlccO5QhJh5uzEw55VphVW0T7GxP/UHF
F/qRwIcW2GP8CVVBKy9SlPFiHuS8DZuhdeqtNc7jxIkWL8+A/kOOVItgO56Ox1n9YL65/m6TF7vE
9iAwe3wUmpY++jmeQi/l6tZazJcUxzX+92vqKr6E9YasKZEx/br4bfB9ikqPR32ubmnabEP2LV9s
P382UpA7rcz2PbNd4eDhZTJD2AqfBH0pSGOO1J5LiESlyCLrKDNsPxKH4TQhjmDzO4AOzkhU1D+S
Fwoyhp+FT0yPZeNsBm22RZppupq4er9pbmjg6T3kuSokCQeayveF5XwUEHk48ayyohKq+ZBH2ffh
vn5OS5pL8h0htZ5fM2fTJ4CD2UZBKFle3uxBQ9XEe0PTHgdz8JGES2azj2pNJ5/vSByEizNcdNfB
POYhfnr5/yiA9MT1TYV1yRZm1V0aXipljbRDscsW7njcd16tiEyY3VMM8PEDVlWPhzJZeAIT2WfE
+TwWFUNaUPkxzNzYZxQBXrdDJKzCzJiiL9CgeMEQLQ1//7TpambQM5bRGKJBEIXiSsx9umdDuP64
Fv0daTip1eqTwLMLSM77HjtJ5tXludECXKkjgI+PBZBaCeO/bD4NSXUyAdCMHWu98E9lSVhMa0Ah
0i8P+ixvksUz+pfhTt6i/qL7a1vFAR4a7mMsuKgQEyH2frB6To0PGk6uOIePOqkOIkclcw3KbIMe
NviRUlRvQIMelRdihQ20nLf8yFcJ5UxTCYI2lzTWFcHnIr9f+3VqkRyrDht+D2SkV5iqnIBG0oab
Gtm5yWOSzUIaDmlzOPoqddZ5Dy5YELlZvN7/M/f6flsN/1TjQxkanA/jdJxCnumuRGyPNSac/0wy
jOQGpwRur+dq13fa6aSG0ckIeQBNGhQmW2A7Ld6Pb5VDIibxobdP7r6yK+mdbrhCUxaJEP/6Cv7S
Zq+hbo3FoJkwUdk13uTqpgwQtnPbZF02TZlTvCp0UpD2RiRysMZmYMOOz0OivcUKNyXHqq1z58GW
0mCnWxjxc5xRzCgw2kjjrRg8ZE43od60JP8wkyMpSHI0oNs+aYidDau4SMmQ29P6dCzpf5I/OH0n
QMYj6SzvLGj12bKIYNpOR0Izo1OXSjGr3qYcaUIg5i7/DKvRqDB98nlm5Ty9pY/gAkbd/BJz8Aty
8ItK179uZRTv5NuoMdIiic+aYHK3WdfQGgc1qKHZpzMSPYJIfldJuL+JlYObymRy6/cPfbYpjrVv
uXsPpTS3GPstLzNMASIxhHRhfRDVTswtaaznj/hwP98gZD8vMFaDD1oZIybjjOe1urUeA7dJ4XSL
na1w2s70NI47US69KJHvHi/B63Q+RSOj866zxfU/r6Vp3JFswH/YsRSyJaPQYnxk77nVrRUUbGFB
kC18tjiEvmowVHdgTGMxyMetyB6A8blKAadw0CRnzO6binKabiVWtzVTINFMMI5G+6VmPttbBqhZ
aeFUkE2uH/XhFb/2Xoq4blUxllMmQPEFBhR1aXOYbhlP+2W+ik2Mx/xM6NQls6Ou1P336e9d1Cif
065jfUeRWHEIqQV4hRZymbIdjWcBpUDx3SeeVquil1ql2+4XJ77wdTK7Qc2dKYjJTaQZX/wFhuGj
VfZ1Zhd4ZG18WY2C4rSwDV3RAAqf93JGDQWLtZhyWMGPppWwmg4FFrYfk6qSRfoCWEG8TfVgnsYE
dXCGjkP4hcRJ9LFCuczS/fy3NIrWtSoVBEGIf68wlPGycnsh217Ac3rhez8e845wVgGDaC9fnHF8
o6gzRfzSfruBWYaQ418bjVas1AFK1h1SQIqJib3ctuEhsKLGdE4sHp3r3ECrduLcO2Ank7Vwxo2+
mmYhZSQJWVUR3vDURCrlHrSgUmj6LFlVDbV1rXpQlNMr/LESsWP2Tfn9Z0an2L9aeiW14N6Eo4Uv
Up+3xbdbp0eUPOKuqi14dRp57RhAb9n7oFqVI1hsppVBeBTyfzzUdM0IHpYiEV87AcpQ8aHd8Ho2
5xlC1Nfj2sbJ2EOOh/sHYQ4sGe5vGJ60Z7fYQX21lUi1UG/YTL7gqpZTLCQfkd1byIRCacX5rT72
95I4QXJSW7HuCis08hvFibG99ErCpY9IES6XBYii0sfGNJDDw74EveB4wMPGZ1OURW07hznW0ogv
TpfYV9QR5vT9quULHHopb2IkW1x8pJsmym3T6Iup4+AbmdcCfM+4oeCsIedbuBlBHksFzkAATDTq
0lLIisP7xd9JrN1JMoMwbtYRqILvGgy1cEpQp9AvA5hd+Rutl0zu+Ccax2W54IgK5AzK5Tt0Z4sd
1mY3x6jciUPfESJGxa5QYy1Wz3pEGCoji0KJlSGGVDBDRGI/+TBgoPR88N44+ba0jNs4qG1sAKPt
7mXROV0aTF62O51v5zZlzfUC32fZL/kLY5eJFR0/V4PQi+iuQ0NPNs0Z4IxSZEk3MvL7pK+0hNh7
JFh7T/4jyYxc7VAXG6Wg3CTNtZg0kRcieX1c98i7nYJ0/6UC6yG/OCDOId9/7LwVZdN4hESAdVHU
ogRNtqzI8SIE/8puPpQgzCztqEN7dIbVtvy7CGjCiHQaWQ9zS2z9mLLL+Lx1dzDQ7FJoN81RZ8Wy
vND63ht7gn9nFbQK1b8mrfBmPTcQvu0hn9pzdcJYv+p0rwwRhCmDiPHW05CBf0emwDu4Euh/FpTx
VAbyc894uZQ2IbCUHdmBxy6d+MPlPubCX0CWG5SHFJmd8hg9xLroCGLrV+JGh6kX27u49qp36NSR
BViAeZ1fLc870qTv4fL/wtd5qylcQPaCLChTfGAImTBXYzyUstAVfajiJKdlz+cMCi3fZdQP1/ym
eu4hMScIVN90+aqsckw3pbeLKmO+Xta4NsSXOdbxlv8qP+lmVosB+m/pSJe964955P9h8hx1KBSZ
cEUAnNzly5HCfYUDlrc3V0TTma+Zc09sVHSUZoWOfR9x2cjv3qD3oYX7XttoeyjrFK9GR9UDWi5S
zsiui/GpPfjlPVXVGbHO0o214RNnKvlHyjRY/Fde2+ncZ45hvmZo5Pt++Gg4OWfl6kFbZ23/RRtZ
KSi8krSZ63d9OF89YqrD7v4xUxhBzHx5KbZcPJbTCwtdg/wIFE16RVP61lgYzAQXZT9Y1afu1NZj
XPrViMNKyH39ePoHXWnSbZO5CxNnfUw1HgUGnX7gtbcrhd9z7eo8xJl4HnZFe1grrkMrMOJMk46n
gEKuAcHpS2Ag+O1CsS6XF+BxOsRnNq7xVzIrbJdFR8Y7THTusMdp1oXNSEn2muYPwkTJ6IucsXPf
pSMGqJAbtFj7/Kh2O6OiKgVUFs2LWnHpoTFUWlYbUJH8Bj7pxi04+3sqTQRQSo1yglXWO2NNDCNT
pOqWdNvLn+0U5Gxf3LsLs543HFI8A5F63jCad30SoiuZP761i1FMg0YbnYC55DcXB6X7aaD0kBGz
vZAo0HwcFovriyyLHeTB6mCcWZOkUf7rje69adSANx76njRbH/QJ0eKgr7BepqABS9rCsdqlWo1a
wflko1zvpt/MFvGJZ+OpJrzm38/bKNHxLqfN5CVvnM2QQJBn2HXBFpDLtnjNFf5FAyvB7J6f4zSz
gFEozQPiUY1xRFG8P7nAn8QvMw0I0UCYy8qUvinEVHKCgA+sUQBeBpjhMBFVs+iYqgovx5YcMARW
hwse5A3CE4rXNPjlC6YhkUm/W/33W8OhkufqEjYRrxodhhYSRixwLFcPGaxLtSmv7OUHohZxAF97
wi0UN+Kznw2qF8BX9MBMdGhmMtuPvIuSLzbCEhfR97fg79lOQy3Cxdj2hQaaEpaPLikYQntx0Wxr
EWC5rAzjhGrdYa5QTRAcPwkPKEzGlaAag+vLRJa3nnwlxwg8RLpXPTLWoL0js3sZYI6auIRFNywJ
GiN2Jf6Ot99kYbY/EH4j1kHM9hd/tUXksuGyT/xdBFosJgR/cZFNJ8+cbYXdBW0x6MRQWHE+BRRk
BQUdF4x6zkqg/4IBfYAitOEiVJrDdOCrOKpfZ0YG/0icj3lGiYoSrn6PuelNw9w9Vop38AQjdT8z
nixQ6kWOUKpfNJJGJ3UVtZfbj3H+8qYzuwVuWqL2xHFW9maQ20q7qfJpVOuNTFfXJed5eRBaz+Sw
8BsRNpQ2MnuBsptc+OIlzxeos0+40mNIWd3w+4GmTnletj9fp21ikDeT9u2O5jXaC0ddlakLHcL1
NvFOTYCtkyrzglCe8GozjMykrDWH1vdH+BO1qvirl5uizS6m4Krtiqhj6a6A1UHZ7GJ6ysYRjStC
6d/G+/37abbuujiQo0W03SdqmbuGFkzJiCIuGky41F/SeEKXgtYyVY62NjvDo/gfCaiZiU+VP4zn
TaxgDSAl5ppdthjKHtHCom6n4CbO4G6gXAMfMlfzFZd87dcJ1DZTzHnvJgGWEBFARJMHxShia+ux
AU3iQxiJdYakbr4/03PqzwLb1ZTl0ZvOMB4HuYV8UTjQZ6HgLwcyEAMPgxI/Az/xgG0vMZTxmjhz
1/2hmiwqGI7It8zFvdLJD24n9Wmj5Jm+/AHXEoZqXXfOScWR0seFHq7dqTDA2m5R8SZRQOYADpAB
xidNpeD2P67UEVwaY3k/pQxuJrtWPD7IdKW0ixwcK/tWzCjvElbS3PD7b/nItwgDQMPJOfkLxmKt
LM0pGiki4O5LCRO36n6dR4plrRvxZjxXjZ7vqvKFPcOoPTLZP6aK1n7vBn3c+3LNYZYoB+o4MPcd
ycX7hoor82luUvB0b/aZ3FzPwpm1ccHrxSjR3rai5tRJV+wxecQOqkSfsxCA6d1ZZ0yV9rehwVj+
+jZhLxd08vA/XOrWMRyd1qr8sodfIoHEZptH2+pFZiga1jILuS4oHGYYn8jT+vA30KBIgLfQQAPS
+b6xMNOTSDUnUD/pvG6klLxZGeGxK7bGvsKdH7HGwpRFkncJ0LKFediEc3GzepleWOC/HuZuplYN
L1lmNbQCrQUJsxH8oJMz/LEks/h8cabWPlQ+UUkuM2eAUxMdIvAfWrG9OfJ2wKEzi2DcGcLqo7HY
OL5mPoGhPCjt0Mp9I31jmchUle5ZlAuuLYTERlyiEzQ0cB1vyh+bD0xuLPoemxFoQMTyRnk2o9zo
Wr8qPJb1nvONL1L2O9jhml8r2Iimf7GyvIOiJvex+0Bb354h5fZN5lDI0zbuET7yCdh7ANHX7SmX
56iFO3GDyiWxBR5FhiUA6qlJAqnhVNa8Bzksc7nKFXxDb1ZboywyYRGnLkg2kcTq+eUYHwR4zRu1
MFTRJ0VhoyN2GROWDu9c82mTS9lUPNKk9qLNOcSpaRqm6BPwcYMlnZ9rYvoNZSc2+9Y0e6vepKFu
nCFn6JXWlyg2gEoyrFk/mTEllff2uaB27o0DMlTs4mZu0Om+SXkcC0d2U63I6QWPY50NLeTSwQWo
yYFqciDJcv1kt6/FW4bpn7fYjTWcvxmPfCad0+qzUgreJVG+uP0e+mJfTjm1qdVc10Q7n+6Gn3NW
IBnzadRoWXX1wRsTnJXiybww6jtLWHKhPGZ0rYwDWF5Mgn0Rvz0Ro1Rf07/Y5fTw+7Myc2XVV7rc
9aM6wmyClx5QR/GsrlTHLsTIPQCtg3Re5Ps1MFsA2LSXdpeaUXOwVxMS7sFJvzD2EydlLgFj94WR
Lxj4VLnV5sgAbEdtN7WgirNYO6/H3h0q8s5FJgPRoHExz+Btuv3V/RqPHlmzFmV7tSaZGZ1iCfg4
hG/G8K+NBacmZRn0OCMM7fMPPRQ7Y8D30Y2/4M6PbbZym1klSjqKzb4OevTgTGM+mE0h74P7WKpg
he7fp4hfAxsJ38LJe1W5TdLhtW1xaKiLaTaNZak46doJGWKseiF0POoZZav3TcJ5wfntH2htoiSg
SJr+u3TY5yl9jm0BPNnA0SpV0PZYVptIlcqJl+0vgf7CZek0ZqijtgLxAwG0BVQLi3vqYcQC202q
596RPOK3w+nb0DjZXbYAZSUDvapo9qClnSWxCqxo6OTWGcqRtAdkKZtdJjcu+0aYwTcR8ARQg9C8
DPPQoXdcy6gEaHbab3fwDC6N0Uxnq/pQMRfVWGQRFlobUC3ZvTrF6S/mXiEqs0K7hj20JNBS60kr
HJoNV0p/q1g98OWRCdxNMm9DWmmg9GZvsq+s3kLXBPB55VH861wRdBUfXinmwjb6AhraPBgnrl+h
gfyKkXgKm/4ojq8ef9zENtHvjK3k02IzfrZe7zKqza6j095yIrPH2WoaOYfmg13j/6T6j1kMkixR
26jqdtTq+wFNoHzIw+DQrzEuNXY68Pmk9y1zpzu4Ce4zjyWzQhVdFnn8kd8D//evZCL5zyDefJWc
WkT6aoM2FDf3hdCX1UiOL9Epe/nTES3l8AAvni63NUupL728pFzOPZQ3VyCLDeuAmVtuEPX4CqKZ
5QXXpwVt7GfuFX2eengHmTc1WrwbJdaRiAWh7i3+q3ZMX1utfEh4z3BDvcyzdVdNW0zyNN/mhwwd
IjzKtc+mCaKIQqrm0Srm827lev3oNZTQsrn7G9GqhP3GanvJUcf3c+hgArUseVqVSgnNG2TkY8Dl
QFAMpzxg59wVLU+7KKJKyfSvULFfxVa1KxYslHwXn0V0X9187B2zwhKYmHtb5TyR8hnU8zNKNRZ3
wUit30jz/8xf8ENQo8lxWu+2D6PwMirUpR9B9E5qYEz5SD4E649TXB0Nf0ksnWaJmdNo9LfQtk0h
JVF4tAFkoc7zjpfLXYN8gWwE0f7w88+mnKRz+EJvAd9HbzJ57swdXx+FpfNaFz5sSfu/iEuk3Qio
oSwDRTIxjqCjkDIoQIHjChOqcXZKUCLAW3qzZkjpUPSu9ApeSjIyvXu/rAtpn+t/Qjyhqj9lGgsp
nwsNG+gYt55ImCgLYI4SqvPesaQvQKwSjopO1ECWSegjH0yw65qa8Y8tPNUmxtSDXvHi5nMMl4vr
Aynar084d5QKQYVNK/38FRKyu7FpuL7ca9anXdhzvaurWB1/F/idng1+oP8hEocBzdYEod9PpUV3
hiALLdxVeOEuhdz1BQ9HOwbJOFc59vc6WlSFCM5nllGv8sGP+xm4vgGjc5aPSfT68BmBKfTLYB6c
Sbb9KcOUlCz6KiXsh9ayTNXU7sM3CsmhUq5dVG0NnoRsjwKT0Np659VPnxiOXZ618niMsigcx+6v
CCNYyOnW47bbEkPwwfUG9I59vaue7R7erTQVA+s0Z9v2eIRt+xMk4dNedM/Og1w3l01wdedUFb8Z
0TklMxWRvyDI+u5s2i4Nk4ZRUIz28yMfGelVYw4MFBjWiSglr6j29PEo9ExRAuanWuLJx1JezYLZ
Rppr9aGPqOpy5rI4VsTDfmRv3rXggC2rbxX/SCzvs2kcTlefkLantUZ08d7AnKaRW3AWa+MtsQS9
ZrnqAZy97nP7ROxJftx0VbEXZLKm1MglyvhngIFqNWe4UMpNbVkyeJKDcAnC7JRBPDigAOtDsrb5
JNJ/EqLOYoidnNio6jDrDgoG1NIxg7Sx4KpRMKalRNYr6PdRoX6F1Iip5Qy3/86gBU3NetBUdZFA
x5dVj5xkHw4zXVXnqW/uRBJByXPO/NL9rzPMlkYsT/jVd9NCzkrau4nAXyGFUUviIcaVj+Mjcgjw
WpNmInww98CqA4U0r3FWkPciw5rZ2ek0nm1hz5QzBTGT67AI+Qf9SMEaGRTg1soLDuD01JyxK4Cs
kKVvpdk55j0fDGO/lff+Wt8WF7PiFBg5WKyZbyt0HlfIov3vBL/d1NGtkInuxBUDNlIfb20IP/oL
N+jLU7VeOmlVzMsQufgMS8h8f8XeFBZuEJeRll+hUcRKzA5pbKy4e9OOVMDYfWJ9mjWoe2Yie/Mn
F4U/qp4MNZ7UlVxQtQx46KM3gp4sml9P4eFrIT8NnJ0Cm3GvIO5OET1dUN/fC01FV39ggcqskOIy
7rnPaahVAHq2HODI7vMweJTIOHwRs/GZP9DizjdmGwRZAJhLUzrVTdngBY9Ssl2sW0mdZ2Vvt/ZC
aYL/VY8i7RuT5/7yVZPeEUE6DaMyA6f3KA+MKsvrSdEtL3iFRzT/PtbHlGFCWyUqEE+tELINvZ9b
jRg3Dpw0zl3+8FTQD8uORBmwkKV3T1S+0XF/9QIDguZcvSSHokwjRovQyfVAlnNDpTIDWVBWGX+y
QQM9eZZw+qdljHBFJ33eRxTPJr4jC/RzT71GQ0nIDvPFaCna1urijIG3+AbXwDYgh4X2PbokwR4v
eHzPyX8abLJtsjUiBIGrme7qhcL9qaU1RitkL8NQy5GHRGpD4n7kh4/f/euWf3WsEgEd1Ewk09pR
DTm4aWXRbBk78OtovCGJAAmHhWgUZeRm2sh2w42LQgHQSeYUhgJkgKPYpTeKb+GANuHwGZI7JLe7
IzxiTg6us08qgFvxzOziJ0/2pFnoO78+3x6Pj3BLYApZK2LoBKivIMNNRD61gYJXROmyDQJeDZCO
+qP3GDbP8wgDFMmqcCnbslCdn8x/P/Sbs7r+BK0IS8BD65C9ywnIHiIQqgQCEcyspLnQv69UMnL/
IVZQV5LSMKd5IhGZ+8fBO6wKbOidZmBIRGCpiqqyPL8xbeMkxujyUshTJeu+H0MAEkJSLnxSB5CW
Vufhk0BGXX3BOWaqhkgRbfjz7E1GwTyKmCYw30ntuQYWYqkBtxA5EvRtV9UsHxcB+/Y8x3ZFcGbY
cdU84Xc8kME3vWeIrngfcXf+4kj5jX4iK2AF6QVMQijeVQxDhqC71t9vwTULSN981dcC56Q4TplZ
3dkKmE9MVkY0X0WEqP88PuipOED9UGV4Lj8EjXCWHh+Eq/gNwSlARhU7iuty5PdTZJERvybEDI+X
LQaOQKaVhySDhzrFwmUUyAiXolR5eRsQiEPq9AKjDo7yFANtuTPJx0OP8f/LuQjijeeNrbf5p9ge
8coZPYHRINHwR4R2anaqlJk/DCcWgK01n/3A9bgXfTA/AsH9LR0nloY9XYP8cxxmfgy6siMUh2wK
GaPQO+KaQhriKvX9uwOE0+g0wOgFsfz3A+27b5PFm75CLrPhHZ6H/lIkQLwrkVBivsBPty5K4FS4
YIrUd8Z4E0FYhmMMOJr6sLcwaMoLAtZs/RqfCbEkL1EQQsbpe7QfiG1rn5it5DltDtrLjbEbsFSU
ucrYpRTtYqZNggI51kTaStZcu3g6Y3aCWPYO2ZxbS/SPFN2Qfisz9FoXB9XjBS9UA5v4SEaI8fM5
TlpDM7LIX3au7oLfAdjXSc46GLWValjEjHGMC7QXzYoaHpAW0Y/EkRxXFbqH0+ZupMRwgjyFZuQT
WvRnXJ7ZCsEsdiVm50EeCqB625uzM20pdZET9/FuABBJxACMLI3TBbS9AZ5SEPRDhnduegpPyz4a
Qx6arxZTdk61PHLJ8+FTzhhjKF+SBMaI/H9o19WjwGOFVnz+pI/JvA2VK/sCPVD5arcMMWKRpn8a
OrfEcUDYYOqpyz1zr3Nlbt3TpbZ9H392XhbdKKRerKHzfhxZ9DcFW0ozbCIAuYVoV5J+lCYAzIRL
k9p8b3/kPcFjPKdGf4LzN975rPRef0kmdpr4tsWB0M2UToQxnVI08vLOKFnHberyeSXXDLFhc4U3
PTtKSknW5YGzf8a+iEXFQVrw+EkfpRV2Du2XQtE5qOFKpzW/Linf+PtQQbt03Om1GtJdW5QJkwVl
QDGcDJWoxAJXCO3NAF7uv6+pPte7OwyAvHs6McnlaZE7Ra3VDF5C6cMyvS7TlqexWFnYgCOqBgur
UpWt41QmW2LJQkeKP3xRGcgpM2TdM0k5Ux52H0+sYQjxQnRmxZEjJzZRm5334cjd6KP7onGok03F
Kynxs0LgbZgAWbZyGH2QT473wvO0HH3BwudiDl3Wey9kQWTXIpaCnVs3mJgMF5ij1kWfbwLuyYBz
oYqbM11j1YFaPU4YpNzyv4MYW0fqolFG67HS4ld+1v4kpVJftqUM6krY3uXzu7zYzyO79Zh2hxP9
gIVZ9snjBUYId+YLt24QkuK6Cs9w9cmt005EyhMFDSt+IRqYHVq82mfJO/DoeRg2ovViV6YkgnUv
ypdj7lwlIBZqxwRcc/BR8mYMhL8421tEzUSBLHgt6z/vGe8DHPXMcX1w1WeZz1N99LR3T8x0fC88
5+5FAhaLzNAXUbEIWrYZqBic6AtFnOYFD8xx2rzD/TT03xfdPB8pBFZ+gRZQQ/JmUSncXSO6WEYV
XUTvhFdEizf5bCVkDeDDnxNc+YFt9NqHJgXNzCHVigQA4w+VsQO4KE3kwBX7b80t3HfeA8Wf92yy
rj1Mya5Xp0LGQ/epP0Xas5+9ov69UlmvT0U2N0Si5r1q8cuKIIaSzBGPFigvh0PeGPKOs2xku+vl
hRPgi4dEGmPQOPGs+rcX403w5ZJMH6+KtLuTeXKRsRIXurH5Zab6CcMNvhkcpgjCr9mM+VuP+By0
710wq0fMUXgIV3MdGrqBS3mokFEViPnu2k2VYo8qnWAzTp80GWqnSkpNyQPIX834AgmuUKXR8XRv
6/zYhNm09Gl5bVb9GJFiszc1I0AODf/V67bT0Cktf2rQfLJjDt513zfcTSXTI6j+JdrWRLtJF47O
t6qGlg+w9+GZy9Rrccq58vBrBfxEHKh8umNua7vUV9Mq3mqwmEp0tjJD/MaYoQwRgw9iI2gE46bt
+NIzdsS+9gW+wYPicp3DHkXU2qegC2QBvn+QVDJ6SscB2qed2E2S30/nFDEUe4q8s8c4QEHLr7jE
GH+sC8KV5WfCcM5CEaWS9IcLM4cU81AJU9lOdkhx7dvIkIX+IT//IgQqoK3QOsby5sl7mPAbNL6Y
WzJ0DVsbtMvjkz7kDuWlsGVGRaWWTUfMeSvn7ih/i9/2GvoqhPWhyrXdDOcrgQPa3X4Ex40cZk3q
jCd5UL0atk3PjrxKqy0RCPUJa2EFfCEAx7DUONoSTq55DxKP30Oju7DEgSBnHHKWBGGTv/cyLRK6
toeaf/b6fRDBu1taL/6N1aa4Txyqj+c75tjwrot/0XdR8Eq6bZmD1w8TLOMF5PYtoa7aiH3X3MWd
0jE68oL67aYCZzP9TutXkhXI9FUrJdLY8sltXjmhJnooEMzR3I/xUtDLykwm6VL/pl65PcLZWeHu
F1dbKVML0NvFqmEFNlboKAszMR8gU1xI76Q8HYcJu5cZppk1K1togKCCStTeUFdN2wjlDPteDoKX
OhHJg0UZx9PIkb9/P2SIRAbuMCdbkQtKu00d0+K9JrIq0loRtDHqcQP2IwSxdugmVH9smdPZzolO
d7zYNf8SZiTXY9i63D/maeWsxGnnf/3MQugvdlSSdRuZA2etwuyD145m9Xxne3gnYgw87eMT0mj2
FXeGieL3EUCfvpNnIk1YwZdDwHMI8vW9foL6Y6EBFTQKiqkyD7an2cRlw0oSfuEy3O12b3UzyNGU
UIYy2vMH9/YbT1Evm7RF8cOqHwPjEJWD4YwMVHT9eUZKn9EvPezTZ7QuS63q5KCyEmXswOnYsQUB
ccniyuV1k1uewjr9VX+SL62isDBDvxmEZFxzoClB32DVKvSF7TzAwpTEGMOjjARNeeKO4RP8FsPP
1Jgnd1Y1U1/t7USr7F3PHHx1QhUnSlg9akra+cYLgwY8A7fwELpTxy4NQPgps7f/asNofgSjiSIE
Vm+ys7TIx5qC0TPElubIZrBVP99CJhLpkQKH6vwo7NXEWKHZlYN9ph22iqGhJIU8DCXljFAR0lk1
QmW2+HbbifFdYPVAts6OgZadeQ1PgoTSyIlUuiT7a8cONWjOrXtcgQ2cXw1+hTK21yWRaoMnA6Du
OXoyaH5XeiMp9ByFUjzvB6Qc36RuWvQcejnfVniLOqvZ/YQAdK1XLaTkvbysIjIQ2867NOp9Y8aD
G1+Hoo/cLfhTRNAOaBkmNc/P+cpzfruxzur92pcK90iopepCdDmzrpzbFJR2dFIB4ADfdq8c23Uh
0gae3eDaKSR78i9aSFZeYtwQlFBzG5mchgcgTse8Qfo/rrwLmgq1BhWMhOzq/dhwrNdBIlrnI/oJ
/LX4AiibJTTqwy7AkNseEgXzbC0It0o1XmqBJoI6AsjbRprQ9myEdHL+vO083+j9UJ4VM5XVggSr
1y6trIKa+VzuI0waIhDut4ci7zgdLJ2GuVVMEj6k2k3ZKjTAXJXCbwJZ6lkiFAaqlG7bwEep7itj
PTW3Ej68TS8Ng4aO62HvbSLNpTut+XyhYE2XYzlTyFIbBojhiPdkwA90yHj1Hyx9meZZmIDhbu2R
FDdhzruamd0/g1+LHCk8LdDqLNobnHWgaVivAVxZH/OYNfz47QScOVsnlflgZ6Uc97lYEp/gYPmt
fA7aHjPEgQ2mc/bJQnqx3twDxQnjdxy7GsQtZpUaXglsoK4eAjxdrNiAj5SOpWrry++dmhiIcWcG
Gb8EN58RAqjbYQEUUlxquG1pe/2dGPgXin3PAMks5tZLChoEPRE7Wfwr+5hgdo+MqIQwkAfJ57Mz
oxpykpm/ahhRbBTqqcVy8KIP/bSdn4ZyGmqFfR6Ij0sHAE3WWlaSovXFbHnc0YSHa5qJ9EN8Itbu
E8hJVYi+lUtmkBeukNgpNJKI8Rjivpj6VkZ0fFZyxU6/OAFI80hJBZdlB3052z9KkBSpoCOxw7sd
MKtjfiABlIrOUpN3wXgUpKgRWLaq5t5BJrw7VFNCbt941mCA1WXrLqKxQVRHWjtLpeFUTHJsWHeS
s+cjJlzCuh48CObkP/hHwaEo9UXA1B7bVZ4llcgGmWg30sMaljCU1pC2ZyPaNKcHKMtLDvxHtgwl
nhM1Bp/DW63nzjc1yJRaD+7VgcKFfFak6+WdyB4a/XGFQMr66/w2KiM+gOQ0TIZRIi9nxvuzPlSl
q5rOyukOP78/vpOtE6QMFpxuR0iwXJfqh6euxAGq8OQiiOpAoY8NdPA9dlZs0yXqC15CDHq9s9u3
qtNgmF8J4pJsZL/+u7Yf0mR9JxWr6qwvwFNd2hlfffkm57zmNak3LkQ21DC/lbMKparc07Tm+Uce
5EO4uEVMtHobQUXof+x/22rHsCBcFdcoHNnTUiZL+bG9eVDCctMB64yTNbR2pSRx1PhKzLtKr+uM
hRb7dwSR12bcA1wDaEmvSXCuonBlujYzGEf/hm+fhhDXtl81hBtwgXWbMPybvvDC6Bf1AxJmNd3o
fl4FoTkvwCnja9t9uTt12LF1KjqYiVIgq5US556L8+1rLH509jtILrvbwTNifaFCWyMIoY0CiHTn
gnEDkU8/48oOLjI/rf9oKpRb222N567AU9x+AXFINrqWoZ6CwuqUoPfEkfBqQCUqE4JlpQg2LA/Q
oYY5qQu5WONm5mMYnqBjtrBOVrLXciQeVaubsPwe6/mXWVHiHq7y5OG+sXj28qe9VDz6avK3kQuI
C1ewfGlkj5HCq12yBq/kOjRiMsTdjuCJY3R8U21D+sOYwDM9FdHajgRLRq2k8EmCnc9tGrBT2hzy
SBmkxrBSIXAwiEK5Sl91xG+h9Ewu209mT+NOwz45ugOC75DWxF1bDyImUa+BhrKfme6CHg3KNU0I
tgomvG07fljN3uPmOEhXs1hZz/1moYCaOvXVVX4IfcZ0tJtXaV73NMPRyDqKo0+NYg8Ie4Au3W4M
87HJ4T4czrxs0xzxi/69V9itT+ntFUd5rbHHQue4HQp9GOE001y9h19FE1rpgxoTMe8eOiEksQwQ
JuSPGP/91GKUlkVNguQU0YHxLGXcHraXAUx0IjcSiYa1px8tIFM7XofsA1R1c1X69AVuon5nzdFx
YG/msb2c2yKejTMrRGthl4LEykc5CfJ/9Msorxz6awf9/M2SD08u+rfwDt7Ij33Rz/opuvhX34Wm
4/LR8E0aiK3rZrfIur7EGhqJ2o/CnISY7kOGmOmV6pn/njb4MxlWMYun0PN8hIn/JkeYPxglgqV7
LZ4YHOvrtk/JrxAJe/SGra4XEy47gpoOurTUEKXwhH3qwHoTt9YSMefbaAwwp5FVhsHglGYzTroH
7LQra/8UQUwfc4Uj1b/1NCYodRExm4jZbpSPZ4/SBrtVj6rpMCazuoZ7kdJzkOVE+suhK1OOAujK
+CYsUBeUTJHJD+Adtz2RLZ+fZV6lJLGXSSONLSedbn4hwnyVlgR2K2uVy3/oA27OcO/iwtyKVJWB
qkm5+byqqGDHvZ202QkEVAWcv8JXXhDtuiayzQpXK7oq/mc/fMmgyXACZCs/pHS9wPkX7vIpXBDP
rM7DbOukQBOZnm2PfgQL6+t9GAm2PSexbcWFkwcUJfxl/xfL4ZmcTvjgySqC6ngQw6J7u/U0Qf55
M1J9qlQcJKfowBAQgwwtnQqDUo2PFjIVn93eRwEEIE4luKNajCTAc1TGd+1bDuL3h4GJMj31fGZF
2yO6kFFXgoLDB64yEEJSu6AOzKbxhe/zRe3IFWl+4602sZk4VpJiPBDf2nn6taamJv77rnwDeA6L
skLJJ2HL2oEjUMHgR2bQ8qWoHqX+0Npt4A23eQWSgcO6HBW6cn0yq/q9uRTtEr26HP3rx5z80fh/
w9a2tReZE1+sczPCDxcCWDaLe4OCtOUfWAL4YsHtVDWCZ5SERaHO0/wfNicAmz987fc86pqaSSGj
sqrK/tmsWIWc1s7bYiKa0t/fp4ju2hODqMV6u47BQonyfcDPteGBeIEn/YR4bJxgp/cM5MXlAW/R
dgR1f4GgkEGV+FDFkaA8rp8YJUHvJ4h2woIhBeFzFCJ55qw0uTKYpNKahw3OySu/4nadVnPG7+9j
9SIP9kb3yQzVL2stMQ9LXD5bxks226z4Joyc+e9+hz/YFPgQlf8lTkXXhVx4MWO3XH1R3zU6sMcS
JZf6azRdVKOz09bL0Z9fKUW0UE8MBLQG0WVljaxrTJM5g8+0J0uRs+lLN3UkffYJfuPqLKc6qsdQ
//ujoXAmi9LypIHGEVrSQZVEIXUo8U09ANhRYJtkTJupTyNmQzD8CFIesUfdC1OQUoJ5OcXOOLBN
EeyOYC26QOzvVMziqaDuuf163y6tT/aIqyrsLScI7U4v3DnGp5KHkpbIqd277Rmg7btJGAw44F3B
HIMKEJBxGdrdXwB5ck61HbUBtzm5l7AGnmPAXF41IUcKMCZsQWBL6d+cUg9KdTpNjuqmAwgte6Io
8z65ofXbhJtiWbQwI3azqFWmHJ/KAvVzmJv4+JqUOoRMdao9pWWGMwy0LpI2ttYSvzHqaTP4C3V1
wAeLJDyA+6rw9Ei1+0ifLAu8ujWhZljAVrPtXjtoxVhQl6T/TK9dZKEh2A79TnCEzvnj0FGr5L2c
IRtsaItTwcLNhw31M2nsBZiMnF0EYRUTwKZxB5xkO1ojwFh+TYN1QXadaEPzJIhggrKaxszm1lzi
q0xyMMoum+bjB/5z+fLzG/uR69IAt70++aURmAgpIedOThiaeRAUg3YJFUGg31sZs0Z2LweUavu0
lFSpq1av50AxZGitrNzgi59yhscPgOgdOMbwwHZxsiQVdH9sBruXbohc+px5BZRLmhE1eKPjhxhL
75iAvPeRIJ/O59BhprISkTTVySW4EQbvXo7WSh85Zzfjmt+z/OpTFRAaqvlHd8qToNr5OwryZbiK
QOim3WemxbKVVOsILDbypSVfyIUsq0hZjFU/1lvCtPivDQb04yBwsTjAOTybr+Evy3T9AqKI8Y/U
vmzddh+pgSLczIg+FFrnTm10ZGOSV2N7pT06/T61K4nzn/aYUDVjhiWt4x8aqMzWw6qyPZeFOxTD
7SsmMqoZ1Ww5M+d/7CSecxZ320qoCkL3KQhPGAcAQspVFZ/2VSpjqHi97ru422l8nsnD+wAYMP6f
Ne8WezDQNp1sXE2mi/14A1w4Fc6GBHEluyv0YSYl7yR37Fa2Rln8Aq3mSI7NNIpQg83aVfc1jG1i
QwgAWzPULc78ZoYGL3YvsiZHz7Xs9F/qadwN2WS0ChorMbzIyWDUI3aPWU/Donk37xcIwwzeF75O
RCEdw7pvhN/KG5gPdcZH5nJ4/fllpdo7bP9hogZWBN0kHBh8QR0VIcuyNliURWuWR2dI6zVxvDET
jR9vL8ynuUtZIRonOmqxsCg3Z76x4IBKQSdb3XiIndIyzVTu7XRWUQcNtEnHidrk/yPx2JexY7kB
eGBRj48ZOv7fXOK9MgrnXW5a1pk1UP8CYhradQa0mnS+dmQZKbRtbhhbeyFCO21yJVXgG8ifzMeq
lJ5v3CicotSGx79egcCUe6vLfsnk3DKL0CDqyPxRA0phm1ySjvtE3mnWlddhSqCrXXWQDyJu/tW8
vdOocMPNBqa42qs8Whl9Jd29K6KVZ1NjGQJhkROu5e0I0Zqic3F9l8RS9RW4noeWXfkihFS2AuDj
xWttGxfCYFjhBIo/0BVKEQuCfd3P5UWyfEw8vDUFaqtut1/BJ+D2aNx0Dfvqc1efs33cjkTjs/3U
VJW/2sTjYRPeePXs6rDMNwo7uFSeGs25+w/puZjomJsz6uV87uTjJ7PrP6cPtoCAWPWAZeChIBDF
kBEKx5iPLyiTw3x94Jxa3TXcWC4ZP5wtVkYimA8cIW8YcflM7hC/xF8CiI1cLySL7V0xEU7V6D35
MNxQPgTFLAGZThE/7cKStfrcJNKH1gM62fzgaFDZ33E+ix3dC+3jiWCys4cI2+BgUKtmEDg1GuON
jAfNl/L03BNtxl6HU6OC2HmB41IFhgQ8FonzzGwAmAgq9ZteR3CMRej0OGosrYaFioIrWcwf5hME
wAWah4PVBRh+1AkTgwBw2FTNAP4/7mV6I1oLy44Xpdt/BPYvzZ36DRdoUjsJOAECLbCgvagYfO3J
pjPcK5HjXe2xIYzbxTw2jtBCLB95GfYSDYdJ8aH1g/OnEIWwhZ8OBnHrnrq8DGAuko3sd79d4xdt
b+o1XpFBpoeWJWDPCaU3LvueQObURbKsNIaY1+xs9/xqB6fZ8TukueaBTYBTDnt4r3bhbURVpP3/
bqRav5+i8Q2DtdEJmsf5kqZCoON/n378FtLl7pF3/UobEfxWEXsaRKR3ev06/3jn5GYnC5hzrnnr
psDYMgvd6uchoO3BlgEerKOYas+fTqv43x4i8RIKjpqVw0quUDdsnrCk1N60PeAqx0kuzwn0rVdS
j7rllFoHdu+f52JiCNiWfBLm7CdidmaSqfbXAsrKxkNdjekhdDlJaaVZn9auR+4LUxQephbCc85a
vTzE69Fc1EfYBIbbIHXTK4iBFkAMAzgMaX5idfi8AleE4HqaJh+m1M/LfRKWK9vPgSKDBCIDvkKp
iGfuvoZKZsKH+JYqR0OXkAIpMzd//igZ3sQhQ33vGFODG4LaWhFpcuGH9iXX+VoqTV8+A692Gvk8
7rIZpuDFV/EQC1NQggZ3mtSJe2hPca6EvlKhf1M1HgMnBl/vcwL9TNBdRyxSsbWvpF99OiNzqnEo
ZKDPv7lMBuG3o3WbDZbjGsYYl9Om3zCeoU4J0nrYBdtlzP0USjrU7IePPBbSLprv20pWr1G9LH9N
5dWKr2yFjkYKXv2dmu6mhpDM/ZRtu+8WM68rKXQfoRaNX0AOdEAusjd4r6xq+W1a9rLyW65liAOJ
ncvUcTT5nJf+MIE6D8J29i6gt2UhqKPKM/EVrhVUeR8lMlZPNm2J6Zy10x9HyKXGjpuRM24dWV0F
kvX72xeRLOvHKDNHr8g4bXAdwJNloraptxV7SYQtZV7nPylTqcD1qE/xJoYRWVbcZdBUMx7xKXP8
FJZIoRMU0mg3tH1OMTqunb4SD1OoefpWi63iAjf8WHsm7GZv6OiOv8VGDtTcmzOwIZ0f9qTmn3cm
BCXYnxxREjz0eZMMYkXgzgPwimN5F0IxxsRS04fl9sdz4IEKr++Ss5Teg2PHtROx8PKDaag3qT+U
EDRDr+N72fG12VhwWQh4fiqW61ajqfALrNKPlBJI59rZP6FIAIEDrMqb6RSrzGv2kSA298kg6+Ek
zaA1+FfkfKurxomObkF56mMXxk1xgL8zANEo0Mo6KtdI4C+WxrTGz1KKHmuEqAt9WQjo7ljl2egU
bQXaw24hvaZvCE1L2gkx5oz7mbzLKb3qR3BK5JZZIpfSKV21HuGONMwGA5g3qqlzAo7E4IB19k6y
6bmYsW9ma7fFyKBAFOApXOLip9pH57scDwq53wVPtHMzpzsy/IpIA6yAjd+0PkiVFoGrHcnWFs6Z
jn7JT1ruzSQ0iqRJHqT+AhQoE53FkXs/YxaD/qLR7vB3DdvGC3kMQL1Rljqyn0TBEsfs4TGR06AS
ARNSQhnfNN/uNqBa9YQP4B0RpVPOHZnB8G4eZLnZae3MH2PSf7Yl8qOktE8mXMuG1viS/XDY21Vg
s9CxjsGtahbckf57jiwOvIzuWWuR2SPQi6pW7AppRH4+n0PnEDHACwIRjQOsL/78anCTVY7jJNZZ
Ig+atsPb0u1+j2b+U8ncH1S1ParaYR8ZYI2BGF6KZDkCz1LiD2UXndUyW4ENEH6kGBODBaD6KnsL
q4hG6UUJffhIS6GbMPsPETzCuEGIHaPeoEjsxTUW5QyqHxtNVSD3iG0pOZg1MoCxaZ/oCN0X71ja
P7lwzy3ffUiS5YbDIUTuWbY1Yvfd/C7Awk4LyQhhKfxgerC18oAO64HV1fWX9FOFZEStEA1pyU1C
xYito2/4W6BtF3I27IOZk+yTRLHAp72W5nRH2Eyigl7xYllujS6jGUpvT/t310oujuAh5feI8LBq
SQMuCG0gFcHI29NjT7FAo2aeiAYS7ROfuAIZGTEh/3InzXAoke+ZgePasYPev0J2CqyLBwAoXoMF
2pefgGZD+ktsntltrmLIUz1Ik4csCzQI8Zh0pW3faQlT/EYrb72Z3dv5N9OnCMXc9e5nsUzzFq63
wOrhJQ9Fy6bRn1BXCChv7EiVNLyKehr35rlh4irtxHKTi3Y2gesz93m7kBWDF6IZbL1keO1nYMcA
Rya2vBeVWqyGa+grG2seg1ev2RY89A27zuplCdtEyiFJICDYR2d2u5rQ8zQiWOHIdEop+fDhwKbU
DtoWtivI2aPBn58SxUwKKyLDNG2REdnetoycGJBfXGcblH2dno28smET8XabcIGQ8SlJxAWIBGT0
qHWVQOUegg43xWDojzPcvpkSGHSFMcGIKtka822HxBLeMWhQ73sE8eU0uEpaoBRobYhmRHvrfljz
Y3atl/75oUGGrVMsFdzeDifbUSlE7npPwlHttwuPajd8drtPzkj+6pYEtiBKRF9zCBnb3d6MkTds
ZuePY2RCUHMsim4G1Hwp3MSJ8FIrb5ghdVj8nMJw0j8z0NsAJh7fNU6hApau++0T+cJIXqAqxwED
nRWZa72X0W+ayopRn5w2AN6O7QDw7JDQQyA7UobFg0RyhLo4oqy8sF+CvCO1UI2nTl5iIv8NpxRZ
cHGPPQOpXg6GtGF7JXkToFtSzaSgttSkQWNyU8uiTVXqeblSmMe2paL/hIiNjKFbxn3X7gI3+S4v
HsunI0F+z5yuI+TL5qaHtBXxECOnhN20E48Cz8FgmJkkHRnn4CVkMKX/odCMQjWR1wYvcFd22qhB
uZOEZZPDDRe87sNPPeEl0A0+6Cqyj8PYGFI6SpEU/wlCTidfd0FFwP103oYWRIs2FBnhjHJ5HALF
58fj2SkCcxIe1r4io6WGuCqa+IaYctvLQ+DBPdokjSplHrNtm2goPXJwVPhkU0Cpnws1KatXxHRJ
JaUe+bVmH5RTm6c/XwIsEwbsRDXA2c3q26mqnkOiyOt0izpfUghr9u2yAlY1f5DFllJRvSyzPUHU
T4aO3+wpv9i2RAJPCmOr9nA/einng76zuCudewdiA9iHPsuRvfeOvvGLwKMPkU3hW/DGqn9RWldS
8dxOJezuJ7nTU2PRf/sd+Vj7Lp2IWWnnwakQxdywaWeCxgxLeU5mKk6eQzF0jhLV9ReSJ8pHoDAV
BekPo+DQ/1rPTeW7AcINl2M0CD24OodeS1txVvUZSypDlloW32h3XAmA1uc5ESIOjkcEWiug+pql
Hw7w6z3kmS1L8QFlXqfmTPkkJP+U5jemYaM31UjOhv68Xt3YgNUBCe+M5qniQcvTCaUcljW5HEv2
vooY8If5j5k24wWcq9z4VOXnEpP6kftgtMOq4Z598tAOgACmdMqDSQeDQItHt4nVpBOFgEIUsZrS
4kJmQwD47kEq7dV9EoGZjiqhheaytWwv9pohNfhbJTd18WxLFlUwurZucjDFmrg9bIICJ8rqFJje
nocF3tZWzSzlGzSD9OgP9iYS6BglNXIgiRJAMIiGKVg8+1IuDdAH6WAMXme0MvuRrQY8kWQUf+c8
Jd86EC2D4XcwUCL0/PkhLjatym6j69GBKrELdAIzoRvedNlT0KecNDXXISuT128jvPUTHyn/FVZi
U3G07hPgZZiBgxeW6YK1opx9ha5ubHScK6R4RkQiz2WTiEh0nJxgCoLKCltYReMtRh81pQ0qW/8Q
Je1II4vg6ofhbVvSdt7WZ9weEkJqFk7jxBu9WXwXdhqiFc2dfiX5E0Ox5c3d9lWnH/2UNrMK4aRB
WwtDlAJZLVqjz7hh02uXhorkUvWriPXXxrcH8FFL78UD4fwucDevcxGWQEhaRDRwH3TcA6zmZUoQ
fKCJXe7ocjOB4WUQDzaER4GmMDxv8KC084/FT2K1cZuXRIeFBkWqyeKu059ZsbR4bWXOQ2wET7Lr
103kNZUEzeBtMFOxL8mp27f3zv9uIbg8UPEMx9rxI9r0jeEPzdlhI3FI7g0LMRzqbrYl9iJyuu2F
7So2N8PIYm+eKGr/g2TH9SsUEQSB1eGn37mSVhvq9rYlwT5r38DM2ljk5MxqolNUDkLLv1bbUaWj
VP1AMQ3TQWdnhO2hN+i2eryuCitdvDbwuhE3mq6GDynxWu4ItsBFbU2xJRgiGvlEs3H8MTOJf6hP
prekkZMxLvuEQy2UUldNDQxSxoocRkC6oa4VF21qTVFEswzOMGtQbQxJa3I+V2uwvMe9vh7LyoIp
W/SiAxYLoOm/6MiAW7+1xYGKqBBbGAt5tasaRN8t7LTf2VAXAePp585+bdkeHdY7jy2s/N9zQ7+y
iuTzQvtmyVztz2Uj+DjQH1DoNmtJw0igv+Vn2OvgpNb6x9cZ0dLAJWHKP2uEHdNf1x4yIf0fhJrT
5Y79X5GtDslP/jKApVMCUs9gv1Dck/qhwoz4C3eBsl6vylv7GDqoxzMr3yG7HZzqS3bGJO3x45LP
KyTqAtFVFtotpwPosi4DTNaLKnJXGGvZ6uJGvUBm/F02l7KgpJZe4dmdLrS47SfgKONp6frdZ4k+
be3sbEAkeUe6lPrALkRZLp3OmGVmsLnKZWz+Y15LL3kSjbkpuyM3RxyHnnoxxK1SMbSNabVnIuEp
RerpGx88wmtbWL7as1ta2PZvC0yiYGiNa3OWXHMxEFPJWUDUV3n3KNglQt5dr+K1y9wWDC07CBm1
j1eOMgLmSoyLcDDMLFxN0w2zBpg0/v6bbhP1jOu1Zt0kvqgL31DUCwBHjgUcFlrR65eLOTTc8dBV
pSw5pNTFekGe79wObQZvRvgJWL056aLWX97GXSNX5kWW3EliZI0J/stHHjBa2R/gJGN9ODbPOta3
xuYHksatSOAsIziVRHNMHSfAlcs8iklikL3DjIIHnGGiqvQPewq6YpO9BswoRQb10XfU5ca0dYTM
h+qKyaZIVik7n/7+Pg5SXxIz8VhlyRQVWiLZmB7to9fkx0YMcr7SGvABTKTgLNLGhK0hXAZsrIiw
81LFKm0MksXxJFnnEAWb0KZAMTbT/wEOT9Tf9DgCCgbKuzmzv1uruz4cB5nuaq/bW3wYR+2+l466
SMAqpJNKAn98HNrgfYN+SnbkE4Frc2bRExpBI3va0NNImna45z92OdEOeGW8VmelYx5+SrTmedOR
Iazjk9ealLyQQ1V56j1wUmr3n0rgF3BaYqiSoiIqow87a3xtMLpeFEu2WVk0nyXF2YvslCcG5K5X
4oYmxEWi29Msn1DMVjrVRYfkkwkb2VmscZkpuBWFKYoGT+2R0WjifaAheKkNkuoYgd9J9nmlcFJ+
fW9KkSy+etWVLWGvQzdg6s9/PTlaxsqVm6qWBpnQ7n4z+WB2cCSHL0p1E3O9KSi7zw14W2YViI2D
Cm0JQ3ET39jGlXE9xKVjO+fF/ioRwP5aOSwMVFiR2TVWn5CtkcF68h7498qYYmmnDp3/e693kl6O
2lXckJgnqpwn8GKS2ESYvnqhUv9ZX23b/y89Lek5RHMEOVk9McXyFsWXmnS7uqFU11tVbyyVzi/I
6nQxwyJe4YYY6F19cKU5e2tN0LV95JtzPYXbt+EVwhmoFyGcVDqNjV3Ip5oNJhyAvWO4qSQBL3lZ
GpQMQFB7Oefd8TW/eSDkdXG1etKHn8TYwnDGM1WZ4hGKfhTsbYdQrAgGvLPcGfji/sFN2kjsbq27
8/wlZqTc4K/aw8X/v1rLt9PmYi7pO0Z4rMW4wcYSh/GOghJjSrzUMrntJzIhca/7SlrTTPMU4o7E
VczFot9Mf41XE5AkBAIe2DwNENGXc9EoraRgDu/9q9tv9M6vMHTf1+2upGd3Sc7dHnZ5LDtObAGV
aI2eICTQdsdM2ckJUObPvq8r/JKWlbIga7s9GcdqWBCobSvdL0okfEIVTpe+K7iYgH1RgBI7kPjg
3Nvg5hA50D8f0+odW/3m3IwD6TkwtQm/W0tzzyrEDGfGs2qvqdXzeoxcmv/v04lzK6jTjc+AO2fW
Vm/IMOTWb43l87YA+N3t7rIYcDDo0flG0YWWV1CAOpCe6tCvjEXHYEeaF9GaIkFTTIb6pK6Qb7YI
ahz1sbazTzDiJhVxPOSSRZxydhIwHTSsKZon1syLskT7T379hIwK6OT5i4pY00xWGILOI8W6cFZA
xC4tPDFl3aIqKC8JVrDCUWMAZgITYGwFJl3mzHvcmlCJIg4g1KBw5VDyIukKkpuamuTRew7befDT
R7a63EbESQ859sTf2wesbC5peO2ffi7r+IfpG5YU9qRPJgcsBd2buhX8P8PUThxxm/+3ErTYgheV
LCSybWyB7PgcBpewNPPgII1mJkF9kqyp1TcoCLbaw+jLD30hExEyZPrZNe5SFGiNPmEqpvnn/OGd
zx43I2sEF55hWJ7TwNjrJfkz7HrJciKn9u1wlP7+mbRUY1H4nk/emQdcx/goiGG3ikP29x8LPVen
bg5uXb+tFDSqxd6A5EeiRf0xj5sEONM7DUm2AKMgSYLhHQvdLEv8b4fQ/WgO0JZnqRf9773/aEdZ
rNZybtDt+MjR/LX/zAYCuPhGOwHHn7GC6ucmUstfz1VsXusa7UN4I8eyoE6bIaF6a/jWVfc3EcoC
YDmXV4KQ04BGrTf0c7URFyNQyMR33jG1DHWHU+/6X5/mGuiKybjyvCfE9JGb+8xwJFJLS0njo9hq
nBSpLYtOEcY6EG8lgjJRygQdDsZ1KzvchL46edBNA69tiSgjVTEYxJnXr0N5ZVpKKVQfP3cQv8nf
IRYpNKOgoZXTZrRCinb0mqj0SzYRwSPOvgy94kntFucfCUcKtW/hJtcgarRlcVK16rcIU1zv8nXG
aYFoZnc2qCEa9hqUxi2zZseACS2DHIJx2rLlmC4hddrvBLqIJAsAV1xJ2pEVvrFNJTwGfwWkL9za
KPAICv4+Ceh4aCBEfVk66CPGQcrv3tGhY6ZTkTWCtPumfQMtm0NZ3S6GHQaURv2bIXk3tuNIC75R
Gthguras2PpEz2GQuJvlHI4i73lXSlawOSt3po8UNM3FFuFlje45e/nghdla0o0H/KeAhxEDfVNc
2Zyx32dgnGmdmCmgWqwGyEC60JmlFkZrbymJWePVI/+maHzbCoLtBfsG9vZPwTH5Bm5mTtuUyWXz
uotgRyCzFGIf71GE+k0KpsQ80kXlbTshaJi/Z2Mu8VtBZY2wEx/HvHESp2Fh3MY312luEKi16IIs
BNxdvcSKSkCH6QesSgb9FVLyOQiO8kqSZzNR+wGZshS1f9KHts2jYgATvO/5cmq9I5rbooMJGk4Y
AgH4G8WwkEm+ZPVCP7A7ilpCzmuHistbeTKfmnFKKEYQNqltFESe1o3RL2yinBG4+ueCcHaWHtXp
trfGsekEsiBCy34V+2lrnzNuoHjJjhMmenmGwWwpXd8ZaHQlHOmWkkQia0+REWESiplsDD/n2dOu
ihQ8HXCgnEj5kcOLR+6sTcngJ4seNdoAzMVrnS+NkLaeFccwQRdgAZOWOAR3yRIyNyPfWsIByCaW
6th/WpuBl4tnBHAObrawW2x3FWDExAI/jZMlGLX3HEKM+aLxKVrGUv3/pc8yi51Lz8VY4o/rqZyw
5gqGtUJls9+Z6H8H/NoJ5zMrfndpn/Do3PEw8zRlPR/k1sHpPK+SP13AxV4FehV9dI5yei44i8n3
wAzJ6GdVkQX2puCf/zFA4iI53tlrQrGvahTHoeUwFyFPLzoSw/oMc2pjDRwDL2zf7vNUVm5H/vtv
8+6uKfU6CzOAMCAZ4RujEn15uL2RviMLRzfQ/TVZYQMZO+NMDobUB0XLbO3B3K71Axapya0KbMTV
64dZsvICKQbAs4Gki2DOCWAfRV4qv3VkHVtomtmeoTJ1F+WmMo8ddg6id5JAoQpG7TkgBkI7BRcB
QK0ecaCelsGZ778jFRjfGlcDihExrb+ZjOJl93EQP7+K3PUfN94UZt5L6sz40+QEOcKDKLrFSgfQ
fpq3U7q/dBkUFjiQZH46U7AVTWEiDMI7FDjdkO5NFVmwYxMNRx44krHyNigl2PU9Z0rsCIbTT2Oj
D1Zk6QQL+geGPchcd1gSP1v+PEDW4qeDhjAd73RhZjX7+xWO4z8msHndoo0FgTbVy/UTTQH7xOrM
ndJjhuQ0tRwhS0pFSa8ZVkFo8ICX//KpA7EAmIecBoPOPWt1h0hlwAIuokruQcTBnoIaVkN1bvLK
jndINtGTm28/g6V+dGozavKxWTZSTRonCelRlCXjlf88y3bjACUyGssp7RB9IdRP4Ze4A2Wp9mZQ
bKZD9N4ex4G3jO+qE+Hx5obCveFquyTIUK01Eyum2gZCtjOcH82pf7ASThnaMxP+R5108ZERiXky
1uV0ecpvdx+Rv38k9L1IkucnX5woebqep8Sk9L0SL6otEx6Whc+rEbe0FAQCJlZJyERywnJsIrlQ
qKxDkMhln5OuBZTA7PB+Rdh0P3v4mdikp0NqqlQZWLLsHYW678Op7Ye5NDVxX04wF7aO7YsEWlm4
SWF1vy9AWEfrbaJLsDHhB5UbrCC5XAKA/+IB4u3jlJ2msBaV4WA8CKoxV7jF5ffAueevGAh4+fIW
6+4jHYtEFaqlk7884hjlrLv1F2kfarEswHL36I8Bxrg81tC3AOi8Qgm4BwBrwr7rpKBUVMqMMjzy
kkU/+p0Q7It64Ra28OfnMaj4jHz7UBgHBapk7woXtlS5NzaDjU7RvUMgN4XLK06BahcdETatlOHb
qxXZmWIvT7wP1/3IIt0uP71SrhXNhdXjOijASOoMqjrC2bduUaGP4YUF5kFpoYpjl3KQlZWAwsLI
VWjRqdd+yKdBzhDJNNYebRDJpeMhFbyTdJrgdZVpwMD0kNP5EMMYrCS24547luEgfeqKL1IuujYH
3AViDqLyZ3pexztniY+Y5QXTkLal0l8WlcaDeOvrisJ1x5Rvq1YGm7yR47OuiNFe5Nh+4pmueH7P
gNrSpuQaXZCiL2NKZisd/Qvv3B0eKxH1v8dyXRQvI9GP4cCMUpI3TBtNDq+I9hklr22GjktnKL8i
auc6UVkoirkyilq6tXtTIECJs9CXT8k40voV+3TH12+ymw8adEBJsOQm4Tja0VIs1dSY+QUZHanF
Lo7uUfcj1YNIYgXlCnVhvKjloOUwC1v8X8YmLPVrM5l+XAIkvvrdQhA/qtXb7xvRw3QJc6iSwU5J
byHRQbg15VZFJNLIeKH/pG6xzO7pab0fgnk4ZCNGCs2jI2dduw+/dlki3cxLTC2fOcAXWykYr47C
aAnNnEty9AkLajn1GadbM8YyBL5YLDU0RFOMjd0oJebXD1keT9xwnWZ7BlmindYONYPXeRULDDja
Hiiu9GSz1B+jTn+ZWvTIamxc1QX/99RDWUZnHIovgiLzBd0vi2z8ycu/CmTXhJJg8hpl/0S44Ekw
EpDMColg4JfEKiOxzLbzXtvmQVv4A88uZ2Fnrp3wR7W10hVbIxQjd5wakrWnB1a0kKnDGQ2wfJbR
XmLFMK6MmD4qFYHIR7R2FQtijeAYGMLp0pJ8BbezbZERVoYLEW9Vb+RIzDP8qAOM1uP0eCgHrsQF
omRSXUnbVTWl+VBQv/i346QjVJmX8a6wiB3CAXn/QDlSF0jvIqXHPHNY1JViFZ6SmwrKIynIc/ue
VwC1HESuhoh4jG1gQXO+xdB+S64BgrO/oaeclaZo/Qy3INcOnipTiyhiZcULiykaEeXpFfITUSFb
NrH5RRckBY6YpvVDTes05qZg+ruewx74aH0h3s6+URDFvfBdlvAOEATmp1uUvi1YDcx6jOC+T1+6
BQkrat20wyhakZBXelstNb+5yqupv5g5IEpaQskei4qvJcxW6rOOukFVRgREuTvhM9M2wuP3zg0I
e+2WK33tXxVgIwvLkCwNfhPElOmi9uEIyLfnsnz9R0HG2uh3piS33WZwGJc3jVv8v2PkgAKOnZy/
lARZ00b01fvsSHq90BqpVQmJr4raJTP79+3CsaakpDD6v0NnWqvZoarnGC7b2l+QMNHlWugiU0wv
DBt9ZSlhmCw77o31IQ9szAzk2+GAq9ddWibCEdCzzIxBhMLAn0HkrGZKUkkp/7g+5vwEMlmL0SJD
8l76twPpL5n9qiqLiKWLlYLPdJFwf/G1I8WXSPXPhSHyhxk+YuEdQzyZbov8pMFF4/AEdtaKyJRk
tU8yPJ+TFavtx4VcPcN7Envz0WfGbixbvwIyvnuv9iYb0EfmBcjyX24ZVo5HumbZVjPS+5iCAd0I
O98aLJfSY0LKQW2UxIaOXqUwbNbrrFPQsTV7yCkyERf+eo144QRe3JomKR5ZHtdisDmts6qArXj/
nAWvLkVjIGsuXD8leaErQsrwFmsb4p7a7/p9nCNch1Tem0+3oNc2EMaL014E7JM/5YaDD43sP6/x
SRYyeC9HCuxccRCcn7iGo2ppRVcR2Iq2j4fhfXUJBIouHnMILxG4FsRDhYTSIeFgHtLSf7bTKsRd
vUHA+ck7ZrZxvjRf/PUTXSSAruFAPs9GVK3oz20Wua3U5ehGr9Wr6NU4aKJ7G1mKfzxSvzAVyOXR
0QBq0ST03CmMs7RMoZ8YFJxxPHFo40UbQqs7NL7p+mgX4wr5NAgdHonuZhiMyNQ7y5Lbmi9DBas7
tR7q8tYh41v/0hltSp1Bd5l04c5aDQDjoi7ZyN9239tiRUIiZaGj+aXYlhYaDk+04SbKgIrQa4ey
05crfWcEPl3Rkzz1DtyzYrBC5ABO4xfRXxZNvBCoCVAOx/5b3zskM8+7zWJgWKw01SDkZxhzhRCz
ZoMFebp2CsbQMVkww7nVGU1MiRjsllj+ngqKCYL4eYVM0LaJCuVr0rqoyHoEDE0IR4fZb5SAPtpS
VgY2WWWIHe9MMj5BfIN8cLBajqsMtm5uP2H1NFR59sL5LJ66hYYGxsja/6LOP5/aAh45fZCeMUSN
VL23KqDf5J+l1ptzon5Cgatza0q+umi94d/QFA4toNThMnVAUeepgachbyzWRUELmTzAKqYxl3rO
+ojOMZWxwLvaHTX6a4tk66OqCBypNpkgeuaR2FmYb5o30TMW/O0Cn204TulYJyIpBDiP3TlfS5b+
vSDbPhJ/TRTMy/rKNR6xfwgOruBg02gFbUmLXobzWycY6SSx6RzY7XIo/qC54dkEjSnb5i+mR353
UxjEk2cdw30etss5cYp4W9kMr83QirEt5amrMSijClLgY682E9+641Y48pCJkfVUPxdlyVvC7k0x
ez38cMFuypzJGp2OIoYIlFTtXhGnIekJzCrRHuKfbR8f1tt1tvi2wRKAaIZVtu82FIBjoh6+6nJU
m+dK602+ULdKeUzZQ5T/t6aPJG8+L849lD7lJ8m/S2FYhuM+/72kxtRUU8VKYwSR7xaGwKh93evm
mpAkK4U/KRTJvMKNI3snP8zOYvpLy/Moe1R1t60gRbRMdh/rlWqBKysB5DcLfzAOagqUxVALTU2S
4Mj4YopcyJ901K9jRoxoKo3+yBewi657UubS1A9kAUMCL0DlYfDPleZv9iIIjYs5YZgdYIB65C5S
9pHtPBPkE3/f1kegKO6WgYuezxAMDFAr26Oc6w4iNDc5GcVvf46WdKh3D+kBtMNPmBf19r4xP1aV
B2y87xsmb6GtesGSw2ayqXTTGKV5PMNTONKEQhXgfiOhNqtmO7Y+kGvQj0zLH+Q1V4aWmxrzzTjk
ZPELG8YFQ4gDW1dNHRKngodZ/LlIpaKz8tYILmd7btX8EalUfwnRAGgPYj+ybIcLx4VQk9Ah9hQ0
e27hNLNTvXZojUrNUvsrApc6Yl+cBQxDKBbE8iL0zbauDCJtWWatOzP7bYn2XD9J2DV6R7LzKLIN
X6S/21s71UQ+pNQNH9tRFhecSkM4fPFkv5HCxQ3Fd+Rn1OsOOqyWBxSQGAj1qC/ZjNmwxj7D/z9W
YDOt55m96t60XZK8xJK2yMEDZPt4yaf5zAvvbDM5xVAUhV81VYiBR3xps002NTZBzXTRO9lqfyUu
ysHiDV785srwJC6O8qMpfh+mCXOJi4iNV2nHp3FLHiHNdux58+yu6i+EfBTcMST+rFm6FihMzxhj
xgnt1zPrzJmpnVW3CMMmS/r0u+k3eRP0lvI/oV1DR5cGg51kuNRV8woW/widyQJoN+sVQRZQznDh
F1646CMaadzT9y52lj8Ep8vd22KvTCij9IutRa+XvUahjU/uvBjEv08z/v3YoYs5TKflIOxN76Za
pN8YqqJItj7QAVCII8wdHaXy0oXv5RpEnxrysEgHAqc6zzRkDfCAnrU3j29YnTdTatSHNjlHlXUK
cHC4rZ3N9T0tnP6MMm3hr9Ddx4Xmc5k0GKXft0ZQNpFeR4TUqlFQgb1nlVhP9chtJoxLWlK+8iey
Z5xHu4w4ETfOGXSnD6b1miPO+Vw/glJ/Iwr+obGScDZ+eAtgfW8T7HRPXciZc1ow4t1ncRDXLVBe
OA4TXACKYzqhOnU+hJe4zFdu7vEjwczxTpwtG+fhN/QzG9+ZOKbdrALUUnv8QE7Pfql6nAYxUNLq
a6YR+mJJqzqFE//tuPeHOTG5x9GyaakfROzG202ixC5+ndF6lPL/BFJDjM7nfV7f83F6uRXPySOE
1qtLoeSYzPZbjILJ2jgGWL7BH5KdZPVgahE5zYV0K2aMpY5JZ9W4lNG/j05q1EcJ2nlF1ZPQ9H3/
IvhPd/eJeq75bao2bGkNBept4GjyBtTMn6FK+SL6xt8cGn35iqz3WAwByoXToP+xGMhlgRlLWl0w
kAQbUygURdZbd9asejhANYawFuH6XS1lQXXPU8Q9P//3s1/e9UIkWm5HTaUGNgtwsILTxooKK7bU
sUiwm5zIkRvKdatHb1vpFQ3DMPro1CJay2J04701mApcX6kWVjQ18YaFRdYCytMDC247XTEo5wp9
q+SDkWkQoOyXzEG4fTm44yyrrRaDtrWlFWZekOJY57r2wdlmeIt+hEbXRLkc88e/QIywgFq+JDp6
GF/Tb+EyT1pByeTgMdYJuhms03EWDzbWfHfuX97Cpc0rFjP7zZlFQUSO0dpu/J8fpu5EB9KJOlyz
tPF+QZBOUm6VrMllqPwKa0diO/n6her/uUcC1aDxJRaBz2sTyNAVVzMpf1xXlJBQaJWPzKJ3uDHk
9YVNnJFWhr3QOJUO2wfZZHg77oQXMp+MMKWZERcpyiAXcJBjxbs08LTbjJSFmmh6ToBXyn/pR0Kw
3Cal27e9snGysj5uL/J0WNf55gU0XHE8d3cJxK8GJyue1UdeOV6NNekx6wCFosWfoZiXLAn4aPsj
J6lFi4qMEDbX0Kiuv/a2lxp2d6YddtJn5hKzjHeFNBsXFhtiHyN+Zi3KbLwiaFboYGWpIAq8svH7
bxLehy4ek1/a7ptxP40bN+YzyGwejnK05H0uTicT4y9hsmkD+y4RspheGNkl1sby+BsOoDbFn60G
HriUbWJ67JI+BptvxwB0yYCZ4xubNJV54Ql2XuxRuI2A0nrhPugPSCa3GEhiUpEUPc0Wmq5PSZSY
XKQGagM7kaWsZCUFSaeJxmIP4xfmQ7CJpWPWlUbSA3AmOeP9Vz5CLs347QrFeLMlrdk+tMsvBlBh
27npprAF/zXCl/aILaAoMC0JPg4nGyBwUcl0QnlgV3lQ7NH8o9SqkSP1GIVYcWdBIlY/ySBgFNVZ
0nOUCvV2gl+IxDPhD6CEVULWtM9iECbD9ec1eMjX1hg+htO8Q4c/CswlRpP8WUK8g9hmfusQ6u+T
gsDIIJwqFQTj107c39JxjJp5wp9dS11XvvUbO29ZRaezYvGpguTIJeErv2FgBCyOFt1/Tv7gNDsk
oYHA09PBzUA3x4bmsCxY7QzJ7j1jrCv+83A46GIb/1gCyWKPBnTrHywMk1ZoohKSf9DBB7sIzpjl
NTV9WZgPdoQu4jT+Gpu9fnWAuob8OMLoeByQr9x2/l9wudey9iA14p8cmEMlyvUtX/fPcFO7wHkK
tKv+M8pOZZAX4p6JnPBRgsy7+OefZ9tWtYI8vc/MKBmI9uMgdzjV5icniDdAfworQKTxmtiettw2
vc5BHGWOq0AixwHRAPnlpeiARcZuAd1EHTlD4JMwnmAIwghZo5wG0qrho5iJj7RjJDakd5bWhD6N
eOiAewy/tCv8W82zpYS+IKSLTxB6mMKYBMecJrWZw+sifiCufc9rsSBZgByJAhA/UKvJrmOFQAq0
vTOr40gTjmbvNR80nR87GNoLFaxmfiNqP1mgBRqRMRRNdWt/GbnSCPkVAfV6nskjKP50ZxO/L77U
N2eovNlGzFp0QqiDsHFmUZ45Qa9cP7s2xwogFtJOldDHUarapWWBan0U+LRHSNah8xx8bvg+upXl
gUlWweRUC9/DJ7a+lfxSO/Hl/hVVf11CrlBlxdmSuXafNZwaYMTYqude/rp/80UedJWtb0tiGQ5M
uytJ/UjeG6RxI6i+2efBVlMMBjoE8VukaeQ8ADdoNIfHSV7+xPErW3iOX7MNSTb8ydR1hwxHCNZY
Jee9+JdZZGgmrkTCgWeNGrLUWqV+ETlR8jWDg2LqyiVRgcPhzUjrQYVRwQj5kf+/Eodcvd8B2ttD
h+AL8ool41wY9tioFdrAEkZErR9Kp8EDhWFFdhvzxstMKMFVbk6VbfSrnhZwytXdy7hps3G6n9Si
U6G6y2ewj4GIF8NNv0zqXy4rilwGYDj9BMmWL020UeeH1dCi/WOew+WwjzXKDHLM3aOSJEY1QRWr
dYdujoyWew3sb40kCk9OmWpp22MPfSwm7SpTAX7dPd+KlGspWQlu6HEHlU4QfBmi87DHBqWxQebS
ouOxrXtRqZhdua0X/YSghZYhSqAKV8oMcaH8JCw4j1Znb3bNUCY3KcCjSo80RmBLpD5WTmCitZ0H
9iLBeaLLD5VT7GkJMGcq4JxGIFnA3Up8Y+D9lkHWL7Up1cRWRbenUZJwwH3jyBGRFmXNVw/EcHXx
kUq84wCeikE/tr6TJmgmf8ijmYYYe9QSjE/rlnL6egq3x8T1hdxfA/VNMfYPHHteOepEk1Ti2SOC
CrJTbVdtlmVN0YbZ4HnY/xkfivL2aP85JXKRpR8c7QZ6b0haMqc3uWtDSevZkGbD9Gm0fvt4JLAc
sE+vavi1bAXh8XYVpLh2XLwANxQEgXnxoAydTEBQknpEJIOBIbK/iloZBMXrbTjca2cqNsS0puf3
j+ffY4HhDsj/VpO+E7J5XkZLjppPsnVSRPLwTIKHO3Esv2zSUWYbKOi03y1LRgKsPRG5FySLpvLf
Hzg2GIC9wTSZQjN7mauPdn7E+jUTginbpH0MuccEUaHZ1MpdMmcr/CQ6ja8lPax1ec57jY5qY6I4
nncrQjFZ4R0efHi+0aaPotN7EaNj54Z5JaGu7LKn9wJfz4jJf1AGP46S49eVP40ON2nUePCrTbwq
n8PmQDbpFl7uuD3bYy0hst1stMAvvHyX2szntt7S2vbeL9Avm5MvnuQIknsTJxqkpZc8lt2P3z78
Yag1eFoKpB8nED79/DPiDq3/1BXztlvVqUsOwLJ7CHhu3b5o59zW+P/pfGehf3VCt+uS8yW67Cbi
ukjrNYEaEQyd2q0PM347/4shCFzLEEhWIg1ol2T2C2qctpZb/jPXzyJsdvS/q6Zp82kAUAhTlif/
TwZBkb4nrUoyhGRv4wMeRuExKXntl29kBOSDUTWmV1wlEj0B3Lfp6krUbGVtqwbKrWQmr3Z6pVKp
KTaIJIDRXSnzwPyJ3j05pcStfGHTuWzigtMy/Ba4KYuzP1V5jgU3SnC0JoN0RYDfFRd7t9rW/v2Z
D3i6zn2LBwaIuXziyHq6/vyCh3PTgDZkKgfFM1913pgRqlrKG/AmAw7r0t5hUw4fG9s7egHpEajB
QGU9CbiJsho+01vTM5nY2ldn4G7ewLXwdl1MaBQ8SuW2oUBqy/adxuK3JHkpFvIEdjLqQTqRIcIw
lIJJeZPIuMMWHShOqBv2MiyU88HP6fuNjYlsuLtS27p4/+xmXxEde4ShLbYiccURkeFiOgV+tLTZ
y8xMXaYeiMqIYDf0YUUa3YOMuVYsoUOKvQQarDFKhf9I5agfEW1ETT+DkTAILOs/bVm0vmogxF6l
V9j8xRSwc3Lf8bHg9dkU15BE32j7BPp32t6jMSVSr2fVW0x3UA7ONW8F3Svu7PCRfYMDEXZEvsDp
YP0Pf0BrPETGbjcTYdTpoWBqwV2+vw13YIFxEhDxoN7W4ZUZEMcozwzE5OFzhHxrKbX3/Nx5LDpE
7vr8mdRloF3Tv1CPiQjohW3tuHSBEj5j4MbGBIC4mAHEsf//vy4vEGfudyh3d+wlhfscoQjJzFY+
VriNxEWU4tKboFoXpPDegui2l5hE3heQksoe9B3BdVb64byVWs/G5TYsQ2A1vfNRvFgift8hdYDA
bgBWhYqBpT/YhK/2+7fM8P+nU62VR2BbEkoco+VEEUSPPv69z+HNu3x7yMRp9aXUzh1wuCBz80tf
WzmW7cSWCBbMWeY5yA4wBNxntVdcdlCDshXRNib0WhUJwJKsTZD1tTnpha3LneWyTUMgbylUXxci
5iRKJOmiVxLlhsD75eH0IeuwDpjwUStjYZSijhpYBtKG+91ucXdVKKRctP34mfOXuUMeIZuatQHP
7WGdy0uwDB3FRPM2GfAkj4sbh/XZxzCPywn/GOeiKY20QmJfr/aLoTCgW4edQBBxyg9hcd7enIcb
9Ych5/Apsc67rYfVBy7XHUIikkFLp8EX93Va9fSXqGnktfuqKAN98r2AVx9aASB7uOiYi3CasmD4
JouziOhuOa3iQHxD/llQIhqZy43nkmtbLSXWGgUQmcDmeiyEVuyOVEs5D6BjQBoEM5Sx4enM/EOl
+hMPmUzWdbAy67VZ2iDylEqyILlYT1zn0Rt4FkudKTsbjo3t9cW2zKPKajf8CN0ng2LB5rslVGaH
d6WVRihM7umJdZB95rZ3VF7WVSydJHMAUK+tCPdc7rw8h3NdA568l2vM9IkcyimwQQz5LYseuvs7
iYnr27Rgn1T8YEwzZ+f7s3gNLKbqyVO0TUwEgwQ/gDWTM10XLGvcVChiCpnz7cXYTBiPy2XBH9wY
qBnV7ucrWdF+1XrrbZxPNA+Og+h7cqK6pkhQQG8yvc/spFSvQEwMqtjjzLxLGRvFFl3K/FVYpULd
8eShsBRV/JUQcHo26+Zu4OF5T6oOWEHCDQAEJRyCoBKI6sQCsR9c/ejfoBvbWxi714+fmBl/v9WE
WzSwoW6wr+JoFNmQ1A9a/yFO0AHtgStR17ox4dWjd46HScoxi/omgQuyrujN3j3kbk3wBRGQDyay
r0P7skpK5hWuazRSv7q6UhTPc5Ze41tAFLmanOkb4Fkyd9vLxzMeaTnNh29bS6Pf7lrhbsXPXOMb
DYChnWJUaBaYqc0TDSHRnke1Jjw984K7/fo8fUGNv0RcgmmcHfWuTAS9ck3xnV+jpmZGwMJy73c1
T8r6XTQeASIJoksJeQEnwd0CniOzatGyRyEvI8BqwxYk94/JveaDM8rELQJtO9BVRLPCR2bBXmbI
J5zHG9ZHRznKXo/Fcx4x/UMLTwoQv3zbfEAjg5HbwRj9IST8tgtD4b5AwF7r0GHC0g1tlawDwcGi
57+epfIS8WoNRQCxXD6115iVMuTXlckNg2qas4VJ5uz3YBzbie+xybVO8aXErhzz20fq/DeXMLGi
H4DtVDFetQzZdIYaehAEPvoGWlo25thRo5hcHkpjyTIb+tlEbA7a/pOS+NAKgD8zbm90zrw4r+u2
o6bRU18G8YS8NAfQGbeZtK+eo97hq8i1HeCe0mW7GeIZHWMceasGaUtalsHKJ+p4NfIrjCqXH1lY
QADGrHAVYIYG8gkVgL7TQNRsrXdHMU//pK/Dv1ZXTW5/aMI5BvVynzn/FnOxFeESKnanqEn4db+B
fuhAs0JuAhwjILAFVSX7K9AiSaK1RvaJmi9RM9CK3g6GDvp68I7uxzU8597VTw4KtgqCV/nJ/Rgm
BysRe1GjBXxvHkR4L1LxM0sYknLuJeMp0cWVwdCng/MZ0WApqf7fQoHQ6svGO1NmvCrQrwt5xlZh
G++ga6nlLBpNMfAMhp+VJuB71zCTg99oa4HAVJLA8GpLhFcdFDJHrPFGVlA9weY6cuhw3qjMPHjs
aykh0cF2OIVQA0J7YehgI23pUyqSiSjLVVpqFf2QwQEmRmvlpywMfcXO18TsTeL9YS5O1Ezu4kQZ
7YBZoJkFdMLoDlsJ/UikVIHPY6MEi5XDhrUQKqS4RnGQ5ts+NoUZZ2yNWycGjHCqbGyufWJP/JFz
vfw6+RZKCJltkSZXToo3ImCtByTCTN22sVR6tzbvjL99clxBUAyabjfx0dFSIy+y5GnR0pneVvtE
YH2/bPB24m0pm5xKc0CftY+xWzjm5/PblK1q3GEPXgFvZxYtXDsn/yZpU70q1JUCOrLUSvgpOU18
kF9yBHZcAjh2dck12e5mnMdMBSwb1CtoRhYXouO7mapaDGsn+dSUMZcQX30np9LcNITJsuwp544w
MIP0pW8BAbMTW0ArHuBHZgVKyqhr2o9xF2F/h1q6RNxwBgYeO5F6QqPzTgOCgFwGv5YSQi8i64lK
24eqoSiecJ326rVWxVJ2g0FArDh5JaBaqiREgD4a0lS/ODrWAyQD5jKw1km7C3tXIHS4lRrNi2fi
R2ImK3kxN8aY78YHLFE5pS90N0ZRYlRfBH6To9rtPJBkrZcxIoBYmfIWrcrVrMQ+2DIi2Bg5tOi6
a7sHQYW5MoIRJI4jYZY+PlnqEFDDCudxKZ67XVbw5PKodkZAlTws7NIkhWnuT6IkhJpaT5/AaMd5
uBzTly9jg5TTp7OHshs1KYQzVf8RwIpqUzRJJX+TStd6jjZCGMm8QY1T8rk2HIdyPWTCn/YMgHaD
5qsXTpqbK3Tr9IpPnxGbAW9TIek750nLRIv017M6pSbCqMiRN4Nr1fHkc9frqwDUj3qDmlkkurYD
qq2dXymP/hmd8WXeX0yGeb120trXF6ci9BppilTFD7JM3SRhmye1+EAevtxcNosTx/Ncw0669/ZL
RZ8OLPwkcFfBc//YNduUEOIuFjZ5slUDxNvDrF6gtQIVR61XC5hDTP/cyAdXiys+QN7M+T6rrXfU
VrOxBYe0Iq2p0xYYrna+K0/Tb8f70CvlZFsYKwDNrYWrLL598a9kEoEe8Xw1TA905/GaB4S8aFxt
eVmrT9k0MIePpTQMoJBjZ+5QGUmi6Ipf/is32XjnSGZV6bJh74W287xipaCqz8KfIngpb4CaKBG1
z2/K1IDScWJypHpHRnwUYERfWdfd64upgR4kF9vrWWPauKLrZKRC0zbsv6I88MvIndC8YKVr95U5
tsoc15iWWRYzvCZOYBP8LWZ/pViRdzWjcvIFpYy4jChKq0Cua61xdc1aeAR2vCdOoAbocoeNqiaE
AtftowVxv6/y3CFpLyGROpMXQv2a3nbgT/S6y1E5HbxyN8q7gFkPc6OQ3saIjOiuzPeUi+KqCeOl
AuDi1KEr7x3D5TxKjFWrIXCcDyXYPWsGoWApL6GelaZzlJ1jCoXKSwrYsmmB1Rcz3wKzdCMXDs/N
yoF6F2x1u8eU3d6DbRroL/WUlbDXa7AbW9LIcpYmRIK8fV2fmXxdL5Fbw7pnlqNf8XHPmkPvuGyP
hadbCYO0W3/csh7i6GBGCvHP959UYSmXTOLfDv0KzN19+m/KAlgZUW1yMpSj0GJyM/FYZIbe9mkx
3I7DHQHJc2+PQPxd1GwFj/FsqHVdG4JnmY5vwlZiAzxbFlaVh2yzCybHYCCHsWitYHoQEEFeYpTJ
b0a7VLr6k5Ca7WyhWbJA5egtpBh+bnF/qC8V9nbxqu9LhhxLwpjdJ1DLTXoirHYCLMLp6qDYP7xe
Pkp2TqePetRH+70NEUmT6LQwI6vSv6Yswrr75Q1IUT1QoCoAXace0y1Ibze3z+fUt3SQrvFR/ctX
VA0UCXeKN6jvJmtUFLMxWjm2mjSuKhaU5mYebH5nB9O77YWJIMkHMxodY1Cpz/Y7IpV76oAnvhsS
dMe/dnmHlfhhXAH8Wpc/AW23WyqM0n2JW9GZ+aT5N8n6CW7PtC2jKaexT7DCWRnxEsOI81PHCwbv
oq8oiLtD7ZTWJVeroebdJ0CXCEZWIvNXGQz72KUjw2Ay2Y7qFd7U1hQ2qSCHA3SRR6VvgdJyoqm6
uEer/YPypBOJdS+eMYSg4FnDo/4YCgwGayutGz1YhS908qErt6k5/xHLQBt+0bTC+C2jzoNRCaIO
Un0BKhYq3YCdE64DvNZoHxwiRvyPesM6J+9gWcIB8dyVT8enkATyR+14S5q8nYtNNoyo8Bd/dMPq
HE2L3qzFYzw8yK3WSZa3dVaKWUB4vJja7nroyeYl6wuXpWgavlODBeRw8LerAd9gJWigyW8rwikC
8SPJi5QAlvaNAB+Koor82UJckYyrM6PEz9iNtaz33S6FQcRDA7nOPZk3TApR8YzvyODv8ZshRMJ4
eTJBfSoZKRhpciygGrGaptTAfA4k7fyMZkcDfUAepa9k4eVn1h19qDesfKaZVUjNgvZgwRQWgahy
TAVJHeeESp//TTEbBV8uVDif9iQxHxpKZktXB8S5Y3aO2xYNKpDGf3eNfRln5/gSPwpG7ppLAnYV
nWhS/Av54vl1QdmxLqEu4ZBPQ/SR7/7ytl8wXKbaG++6Nf9R01C72kJP5CrZT0Sa5aaj1GwFLRSB
GZMps441FSBU08rRX0aBZoDl1cXNMxKXmYj3LjI+Pisd+TnafRy7HLNhgVYEuCtP0kRW9Qc/JEhk
oCfPlI9RDCybdP/9DC+/SO23e57Emii3uBUSROgko6ewBiZoYOg3vEFZFdZT4hgjqvY8n43d37oq
TKdKLJROjkGqyM8+VxIHfdSOnLldIzvz4ELfo3O8ZMmUpjhEJRSPZ7qLVg1ys5X07qYEUHxuFgyX
Y3iLnVgcNDmqzocq3eSoXUjg9ncpjJiJstNjfKKgsq8l5bhqpdO73W319MdqzDCSPAyP0i10pT5t
EiTNXoFFLPmrYBqNaWKXwwybYzW4a+K/UQqwBgJ3P8Cn/I3chXOuPpiIqfM4Fbrddh9WaZ4+RHmb
Ozwa+iq1ORDwYdT2beskHQ23Dk8UpQW56p0YfgjseXO6OmljKOr38v15JPqI48RE34YhGTIs8mr7
gkjtq1BFYDJ+ImL1nWJb81E1vFWG7WoP574VfDAP7likMftFHhH7ftXVXV0guwREYgO+h5/BIFzs
6gjlvklOIho+qrwJgTflN1GzyoXhYPAt/WrVXAuV1Ji+ZsZ+F68Umi+8rwv7Wi4GLtxK/kHqbKqu
HnK2Oa9DtoFStRzrOETBx9doM9htOgSL10QFnTKe9MHMj9CeDlgjgRklq2GFxWFBMOg5940FG+Ia
PHgWfX4N6OMV/HkUD/RTpNxmkyp3PgK/J4IeHAHK62yEUVz6BqCVKTex+huxTN6QWtjTW0RalD4m
kHpaDvJSH/qkSJnRDG4v3SeYUS89PBSp1oJeCDx5k+lggaPmeV7YfVm1m/6umxiZKqoL30kyNVRf
6jWQ8JFg2HyTVSNbrnasUeyVQtt5f5fpb0hoihXTNon4s8HHmvQ995LYEIJ8EPjQhF8n7/1Rhk8L
MJ1bh084zX9MKjDN/vVTIKVTPKWiYFhCh+7gsYfTXdKgSbxe4Qev2V2QLkngW6In/oCoeO9wW9+N
3kUCfWxIp85bJFS9smvVhCde8bUgVCh72o3+xqDtaU+mLtNNKK88kGM9K7bCtNgEPcNiYERkZ0hf
jXxIqfvydLHon4KNGRAXbxpnT5NtcESOzJnky+CubFnObSP24aHk93nQ8nkmniWhMkmOUg/LxRm9
/brC/pSb+fvWgqD2htGL1KRG31yazbeEt6aN/3GW3e8XakMJhoRCq9gjwVlkKa3ZKFd5OpTqnti4
KUab6gYI+vjYZCTI1MiIc9+6C5/m+YH491AXz31SKN/GpIdXwh+XZmUhafDGiB/obU7rg/RjlR2K
2cNCIj2PJU56l0TJEkROfLxMdfON+n9BYTPWXsY5J4jEtBl4VJC0QF5UMXUvZm2VrSPCXHACx7ah
5bbPd3VDD8EjH4bXQ1Qvnpv3ZlvwiTs2NLcA4DIoNVv00P7Hn0hvv2Lyi2RhGf8aTOPrykRq+K8e
zbuS53PzM6m5kHBMs8fVUHuQZJYr4E+sDss/lHttyV3aSRZ9nz99SbTabMgDVKQJ5lqI2IBbNexJ
/DVL8mwMeLoFAHBW9mbObh8GeggdalyuOyTJjnOp90e6/JmGiz3b9CKSG0AQtJ8DEbD975H5QOlY
dQI5GurOaehi8+6M6FYrgmvn0Ka0bkSoSHgNrdGWXCRy7u3r9UT/zh39aZVZVCUuy8RqGEwuxiqi
gA+m0J+SWRCP8ZG+qt+enpBDkGNwui3k5dCnAErUjkW4xvkAPHMDKf3E7X4ok0TdJ0CZWxucMsJZ
3G8qv5bQFbP18NCko0CFRsB+zRk8MltcPSh4Hpe4SyT45ctawHGTFsnq2A8WocA86gmOrcBNoW/8
40MZuPSQ6AAcyBVk+i+WPnAJBM/yqCE7hi/1x3/nTjll86JB5McyrxHuIc5DoJLUR16CEPhpNNVa
51Mh/ik/jvVzvYlsCexYfEQBzrQTzH1AXtM0ZFcX/A+l1EY/HNq7OUFmgCQdASLW95Sb2zm3ZtRE
jbIJLosQ+eVX4quPv/2eTwRjqlVC30KqlxgQK4/a1Qn9tFxD5EpJ9yvnrmJaw3HBZyVLxVa/qhjI
vApujEGX34uVnSwsfOvQpYHhSxVqt4Yxjo3lidniygKkUr8rlRtcOvxw0nNk74WtFgcDwzyb6lxo
H6iuaye3VxFRmrEWZZer20bLlfv0X7JoM5UcXXacy1Sw++BDG2SC96noiMYKg6cv6OJNmwMN6VUt
ixMyI5B9qsCWTfBT44UyLh7NqYW01qf+DvB1OQvw2gP3X+PfJvXl9akKl3aIbG9rp+ZiJ9N3fsWe
IvoGHVbHJDVsPwwarDSFLUQVmZ6njYOH1TR4XY9EAghvp+hxw02oYbziMNV0+T1sH8PiP7piwo0r
CQFW7TEPUD283aDagX+KeKIlz3YkN0IMig3icTJSKPJBrH/RcrCaksgYfoq9nAXYjLopF0iOVflB
YaDasslbF1Y8jlDU2J5CMFZHrfqEFcPrgU9i5/YtE6d9zvIzac04jg2RN0w269FRkWT/2Zqjnw9P
iz3q6y50BFG3zssDmaGoLObeDmieAJF4rxPQwzexpqkFUkZ0tk4qfTpzP/0VAd73xftG/wbnwofc
76Fd+vKYa07bVp6DCSnwTyfsoi5Ue+BAzas854kJ31msswO6blmwwHlgaYdPxXaAvF9EB9/jm7wn
ogajYnkKitRcflaknuNKNGqZDc/aEZhOrP45sk9/ohr5gcu4tEvTN2qh1KyUgLi9+x0u6X6siHXl
wHfgKu0bia8NduBERHFSsxb29RQ6Ng97zrluwzHHCS2xFWox3f9ViROnsTuujdLmLLhIYQJIvIs7
3L8Wj2XTeyYZXJYRhHSFg/Tf4w2n4nI704NqR74ykscJXu+D80vnFZXkx0Y8nTfjgzpMx6bcTEpf
zstLrO0TYak7X8cDtMM3Ax5XQH3GgYkmkOfCiagK3ArOZFtxaV2gnUFUYLo9zBUaCoYxotJ6gM3R
PQ6EzowK9zOVGQQ0Nxqmj7L1oK9Nl29PRP1T7BWehQflDdBfR2ru240lMcc1bdQ5zBKhN/dE3RPi
QKL7n/lIQ+Nw5v1W/TXQzWoX+Lq7Mqicz6iH/+PACm6vu9NwcveoFM2PhlnFPOoAxBxy29p1g4kf
NO6tU56KbGDzhQvQpksBvE4dWIowNsSxOsMvaW++0awWnC4rb/fu7Lb3Nhg1ebmLDfNp/ve1WsVu
9v9CJTvBNZ9qBM+s6B06lMEYEMzaYiEKSm4KRVGhY1BXBERNAJYlsfd48vp2h1FddzD4gZm7gW0o
QSndQd6RMv5ixEZQnNs5NYTqT3mYfJtvYifCWH0YxttyP4uzFRMFVru5Ukf9YZkeE4rAoA7ZE78L
KWkPJe1fP/Y2Q5rzs6Iuj/iElTb3GZbv+yTDZ2JV4iUsyh2zB8BehKPB7boq915Xf+28Rz7fWgG3
hMgHkOJvpRLnzmBkposUjh3FTEnEkxMgOXReC6B1YrW58AAjTElXaYAHQYgng+AEIygcB999MPRP
7ZjiMNoM8qvH8DSyyBItmEi5owxLgfD1Xcl1xuOVMStgMJFeq3eJHlmENEK9ioJF7RWoALn4bosh
ruf4R7EjaSktfs3H25kYMEm1SHnfA8/TIHFRjuBiMyrmKgXJfAMH1Den2gYv0JYLU7KhTm+Mh9ts
qX89KV4pnpwEjcH8qyZjqX73s8y+JmfqBa4kqhbbnx4EgoK8hAxm2twyDMKJiwpwgyWat4JEG73X
ETLERd7XL4Wvw/KuCPBdVbDx6AUXos8yqzXgYaPuJRteDaIGoCeuS6WFohe1Aqy6gZz7+PbitVKd
Z8mOuldJ1+yCNc6GxGjjTVfUtU3iXUzmYBkKV538P1k7DakAM0JmPUugdV5HjMB45YqUqz31QbrQ
1V7cFh/p+XZ5oPHs5ZTLS1BgGF1VDun5KxndlUvzq3GBfL5rjMabXPKYvgZCChl0ku2QLcsxsyCm
uQg40sTTGYJ6xNjfRgdjXdNWLWVjuss/bY9RM3AiWKqZ0R3k4gvkxaciv7T4Sngk4WnToVgRXiWn
TKN18l85MZcXB5tNH8jcM4cERB6GLAmjsCrQ9vCu3zdwSGML6BqMZ0JL5nJUky/e3LQjK6F4nUCp
Nyq/u4ugGhMjpTaqbOcKweOkyfKBQ+rwchMaK6YTzboC6wMhEzgV0gP939ZfOEDIvoXUCVjfxTq6
eY7rYefwK+sJsU2WXLjfsQywqPcyr8reeKxckl8x115KAVQnpnyv+JLo1N0HujIyYHCqKmSc0hNE
Ck5wCGIqQ+IghpwFsImX30xj2SN+2V4WakkqS9zgYafaTlNpkVROfW4T6/j6yNjf1SqYW1r1e5FV
pTgyeHBlsmmcL3aVBUer2bYO+jjBqY3IeK8/Xcbt2zNbFViKzoPZgiKZq7Vl+Bd7+ekQYfFxnBIs
zOC+5mvz9mgY5JIRhnDD2M7homYkPgxJ+3lRtC/WIL2aOIKCIZBoihe0EEhieKfRiDcG55TmLWUs
mxgjo/aF1fFYtP2sDeX9dX5qM80bnCNXt9pZI57sbVZs0QP9N3cipQ8X/Z5834jjW8eK7R3eT6r6
6s6PlhaHrxMA/X68n+6GtPJ+uDxG3vx7HNwVGve2UjCGeJ/j8U6X7yUIcqro/F49QTZGZxLqDxoW
hVACWmCxk20rSwv+jBLNvvPAmw6VmQ54G18R7rK+Vv4DlCKT9nk4se88Mt6swR/RaxpEQzHw6Obp
7mCQWKDEbhGqf77vpPlTwbTi2LGBGpPR5ejBeP4fDUI/nDyWmK4RXORSbDZzS/OqVG8JzxSjkdDT
1neyAduQqx2Le6gRWn0dcOT8j3KjCaeJiMgPLGkwE6y7FNPqNhHstz/tmZhcHqXXCCXyCBpjY8B/
SAGOu7bnVUn7tA1onqeeAPPxE+ECfEK//vzNuDWC73eQ08iGtmHsUPZIJ3MYw8zERTYrL8kKWWrE
nmH31UbZLp0sZb6E7a/H7mGodNlb8icyyTL1nhZRPRcWVSzAqqfnyHqlmAsqE9t23OXKltF+i17D
U7ijpbYk3aD+PfLC9eB3nPpyVZ11y3yz+AMl1y2sArlV4uJmv3JsNRPiNVVPFWHI21h8IlaML2qs
kZ2iMPgw9qHY4Rp3KBNdTX9asSlDDpn3Db0KvygF5Tixfp4c9ew2xspS6VStzwT9yPCbOEyoqzxA
5jGeqI2o2UrcN/SQj/v2nZgd/g8KjUY2ZQg0cR3j2J0l64nDioTdcnC5xn355udHNWspXP9s9Ve6
FTjBjerKdSE5YzKt2KCHA3gRGdWMfFlJogY9Zk1jtcJeHEhsA60YIgmTu04PJvrjU7uwmODtxOUW
ZRN9n8ojXNaOi2eKWe/lhfDWl6969yETaKXfXawoLcdId94glF1vqR/SPqfkPMNRRPwZAGbXozz/
2Egex5abT4/KZEDK4p8S9ydGHODUlS22jVIjujzuDpzCXMiDt/x/ImrUlbhKFwJ1h3ay6+zp/RUJ
5SbpOmYo/Uc6I+Tffg/mQSwHKnpByQgHQX95v1zbXaExuoWHXyJMzB1C59es7zHbOIGBkIJcjLfW
sfwuvrIfUNOOgauXGkS/K0DGwniYOEQRfaOpDkt0CYMsnFbD2XPAwitujtALpGUZOyJqrFyYOdyM
l72718E8deUroBdg1grLtmfZnDEMlPCASczOO0WV8QlDIeM+9LuQJyMQePUYLKps87xuZRTp17D/
lIqQdwrBvP/x4SRUAnz/HdgMuaBo+JspbAxGiuAEHNDFY003Bt1vHqcu9peWG72izaW9st5uuNZI
QLuvPD/VmwsuFS5NFAIfTalEwUN+/OeNc8k7wdLB5e8I20jOqI8URcrbQTsbodNqj/bs2I2Q5jF5
56DkDWZbNIZB51IMDbqXqiJagCyD+2bXFpE1Ok0HibnAqDB7CKSXXFDNAOT9XlWGkc7RC3T+5vpi
niXanke1Ah+ATTx9vG1e3AVo8Vqfza3M0c7ED0J60exr+073FFnGUwW1WuiEXAOb152Iz5XxmT2s
O4jSm9BuJ/KLKYuZ+Fglmts/ZhGrroTFwkCWvLSODpIRyypm32K9YqV1bMaqs4c4RLnOGy8sRE4l
EzlT3SdbjanpkvbLpRCSIHHchLUjoO4GCsuiyHSFVBXUIu/6HEtlKASv1Iar8f86EmbFCeQp7NZU
rXrCirehsgNLqd2/GYsxUs7VTIQg7Kkl/hDaWhA6sXQZdJpLCQNBOjdUYm4oc57/VkCP90MVv2qT
KF3K8TjpUhpf0PNgoadMzcEBefTRdnEm17CbB6/pnbkKX3TMAUn/akN5sJdTybdhkUlT0M8yZY9M
D+BYQbnEuMu5QRJuXJlet3awTfL1V+ldVxmbGKZFpNogh9Y3q1u/Pj56Ta4Q0BtODeLTC/r5tv+D
UB0035EVpLa71UN2gR9iBuNrUOox8xb2cZFz0SXh3gTek896GO/35uESAKM+VPf/4v4ZvkHaWq2K
kKc+zZLF4iO7R9lb3q3E1Q1k7+bIn5jKePg9xF/CFW6+3aBfsrygqyl0EEWT/JUMEBihERFZa1qY
n37VUZHqnrrdu+uG65wz6qm6cXry4jo/xA73C7tw7DxbmpgC90mAmkq+b5a2vWgc7K1H1C0Di/Co
VhLF9oAVukXmuVYMTtP4+yt6uBToh8sb7FFiPaAHqpDV+AdGOFXKwYsh6FDiJKtNoYe+wb/ybtDI
n/acbSvemhHvghMr86UQxX3vFDW0pJTE1zgVxWgIv75rHAK+v68+FzJjPm3BpV/nb8L2x4j4rdrg
PmW4drwPMFx7zeMnVxk5PUpFthQc4jtaLMv7fkEL6vqQM9DdjVE7FsHaWUKM7apDL9wiMcmyYW2p
Mzx+jynvtbZzcyRlDyTtf3YiC8mtQ9n/P4S8BHcNIxYZIAq6wSKzLVZZ2tI67O5m3kUSR3NiWqll
gHl3hk2CRHT88Na/51GGdxGlJxNLRlf3bxElFbI15g0U1eNPfbVDicHqBWNnDuJo8H6iGCep6/GG
fLd3Q+mbG2ihOJtxBjgsvxh9a4YMNoYtsVaT/7SaiMSHDmlyWRG+LqZfqBk/2CExZVFYCxB9AwUD
Bg2WgjmGubDX8UchlLjtXflr/LcUNO1ZdyH2E76cI1t4kUGuM9DzaXdQDEgqaD9V1kmddqOI6Bnk
h5ccuVT/lpSlaM8Pu2YsS2PZ1CgAirD9NLkHwV61gNEkngsSSXm1ifGNn93YP46EvMS/i06FkaSw
hWy3igt5ghcU+VWxXU0wEA202fQ5ydP2fduU75RhljeAH6gNRDCOjCZ/MxuOtDIPvvkDudHJV5wa
sqo7r9YRaLuPltI/OiQ8KuBU+gq/8KsJVxSVulilFkJo6n2xe3CibE/vqk++ap/ELbRlJFiNuPdU
XKeEClIDCkOiulbxa44Aq8X7oklc1UAh9opwFvSMUP3yYx7jVodCUKWbXtIZEQrYlJ9d47126D3o
pmLWFpYiJdfVB2E8hGOmTFgOS7lZsOh+UkGzzXMw9+yxD5G/JBbwZxd6h5uiObhOGi7MuS0rqlZg
ZfkfVHSM6QReGXiz7misSHZURi+n/q+kP7cKo9ADnrt3JKxcSDrQUyPtOG9/yvJeFrk3Gq08GiV1
dtdwaJW8IBOsXlWpzbzJ54IqqJwW4UYklkxgR4m4fQwNtdlXmdpFBRtN72wwSOeTjsFJSnmO0Q6E
/d2E00XdqWLl0XlOMAxwqEp8ZcV/c6sqHe71Ci9HRwYE1wLsjpxxoncr/nf6xgzGpu/NrthSpQgV
XXG0szUMr4kIKE7elydn8Uq0FDS9d6E6AlKRxcKzXSmUMwDif49/9XlL0kUPul94OwlOmLLTwp1n
VrBkFtcCyf91m8Tbnbro/4YvsFOjKfIVlMyePzMMF1foNKVNRfAIVd4/TS4Sbm+PKla7as9z+6Od
3nawrUGtSakj5rl/4J0VCgpbZdPhWQ+zR6IYfgPoCvyzIkiVO+oefFOeTTLXm2l7GgXSifM2Kczl
n8RJqctCzYgBuiY5I/oq+ip9dKFNYPfKeMRwfDeZ2YLrZP+cptepqfR0A6pnPUL19ITKIAvtwWKI
Ovl1thn95LXa3LFDTFMZtXWalZYJnxzSwmCG2p6AX1lyFYWgSjpE3c6rXJxYq/sQxTSrlisTOXLr
9LEG3YBfyxQite9hxsy0J2OmluxaXKVDf1NXL+zUxtbpR5fO8XDvzfXt19zbWORO8ITTKUPRARKP
cpPNP+K+r7NIbbugedSziKF48czKTPCJ+qtP1y3p7FXSuI+i0dNHNhg421d5ImpYhuYQguOdOSGF
sSfxVljWJYjEQIA7xUozNz4HKiNkJFt7iP+BeTzd2i0vfpPCzRJlEFb1k2d1CElO5ZnDToCL2iWd
AdHEzq5gsIzLI/HGVXXA1oz3LNWNefQjOyHHbIi/y+cFyUSNP7I1vnpBk0aqfbAgtKvY11He72nx
S+e8RNqj4YNtOmaQeEbmxFQCFMlh8TwSscaP2o+2DEmTs5zGfwQ89f89lX3DjjGsk/M/VoHq53cS
5d+vn8qXUYCWiufHWUYuIIdM8EvrE1TLrQaSfT+bawctsH9KgbKqXCertwA8X1U2+O9Nqdf3OoLc
Ue/13aAyheX5Mt616YAbW/TVr/dRYEcsqrAXwaEzlMtDDCrSgliYhpN1z8FmqW24Dyiw2xT6DTdo
9bweiQKmevl+tLF+3Q3UYJV0KbcWWXSM/4/NrmXcx937SwkNuIGbhvtAs+ESBwbLlav4fgiCiIkj
Tl9XEvxjsJhUHs5FSJLOVu+dkNeIO60SPhARH7ifhnUheUUOO0Gg2RvPl/10DLz23JBh51UmHndv
3DsndwUNT+/+cuMU81+ydKTJtBBk/aDu8cTGW+3xZUqs3zIDg+twLfetALNl6vWssOmkgWoKtUwr
RkpgQSXFWV2BVRXe+DcHgYaILZcTinfsCRtYZJES+0v+iE29tlOt/CmeFbVPqObrzICDMmrv30dn
NCtAnPROAXEJs3cvnrzfHHMcsqtK0ViL94pBUVxbukovWPQoFrmwqdAfYnqfvru2xJVgG5AW2jXM
xRHPc+n/ZXEDk3ooS7xAPQCCC2qCq5guR+GDEK+GzRHpfsLYFrecqUERPdaY5su9/pVDNEElIXZE
E4ie292wwHwuo73g7Sq94AOfos8xJuzhlFYVJDCRWiVQsY4MA7oCgqAia0Dr3EZLVWn770Hv2I7t
+HSw6f35tYDI51sWZmHPZHJFPo0Cg0/MJ8ZIUpQ3TuBs/N2WhoSBPMjSbBWHxo+d6ICnNfc6R+rv
gWFdsbViqAl1BqnI7JpKVdugqpqF5BOr0i23ybg3jjq5Bud7pZXlRbVK80k1/MMhzC/UMq1wi9VC
BhUw9fYiZprDSIeVGYsnyCyIXFbQgOdUAu7A/29pwaO1wg7C07IadFKSC8/dXv5UR7ZhipRt07Ee
ymdNzlqKoXMCIAHl/ZS2e5kupTnT7Paj7knYPAgW6Zs7XwrBynErE/+/qCVpw536Or+yrwSX0h4z
lyW9bqSEU8r8/0P6hJg8HFUsP2VSbcGyRMKoNEcs4RvRAethm6IYnRQgR6aU7pOdSz2ipikC84Ih
Zql+i6pvUZK+42RbfKikJSxHkZZB12sIjqxIYybqxMWw0FkJ5xUdmg5GDkE+Q+AnPWFOPEUnQcar
5/vzofWo9xG7oVruD1GBcqld+VcO7ZPdBj3AWwisCaM1It7OhhKX7V+pbkg0VPjAA8hXUnkOc+Fy
RmAXnacB4HFS61wxrbi2czOhFJma2f+LA4tw/11my0tRCOHvnIIOPygxwR7MIVsa2pVP6KHeT0m2
Rkk5zO+zW8Q4ma4kFgAi4Z1+jmj6RXmdsa6d0pwgqX/4iN6u6vk4gYLL/WC9oBgdNmKaMx/LJL97
mTbGl2gjPrR+Iv5M2cdkrYVoCaEPudB1s2kjZ4y+NOCSYvviCJ4Z+PBNL8XmGJPOP0VYGb+T91+v
5jm5W6WwgnjPK7UzKF6oLb0XwrfKT3oldzXKGXxMoK5RNyTs05tStRkbdHjiNZtfftXaJYMmrc/o
CXzHHjbHBHQjBLWe4LGYCSI0FVRpltMtUS3W7l++EraNZHAEvX3lfWUPMUBWn6MnmHHv9MERiAyE
f1uxZbpHAn7XkLNMQcH8YyXqYRoCBQfk8zHWcQgt/brgcshvAfDCvK/Tym1qUbxCIM837F/huWz9
LP2vvatwQQAkgQFgOZfeY3X6nymiKh5hjBio6rAfZG42yLoVR1hhPGXtic4tHH+Qb4uxz1JH9OZX
PHt/QbqBq2MlvHea35DkCQpUeikPr5yywtyAQSZ1t8oqYS+XHNnA+ZJKIzBeC8vODVdAvbL1lvj5
1NUd3vK0s0lAnRl0/EmMH84X8NezsBjI3yvUgn45lkjVDhDvL01aGKRBLv/MQOC2WmpGudv34x8o
8vd2rXoAr9n0ZbNSziEAyzdjYvHRzp2jS4yky+xMez3y22xSNyO6Yt4gJe4ltDVfG/3gG5r5A+Ov
2VCpzFwh91LREGkJtM7uTP+Q/MC5EgO6iNrCwuRKD6qGcdWc/crLtrWIjCFryhYeLWJKLjhFiQar
FyvOZfHVWknvhet+OdbrwdYAXlm/SaDbU6ZNw9cE7pKn9D5/q+siPl3rnERzZ1LZ84c1naPmLFCt
NPb60rPtvhkDULXfaLSB2EnO7FBYqZhkcXIyZZ65P+NRQPhBe4hAYdNSdsRhKlwPkUZuvHADp1Vu
kvxybwW3ojw6M2kt+Fcs/3F5EBmup+WTso3Bu6h7WPw1AmWqtP/KSf3Wqhw8tS+nmn+6yDHeiB5l
T6oTqN29jb4EjhRA8toaaKI8qFchhomQLEnxBYCbb4Hsq2atpVoa5nAL9VSGFyFFbFrkOcGzYtd6
Js6mvna42WvTqqXJS4wfomuUuIDPnHszZaW7pDj4q+moDApItz+Gz1BC1pRd8iFJvqN5gtvxV261
PkKhS9djEum0yffMtomxne2MIinDe/jaCv1IImq2lzwxOmg3fabOwK5AMZ9WidDV+CoMkria1E4J
9qjRBuyyEKnrf2T+MmjzaxRgHK9uHJkaMX1iYbQxPA3q1PKs+TeHLdjkQa3/eFQaS/WNS6hjZOpu
UGFUhxnMsfWORPt4BZGIWuaUGDzfpwfFhSrBa2UM8SMD3m2bx1sT3MMVXrSfW+m64HDyX1Um1Q0L
ba/D2tsqUvhifBFQk0hpK6hB7gCT9V2BD3HGtG62YIDvv/b/fJi6dM4H2YQhl0U3LMjPcvJYSqH4
dBHrRbTWEqaamqFJRUBVA/uIduFZBGOcxKvrD+26rC+yOF2o/WLRt1nkBlAyrAqbfSfuu1nH+77T
UI9P/CZDPh9N2x99ZvwcIwIJg9dbq/98dNk0CF/23XEjNmttw6jRciC9gihLw7qFB6SVwYXPmKSo
mJSJWx5mL/nKGPY2/j2MmqJQ1xhxVXGx1msdB6TnDPkopP9M5NkyaEytKqpI6seoBjy/w9JPOXB7
w3Yqkra9RY1QLULE9QWRGZB58XnBosr/hvVi9bllCxTBwM7WJEJ+qTNcmNw6m+H/AsSQ08B0ipT0
hwm94vI0Qc2gqdnX9FAQZQJNbEZtXw0r+TvvpCqd/0j22PZH4AUXlCY7UVjV52bLMXTUOPQs0Ibd
OEfI0+PLRRflgJQcyfEUoSt31w+cXDmbPukfYQMzf5VfNSRjc30jJNGzrRFg9BOm6dbCnL26GPUP
LHgluLsrZjDBXyaQaeUiTAabOccIs5sdLH9VX9rT4QJAI7cdUiHmRk5N0jAMYUHCknSq2ggxR3DO
O+Ml+JVZBNb2abA5kWLmUpBh6uFNlloKJL6frJiU/4JKSAYBf/pqlzGF9FojZ9vwMG4AxvS6Lxm8
q87wetCszDuiQ2YWGMizuFDamllu6u55iVn9DoFZzx7SAm/0HTtXQqz1QfdYPg+XFlSJbyBpq6+O
bSw6l96mzLcq9oWqE0C7tI6mA9zB6cpLJpCbXO18tq5GjA+kAuo/Kz+3lhqMGWJxIQNn+E1mjU6a
vG8cBdcwkOxUDTF22rxcrFI8dHVk2nNeueLAvFcKd9u+cfiKz9ys8lxYv7ntIel1UlnrxUSC6ksB
HGxLBNUOmTtTmH1Orip6lnPrSJ8txl/JSHh95Ev8ehOnHhFIr7keOXeDHzaroWd/HZsvdw9edFc6
9enKnSv8tfqgzaU+ipupfDNmOJSe7PtmgdRJLCwCnsog8KVV/Xg4dSuPYc4q6N6Ih0P/eRsUTDI+
VY9iI4/OM6zlWjc6FyeutYUkHnrvDHeHoU28jK05lokN5qGdKFu1K/Y+F3WPuzO29qkzI8LBbUa+
icZrLnj54KrBvxHxEwCDA03AdQlCOp9oYX7Bfs9lFsQYOGLOZo0ttnvkTFvQw8JLDjzccvFV1k1w
xlQo4uEibUKBH3AON8rITJayg5L9Xd8nVhOsHS128zPs6bk6dVN0fa9hbcLgTgQ2j5qaJkd6kqNX
uYSENrYbIEhWLOUANHH9B4z3eR1VVE/t8+gkZxDQZUGsGjP/b7RBHe9WdNX4hgXaJ8gki7FCNBE+
ki6D4ND77fvHHxq0TVzFGFv7+thTZK3GDN/8720lhudd3GaKDACElRo6KFqVEk63jEuLoBc97Q4m
tfPVp64qT8xCaQm0THtcEpNLNbGFr0YV7aSCaTPBFO7qy8gVfenznWn/GAvL/RsyQ7CdRQXQTPjl
hve0E5L5ZIFf1zv84Zy81iYZZHe1BNZESxTWIlev6byCDqzWrmAdaiXuYosVPdvHv96yGfPNM1b7
No3zwFLc72F15jw1XD9uVGp+5gdqgPC2XSVozTgT9pinFyYP3SLhHDJx23e4+foRRmJz8pjxvHLw
8F8F3k9LgWMRmmKF2WPo0nUHsERx/+b28hSodCGOCOSCDPTogB9c1C0DuoDTi5TQopioj2I+iMRJ
a6ijo1OUs86QUPaDb25FowhCGmJPOi3/36gv1cfXt0FHyMg4tBYPE9AXeHM9hqLIRLxuUBQPhYoE
5KoWdi03k3P5zZz5ALUuuxnOhzMj/UVqxuGaLIJrsMUl+O84P0OP7/39tkLM4xQslhY8oKpNdYGC
ogtIGehbe5Gxjz4JflCUTBOk9VNksjguRbLxwcb1em+f9TY3KuBPs9zwhOgz7MeE0ev+omKqRVKR
kpmG+IVzWtSWuOVFj7cTDQTDJPQXKN0F6ijJWL29RLXxLoRefXk+hvhT0hy+fFV0/Aoj3P4dfl9+
yQx5bamvC44vHwr3FY6ut2NGJ7w2szUodJWwqbFMnEgzr9PtixVdO8fFFwo2qybUT/bt1qjAqHZm
dNbWJcf+H90511ehxMcXJxcRONRXMk3v1SeK+ZojAc0XSmy9/KdkwpYaRI8Vj67FZRWYnJR3zcUW
M4F390wt0qryNt11SlhEp8hSNaN6+p5kpuYqvR3wHe4FqSdugHpUhWAeqIIlm1JpE36qjl6aOC79
Zi8j5VKQZkLCnGp/8IL0j8MzYbzJiYwSicvp/2cNApwO5CqEgweQx9YaAe7HTpjkW22ui9UzLaf2
sXDB1LFWNqhNKHE58rb/f2IvHf/Je1zhcc+9yYvRQrk158+l643b8+PzaxDOjizrxmg0SHHJTu0b
w+HR7Agc1C2LSIVpsJYm71Rnudk0TOlFsbDhHtQzSIEAFcPuFvKGZHv26JdVNY23aWu8x0uhSjtJ
JO9UyMDTh7f/xHZA93XEJisXwC3zo1oEXvbwwToTmo2G0te8wUhtZTXLnJv5l5SWcNP0bduJnqfT
jgHU3SbUZrcs7S27HTb8m84tFxpwwKv/2fnxgmbBLxOmbZ9gYnMyrqF0l1WC/VLFAULGPg8WGusj
Vn3/Y9fEFrYDCqs4bqZ4yPU1Vr3KEm9ugIU1i6LhpUXtpX7Y5cXdW39rkQjVzeELRu4uGk5ufPWU
SCKJ1tFoq1lnXG6kgXOaWqHANo+0M964KXGJgnFtKi+LHkqMdnJq3M+EMp1mLPbPTzEym7FosgBR
+wfU8T39XOtM0w6I37R91uwjXW6z4Q6tMk1klofQVGs/9eWaJR/3S6j7oweHbatZ1ZEyzdyxlJz6
E8o01lZWz7n7g+o6woFjRjG1AiN0T+Hxm4Ubq2//fk1HTIIa0jFjvcHnJUYjL2Dy147kJTII1C+A
UJMv0BNXViSzGTEw2GTPBKBHAHEZ2gZchSTyl4RAreOmwOO7vq95Sbmy55Isune1xITvrDBzrs5Q
PmGS4B3i5QSAsntPMbbePWzSJFNpsWicEBYm+P8uFn53Bb6PVYG/HOdfjpoOD5ACF270FGEKx3Go
UOd5OOXn+bETxMBInIS2nhe2Ml9hX49Ifi85NjQwxKqXi9ZDmZGr1i2RfT1kqyH0YVTUsSOpfvbd
75sV0jlwPO3SHrwTG27qi86F/SuXHD5JoNVJMS77bUJe7VHNUTWX5NoIIluiAumlV47rbrH3KnCM
p+QQXFtITil3dk16enNPv4GmnXstJBEjyQGRwZHwbdG1Oj88+DhGAnjQnoL25B4qAwx6n1TJXLgh
2j3yeS9CAB09YF29DqrdWBuvoSyQUGKFVQOutfA97KXW2Ca2kEOTKXBCdneqgHM55N0VZ0HthUNr
xbe0qBpsUor6Bi7a8jWXTVgDjp71ExM8gWB7/i5JGNVnvp2Fq/vG/w4Zy9fVL1ohG+rwZPF960Tt
Skd05Wh0UndzzEM9jLuvZ+Vw5czVvlkv63zsCFYQcIBTPm0vfRiL5dqylGUctV/23CFFVLfkH0Al
PRSTivDuninYCu/vqsmxgAYggzE0w41UmGymaxpGSmj16GHWtOaAD5peXGSKwi2wvjkO9vaOv8o2
nXrpuAnAMsDsIB4pCiKeYWjS2yrBFL6QU+wdKeLvpRkwHzsAeAxGZte0v8NDxA+/OaJEM9NlDKRf
p25EoqkPoDGMPDj280vk7Enu2F4b1IQozhBON18SJaztbyUmEAZHXZI6DRybI0FQuJcrzMgcADIf
LYgeuemw3FI63D574zxEfQQ5bHk0U6ETuG4eE7f01SHEMBM+pls5iAqeNIu9FVpcBFr9r9gP00f1
HtX+HJ4aFMjyUIwLGxjBiYjsYoA9HEdukOeBOa7wcGCHLJDHW03fA9gmofXMXqLsvxyCzkYwDbql
DN5Yox6Yrk9LOjKWXikxxUal4VZz6Vq8whyOJfY/MZS4eWFnTSC51FnjDyHFt/r1u8PjiHj+PsAa
hTObOxPU1fue2rWVLOOc5w0GFnFUgl8a4TK0XATfoUv2f5Ky7R41bGJIJRgbPWhgVrAjTcxDK5yN
NKo02SWgd+Zu/m3GiyjEK+X9JC6OPCmBi2jHqqVWytL6Gz5ao1tME6BwNvrfqdJWIFplXjWkgTr5
HUMCMpvGbki5HAEez5ei6rWeHbJvWCVLEDJebB1BF9gdlJ7/tSnhgerxLCLO/itwGNQjwldDAYhY
0MdklQyA2vIGVyb6nRoe/yHh6ZH2yOgBJ03Ejm+emJ32cnIPOZJ/sIAFsMx7m4CTIiWU0YVq8NhG
Zk6BS5lMKdcGNawcio5LBPlmmqiHXSLSFiVUTcsVzQyGPY0P7yuc7F8qVjzbRUZXh4zB0O5mPQoU
YA3VIQoU48EN+CEJT9zqshMYQI3LzNhxie6htXNWThkJEbrbBsmqB31QJW32OfjLBXU0S7PYEGcy
ejb3H8K7OZuZNBws6mtu23GdxrZCtqs2FPd6APj/hfqj93GmqEL6t+v9Fik3RsNpqZhxekCECqQJ
5cZo9bISMWFGJoVovCjHg0q264twTUWKK7F5CwlPNbGZcnKC0wLyiSnJDxJUyd7nK3T0Re1ytBQQ
rTMDF8tPZTZpV6Rt50oAa+czFR4M7p726GJ1gi3b4EFQ4t2y5Z/ENVBOQI6KfiSyx3DIYtZSG8Jy
Z4YwJy/zR2sqVMJgv/+m8vrtU0AjFMwGE5BamSwcioYq8vXoZJugwr18nupIxmN6et39yoo0JtYw
tqLedE4xl8pxn4Sg0b+9BS4D3G0eTTO6TehzZqAo3MQupweePDY0XvMqKWzeOMchbpgHgWNd4BNF
kIcnBkYZeLlo7UYRuQCLYSWHTj55p8BGN4QjDmRSHzsZwerIq9DSolNfKbA5gHZxUNBSKQ4L2g/K
WNV+G0kpaqRe7uh11xM7YSeiok2e/i2seMYkDzzqbkYcY8Z4lLM37SmunaqNPzDEzvrXzhjNQiqJ
I03BrszNd6090rd7QfLJLYg6clcQI433G0ID6V7yuhUnHiuKSe1sfOGqiRgSIHIkIq8Uv6SzTCQZ
AD39+c+KKDX5igVUQ1m5gHBL/L2p5T02sLCDNIe15TPQVlTbE+/P4fvBXo3J0O2E4RRFwFZC7FZk
8u36Yb0A+n68QYbkBm8P31jWmxY1zif/EI0NGnHz6l8Y3rhiFxXWvyYV5zLeQr7+rg0hxXEODlXT
WiC1o6tGgODIGawAqg6a6FhrOEdnzl56mP3uAFDUMYmLfNOxIWo627k2giWHVeh7xyoVKcG8GDWF
C7EgT340P0RhbSuaPYfzciYndH1y+C0HakL3t+IudsvmDWPPPR0B9zURrIrUS6s3CXiidsZ8U7Qg
NtfxcP1isYUJIehM+RtVOebNpAGAGTdLqEmr5qfLAoHY25/x15H3jv+e7SMSFNq8MwbvM14cuA28
FcTcpxNTwrToubpknj3UZnmg9fyQqZjp7qXHXzYcdR5G9bGNuGqz6PI0PZuD6/fhXqntr8+1v0kL
AgDc3RsePCuZ9kb9r/G8xRr2+GtFxpvI+ipN6D8GsOW1o18FkzVjSUV3w1JSD0t/P7Dfq5Ow26PH
pLyLsJRQASqvkn5MBfnL/DgO1UuDAL+hh1rQhDupOvs4ucuF/JAOtGuq2IZFXSIgEtRlyAILrhWY
AGLvAKFx+m9hkSb60hPC5gM9BBfVF0w7wWXLbN2qtLxZFEboMO4ORm4ZJ7nwVEIPBci274kplc45
mCbn5vN3ujCoLLdSwlMPGX3LONTuPM2kUXRT86JlIKqfspZCLYfeBPLSxgGKs4pZlEzClN0RzpCY
o7ngv85aqBP72s+JlsJz5g7YvCBAxqTVDWhR1qGt2kqjoV09iwQOIGBSuyivYqkoVbgOii4mEYPe
thcHGLsr2A7bqsXlCqXmoOSsZH09qXyQ74YEx1zluu6cqAQB2JPVnGPu6UrUTo1qTKGWhPjltzmD
+zq92lfRmncO8Dh+1HyyfPmhXUjyw6j3ByEAZkuTAkoKRgOoo2jFseYOyTVN9gVpGbWABHG6+4u4
/fdRGYVcTvbJJGsHEHHpPr53knlLbnJbU4rUQN6rqKgq0Tr9mTl0bjXzzxBUBulHdM29ankb4BKl
7+Eh6YHdWm7kKvCzHmisQYZvpNRqKjEEKwg4ZKnz6j2S2GAXEjebvJvkxHcZTnzWUWzhqQ5YHzjW
DpDpGrb/QRlBic1qHKEUfnpBBFb1HtdT/Z4uiQxq8O5MFrxOvhrxjdrpA5vuebAS2TEq1kcVlozc
qFH3+Q99Nvjik2HzkBXqej6jfhrY0OZJoUExURpfkyvBsYSAsNH+1w/UuAmVJINbCmGuuA6yaIPl
2TojYZcOmczaBKhUY5kv0svkBCIcyYJSSBlofG0gFSaXshhYWG0pLo2bLkJ7F1k8F7e65VmO+B0z
cb5UpNSzwXE8K4nSkHkSNxPiOUzMABBmau5Dizn9UEXIaZXd1LgmxDtadNx6RRt7cHNouPc4YNnS
l8EkVpDTCeg04SFRikFPGngQiAt5HkV4Icohl2wa3Wp6W5SyV6XblAYYaTTgEcoJ3Cmsc2iN1zw8
FuUWEIEiAkvqVa6caqtEnejK9jwfyrbLjUnCvHdQAFPgPtKsWqM0nw/GRCkaTnrT5WKnnLYbAR3G
x14aUvBIXKkEE0WfKXkN++fcHITS/ewfZBuX5zJFHWU18znOkzGaeswbyt5gZUlDUZg7mH0Bod2y
BqqS3NJPK8bMn2DNTE3p3Qtl6FcApdP4Rs+rge0eRkknCXfp+MaxVrsWC2+AaUpZTlNzjcMQtdBq
EC/z9Y0QdzK/r7HRBqhi6hZGHVgD+VP6DM0bQLsi8DLVzDALSzLZ83ten0TuGiBzQUjmj3HRBQY4
ROM1v49bfwxj/2b+fbD8ZEMGfzCXct0ag5r0vhCsoSi/Hnw0SzKW1e1whbi6WoFsOWyy+h81Blwn
EuaB5Y6bQpic43hoMeTZ+biSyaqIkbCbWmzBFQoMlT0HvnaBmj+Dnccb5tHD4kdDpRNTz8VYDu0+
x8M9QNeGvDWAq6aQa5ED3JcqoHBO21OjY7ssoFQQKU3lMzDFTdj1RXLOxxSzAeZ6hxvWimlIqrE9
cP8EjD6EuiJ7WvO9XTOZ1pyIG29SSyxCEI4ufIUmbHh1WuD71V6cDCBnWQoeVW0Ra/lSbyl83tUm
1zmjIfxFUCJqJYce2vsnlP7Npl4erOqmssOsyrbFD3hB5Agzj3s9oQZHCicrw9crPvbODouCKmuX
UZ3lBwzoKoOK+VT2qCi0gjtgiEdMav8XSp3udIJSt+1KmOxV1Kj7XpHM2rohKRmTD85Rg1AjDcT7
+oTy0TETVgfPyltGqCqF+ZDfmbv/gOsqWRPbagiRQnAFQKJ4ILfqXQepxTZDe8gajeGV9vGk26cV
lVBKifyRd/w4tGb1cfgMk8fKTdcWz4lmbdMesioE/VimrTJ28r0aBAOGY1ePPEmzuPKxyTuTWzzw
Y/YBLDUGxtCNySqdwyTiMuGKL4zi7AOAFqzlnDqvGHdHk1C6Sx0Reb6PLHY6PBWaZdFHTF0gq0UO
dyGs/rpxQxNJQQQwFKUulDu1Og/lOt3hq2e9ZhlTlHYGPpkok2VZlNyIQJq68D8K+KwVAnBTwrPE
XYwSIcn1TTACyKzu+q4NmMg18JyPTuJyhCOecbw50SihITgGYOW8SZggfkwL7JXTv+sph02JaKJG
ExM9Ozf9ThILVvWRjU9naMn+YtaosK1jvXUSjQ3xeggYfkgXlcuuyBZnJq+yYV7X83H6XDIHPIjd
R1d04bIEae2ZKwm1KuGoSTzGDRXw4QyU9x08yLtlHOohIyAkSJdI98YSwhz/TCVDOf9YxT5jdqbN
/yqLzN4zYuId6hAsrH6KfiEwR+7/eDApwXXiD6qix4r+eDYk6cdD4A6KDoMv1wSHNyg3mSA4eCWG
dCPxzyoD8FpLMOe1rXL3Iv2eBUSPF/NNr/LKfBt9fSb/9aSs+KrtJ6D9Jb1y7PSbzz3oI3ucqavf
viHN13lB7qa8ROAx2M0nz2poui1zf8XXJP96w8hBpD9lhDPk+5wLViuK3KG3fCSmRDAYNeBKyp3O
5OdC7z7lPR3ncWsu2NmLPf4klY1xgwjqjOvcQCvHrRu1B/+r+GI3CbsJjtsW1J9hNf7NtwjI4Skp
dVGH07N2INHrrWGJpeQ2j/+VyD/tHF6JNc29JuZJlFFYCEuBubB3+piNHdLWuF+CU3vfjFVq6qM6
gfJeSw2/4MSaybUsE84Vxq/NBHlriic9qrL2iO4DQqw69CdQLuxNg86doHDuwSke/M5j30AUgBE4
rOn7nB+CYvn0/XuU2CaZKH2qYNhkyLBcPlG9tDr/xlY4qO26zYiMTPGMbClRiGZddlGdsZMmhiW0
oivCHwTUY1FYR7CcLc7VUe2IegWBv178aPWf/UWSxK5WFKuoZekEJfZhOM7ryEzNqAGWvm30c4Ja
5q9K3IUVoV3wNDkX2BUzqFb4wYxHt8MtoX1rvmQ8WeOvb4maYICw5GxNsUd9c8T4fCIfU9SUdtvH
IT84XP+cTbkgeGjqZSxHLQ9RyoJ5Lg2KZb7uQAd8LgaObUew9vNp8utEQ4DsUVVev/wJh28ydf9F
Bgz8gDHVg0Z2zCjvCEkesVuzd0MEbsXMxAH6zmMs3rGnRD1WYl5qDSPdoE6gfmPu9ONdnzADmbr6
4Ko4vG6pgm7qXJPm1S7Qzeh1ZEdIOPKPZZIFwvlC7lzFH5OOhaCvgoffgN/mYZ2qx3VGnkmLba0O
TLcKf0I+djvm6gxW70Gtk+5p/CJnMQ7gD9DoHOaMBq3+V63IHPE7+Moff84iI5ubD5NGT8mQ32v2
Fb9hXv0F0nNtYLXVjigqZJwQsNL7p3cCZFqqZkkI4fnBtwx+B5s6NR82G/hO/pUvgJJoN2Cvo9Dn
BI7ap+bCNVFb4WVxSJL/gPA1LIM7BGDi2HnsSAe1fPmwI+0AbjFaYLAhNF3BlGhxsH0NuxCkwFrY
UQIaTznGRDBjY6LJye/eT+AYm2lDEeOnAXvBCR3AC8VlFtgItdQhWZLOSwLtZA24/bbL5kc5mcku
+0Sxu2Q7FlP5oLGnfvZ4Vg+0K/VAS9KHZQF3KQq7ctXxfUXSfTnH4ZZY6kbyDfnLk8MkJM/0Cn8T
ODIN8W6sF0UDiUR374M2ki5MScYSGt0KQ3obbCTzvY9UjmhPzI6cJvPTpoDWGn7jkx5zbCe+bmdV
8M3def+JcPDtHCm3GVX56E/qg3Woobmyoa/Kptehev0yH2yC/yv6Tgyu2vACpBFbkelmenakKXYX
jhL7xEvj0L6PEi2zbW66XrnFMzKdH5vZQM8qBtGM7WpazWRhTIGHRn9dhEQOe/9izmBy2FYeFiAO
5+0FawvQhVhSuvtSUpFKl11sg4MxuvavoWvf+wsaeRNtZNw91IwlJzlhrbW4UxXZQ/L+pvpqA0Hv
K4DnvIbW5k4glFlTKTzigElSAwUgKULOfDLlLvNDEwWhjuz2pGTdvJhOXVgFdiOn+X7hPzXkiQbg
bZKMo2Xm/ssIkIR7DTYDPKc2XRg9e5IeFYrvfP4Oqqxs05YbGf11RI0TFxrz6WHFPLjcmS9y4EN4
JrpRv20DHu/hLYAvt/Xc1CjFq1w909C9FQ33pg/nkeFZoMSnJYbWKnpUgJI7LLhf9Vyx0wBzjUj7
D4TN+GRiJ4GSXjhUhOuvlCv4gUObgX3VpTDd8AyoMDHaTBw83dUQlZK1dyDThhmSJqPb8/uau9/a
oTQ/Vrzx9H3Q+saTnsP86q5duzgzi3RbnvFfxIe293UoB/5Y+0VivlVP11pJFYCPYpCl/ZWjMR8T
8XgMu2CZbsGSAwez08an7mLbrtrIAuF3E9LbY1KHd9BreyWLx6K5VjStcWjg2w163JIyLcaaEqrx
tc80Niu7gdAhQ3gu8eaJGlQUkd4GWCnEc+kVSDkTfQDoR+ORbX3exCYXCc7LXvI/2FzUbtR+805x
QVAYP/ik2BqjQr0tFnIwefjRjqNUaUfsyojtCXVTatA5zyNnecDrkihYFpGn6OG275ogEVtUtqyD
bi5DtB3KU+YUrqyOdnP2rzX4krHtJ/CRgFGtMR/9vrVVyTvffRrOklFj3AS/+EU1JQiQ0C2aFSvw
5O2JiKceZZpwCx7HBPMhfAMR1AbuBPTnFvFEDqZf7vRNb95zoLl88F9kitla7LRMcGyyh9TbruDd
lo04gBrSAsD970IqJ2LVGCgf+PDIjqO7qSAp4/1vMkOF5hTyAZpsQ9G55O9UzL1VOpV28vaVJXFl
VBD33jqlZud0fIz+gwHAysP7u5zXILwedHFbnlLU890Mag8JdjDbIJyZ9Vb80tcsCVS7LYbfeWEk
tlMrAQIi9VimKkcKMvjlFio4X9dH0WnT9hx/ukjEDctA9ahUQRqtF35g9jzAKVUh9/0RwZ3ZjcSZ
s3fIayqke2StF7lir3l+Jjnklm+sThvUUpcqhQSbMrD36pQ1j92oPlw2Xc2TiPFsKPwc1kwEKDMF
cJONfSokzbNRMVb6l6DaB62FzoWs+AKdVP3saGNmU4xPm+ye8qsslGgpdCL5rgqGWuBFqzk+TngS
vP41cmq1XItGB7Xr05nxs+355nMo9m83bM23KZB4T7t0jDlm7wY7Oo1nV1Jg5/4JgqH+xORJygYd
4VrhRrVuc3fpt5rfF43lwg9BVwGEFtryRFG/SkuvAfFHBcyc/q3fmj0r9UklvCILj90Zx6rFUYU3
H7VTQ5mw8u72AjkXHy+Atp9/PB4P9q4jMxpwHLeA5d4lKv4DgP3iZ904G2K+njyniaAeO6tWfUc8
Y6FyhN1qPJRH+vgv+NUvGeK2wla+PQ+FSUT7KgoS3G9CBnsMZOb8Kp1yLGJqtd0LQ1kGlzkPxtxu
Y9SISNvT4LAdBD+suDfUbURPZJOpDeNmSy2AI6zAsJKCkQYKpxG3hl4RcdDmsboeYPwwGNch4hVI
NuYtJd7sW7ythcHtPnw558BIUtXHt9YbnhIs4GH9jxSAoqraIsQton3MFPWVJZgxxMwYR7c/HrEl
rgXhkggDJOVfor3jQMBDBrWrFihK/3VfiiU6TMMw63vdqvCH1UJ+y9mq/bhDf0sB+AUbTEmUlmig
ezJpMWKbxOV/AF5GiomQsVCedQFvXPDP/43Nn3Q40l76cEIc+A4xSHPCoMuR0PHzd0fBcW2QEtI3
UJUk0CPw/It20sm4sYExwn1fsAhRA4JStjXrSWIcGBkHw6kJfeUCwVahU+OJoSBNUXqcmIWa8iDG
1mTqhYp4vACX9MDNz5VDlnYCTBfqDKZrJ6d3NX2HL+3/J3O7H5nQ2k7zj+r934FHPNnvjp0JkZbD
pETJSESjilimd9wWt078jdQ/erGy/x1SJWIrlMiC/OhPpUP8AwoltVL8jUnChk5ljxKx0sKi4duY
FaRVDYMRSklqFNSR9RJiqaL1WuxYklzrqBdZsdGAveJZYgWHaF3xuf1+ESQGXdAjcAPxYSw5nOL9
cMJ/16Wk+OTeDwwhnMtvACi+SydHNqDGyGkDua7OodH9JokQDixI2rGaxSs5GsUX0r6lY7vvq2z1
cqinN/axoTBCZ6KCqm1kIMsW2kefmn1a+e6Q176tsV9Sz0BgOkzAd9ntHL4sRPOSNINGJVgWM/nR
0zfFNn0ksTOG9oB4uw7vJozkcbojIo18UtS7N7VkCOzOhmxHAj+pytp32TnsiB5ZgRRBTKb3HpUb
rIEGvII2rgFLYMDRKWa0NOSNYLpfWKvjdeuRXvbOFm8kFbeRPGDggrRg71n32em3ULOpXLJ8+cSl
xdwEMfjnNs0/oNqFPmd03xxhaOaw0kPJgw7573BY/M7JoFE2x+MqGXuL72f2xc9oEdl7ib9o/f3q
vLG/TFq1NWGoX8L2jfnOD1ma4dseKmESboi76lHXBUPvHK4YJ7QwTUsNCEVv05EhCcPHkScPJNSU
Bew35nMYw8hfqR3RT8AH5fkZ1mzHcFRx4cY5DcjAYJemCbypuw/VQSe9GbqRW5KKdkuwPdgaFc7w
jRCHfuHa6qEE8TlfNyQ17nNbfaqX67fymMI5ojYWVqCvh4EwxvAmxSoXScHC/U4+454DLBosFjwh
QbWgoD/IpblWaW4kyA+x0GMrkvxbw3xFx+32jqsy2iUh1y4rbojy266XwrIy8rIzAfghYJFruccs
IiIDnop5Gj0dO7D7vnSlQPLjS/1K+wei5tOKlIulp9tgqu/OVXY2pfRTNcLHT9F3ichLqUbwOisA
Gf/K2wBXesDKJ2Mpxy671kvaJhhjXnijvoXZvsLG1TdSvsWTR4RmPVwYCeDyiARQJcWhSt4xGrI4
qK1d49GmeFHOHsmopYf5D+DxGIcjI727pIvTLKXqH3MjweyMou+S9Uyfsio6n5oF2ouc4c2YDePT
wWP6DY16UjGqnst07DgwGK5nDSwDXiV4zB6JFC4iecFk0AZUxi8plp4ZkKv1tIjywZ4didr4YkUC
cWqcVS4Iv51ld2th89d5AFMDAvRjco0MkZECuazEExYtkiWYBMFZJoWAfNnuSI6cv4pSAKpNfDQR
6Zw17VdYUBsK4e9IHh74kaJh8ZlUTTxYORH8k6cVLw2sMO4iC6SucgTBBlO03a3+FVx3MN1qocCV
PwLLlnVpEPlqOsSo8N12QWKGqVhFo/cc0jnPdk/TIP+wlSQZFTjoBLxf2n/rtSwUdqx7MehPAvTi
njWxfKHw4DAMKZ1EJlirUbqMWgSZUku8jWL5FqJbbv/KyedvBRi/MkdOL8E/tQv0TFAo4QxXAJoa
3cpxQpyju5jQUYVkSQUQHfUTlYxG7zGWVy28cNx0/WoSy17nK8OXpGh9ad6swDrdjQyhH6MxarWV
Myev9vnfkjX5/cgEzV0Qyyt0TIIizORDTJJY16vFPUdadRoJrTOVB/9jt23PVhAj0Y74h8wlQBPm
KXNhtRY5MWDn1jJn7KIONIP6ZKCoiDoTpNAs1wO0DvFHvTZZZpDbOs1xOJIoE+J4uvTVm99mXLJJ
kqp5T+lfzjCHCAxkhHn7fkvChgwRkR5eAzyINrmXWKSKkeqWAYaw1/9I6hot40js+splcDb8T83x
T//URv/Y+cUsel9A92aXT/5l8olGmFVzx6pNJAqL6uvuAkZmIMxRcy1Y5wspdvOJAHGjlrn8F8YX
M9i9ZPv76q1hGUMAfV9FUPJdNAfacpdneshPrboO5P0L6jLCvcmp8o53ayiuDL4pkrRZB69I72+o
ix2k7NsvwkiBWwthUg9i7HYHde23G2qqWqfcC58lGigyrCx+JRgsh0bRouw3KvHV4ss/7WirfMO9
GXJ2DxmAHJiF0VZ1lkuDbjdl8/Z286xqDms12xfmW4FcrdRzEdEXcsYmVQxdiTeKqCRM2GOqqWSl
mXByad7Pl2q7AZu5CYYQ8/0c699MTa2/dMURGr/88lGfHWNqlCUjPd1aD0vRp5p3e/Qr75jjysni
JFfI4b/kBfh7GCNnKqNm/ogjoWwj+QDc0KNnlN3uClM9efGJBD3DWjy/p1IFHKh0IU11brYTDZ0K
iiSh9+mPLAv0Cq+iMcuGxWY/JQouBXLr/N5qtaNlnFE3ShgEanjd5cpEzQ96zGKqh7c71TSNxwPQ
ZqxGiXyzjcTQrKxBcb1caxrF0mjuUjfp/gE/zpQ519EB2WDb+Bf4PcTe8eMJPNoLxEcZfu8V4Pps
Jc2PIJQiYeSaInFY9taYWqwDubKw/L8P3UE2vWSmtTTMQf+3ByuVuL06QRIpW+kvQUCx2MOA8vlB
jS+Hz2FK9Yvvd1RMFFxdc7IqX0mgqPBplwTtKtd1DhAzPV1NevgDEL1lNW6AWIfEe9mRQg4iiA//
re5lhKvzEJUkNUTPLx8JsnztiHL1T/4j3RiR9Fj2QagwRHmBFC3svr03JPYP36PE5lh79g7jrmL5
nVMTfX7gCZWjeqZ7+is+s1snXxmfDiW75Se7j6TPg/rOA1EH8KybSHmRX35POaJYMGeLa8j4QTkL
cAegoDr7AzeLjCNumDu/Eh/6Q9iuuYbRL+liXSUiynlX+C0WZ1q9wWsoL14cg9awPTLXVw0g1zeg
zg4Ant6p+VF/B3OnrLqbef7uRgJgJ7/kjtNsYSkBlFsOFAsMm3bwtW6sR7f3+Tu5D46sOD/55YV7
leIIlssLyH9yhYzGcTbyIiSCGdExZFJ92upVMDGUXikdhgpvPY14qCU7jGF3tLmvqsoUOmsJ51cr
amUWzzBSbXhEBEb+pMAkI/fvX+v7z/JDf315CHyUyc2xfbxRXrkEd4vcTM6o5uBaSQm1JdliT4wn
pkUvusW0LCjHOZqLAaN4k9gISyNiA29EWERQrxl9SF8IaBYwyEtqQmVJfATQv/l/IAaNfULXS8G9
h6CT826q1oCNKe9uMrRh93/hMmNhL4FryOtekSGKZ1FjiYHPIzoSDcTKlFqcLmuJyZlmsIMIFscq
bv8I7DLh/F/YI0WXl2D/CMA9YlCdUxZIJXlNGjaGYBeXCkfsigT6n35Fc0oD+NP7FceeIegAdfwg
CeRJNLkfHEtuJ8X8b02qxV/w0czKx2cb1wIudNGZm2tnR70A/LQuemosRBcggO1CANcyer2XRlrJ
qZRJ6VS0gpBYsJL4jqdUCeg4T4iyxVZtuY+3NaoYG7G9QpcOhvqusFd63W4kEtbL0owDTJKOGXSt
qf7xRmBjZATLNtFsw3T6zfOB5++6pNt1ed+v5k5Y9zpe01QHCcX2LKoWhc0swUxgdBwJrkh/hj2p
8qJ0BoxMVCETg9tkyZnKGqLg0vwZrobxZqG2QNTke8JKWbhA4IGpCgi9G4tSQCM+ihUVoGcVNbcV
vNupdtut7tG7TMHMJI5N33jPDbrK17HJNQiq/VrdoZlNhWfjqEBg/t4UHSdJ81JR426wcIg6cx1u
CO0e5GLoeCPcTPLHx0gwvFhDGn3kb0mJ/s2lViBV0kTtB8/NaC97i0T6IbXNYGs13JFWSYIW6z/g
TifTxUpefG8rcTL+gktZBygiJCCczJpVZzaRJ5OTrz33CLRQ0Dk8USvljGdVFCYFnx93y3iMFQ54
8Qr8W8+JIkK8F6G9TGOWEyYghpvF/ul1tEdSjOw7KvcCeQu2RHzMdIaX3cE7e2YUE4mOOdnrIiQM
dBuXn09E0q7J1RdkH2faB+x1SrCFv36T7bMKCwHfhNZnVfU8FHJN3WVoAANfRiAStnK2R7wyyDj9
Tuy196METtEkNpOn2zXBKFbTdMyGbJ+b8Mtwr5F8KmfSNrDc6AqkgWX2VR8nVTLOokvjU/bCLNRq
DdAHT1RLPr/4o30hzICkvqy8G7LU/5wu752teaN1vSM3PQHECh8HcJZnmIMBYqv22kNak3zjHHSe
aFVexOaCBGxjh+Vtl2rBTwF9Th/EdTTvGiMJemGLOQQzC1Bh8ZD7cACXqDo/ebmVbu/sQpz/n5iL
NFurxmnF+VtWt/aQYphN2jPCQqwudVQQnMZIjIkMLVhDaLu1sPr3Vv+Qzmg8fuXu9rVp1E1+SVpk
ZbOKRYfX6BjCUxW86ivzpGnFJqQ5MI6fbeYyhKcHZ3ALFeqAD0wnKM+fvitVmHGwcavmPcb01IQ5
7slUGTdQ8bT5HZwQibe8GcBSxVxE0beW3Gtf+qeTRXBpq/U/1Ty+Vz1nYI4YSObfiv6z5X+sdCJt
BoAnmChvMtrFFCAAJNTN6wziEg/tuP+c+NpCCzRYmXfxzngd/BQnTslJvF9xqsbe2RHN6oWA0RtF
0elCqjGI9Dl2ECN9EvdDPQ+JztGwf+B2FCq78MnCOIhs2R3/bmh/0ax7AX/p6WLiAtK6ktc7X3AE
e8WaatznD8kdBFecaSU+i866lBWYl7EuHlZlMXePHCb8d/DYytGM0ZO6GVc6/w8/Nvi+P1OwX+wr
w3Bd1/4pXzLnsuFWzOKrqryqVBfdhU3ryU6j3oLO/wTkyXWjAZp4p+ysgb/EPA5tBRU/ho1ENnYF
RgI4262DGMGL7vY5+ple2envG2FoA0VH/hubI7fc395kP+qvFwkDlDNqLPH6aL/bTBShuR6yJ5Nq
cdkXKS+2O//k+33UDAaCxrPWA980jH/HBdj4tEdoaYrVWqH4W32aJ60i8udJ2xWm0L0NIK39lnKf
bYWXBHG3w5UCkJSpgZ/EWxgLv9nufwZczeycJwh60ph991PoEVYRskknLFv2qiO8d67vsleyPvjH
E4boKB+saCPJmaX6UcEXzGBk2V9nLWA6rVb2O0/FIOPKOh3RtlnMk4R/h910K621DYIEJXdH96wc
dbRmG8qf71/yHTQVBj65FND4pYqCUpV+MqoDzemgbc0/HhWaK08mfO0xM3v8D9irOZrL+k0tvnrD
6JWSKxxWLTPNL8TmvqWRhHKTYEFeWHdjeHk9z4Bu1i4TtofR/6OoBdjTjhyyJXaRVickNYbVi6P4
VMMUBPRbHsA0gsG9G8z879CeGHGfYUe9fSRj31QNnHjtOVT5fKI54+oKljcetuB4YRGb7DVltsaG
HgHc+7FxRvj9LTH3EvzDXrge5CJhUYw/czyhKYR82NQX26xJq0FtAE2OhaXjF7osHgS0vmZbjS+Q
Oe1UmLDOpdUa9/2lA2gUQIdlxUvsH7acLfoCHsWFUMPcRBpUwNT5IdeTTQb8PSl4Np8KsXajcrzc
0xsjC0/PFdYe/HyjXbrUXrPHPI299uVSRmz7x35HfWbsCVnYht+vEVt55jFT23f/5mg7p8rFlYha
zMgF+n8lRmvX6ecCUvQsYq2+hxQCXmdIRJI15OGXUi7UFIdXxTze67YItjT1HIu0XFuLRcBjbN6T
Bi38vtvkmgonvqutxngbM68Gr6Yo/VwAoL2FXXgrWoxNeGnDPc6VKf6wAPQ87zUGtfzoOxyuFQSK
j0G8mD28e0GLPAITvCPCglZ3eRJGR3OzWriqtQALZVFPZQXzenOWj9ikpjqgcKNEQOv9tLyTrKUw
+QfxlHdq13WxCoNlopqoJG0kc8emp/T1Vaoxio7MHM9l1I9axHw7klEHqSeLLAVgtc4JIlBmS1TE
YBjo/FK+qYEmx3ljGQvK9EHmaOgZikZ1BRxjwmIbltYeZql2pcl9qCcPB1Y8xpXbxX2EfLcfbe/j
Lq2/s5Z7XNwmYaj/SxnLtE3/hSiThs1eF4vG2jN6IyJFhUS5upe0t+2p+5m1PR0EPaKqF30YwRxW
nOdaTTAAQEp3HJUZv8RKcbuv+oiPCCFbC1lqbD8n/GuuolEVabP7bcN3+1k6/QtiB1V4thsCZbG9
0QFg7v1Da92zIjCNTVGzsRR2sza91V7Kk/z1QGclak8JElf+1WrqX/8MSB0Hnj7V0XvlsXK0CvjV
VZDerOh8uiQfjtaol5TJZrkf85ueI3I+CElbnqs7k2pfRZJgPZjh0NpsMD4LP+gUEY1xqh9zVpBH
9jMIbrnK3Agum0FXkTTnwy4vd3fl3f7WCl6SzVhOGn/+QI8ONmYbOT61g23yuJXqE4LWPstbCHM0
2Fva0+8IqnXtWViIcv88odVi1RyAiV6Apn7KCgDtrGeotQoZqwbCi8S7G4OTNwffr5RWL/B/+y9/
o3RY3LmaZAQr/1tCcsaPnUwGMw82x2wFdoLv1eo2Dgx75eeH+pNVyapmmViAp5jnZ5xSPuj3/0a6
pefVPx++Qg1aLSCH1/BEpbmH0eP6gbXPhlLTweFpnR2/KpyoOvRGlZQeiV9T3G/L8q8gRGTabVSl
u3wU+iihkcXzGPnCZ0Z6xQgNBiimHcz4MmBpnWtQx8EBIq6vAEHae+jgY3X2QaSz9/WbUlvF3lKz
yS5Xqj5qH+dqg0Eyb8IdMkbHdr9MJDmMTcWtRVCwAY5QD5vmaWZjR3kcsy8nOC/9oMyUsOmZJ+li
lkZ1+fqD3bXe91nYF7Zj+X8ngiXG2dPjHH07rC1Wi8qrkYRl2E1T6VEHtsw3jLqATeM67Ap4FBXg
xc4e7FQvq7SFs1os9LnpfUsgziJWcdgpiytxdfT0mhdm3SSvMjfpZvAdz0Iv/yLvpr101ZPuJtxI
Ky4/eeDqEWxAUtX0Rtzo8JG8SvhSkJxH6jWfDTWgh301zyv4CM/9NjTwJHiWwMx7cSKmMRrU0yP3
/94T/4i/JAXPJx1eC0e37Y/yj0r+lt6RDJNh0OcLrhMBbO+5pmaMXkSo2SG6tJtaig6CSC0XOxsL
fjlQ5sNQnHY5xhcs0xu23EnmVC/ntQ9X21/2JzcgTnywtSA46mPGQesL4kRbFMbgDWIE5aaudtrl
Wbhc2o9Osyc5erT2mC3zt1jxFCmoK6fqlqUVjOeaJZCOj/cCEAyFj4Tja0rZ4IWEe/lFiafJVa4K
Ryhhx6f2fzMarnr/GWULynsY0v+8QVS1GxsVhwQ5AAa518QqjaaGyKM3kZr+CFFUE7tiMNfQ6Gq2
iB2XnVxOAnbRM+GyjSF8rwk4J/yF5H5TXGegAL7VGCGZKBSpZ3M378uDa6338wG+GMU0zqd3ZaqB
8fMm3HOTlILiczoQmNtZPLlv6Rvz2A7O6o2LhoqOAlbvkVoR9ui/mhLkfVLXyhxWbVoSP7fSE9Mj
X9uEQj0lWciOrJXgz5fegIiiT5Tjtn/WYb9TSDtdCDXAPzjn/FZ0x34uyGgl9AuKbPeCCHRd+40y
4sTqNtETumyTCuBSeVwZcaQ08udDESXeWzCXYoqQv5Vg/SaNzgRqnjUIIvRgWY5Q9/RVjZHKmEpR
WZq8QweKa8phoELTfia7dzdD4cm0cu41cHp+SHfOsW4QWK9mioMC6rMMS67YdBEVoqjGVkUvBLaq
+Hchhcz0e5SKpHeIdexVdzSShMrp3Ho4rXtDEAVR0cMAyQ5oAFBul0LAvij9Q51b5kMYybYFgRrl
jcEbFqBpneWgw8kOGmx8qbrkY6tlpJkqLTQY12huHzTdfIPf7/JyfakB8PkBP0JXpAsazNAc8fYY
HDoJIOE2p/9Kr8SZy2MohBGjmKvU8zzXLx3IvDUDsWYY866FwYXws/sH7X9W+/K3EMvz4Bp2zYF+
1F4Dau3mwo65q4pqYaN8m4WuhFz3PkPzHQ56AQiEdp09f5CmxveyYPY4Ql8R9XPRZW9mQu60qerE
gRwv9PMrFzpHOSBhO6r8cvfeyLkHElhPO9RKaxmg93T2HjAtE510UpnwHMDjian+/P7UVPQnEyaF
tz3sexQkWPF5oKwJDIFpFUU0znnKroAIw5dlekgh7jUz28X8RSlxVSwHGmup7YbV7HXICLu1RSXy
N738f6UZ8egrU4ssdhJ0V7DjSgfcuNm8HI1lXDWBnAst3uv98WlGDHBjnSo3QdrtQ2I9ukzVGVgh
I7BnjQ6AgDYicsp+mtiFnVYWBiRXGPxUZLKvgdTxomHqekHKt8JEZlf075K/aphV8SutIT+Vcpyd
1AbXVh+rIDbX9WBk406fsZi8hSaJRdFlkHYJ5mcuvka5eQfSfI5M0UCQW13zmVRVcjBa3lg2Fmk/
sumDe+L/3grKCuEr0cJQIVpQs9uauwceP3Bs8SjXODF6TzzISYP9yPn+7NFbub8wUUxMxK782gYU
zHCioBlVQ9HclD4bVw0pXMgSB7i++DONPTzUfWBLCbuorM8m5d5kEo2DZ0zZqTUys5b4vRcGxBfm
p9vsm6ZPv4NM1CaNBzVk/levOJtUAj5gW92zTki8WvYxnLutMZER+6NVwqhrXOrSq0dCR1Igqz5I
glQHKvQ90RMtzzk0IwKfB0azlQ3Y/OQpCRAsxlGiffA6je5im0VGfnSPoiei5n15eNJBjq9G7lne
hqlkCLJYsQ5q0EJITguoIokvMIQk4KxYRMcipOSe7mq1fD3Tg9fmxq7YCK2Acr+fedwqTrSMGyHx
wsoPzpaRGaCOyKZyJsB9vCvByrGUQJ3B9RAhcna+j3lmMeRkJplG4vpAAPZu9k26FtYOLSQCrbLT
YVR/DSYGGs8MN0gNgayXGDDDLwia3Rn7kcRa4G6cLcVaYK/lTUryJk0JDsZsK3ZSVLi5REaXtnPV
LOmUXkqJzZqh1pwR2xexSVDwkbi4o7HCjVBO7EOV76xhMVLXtjshlhqiMG0qH7nxgFUGvyyddP4B
qEbRVjVKEJFz5YVjeXzAZM3AVSGPpHD9JfRpJK99vT4mUlVJyGZJ1GcDMaoHSDYK2uvB6vgLLo3r
HBiPNXwzdCzIjRxI6/nOtRnmcCwKftkF/GzUPNAwxrGRfeCvrX5au7EUzpkOym1jWFPma/smaGR1
lEIG0KQ1KOjrNxfR1KE+2KACilri2geLaZJ2RxipizXM6zn1gpoKqvMgN+JVTLRXvE0GvwO8QlTJ
dwMssOq9SFr6XcXqSDoKqxR5mbSTt8qf+i+gyxETe/1Rpe9GZ4iM8gyNmrD8Y37GvZV1hFM1ej37
hJSyE0xxK5GSicaS/TDzKq4tklVz4AtTnJPExrixkyqQGyTnKLFbqxoCcclVFI/jYa+qes0YJs3d
40dLJ9h8EsuhtVedhtSmSGlrRVhOScW7nt3OGMb4eNLLv0S8x3i5mKI0L2AhuNeaApSBF2WayViJ
BQpc3LYmyBgyA0Xsa160Pv3qXJAPzEbiGabLwX7MnkYBdsauxI7w7GV/QLqAUjTahzEqnumlxR04
87Xhx3T3rAuJg/8OnZVABcOdQwQPYQCCQEVX99zklOiK1pMWRaqnFWNTS0H9IxhzxBCYF+lh+hiT
Dfy47zk1qjOCxHdFqA+Ekg04/maFiQLq/r7sIooepx1ISSlAOInC7ALTQzeOmXfP60OoFEdm4GKc
0fR4gSw2bW7CPzne2q9ZbuOFL7fMR4wRlPLUWw3UIAA6GDg01c3pRkSNTTyHZL/bT/ZwJCIdLtKZ
w1/Ukp94HPAq7QaEnk679XRFhTHgBMhFF8yw9Q2NWZepjKtSu4Re5co5cLeEd8TsMGSil9eHYBUk
dOxXEc9+lE7e6s+GqPv7H9kvFLn+pVPA9s1YDMt2W8RSkFGOJtNikj7agWaBW2cxHmikSPwfWhb0
cKRSlvTh+72QK1Wpe48Un9xxshCcNfdf421zTfs89qX8wXI2bn4ZKDjdN3RZu1zaOir4/yK+gRHs
DzSOBOBpvSHfliUky9rfTfqOzMKx2dqv5lPph/XwQ7/ENmYbBaXjdpEdpfOJR1tSUndMCXwY+2+N
1dYfwi3ktl1opP8GyNzCxPAnuC7IAy7ofwhxCyMfA4GXdHawa2OBDm3LAMdKu7HpPEIzEa9FrspK
Nwt4VbfUgmh37cuLs3E83caNVpjuevLr4FQJLAK+O+JMWiOFeJWYnJl0AAXYvktoQTEbxodNnLUU
IOkBTDkGa+ODOEZKvwKYRijO6GCYMLwvc/xqgIIdPHHuJxqwH6QXXVvws3t4rhf894IRE1nA1qxP
a972DBfiA1D4g4FYVDbZhDunkcSh0mBS67cI7TRGbSY7JMJWqVWTcGiG2X4Blbwgj5yfPJDKg0gk
IbNk+Knb1ASceRgOqsXkToXU93ZD+Hc9ZdXy0Ry0SkOdhlTX6nGvHTMXW8y0C4nVF6OcHktucBoG
ixJ+fAu/egkLkLw15GzNggibzTPxgctywQC2dFicevpfOnD11eGOtzQMv12UfiikYd9AcZ/h/5Qn
D2F2EeHgBXWuAhDoYnf/VqhpzLNCsp3V0cvJyH+7S8JxLfWWPQMIPtV+21vWequFVWuraTzNcuQP
KSU4nWB0yJOKTL4OQPggllxe285i2j7KcCEq2UIzBVk0PVyu43UNRjdNq7PvCZU8ICtMdkQRPvlk
JBD5LpTtwnHlzGW6M3hUWN0AZXhcLTPVHhjcoEHQ4vjMnrzQLbwavTHQUHAl2a9dmc34zI1uFMs6
+2cxL51T7tBucySc1HwxIAEsFXrPL40wTI/6r8dIqzZ3gEmxzKQKzq9luXQmh3fi1ffnjIClq0GL
vnPGCLPAsazGEXzigkUCGUQ1UfP+8De43QzqOSEPJX2oNROheQsPXwsD+J6foy2kGpQQ6b9bOJut
Jb90ctvLnCNDdOGhYmfxjW4QnVv8Sq9YicdVX52Uq4LPHnnFQ5J/toZOYyNVQZ97cu8PrTY97tPS
SKQSQ9DKzzhDDAyHzkLDp2b6qdzG5C/Ry9fC3dAYVgFR3yWmHof9qQ14GPMh5lVTF18NBasFA5O9
BRZTDYTOH9f1KyRr0bEd3u0vJWiyYiOa8Dm7rQtuFrfNpZSQ/2+N8olSkMWgSytqbJ9p5TTH6fWR
3L1Prz1jAGofYMubsI3xa5xI1Jjm0Z8ZKoN+NUDA3dCJs6v4y8wP9e2pKs1bDyufcwQrnXJGn8UI
xwH5+1PPOpKF3rJMWKF6H6SRtpP+Z8Zhs4pumzovhRYUceIqkqSi6kx94MXmH2aL2qAgNGRDs7QZ
MlEv4c8UVV2fiLMZy8wkUiu+FJEsTsfXMofSM6OAgH/sQtUa6mO6JHG4354hZGb4Tj5ff1M6hzd+
aSY55DkYaZxXIrtOwlOwYch9a3U3t0gxnsT6GmKH/pk9nk1vRceOMe5MaWjCswKPb889r+ORcT04
9doWoaVSIAp0sYfvk9AykvV5DudmfoSIXfRDa2Gb0ajYnlOEJr3n2n37mFj/UrVvXkZ6c658b0nT
DNrkJNfVwu8ywfY9EMWiNLpixr+Ntwi3mKOVAAnAmyRhPve0t+3YZJgkBkYESFIjB81IDsjLlEKA
XtwBgWiTTE91mvpwhNIk055HILtHRzPVBl97mFFp12uEJ2ef9j3Q3uRgphRFVz+g8+nUQ1mVF5n9
eiWEARC6JkHMTzn8eX7r9HSslqnRQF2B0kSBqNdEhL7L/rEPbdgpdPuVd04QEScb7BF8TuRnP9/z
Qz9bbiKJiWCZ/LzWFycMsE2THTWpQtuBg3ZGXh+wlT08svVXJxARWiCvUKf+dOY0FsypgqMwYc+H
zY7UeDFY6eToQKZSEXRz/Cv5SL+iWp3XO67a+7baaBY6t6lkYV5/o0GP6ZyHHtQtRZXsto6t+6dP
M1vOuh/99CWeVjajCoWY0S9hJIPsEpGyCPIzqqOwaFaecCXVSPFkPQPA7i5PyF1B7gUI0K7AFC4t
6G9JYn/YZjICaX8MkaUZsD8XjUwzbErMmSBxJNdEQtEpItbaoInnbfrQycFacwh4YXFPqBtyz6mf
d/oeidr0ah6mNWRPf5I8Xy0kBhPQGnYA1cykPpXEmi0G1Ou2K86ENhAHXN1i585UKlXTYrFS0bSn
usoG6zVm7BJmZbPYqGSfTnPtPmxV3F4q64xjLyTqKB+SWD0LIHlmp54x9ALsQ0zLPLsM3FrunO5f
mfpaY2o7au5XSvXJ1Nxs1bRtM2k/Z9IAA+AfONx68dsh/kSOuvZdoF0vbtvpa738wpNzWB0g4qho
/JmfjwiS5GEcBOOkB7adotAtqMnPI6aQVUdx60IV9F8+4dC40TTIczu/A3QkXM2EMldOW1cwri4f
w2y0LgfhL/sgH8KFGiLfG8mCVIW1D1FYilX1MTFoj4XoRTPHGkhloSOLXGIyYnNDe2Y3ubaC61/6
xSJ36ao8JiHxRbcWbthxYPKlKcdCE53DV6HpkFWv3ksXEqGYiw+Y6tO16XsHdrGynkomgZj1urzx
po0M+5Jp02RKNBVln0k7DdgKn5L3SZuxm/MBTy6h2UQ7tnC/UfbKoOeksqAuFYA4ut2UQEIMenyr
1aCCTl1a18e7EUN5/wdXP2DRgcKh8m7cKlXYuc88x29fTMg2BLUNRoWOn1uSmNvZ+ymG6JtvfdW4
apGeBeOavWUlCBW8WYsn3XSuZXgVQrpfgKYrWOpgaEiU6pUfZyUnphjoXElyAJjfv/I7MPweHoYQ
LCcBYyTzxkSDK81/wDxtlMiGxnQnm4tMihF80hgEsMe+6CGGoUwBDlZIUW65LiWp9V8H99oC6MRI
uHD2Gv0zIdJXG1tf0Ek7maBMOP/LrlLP4bk6K9/RCKlabfTPWKmM2w8d59nALClqC6Qq8P3b8hAr
dRwBZyZs61SWWS15NjHUviQPifekbweLWFCn72S0+5o8FVOpF6WS2eJOBHem7GGhgX0kQQl7zH8f
Aynm5KpewJsP6sK7YtpFduvDypsbaw78V91Oo4nfZbY30doOOGM5z0BiHsmOTgybbaEnYlKj/QYK
yWm90WluYxlkxA1J/ePUDsPDRvX5vgfrvEcbKsR6N0suVnzeJjcVe95Lsdz8I1a3j5zoOKczssLf
81UJW625KVPeUAOIrUVyKV4xtdqNcL+6nQETAgWfXvTPu6CeDiO4sWkOpk1dOkSqGigCECG4SwxE
I/UqkRVPLyCmTO/FaLNjkS3KMKCpKHmMyfjvrj4njtxwZvuuUd0oKw29aYGrUCcKTUpKpFMXBbT3
Hw8DE7EjQ6GDsrdnaBIssYeqIGgGfT2wnXVT+7zIo1ShYT1zoHhqiIqB/ZiM2FeRkREuthcPA3Cs
pf1UIz/abkU33bmtapQ+imSrz0Ad3oAMdhpcJM4J0b5velaywufGuA0r2YZYWlEB78WBwXy+HDt1
cZw+Y+HcLZcVpWkrSRRcE5qg8IzW1MOSGDwIFQZVZnz2F0xFUxsaFqdjirrJtuyIN27WuB26C332
sAHn+4nAyPqH6D2yN/Fith2S1ZYbcqKYUcEkmSNTD8ksjWNftx7vnMPZefniC2w2x+vAsWr9EDs6
bltmu6D421d8Dj8YksEV+FlEqNAUuRLQK7lgPGjESRRwsNZ3vXvyE+TLdtLTSjAQN0Db72LKYWno
j43tDCLHCbXyXiLfRtN8nzLdiw2xQpITecgGxPiAyF0iY1z0oHCsCzsdeM1qFCd/P04l32CWlbpj
kJYnvLoAcVi3XTZTsip/VMBWIH2ALHsMwsFFHCWZzN13395E0uTDeeQKquunnyp4RUrX26WU2CRs
+httGqQiJ0uLKhNbNPqcnKxDB0xw3We1NixBujs+uYH63XVmuJu6PNstrdB/HUdPed39DFB3OvOz
8IJm8ZmzmjqV68JF7CrHBOLJD/3mNBxYG/J/wZvPY0mZRdXdoE4BBNAmmk5x1w4Q0Aoi8+O4QCII
eJKcSBKRYWo1e6a/2M7rggSL6fkS6LNihj+y6iR41tY7J8+9Tz94w88HMMD9MQTN2PyCQShaT2K5
C4cP7Kf3doWZmYeWNK0P/JvI7PgYWkyMBNHqmek2/40LESkZEo23AigEQGrG4SrpgrhA77LJ8nOH
joJr9OjAp7BHEL6US2odzzokpz5K7TS6sLAnDHKqv2zYD4DU2XFX3jsVSicN2ZpaYiPJpIr6V4ke
lmN3x9/b/5kzrSb3LYFN8UuVW12rthWRg7+5VTCpJ3vuWkS0xz9WW8k44tF07X6oEYBdwnA6wtNJ
vTJKFzQ5C5xzl8S4TwW9X4+U9qIoqZJAzSVvdn7Zj6HBpbyyzJ+uYv5iB/IP0AM8llWBortDJnQD
P5DaPbf08RkO3tJSOHM2J5oHfXvuwGF0huOjICHGRYnVmcmMSbUGHuNJjMWyfNrgh/DFQk5qSENL
Za8+VF0RrFG1uOsXX+TbYw3hcgBHgFLpUJPO8j7EBneTfezN/kxz5H0CQJPSfJjXaLp+n4SM2hY+
+v7uH2bUChwKv6fzUujrQ0MyWs086fr7IORcxcqj5AZneLDs4WXLRIzyk2zbQg7hQ8/XuM4XTQsL
BQ/pQQo1O+qUWb+sbdJQF4rzTs8kbpps1Se22upBAPdFY6yezEKSpIuN/JOjKynDhc0r9nD2BAH4
RHWCqXLRO5l6JhNI4LHehfVg8zR0a4W8pTxPCagZcc0jMaHrJOMQJ9sTU0gNwj9HJ5cSiRGx/OTg
WNA7oxB8aX57bn5nNroNgg7yYsr0D3cyZSqnIl4uaVqPmYy+XaX7dVI8uOlZJKfStURfydpFvhp/
u3n/+HsnhHF1Cp1JIGmFBZSNke06P7xDLwwwC/+hXIGjU9B+PZdIRWQFt2MCV2oTSZBFSLBkOWQa
R7rHImwI/Gkx+Fdk7B9n8+i6b0V5rEZb1wesdwf+papgIJQ0WsqX1+ODjKLbesTVKlSmo0wovys/
k8eZhNdSak7slCM57W+6qnT9noFUjLAuniM/V1TzfNimaUvAQi0/iCNSmaKPq/ZDeEISAGrz9yDl
nCU4Qa5rFTQmByUat3DKlCesEK7R/etZYTv+JudXne2DYp/0wzLIwfbXCBWl2cL7Eh4o2M+vmIWA
L7bkIWjCHnMOxmMMy+FCC7x051v6yUTFPMoJc9Qw4Y4jlag+DwqJzgAr+TY88FNNHk3JaJqkI3mn
zQEJSlTKy13Tw0T5JDLxERjAIBwhil4ePDrhvOK0w1NyXlch+bUBIDYC6uwykl/IMZMJHBPGG9fK
n140xf5h4xz8eag86RlGXgFPO9hArtfE65oiNzbkIHWXCCqmNvv5zVkSrhCv7/Jbsa8SKZMqKeSf
Zbbcod9cEbhM5SvwOS51WRSybq8p756yOJfb7sfENBltMJ8Z6vVhUHBSNwOUX1zMi3Hkzs0BSGzq
nvdaDNoZkXuYo826njujvYNAim426Xpm2AvDomNxqdisCAR/5APb5BxF6+Pcq1CymreOtvn5I/ac
w+JGtWB3uq/CAZF1gOSfKa/zImz2+aITD7D8L0rI02eaxXbk6jGemvTu5c7eafcpdin2Z/Yc2OAT
Nt2y/7KmOnJQ0N6OjKuBUoBm4aMyB4aHmOnOjjMWzPcZVj5yvW8MOSIuORQfqGOy4dNbgSUw3Wog
tQhwudyQOo12UvBK5KesEb0wC1jTWohIr3XrOzRV3o5sECjBgvTQKqK+WDoiHg0NyZ9e+u49iHjW
QSZgj7F1kXQUf6s/X/P/oPUR4MdyBkUeM+vNYb9ymcxLb0YTSvXLn9vTc4+sdKDvkAnNB9Zuv1JO
eFDg8y8KH2om1KyO1JMs5Me76ZRjhYoe90TPKsSTPH28zuxPC4jvunLSvx8UVOhm0MgiW11CrQ+e
EG8/vm6myVFmLAK4T2H367zOivtrrIeUqXMB6vDLStOSpCicuP/T6n7h1YJCbUj2FN+WETL0nZ1v
ImfEcpN6rsdvTC7sFsvq+Z7dTjuaVxCikrxbC/Zdor3R57aViMISfo7CQ/KnT6pIHIMkYYfeMGwF
FKW9x7c7LCYmvqunWYoASzftvC+6FFYNsTxKf0u93TCB0p4h0Gt5ZvTYxjvRiosbbwDmy8LyC5hX
pThBs0P6TnjUeQfkjFTCBoIwveqlJm4UZZPrpaz5wHl5ovmLxcHEZXNXTGKMXWEx5cbDtr+i0BFg
rBZaPixQmEkPTbpkQo7PVAZoaieVovK2wWlbBbCVRWPNVm+xnejB48/XQMY88Q1nSvCVGu/pj/kJ
hEBgHTqGb/ZgU04t3fWZ67q1opEBJbkPsjbzYiwF5wzCtijQsKAEQJHspWqQCEPHOugVRMTX6j/+
jKL2GcYqqgZpIk4de5/RJ0q7hK9ei8rZq/Im3OtgBAbaZjZsUqqXe8jgBbpETYWB5YN9wSmm2mrw
aRCfVONyTOZfcof920ss/rKzNsYTf+eR7BdJ1nUrj6CuEpZ1o/6hF89PbcUDbgD7G5jTxJKuqlp7
mr1n8JuVgzqWiDkyye9nI4oQ/Wm0cDMMgeChgeY7QngYzSGc+f/nlZjnJZJeFgjNsLMr+ujfOUBz
3RW6crGw1y9WWomdlqKXFxf/JRayOvz+NtdsyKP4hT1nSPdrp5ZHavBVH2ZjIa9b9Yj1cYY+5WEA
nqz5GbHEzMHh9oVsvQZ9JBAcO+fMaWKo9Y+EYMwM57/fwiUo5ANzc2PZTGvKpZsaqQmZKijCs395
WRQkUVmuwWHXE0dwG5T7f7TLFoMdml7VksIhTpMNN7YP6ATvS2vuycsVmVVFKlK4wxLFnlB916Yq
pU9vY+BhcgYnizZxFzjBktjZhZctbXCqVdmdnB2W4aihF3dNqfttGo/ZAlyXmzaR4H+mbtTNGAWI
aUEdgDXzNe8dhcfolS2WNY22jW44350pqpBn6zgBm2ERGqL078jPnjlFFOhL3kRYvVcxaXCzo1fI
AXRdVrtQotFSIkdYqyvsvWEws9KkFkxmCfwHDoCKFRKPKarvw493lByqT8KQBlHMmoa3weGrCzTD
bOGTp2suGJXKs0YvtrjzaJsRDpWx8wt5fFNGoh4/2VaL4ab53kFktu8pJ8JN2a3cliwmnV16MzEn
w0NeLcxjFNR3VGOLF8RdPDHDn8DrOphNXf/jj56YxV4Q044ppZ5owG9DYWxw1TjAZGt8fgR5l/od
lTbqO2b5FD7DIbM2VFqT3Oxcydjhi3MTQbsGyTmDhNfE+pJp9WiUHk8FgdNqbmiQ7RznTjVMPZwa
m/1Mdzr0f5jXCszglLTOZpxiI8HpoTSGlKdFfQWoGRP+iVI5lR88ViBCN78RlOq7IS1R3Az5WUOb
XtsVYINGl2RUGJVVNEtiK7FcJiFhdH01NQtgD9jZgmlWLdp4CLy8YRzGnoXkGc3uLfB+rFaZEGFn
ERRGx3gLZnqvkEMaWT+Rmj5cpIWte3fllO9WyyT56xbYFrFThtYcaD6XRTIM5z6qHpBCTCDqtdCG
PBevlooAZEkzjYxN8UNPC/PTkD769rvRkWswY3hv1qVTjwLTTBvvNiDE+HvkNs4bCtIY0SAxLxm4
r7dKqnfxkNRbyuKZn+VxrrpAjJEhv7w1xBbxCDONiG8QVKwVnTKzd9BovW86J0C9AdScjatqn4HS
/Albz0xDq4YI3amGZ16J6PX1qMExzZfeSGpB7EyKgfIiFo7xNCd7ZOcT9RK5baZ6v0MaFHfF9/Kt
se+O52fttnkfYCrWEQNIZvW7QRXnMmpeTE1vcLEx48jaaO4/7TyzMR4nvucbOp2Ay36vOBFyhqaS
buTRgTz3yhjup/LYpLKHnJCi1C6/1VnzxDmKB3yUeETN3NxqQQgcVovnwZMkY6zMQIMHdeqCeRkL
Ia0wycS526e/DJidTJq8btWEJPgGC9U6zVWw3nAG8hPqrXNZPIMPCV7jIoCH0EtvMIiqZP4GM0w3
f9Ch1vK76/PpkzobzaXmENjjaoxqmF4GzdZ/GQWEr8vYZ+ECKeZDY/9ypmaPIu66hdXwXP0lLXf9
WK50pyMcOrLBjf3qi1C2uXjrHgT/4crwudolhet6pzLd5veUIfz040fMXhtdF+PrrRO7S316kt+t
jnYUx2cVPPt9UkW0QfTe+RTfPGt+UrWNtTvQ2+H/ZDO7xAipmjP1nuSEm+nssLicPYi+ljzSHhA8
H+ZWt8fqV16yiYZ4lGDLYxhLbfgBmutGVCYJfLOA/q1OtNcOtjrAp373Q8nZks4HAUwQ1JXDMKzT
txcrOHJxmam6rjEzHiP6QBV9nlbXE0PyHaMHINRXADMSiz4YfQJl4zafN/zE5hV2x4qp4i5MZ6mh
uQhquwJESrLzEfmf1isBS8JE91fYxwD0XMw5Q+5/FF1vvsO8uQIPb8R3YFpPKiyypDMxpBxnExoL
1flehSI8PhyM3RbaPo2TB49wxkA9h6T8lgnSl/HyoNqpqoBLrY0dzQZV51CXr3kpV57boX4msbuN
KOw/2876VpivGHCHKq7vupnmyEeMyEBuLfuCbwTRudkibhJFvZnJdp8c2tRD7KK9mB19RFYaMH4N
Z5tN+e9PPQllX5BeexsjDNa+UuJ0hDrEf0TGALWs0CIUQaaarjDASLR9nk6PJHFZvlaSxeFUSDjK
S4IwPkenfhxJPYr80JTPCIQgXTQW39w+bG7wQgLToDM/VAWA9FLCrzYZEk2DqdVzckrAlh0mwjQe
FD/aolmIiX8U9IqmqDPNVMzY8ICvuaRNGk2epQd8tGWELgqZvqLTyf1+aTwv74tey5lE+9M+lQd9
Jyc4xpe7tnSlCDvsNCnzv8ICZHui04881K/y0kQONVbfvVlFBa7kpplR1EeSpAaVbnHev7En6IJ3
f/xPQBI/0ktfWVhjGrDi1rJjuKii4OhUNV1UkwqfYm5HF8tTnlKqAyKtoKFMz3hqdfkFt4uBGo4N
H8xWWs91sIFufvda2I6+EJ74kZQ9rsM6lpBHhSqm1OMsFYFYlI2rlPLsKbUb4LvT98a+7+ddeJ5y
RP8WF4trAVZJ41kF84SPtJbmbY4YHKEzi/IDVXzijzTGi1KXJhWixyE1TJ+gjCOrQFqM2Om6iGq4
gfynnGXtDE/o5FBPKRFei6554gTqrVFlyxwp6cg4+fO244+rCozuxS+G7U9aZv6dyNk+qQk2B2wQ
A+Snv4UxNkRNVAHjAaZ/bhyreRX+e+az7ZhcnNvcPRG6MgvQPSZIaFtbSo+4lm12ArpdHM7vyCw+
rGWVVcGSRZQys1Alqc/SrruhSszAGC2pV+9w5qIlVa5YRRtTl3cWCoC1+TLmHzNqbpB4vqCkJ3hf
eQJAHwOtvpfDsFKVfBTmKd2fzP8lGD2Edotm2AdFtk4uCt/sKvXoqY1n6/ZXcBAFYa4UDABWhqAk
06W94EKzsZctlAGyxbVZCC3xnezmNfgnZw13IYU+maYuNGzn4+XIhR3J3XqQ42kcjmjWtcZzga09
87o57mBxHeQKofnvXYWXLZms6W6IYpx8CFmqDagMwOcBcTKFu+zySobDFl1CL/Yu4UeI+7Dpw1Uu
wGmfS/ehiRE8su2CzDjynTsdfPl/b+UvvlBaGIqgkWMZz9/O4+0YqHotqfCGa5ai1/D9aszFyH4+
H9B7LSB3zY6v1WI7/LqPriIWyzDyu36ruOW6hrweML0cvRoHFC0xae3pKgykmzk/Xa8sFIqjBkCN
BwLx4YuGjDo6HsQCu/n9WBJoGIuehbaRuOP855uedw17NmRQUBHqYNbcxsvdlo7CPpP+x3k7Kfn0
rErVtrdfN/P8mwA/5aKJ3CYOT8ZxmWY68uXSHx5gdnSUvZAvotMMQv/Y6Sb39j5tEopAoQ5xQ95t
LHnrH8mNNSEiOV+nRdu5B/IMv2USfEkdaM6L7JxPmwFiK3VbDqM0ooCFvSNlASMSgHBfTMkryzGH
JhzK7J9lYrxJ83akQTtraDaJoTyNWSApvW0ipv3br3ywthj4/AVqWlhAQXvNF5V5l7x2UMhvjk52
fAaGFsPsgJ8gjJvJT3rM69FPB67argtrtkxkeZAKj7870/3S9h4Xa3i9JRvRZeMrwVxJy7+ypWHg
isY5E3MQpP4P2/dHt5zCQaZPJs6IsgcXQ0RmgNMVlHvH4PG+S3mHYt8IGkDooMMgfOPSsj+ZCvDA
dsADfoONza39O0ZeNJL13V2yz7hLzYcHMEZMh0d0nqh5Io9AtUsoeWu4FkWOjCL2oxY99oogH5TR
di/XAcv1/zwb1B/hsnEfuIgqiPabnMaaqkTLOYwC0yabmtqlPhM8xKu1cMHncUGU9wYITCfKGHYa
LM4NRDmOk5s34rCaYlpUdmpyhUvu5Ygh2JQzY+/Sgfw4S8z++sfxqhKg3cgbENKVaImOrYpyVxH5
0erNvX0KcsWk3mVkymIb04rlQ8Su8J267HfrnpXaqPItMR3cL8KwElCh+qH+msuhc5TApS81BoOn
cbI9V6FN8YswZ0cK/9yCBgmXU6/VnJgQsJPqptbBnb/e6Py0JuYkIqr7zr9oOEIPDoOtMkNyjBSD
Uj1gxDH3rkI0ypLt/RQHMR/FPAWcU1OxUYQy9K12qarN4hXlbJQNJuT1g+MGSmUbK37p8dp2S9bP
ZyyXMefYaNx1CdsWvZExs8YLwJ+d7DkkU7tr2p4upmM90TIlfGZ6fPdmWU1uHP7C4DczpoPm0+QT
VbuTlwGd944ItwA7MmURsfxwtq0N2nqj8l5iEYymxgU75+lCGEB7FZs5DOz7qvcoluDLmTDHfthh
8Uy+8JkBUEJnNrRXlJ1gEEdZygD31My3NEVrhH9ex3BcdKPRE7V0Sk7pevqCbN10fNZ7N+jERlmQ
o7DImUh8yWYZUu4Sqr4+ZnsGNATR4mM+9oNYyZK3R2EwY+sTKNFcRb0WfoLMHogjAMZnEhhLJxS+
Le1Ku8wJ4zc3dzY4tkfdWz1iioeZt/5nB48rd32heJGu+KD2JI6OfgntgS4eFGY2v18e5aUwR49Y
+xAvmTEpS0HBaFQImi2cu2XmbS1P1vWu7n0FpgIJNfoeGnq379iVons7WeLbibm7FLnMOcQpzoOG
HDIEO502kiTS3ThKYqhcOrsM+yjDwW8k2lwRHpmrYsQWqC/FCDz+qPyv2tqjSLRPnkkrcSw0LnQr
P7JTOk/5aZMXw2WiwjzjperNfvq5NFgJUBOGJxMvO23JdVsmcjrX7hXeEc8HD+2so3ENP2krcoLR
XeePfl0T0DWS8NbA2UviaWyikAn026Tp+mWYuRilzJIz+QpityWggBZMXnT2yAMFgDE+YryhtnjL
SAKSPKYAcIl3+v24jQq6hra+WKHSbC08ejS44uQDE4d7GRYE03u0RBPuN3vV5MKcfForDs32jkKe
3QenTcTNvy1S9hz0oh9hg1QIkGB1lD2KTsk0a61iHcZ/eNQrvQlldv+3wVuNj1azMBs3lhu5wiXd
YhZeDvadbqcHnx27wPJe9oCRw1IunqSNi+wU93Oqt4k4Gj55TxEcs+Up4Au2Dv6DKSBcxHxpQThI
quHHM+bkFhmOAkaR6VGY6sIHZSPRcE0S5gHjUtQ2AQGAeWT9hqS192uGPheInoh8iVVq9XM2CVb/
zN7k/Wrxvj7NMEJGYaBXDAW0sv2bsoNlf1uuWS6Hv81/7vduuagvI8CizF6Iopb3Vv1tfQcVBHBl
i7mZi+C4jivF/+CA+Ow2wb5gM51tyM5sAnnjJBOxUBAEhxjENOhYI7y/Ra5qBjVXvJkoXabflsrs
QJrjuURCAYsux9fpTofPmzcW5JDmY0MFSu9pfOMkunaPOGbWTrzTrnD7SafueGHfeDvEZVaLX1in
zPh8k3WPW7FHxmUmlYWNjyUiwm3TDkP2u3TdHdyHASZtiAehe7koS12Wvbdvjk9KiIOe0AFgsUmO
sk/CGmMebxd+pIPS3HWz37ESm/oh3/fDPDIs+g2GRxgb5U47Vlg1x5R246z9OSdX7qvV+qPAlAVD
3+ZWJYoEXT3cbGAZBon9FtkZZq2moBvjgikEZBUcxdMn0VKN9RXHOvGOny/VMGjbMcZ+BABaVQKb
dQ5qRWm6y8WIWwR9tp9Cm0RjX4bm+wsXWWZ2x6WcmhYLo1CAzuS7MXb64PFlpA9zAAIK2t7EU0BZ
3KAkcZsLCoQLo+eRif9CpW1QNE7aZsWU0EzH7/Zt0tMm8lNaGFN2QtvmdVZN9oAhMB8tkwOG7PC9
nntrf0XLp/SRbggkW2AJulLeaATAVjWXmSPs2JklFqq2+N6F73QVAzq3LzNs+kgfgE1FwFGzZgov
0aBBzCy528+kD7Bb0iXo5+W5K59rUubW+LMXloaUGgIxwa+AYdJAof9MPcNA+IMD+9lARrUFQfKv
Vu3NEF1fBA1Q+lfMFG4ikJctYpCHwEm1F9yQTtbHYlAnTTlKn8j7TxhDe1W7phxY2tIsfNPcMK1x
khUSBrzhZ6sBjDEpGK+e8wEDbbrQiQaB6eIIGrEKxuLaxFlDF2YFGKqaN2OGGaq+KrvquwbsVWFZ
m4r/D0r24cjrb5Y1wanbfrJpwlbxpBfhzs967rA9CVydoCZbx230JJNrLjQoy2EX020k1B3+cwsw
2ylOiSQ+bQJiQ2CjMdtZ6kqk64vNsW1kWmu9785T+u9Xu0vz5JwMBeEeP3aCIRxt3nPdbgo45FFb
UK5tJHtV4wyKjqMV9aoZD1lCJG4aoQPKQUpDK4Qqx0LnS286swqntAmZxLLqpi+7QXbssKir+wtx
gipINQf/Um71tHKCXK+tOgii+aLvPDt8f7x+L3SMRSwuZKcF7TDvzImCuuUVQe7Ah1I5AG8AcnAk
ECOr4qCx/hrK/rfhZCJRepNFu+Jyim3ZWJbtSvdszMUQig8a2oI4X0bo4IrHT33898MbbBeh8lku
efv1IKMGg7xxg93TItu/87/8r5SJOAqdSYAm/aI6FT3blN8faFI/D5Ykpl64vn6Tn+JOGyAgjCry
7ROkxrW37eP4vNi/kNEdT5/DIQ3Nj9dU986OezHU7Ick4Nm+e2vu2n9Y1lL3Bp67BYRY2nvmleX3
8WqFCZ/RZDB9MGI5+G/aHI4vHGy+G/UoAuZfXsOcseS+OyJxhPDI1uVF/Zp3T9lDJKEdMzk0jCJk
gNjMSN81FmcJcondcsm6jSW6+0V4ZaNS6txqBigtiYLc+JmHU3OVyRpmi7hF33XPhGaLD1RTfdN8
t/d9BLK26anMHbMK3UI2UXllIaPeCWA9Yh0flkWHirS1ij+zJ6FLXE4/GLTwCC6/jKJ6nDLKQlxn
IlmGyczaR7B0blsWnz8bC93gYgtOt/ZOUkGwmIFNpmi1U9pQ86IURntAMl3CF5NNOEtxll4+qgfi
q+CROF6dNFaEwCkS+quJzteFfdaJ+zr9yWi6O1yumDaXCY9jPVf+Q0imRhRiVIbRTRvUuefRHPQw
Yj30VfA5b60zvyTSQnr149XtAD9pci4LnDFT5wb+zJgGFJAT/2IueXbqevzWB/nCDVoapj3Hrq9t
aZze7+UPVfPO2DtKv+wzC2Me5NnJTBxSnwtAUa4auh/IWDzgLP9yzlNxl0zEU/rFf4bupHQqXRe2
KWPFKEGjNNEJCLGu45Dc53yBIO4zuKNsu8+6g5a/qZtO71pK3PxZoXDzXavvDNzHvGK3LLzSWiQX
MUUXftf8Sw9J7PMiomgnTNwM840ewn5vDac2IgqdFS3RnXjqAFUtQ+GQmkIqGMPjDlF4IC2ROzc7
Oz6giE95bb7Hy0k2sY4h9HnTGuMfMUjIlpIf8Zrc5b3gbrt9vM47rqzjBlgk3TC4oOZzIfylSPqi
S6qfgMdxtK8hlM5NGUJ+mtI1fmPvfaMIBnbwW3v7kQuwa4MFUQyT4Gs1sW3qhRRVAFjr3bKDnC77
9TNDm8Im/kddLQ0pdCYQWW+0cIZus2S8anh/PfgpN65Dd5w222httOdhhQZhbG6YTrgpfB5UuPEZ
TSM0YmqtNYhjCvEUEWD9p0xsaEId6gwqKIniD4INralrymyt+A18fOQAF7HMc8W8EyuDdoz9bMS8
KVeVgoIKInLSH4Z1O/qVI8MpYmYOIZkTfFrEbcuQem+u1kWjZ1QkPWx9pJwFnE1Me7Fbur/OWnUd
eRDkF60VYK30reGEr3diy9xBSVO0CPhtGSCWEPvAYnGF6fgeAlgqRG11xsOWZW0PdaIS8CppqO0c
SmuQFqWepfSZxW0rYgGRJ081XXrCtrcRWpVvrXPR4OaE70ZZ6YxuVpWCrXJZ/tNFtcQvnhzvNznT
tMliyckO60JBj8tw1A8ptuqmI8+PfyXde4WeNMgvHMccNoQJo6x12YY2/+b2796ebBxWDGeIqyPK
4P1jgYTP6YIo3Yk/ASxxogeLI8KlbDi1lAyi3MXP+nmCuTdWAyb2QhaINH1i9uw8in2PRlm/qMfy
c/55hT19UWMninb4xidA6tNBHXy3ZaiProUj5jCqAZ5sxdNp3mqGJxJZyMttM4QOs+ACwWcYzV4Y
X6opyr+GW4GM4xaiDe87ZGCaYg49Ng0GcF+sld3PaI6+C7nWA+sqOD+gCs3ji6S1MvbghUaCPFpM
kJWkSvRM/GGppHjWGCtQOwHbGXttQlCv0qa6/g6z+PtsT2XlyXNrZJBPy298s3ftVNz/Jt+2d8wa
PgaGdfWhuNZdvVEJN3KKBlFu7fXyVbGaBqgTnMX9pdujlvtK+Z8nNNyVxA1R4o2N9WNGmEgwZ0Yv
SBh8KooDhNXSp98BQm7quwuAv8GkrgjgXeQk9bpxrlb5SVgU/pr1YcRrjTxZyVQPIJIeXTWTHnYF
gD/A3fuY6rTGkfX6s2OYnhL/6dLR9JVTDdXyVFEhesf6PjnderkiRjOslkmjFk57+1Mkop4+o50S
8KjFciON+TbgSeOx6Pk1aVL0m367WRCvJdqKZRrbvWqQ7A3cdjcUbhHued+od3WkQpBh64AmVRaK
q/W0mEnAsSJGc3bkfljTX1fiDKostsnIZRu3Nl8FpucY24ouiS4wuzARKKHEmenkTAyBUqmk42pd
NTcS8rUVeLRDiEBnOzM//msogBzmOziCYYHppUEH9e/ZYifsFciOrmA9E+7dJSPbnxG2OqtDonR0
mJMcJU04jxu17VeIwGGIf0HoOg8QMTF2hWvq5T7mmstDDYl9xplDtEuL6xCn8XRCcnYzbnT3YiFa
uN1KagiRXK1fVWdxVQ16teABKX0P18rFAGhTsvitcJQwn0etF5d0ywdfhx6k5hEeiME1oj9c977t
aJrR29rkj3jncgxs5KotkjgL+LfDMSU0f8GSExSDRp+1gIU3gTsviiDgJRWvbz0rbYDmo31ghpU/
BagEFnDTEorifiQQrVNDHZp11M4p+GhpF+Z/tDcz3knw1tsmxo3xAikuY1pqgaa5xAjpsrj/iqdu
JS3nPCwISiiXU49uZWi9RV+nlXmTitCry7PIE6gsKXyUcGu5yvTwnf/+rUAzd588b0YmVslQmO1m
GQan1QPFPfui9wdf/B0slFe5mMEy2+LSA2jbskpOCh+zkhTeVEFlXmSPrELuOQsM+oqNtaDklyqk
zPT4n3RIkiYoUBujgFcL2sUW45BTmQLORfgLx05tdjYpaKhMkNULfVH7e2jPxReYa1yAEPwNElc9
JqrKwHNg1+MOepAf0Ijo3IIJ98kDDQSFWaEbZBsRRMXaUZRsp4pxsVS7qqvrkZeVylyARrh38BG5
8OaLP93BWqI36+ind2pXtk7QHJqj7ZmUfIXmv4BsR6bI5USJuRPwb51iEpbvhNYjM1e45q4iC6So
J9oZ7GOsLLUMRb3CPy9Uvb+t3eKURAiTUALSOwvI/uqFvGndA9uqtzJpRNgWlWVZl8DTvfqJ9QBy
621W28fIfwGhaxJs8S0dhsI33Eht0wM2mFd9MVWuYoSmX8qoC8WCfANlrSKIFw6sOMrriur+DGjG
fNjvSsYuj+hsSd8mLJuldzIJDo3vlVEpl9E8T9wkc84hRdNzNZzWMhS+ALabQP9vktn5yan5YCoj
0i4mcPKm3QUc5uiOrtoqNdpfUW1djf4tlRJhqDP++9LKuGO2fJgup9f6HRFHIgHKjNvb8mVtSTRp
tYYciLfRbaLwB0XTczvdy876w4q9yMfAnjbTjE8JkGZOO10px+057fzSucdqeXEV7TPXxHT3BImC
2ZJ+btGrK7LWzlbnBH/OVJUfQ8A30YJoSsmDf/mXv3BaCd5I+QNqYAAqeC6t2sHJlYO0NbI3pbD0
w7oEEMOdewl2ENA3NjkNdnuLyCxSMp6FZxD1ha/83e6QsfjmF+bK1UGJQ7FdQMcykY6CcFdWJQiP
vBv+LQGMEei0Iz697DpexzkqoKCBgPZQ1aJGcnQ/hDoxjSPIOqT5OZ+j8pNKexKkeiVXfQDcmF2g
nkmYwAhSLFfaHD7ZIUKbKzW1NyKbZwBOv3GVNJTGJsf4+XC+unQOLc5+BMkNbHpjph3Du1HBRNpr
5QXPNjw4RkvwSAuRxDvbfE8teSYMnR4hBBhKIYU/WZU0HH7B02JJ8Om+MiHlPHGBcNnV9tZz3PoT
NI9nBS1oHICWjvpD49OKUOdSuZyknyJm5+9IffnZZRZjZVQFS4mIecTq0U8G7n1q5CiMtWDdURwy
EqaIDhevemdOzEfAj8EDYYmnDP+ZrQyBZIENzArw3l4E6u9LIxI2sPVS3WFKcKuo7IPcrsFyZF2I
vpy2T884sXH6BjkttE/QpMUgn7qNvBZ3WyRkEedi6Yr+LJ1z+fZHcTJCEPwlLqdQlrVJMMWD6xw+
Ck31Y0KdcQiGMDGIY2FStmLpSHpB/81AdWnyadzw2IIDYDIFbS/0J3WDd7AT8ZgNZn3PWS59aSfd
r888DnlaVtDVHLpcdN1E0fa9c58ADen+MLn9TOdQCzhWbND+4Jp6plcitUWq4wfoAoeqOFubIxyW
+7RSX0V6sGpFr8uhQnnc3u8K0xehDVit3N1iBsW4HyF8jr0r3037lu8cfKr342g090CunAwYNvAl
Qpy1pPX0aW/O1xguIFOl8mp5QLpR0kO8wDRHDsWhH++z9+XV7MkNX4BGN8fOsWLFpXcVWoeIBHUU
bw6jvGeInjeDHEVff4wnl7j7OnhgMvpYAELh540pWjN6pU4fg0yau5eBAnZT/bb7jx42R8wm61z2
OxTcs/24Kb6QBE9BML4vsEo7RkJzMxmgenU5lynMrM9SgjLHQALjrojK6NkbBDPrEiSzYF5p++Go
eKRva90Otu8escty3/rzoJjzJ+JEwrUqAiHzKoReS3/IGxixbJi43TGMhcbJ1omq8/btp+b2WZG6
D2kW66ZuWH0b0PHOhnkq7kofSGVYWdPXXebCRBonaGCsB6xIF2AkMeR/nkW1QGllBjaX+lFspKG6
hq5qBKofxlaz9I6F0rsmiAO0WRzK+5vaHVksw0uLbyLi5FbwNcviABdBXOJXeVz5+aTi0gXKcwdB
9Nu/uRryzMO6LW3oHx+m12gTyybkp3bxGEN5HUaPjC2Q7VVBSmk3WbXdoM12PLdvTW26mBmYrnQ8
Nng40UYO6vAPIjnfAzTe/xW/zpIYuoCBZ/ASGsVLFS42veW09ZJGNiOptr0E/oU+tmuJ8l7G5wuD
FdEZ/Qh7Rtf/tNbnHWAD0/qc2aiknZDR0QJibY8AExahP2gACpywxnT0yGzwrpGPAnfseTvZ+saZ
rT/BSX3VJ4WQy9Pzp7LXMHTgbuiyBnx5L0KW8TkyRHuWQ4/Y8R2leQ9Wh+QwkKe3o+zpp4GduYMv
vq+UuChn5rc2dBitJ4hgCrUBYek63Nw5paADYlj8SWpu0cAKktrqDQtZJ56cGp+8pRq19iM/MdPH
bDew2qBWtLBSMhRlfR7QTqlO0hVldaBllcHo8lo7EFRX/Rc3RBU3e+ImD3F/s9fcApCkfiVR0OZ+
Fzx23TAMS/tUO8iHLtq8dnvCIaG0AnNrA7sQzYj2RkZLsNtA9EWVMoKNl2N5bJW1Nhj/leLpyP5o
7o/bhbSU9c3WARhUTxT8fBaOKAQeJMtadgESJKTDC6XROMPmLFErMXQ12AS2lU8dyeZWqUsiEGTg
42H9nbWrjYFMtalQXOQRxV3dVBzXYRit6W3zqic/Gk/Op/Rx0fA0GCA5HwdtxIOpDJyQF4hLl/z/
7EdSwjY9mu6HUJCzmMkyDAKpoRUMxsHOVdJ/GGn4aMwekp2BOxCP4bALgXpUTodKOJud2tFcdC3I
+eNUQlTDtwggCbkqFzdC/2mAWBBzWxtQTVgyARwf7A02zVCtyBz9g8S9mxjtEL/0r6odV2JtSI9L
YkZz1QyQDzjt7ZP4v/CoQ4neibQJE8nSja7mqGn+6b5z2Umzn6D8oqtdF/kj2tAg6ZgpCHjwOhoO
uXelnBrPcIPtj9qXUYzOW6vtPX6YZYYLIUC2oPc1ThiYEVDHvPrIkw6R27nMhOv5rF/tHYY9s00K
sR8wH1sl5cvb7F0BjLEOHIsysP/v/+R7Uv7/bdLCQ9CR+AGWiZ0NyWJ5Ye5HTsy4rO97/QXZ4mfW
JOjAOZxx4bfx7DNeZ6ltcrSb+QVXfyV2ROJsJIiU9T4QHB6BlY5/K7szqjLlFW0I7LghJIlIOpoP
A8FOa9BSKWZFlhCeBtnmIEWT6dPlzri6Wa9oFl/KDIcqbJxlNDYyE1TMLBsPSW5fX4xAsObdb0yS
K5NeBDeo0d640mH7S/unYykOS7S2dyAJTZ1OMXca5evescCk1AUUnPz8nGfB15HWG1umFfHe0ZTO
z5w+8ABx9vf7rbfjh0+YgNnSB1b5DJCTCtmO1E5bi8BmUrot/8MbnZZ1Vzc2CzcAECJbrhTj0s5F
q2NdXCAIWwZUJQab9H/CPDxwTKeWuVSWd9yQVCM7m/gSE1kIvbXopimdmIspudcdomp3fYY2KHbo
CDZy/NWlZwJjwq2/MId7Ung8V9WxldDXNot/t7QS0CvYvw42089iY6DBhU69xCLeAtIqfP3E7Rvk
PRJUDBZ1jGN8+4fH6xXhhJcgL7tTZdm+0sWF/bunbBYcxamIgNfKlV5TtxUfcpduCTcXfQNsWhZQ
uIOM58EJxgmhW4TsRqjZyXd+ikRQPbyot9D8Sl7dqC0l0RJn8nnKuCCagNvVh/CnSNkaa9IdMb6g
A7X22UDlsiKRHcSer4yOSZFyL7ehmGQmRdIALBi4MTBdtSf7VQapAybn1ABcbmqU/mRk00PDbsBn
WlSfRjmCgpE+Ql1NtVZidYU2fTapaIhi1dDpSTzFMEUtXbssxnoHtJ3YSOzdEdVRdYNA8gU1kdQ0
6HMFSoCGT/xIkLfvBXDIoBa+O8If6ZiSZBXK0ifw5xPjW4J3AHZ95uFbO6ATreVMgZVlXz56M3SN
+gMbrOUeGriPINstnU4vykNj3TlzBCdCYMO7XOUsHL+uwFhiEcfLJBrm9OiBAqe8s2OBHvWAtjjY
vzlfGcSvyoOU9xqea/0Y7a5+7Lau4aQ5A6TrSt9ulwcaOloBJQp2GZVGxSXg8I2ezbdoIyOvhkkq
kS4ewQ4mOQjoZzrDz7xacJdNCl3W02Y0YAj6goR1Ev162LKDl7a8I2EAgJ/vHydb7zel2neOtbv8
8e7dVYhRXPPzF7XO19LPJc7/gyIp2JrHrzAlJnvRiqWJY0vIgwn2IWLYlsSEUBNL4AKySQOjFZ6b
j0jFF2LGbRVRvqRnYGDbHuRQycDdCkTXnbKQKEIBwlxKDhosrIq9M1fvJMX7uBRBEGGFYisRv10+
gdnrH06CJFU7Jmt0NkALz8vF/Iu5f8GTPeLu0Vd8MQSHnJz3LmmSD2Ksxi9M31N2D2126uEpASfU
QjM72fBrHCbUX8Sawshe4zvm9mbqhYcdXO3HTgg9n8+DDU6Ud/TgsN9iIghG5YTV1c5BAI93YDA3
qHlkznemskzofBYf8AaYZrynBS6uRFam/NEZpAQH37N5vFUA2faztAzWd+rvmE9dkLL+qL7DNRuq
+6/CtnuFl+HISuyoTWAE3diYoGM5jOsthpLK37dvs6NOkZySLbd49js9wHFVsEK3UpTw9SV/85Iu
VzoMxKitjTsKjEhpo6wPjBPhoWCFdiHwr+3rtO7JJnizPzXqgmbF5t3kxNyHs1G0/w2/9OUFJAk/
cjCs5CmgVMWxut/u/5W7FecfB9dQHN/+EtAKAIylj6iBuIioVEezWpFH0Xwxf0K4mi8BIZJZcSPm
lHg/NfatyPec5V23VI3bSo75gL9Su9EXiJzGPDJuiDWe631sSC/Mltiexm15U4c7nBFbprWTBEjU
Ag1F8PqGAAnLMNBj5Iv4qtGG4HsIWSmHfhappdQjZGAbAK5hhMLG9Oihq3DLU4982e4B5xLGt4yi
Vk8iUXDWfSm7rqSOYK/XVHK+2K8azVY0QIs3pJlm8770ZCkb/REZcijlKsnxIEsbdQ7hbuAQCg1A
zZFMwHUNI1uaP5IC0izo/kYO81PFRK/HwkS5lrQcNOAvdHPGvziFZOtl2UlFPBNZLpby+xNxdQLy
qLjbmxR9NrfP8tzqZUA5TD1kU0dTBZcHbB73ilkKVro+sWEMkqzpEEKMJk6bg4gkvKbxC8JoEJpJ
vqnarPas7BfhPDTslySEmcq7dUNhMQjwAHFJtLTASTGUEbavh1pQ8x1ztXk5R0RF8UvBlzUv6enV
LE10PhKrx3kdp2l44kFU8NZbIwuryeghHsE08xaI/szW02LDgXIgupohvh6Cta0QHe8QGT6i4KD2
SzNEFRItLbADtJpLUVfycUcFCkQW1NY8lp0/FCL0QjGqlPv4N4GHFAoskAuGLMmbXabUqHB3hCW5
1+n9MM/MKzDoFPe0136foTBd+QT/arAq6cOVzTywciD3fFc6ptHcnzLpE7wSgOeGaS1/YRySCjBV
7H4dxVMH9/wE/XFxeWZOFxuQADZIyle1LMRrpZ3EIHaXlr9qfsFfwIBa4Wtd4JJ3LJ9XdjTxAE6k
7+v6ZTQMTFElg2hushCn0c090X02zGioEC6D83N5BRXvnqE+GuhR5AT9UVa1gcxqBqrjQ1fu8rWQ
0d4zFxhc44hjAldkq+yDzlrj2ZA6qL10XGpL5ygu2V24XGOFBpIhFLhSigCo6nCiXc7BR+HZy7uf
nornn261OjilAjnLjZaYVi+2Kx3TTwDKshsyD/5w7s8ngQbNAwPy3VutCeSLVHEbyoYpvMlvhPWA
19nu5Ics+CkkX9dCfrjcb+8K24Rm8qCxRaOrRNv73Hp2g3XkebXcvz59bFt37vteQu5/BHavtsHM
G3b1asAo4y2mQDWK/XrPCoZJNIgTHDx+3oko7Vpuz4qw7alPhtRnFA58AnWQlxTd9xRKVYTeYGjp
LJ4/nJtaxETNTjXtXshefQ4+NwK5nyhftRT+12BnzA3/1roBGLVz6zP8n44d+6/oET2Q52MOKLx3
UEy/Ky98VMUHDjoqlaF9ycXcI+Wj3Q400DG5QJUj7t98WJafP20k+n/PKmv3GmYIHhdFcUTa47Y/
/KVoEXh6rfOzS72+DjHglaS1dbAbwofm/wRmxjwfyJhWK8qD6Upicl7CHemR60mYo5AD77UHUS2r
d+f2C7F3yfRN2qrtoGYTgb718sEHA++uSFQT8Q9NXFHxWdx24VdBoP6/W58M1FV/nRAOaV8RaYna
mkxL0DUf2bKejQJcN/ne8/3I0Z3RJq4JU9uW1ZTN0QhRi238uh/QLrLV1s8aFZE8A+j6tCTG3Dyu
WsFD716P9JE1O0Kvdwzf2LvLjSp0z4rAdQjqc0Eyq0ZkMN/2O8H5nEpOvIgn9K5bax0EveuIIrDO
QWIHoUQBfxwRIMRYimVrMht46jvly+owK44EULYQfIKwWsvvHghQMmgTyesUWqa6KVgHI94SWr+V
aQfu/TBiGRX78w6JdWUasUj/z0sVE0rdkbqb7KVgEh7xqX2+8dd2hk+7UaTEffhmDQ0VCSrfgmQg
IQNKMS2FvhVRID9/S6v1gqpT9Si60Gmq5mjLRoSWP0D3htwUla02tRD8j6J5eG2DBCUMhr7TxBl/
erWzZCM/PnQ3N0YW8JwbVYkN9gS75FiAXzRI9m+twaBPISWYdHC4U9xveqgtndrdxveULccLdiLA
9aO4JIqEMH/5LHO3FNdZsGlRfeKJ+K2J6MST2X3mLysSjSi3oUdl5LsG2qnbbuHI98VWXX/J1lG4
fPHvx3z9vNidGCycG6ohnywrrkXOajH1XV1HlZPCdMcqN33QoXoYSYl8BslSgwneI4XGVbbztQIb
Ckx7H5dkRxbqCzpkmFTX5FS/XGTDNu1VMoRgjUMRwRDSfiQxp4T4W7wQvXf6R+PW/w6xLS4hA72r
C6yv3L4mlSUa8hQQXm2uuFMnvk5b2dek2Q4Kg4xx+2AtdgfD3zJdpv3nITKHWVf6kpP8X1zfyuAV
xi9WMc8r3QvMLAZ+5bJ3mCupygVeWwz2go6h0N/JhbXfeQGFfr5vdguXa4MtvCZC+Q0UayAmRGG7
SuzLyKwcvZiipbNNbLgTCZkI9uAdwu+gDat9GoLS2Jk1nwGQ7+9t9UDs/Yj564GbBAxB3Sm11D6F
fFBtxSCjk9LxOG3txkCYc7+M/ubWT77rKKr4KN5sTjLJlhl1VJ5xKgHnhuLSOpXeBrKMCOPnvlNx
usdvnF9Dn8MpHK0Jf5S6YTud80qptJAZg2kHa0qmKah/e5K69hFtAIEOxSabdXvN1QlLOqwhD71K
uipPURatHZhNHD2p7bmEZaEC6vwUZyNY/MX90whPl9lprim7GXpKIUxdWG+ZrZSScTgOic0Ey4cZ
RH6s+nODGiysw4BCFg2k+gaRAvPHTChIMtzwdP2eWEUQF/qW1QMV/uujtkZVG3DtWgh1nZJvhnCy
DNTiHlJqyzcxSKUuc64aVuKc7NKbeTqlaFxAwQxpYkvhE6A8GnsRbUx3sVN2gvITvFlxe149QbdE
UhbDfiDAmXcrlr+B+Lt15CYDrnajrEvr6zIrWMWG4SXO33WCUhr5ZHnMPBrvdgrbzfktf0eI/JB8
DRAWB/TkIoAn3NL7aIHTriolGuGUYgId1p9kZTHsP+OhfPYr7HoUIFvmp30zWSiyIQwsLr7PKxGg
bsjTkf+zZSf0sRpfxq6HdBHYPX0aBVmiq+wzuh5VLmX7wOvwSrOFyQxSUeq7as/+jw/KLUeIHvSc
jDe1YQT6TQZm/mXRm850qYOEJ0vN0He56t+tpP7qQwmXT/y8N3tkyMVk4l+UyDS5UoMbL4pOXPkt
h6LctEVBhTCHT+Vq14KI9qSLNcUueT1z6ZafgTFdBHU0cLOqYESFi28O230j4N04K02r1BiodPF8
/dM6gxA3fy/MUGCkcRKUM6o5TDjD1scz39n9VUf28M1bKUmP7ol11TVD7s4maRKdCFxtC6hooQRK
OHBt2yjTdjMUcIbX3ha8UNQpfK5B2+2FzWrJhWVI5bDS/3V9hCh464fnvt7AY6bBbrk6jHIIyJQP
6OnbkQzVXRqrfByAm+zGWI1tBgdZZyn7Md+eNSd8DSTqZjWXHQgBEEYzJSuNGXYN86f7hteH3pcH
m+fTE8daywhRhYQbD2lSE4Lbte2kJ39vNo+6sy2PFr2B0W5m6L/eIXROH8vD1TQhETNU6MQ8hdBr
XCnu3R5jrFsqBjhqcoVHpFCFHYkN00+o/TwVMDgacQ/DuYcLmo5qi/IB/GFQCd6AVFfMJlarG4DQ
PPNLu/Y/DhMwMrTWSYoi0y6oHlWXtIY65A7eszDEAG2qb7y/zylaNBC+mnxAqart79AsnLXEo3vv
RWh7YwhcLunLFn3oqsi61IQl6If+gL0hRbXYxtJD/b9Qz3DQshtaiTtF/rsV82rBdjMHNTMEEjQs
EatzriI23OlxY+W8/4wyASZpNI2vs5+bxtE2E+BQro6tgrnYNdlQWb5WOHsRbS2XTN8lfvbaOICL
6fDXxjEeEZw0OedHe4ZgghD5jgjkHlfmTsBp7BL7b8CEDg6hFFROst6SmYx10gJREi0cJ8+3VCkz
Cf7IbkJpRp3ldlPzgKzT12pbI76piy5wvLFpqYTI0if2MOMq8DxTGs+TW2H51bnMj6kXRGEAADPK
ZGZR0LgZHiWTlTWEziebr423iMkYDhLfFgo1ufyRm9629gCJT5+0Bs6XtPgG4fqipJNRBbW/APnl
xeZAozrRB94zyNkVMC7LMYIg0zuYSmAehjwfCYVjRJ/Sq5oPnud8GzPgcpbx3LBpT1YhOMoixqFr
QS1Tyt5RVRHiDveXkKWmv82nX9FWZ1kZJexTpRLd6qyfHBBdu/OP9ut1ikBWwswyJAFeKVxUn5MD
ChaEY3FzRvBQ3fB5s8qDzF7aAzT80DzR0rtwAftAcE9+eAVo1RhGhEJzIHWMOMkjfCEdbiVa/HXM
0YpmGGpUh7+53RT7VAMIy1zehL4swtfggoK04xvrrMQafkKp9kZNVGRkd5Ik6JlMId4G7IzV9+zR
ouM1OJhtanfC0kVrZDldNROUd6Bhm1miwqe0sd8AyGgYW4fNu4Yh7TEELkTvpB8BLV0XZy6p8Ml5
t5s86Ooa8H0RBhKa++MPWQKey/NivUo4xezqCDC7DX1DIY11fS2yFaDuYJqcD+UsWRv5sfXs0Eqo
gYTp3HrpKE7uFQ5CJb0Oo+E9pc8Qn/Rzbhb7uoU+JItwmFvhu2wwnGrGUZuZVJCErh265aZSL67/
VNp03thjRpNJDd7RRZvoYGVFXfVYCO01pdWAjp2BFqWxuoaERrONKjbG78bS5pQRAhz374HZ9BXH
7eDMLIzyTfXidvr0Q6Yq9FW1EclbTf+em12oJKSxBzEMUnSll8h7WDLO3LyJCenM9B/hPH/ex4pY
0hEbLJp5ELtaqjTZBnVBopdWSqmMkt4sIcpO+z99j5Hw3430RBnR6SOo1Wzusk+1vrSDT85LeLqf
JhDRHgRJHtZzFuMh+0XTahzUzsUeQ2Ii6NlGROEkAQdsiQm/sbBT7kdhErMIQW3eo6YB3Jp6s3r4
qoX5uRijhF+Buok/xreMp3RkfJnCouCakJUeyH7gHQ/un60BPdSJZIEqqtvDyaobiB20Mntq8H+j
PXVx2ulP+Ry47mlWGRDayviEXy/khpleMAQ5a02ggS/riXLmUa30BfRB3mJLAJrkzzVs3G2STufK
Z7pzjBNMfitHBXmUenaKXep4dqv7OSyycQLSBFM62IYw0fH5mdZFDnJ7kx5sK8kNwmsu//6H7rEk
PBVqW7QCF9yQU0E21HQFzNbxeXhFmuVANJNWQb12kIyGTG4g0ZK3FS5cxiykY1Usi8JEhP+lTPxt
JwkNkG0pPnDaKpupfJQ+UWjH3Yh39M/qT9Uxm4JWdnjHHuwcSXraEOGgFFXdEIQOa9gG3Y0kVZdn
ib4NrGIWF6ylMelczW2K5ESwxKYiExLr1GlzKu5kQS2YbwpjGGLJsDyEXUUkh8vYGx+MBnZasgjo
SiWec2dFnxYk7MIKOIPlXF4rGJBduQLhmHgu+Mqr2rAV9ZQsY7H97iruYzgKb/ZR8RKUzZGbC0mD
rTcsbIE6Xu0PoX7Oagf8OHhPOeZtZwsA6kTNTIQx66LeZaX+tKNQbRul16fWBrk42oSCUFaGH1ze
UC5xGQ80NLrrWbECoXZP7eF86XHiHtQVAaWuOKu7oknxHXIwo+vpEgyLeWbLZ0607eu00MD9WA6/
1dCANE/A6+/iSzMp/ZkM31t9lyIdEl9s07kiAC0caB28PRIT24sVVJ0Q0thmvHijJsmwZw17Wkor
UDIiXPdv4lmEQ4ayYuYvJeKOfnQSNS4vuPAJ4y6XigaOi6vmnKApRyGDWPLfcAq2z3lUYTmrEDLf
OhTY8xWZX3LZHnSgxGMXgoW4FcUFc/3Bc/hQGY81IBnyECseRq1EsS0Z8kRRKHGue0q+a+QfnyYe
nVS4VSRzwkVJYr4yb4d9FOj1hR+jT6JYWQty9k1J186kXwcPRltxnHR2kjw0rD36SqtKrjVrQdK0
PBld7ZFwQnGZNOVrsl6xMmr7nkGYD4ZzTsrh9RgXNf2Afp07a7ZONt57hihmVpbfs7hgT2LJIvz+
2b4CKwvYqbhaPFfY2swNCWHYmkrXW1X2Lq7LdghmkQPVq9hdN4FwZqQN9PZ1xXnpmVqq0Lw5vf3X
vjXzpfy7UeLzD+OojljShl3WbtbpXh0ol3H8I93dBm32TZgKmMV0cGqmsdvJ0EjvAC554VFolhWo
UQUNVPMv/yEyWKbScvB7jUDjrwpVJEPcKfcd65SVQ2mP8bgCuMeVodrmIMzB3auIxPVbmgKmuWwP
x1qIVwwlA8SRfTdBLcRI+ubQ2arch9WIXPbNXRrWJQ/0GC5GGtLAj6hU0UYqpWc2Ky+JxoU7/zLS
Tz/TTvi5Z6OkAcJXGG4RlmP0EzzAmWvD14dUwmyYj+FGC4AZCZc9215HbbHJ95ky5TuSXnP3ehiX
2WHTyy/X/i/1dmDrcAcRlh1WVNr/vpt/PjwP4klRUSKTzmXOkECLiOshYH683yK5jUrgMXIgIwxE
6zairar3ULsR15jyiqxY09yMwrATPqF90h2D+GY4KwJxlHwXhOQSFOMPhneC5UGAnB071n/oqkXb
ssDReLFYPlwzko9zChAlev5o7kZx2UOnNcm5ARPEFZllVQW1RWrCDydnoESjtpfgEIojuQMXYJhU
zyLWez9wt1+GENGOu6zI3zWDBII+Xyabsbp4DyKMIOKTPPF7XyTibeUy/qt6yOOlRo2Ew4iR0Brb
S8PLiI1QVh9bh60EUqiWHkjt/yAR8sF4oWTTcfL4jTjBSFWj9dVElSXT5jxLEIRuthTcB2BEoID3
bMgJ7ktFJPQuWzic994wMAOsEigQzSTsTEZhUY74+3wSc7ZIcg1bRFNqwRf1qgJPO0zCNNUb4Jup
sOY2HH4sPJPzAqdl2T47T/yIEDpSdOvBB7eXY1OTgmgYQCcxhVAlQkziLe9QYs38iNQCPMKzOWtn
syvgluWZsbN9tE/xgKdq7QpIXEfLUbKmucR/P7ZqYmRJHLWNZTUOpto/2Z0Qvawo2rKAxjFOr2vI
8ybWjfV0gA+6iLawLsEhneaOpd6a5eCFzWa/B9WFKIq6K87tABbSHcFkE0Iju9HmqYhwGeFoRALc
4uY5W6wcq6Xg50M6U8B7xT6v2A0zKR/A6fGpWvd8T+eaAA33/FwL8fYkPaHrVkmBMf+ZQPpRNET6
4Hw005JPRpBFl/aQcsNI2aRh5TyK4lTC+NXKVvbbrC8de93W1CWf1gxojOYaZ09ONXCR5zYrnxqH
iG3xLvkv+sYCZKuzdOlab5gL9khtLsuOJwEUaPUVMnTL8bHF2Yvi797KlFIYFrsKKeFymeNfSo34
rhpKh4SryNaq0tr+CptlK2hEeMDfTWK6ZJGa/W+2Eez10VELD8mMqgKsEypqeNbpVdKYFYYtlnNL
yIbHOXDM6tuWR/axTbdyaXsHAF0D1PJw7mPhRFQTU4TSTfcPRUrQ3IRwGfJ2x9DtSgfDFd82dLWH
Bp2rbyAvxKE90vVFfKeKqvKxctSJ3P6S6vZbiqlk+z5yMv47UAl2Nl0jGj45pUwOgyfVPoYZwAvd
2xtiJCGaxp59ea/k82obYs2YF9ejIH21C5rXZjmyPpp+L1wCtNqVmwGnA8egknT6+0LL8I3rjGLF
bVes9pS+MyBSlXB3jqw+JISJk/VcpF1I1uJPDfAWK/Sp4OOoW6YZe6gUho7RMxnhrZUMcaMTTbZ+
1y2imfq5NawDjz68dBoWWTDqjkv/TEAhfzhRtHLVrXBIhRUlLR3BNv6PjIrGKtXdpuZiu2IfXI4j
0q3RO0mSRuq/rez4j2kiL8E8NAUwSlb8rcEkt3ShY1T6RJxtlt8+v41uJWeFr1iIzvepDB9VKhjq
wbSN2r322uxjpQciii2mrQuXyh1tIiVny3843PEwdrskIZOebz5fqxLg+LgJXSo8NiU+pEGnW7rX
6xrga5Fo/GdiCkJJZLECA7sUbFDZyYNpx7szBJU2D4dz51X6FYFkFPb6HnJA/aH9cK9AlZpRGS6/
LoYDljrP+b6hPCAd0nyMVDNrcdb4MBOImah1YgvATz8eDS+pBCam68kW3xkQolysupSz+yyvEzIQ
zy03AWqjPZtoJTTZ+izpH/NaV/RvurpWEqBupbTKKQ2UQBYtCgVzagj687E0knG42cC7Z8iM72QU
lBhx3XHuB5XBdRZ8JmUVJSQy7bYCI+7l/uuEY/XGP/Vbznq8Yks8xLTJfxqEhgCW9FPZfKl/7Zny
R67uxuqs57LUzDCV3CW+hwZYvvMpvXvQw49P84A9AAjn9L4Kryfii7gfig1tojUTi1pTi4/bYAbX
dyEELlINtXpM3cbMsaH8WT7HGneVdKmmWrjyLK+fK27sgARVSH/uMaJ43Met97x1kIHOa1JhLKKX
xDuGampk7kV7Ua9I6GXpVvxWdH7bYVESxq9EX11HOYA6nl6SX/kOTUKd5PPYloSs4YU43QQLJSIC
B8VC75rjbxw6wXkdP2TNJ1FRoXcRS1UhoK7+A8sn+3G9J+DJRewzUInbrEjyISLB204/82m1Y9Jj
RSYxOWzPGzRTKzCKY73wlUg6qOHwo3QBdjXH7CRHLcbuL+8lUTOhIy73Car2YKMekyG/E3rnY4GS
mZ/Y0tTXjIes+Xk8OzGli0CtLHO2l/7kFosTxwZSk2fL5qYhaC+1uyyPwfMLOw5mQOzvRrr6n76Z
CxkG8DrBe2t+vubC/NnHwf+pOTvR/sw5PWVcUelgZhofgr+p5HYtblSXXtCmQQkP3v0FUeqIpGnX
qbWZ2KUstHtDLeo5UYAd/zWhTxke0O+3yc2AxaTO4xlH/dB6/r3HedZ+7En+ekdh5iaEGtMsddpW
xvL5VrJDeaXu1DupSROgeONGTsWWI1WQxlZYJMLF58+T1XvZVIhYowDQBjU5WuxPl7anIPGXyCQF
JRjqTZqEluEJg/MuYJ2XHndHXdtz/FfxV8aGgBdunPGEPijUwBQoR4XUmI06+KjeDx5HWwJu7ZnK
OblAxgvSb4RDPoY0HAxc7xlv6n/bE8sPy6A2PLxWH4yZWxNkT23slN54rOZQfGZLG+Ia6B1nYdJY
Ftb1IrFnZyXINHiu8hIjhFkYh/KQxCPvcu55JKkwDaSoLapYvVRZ2wt+vPeh/7j6DxI4RBY6fwtp
Kf2Xo8GtShziugr2pkFoN+BLFHhWNvaN4nrICu0rTLOFYYn/njbI9LLnLNumTlBctJ0wp2uG8fSr
RacCplnzRh4rbQ5GzaNfhidMI/KY/bzSE6xhGyU7t69XJwFbOl24Ah5lJRY3oK6QMEB9Yg9YwDtU
6ThkjJz4NkzIBEjkLaKndgfJQ/0ldjUjTz/0OP5hP9221VxlrDqaCUrxUmJs+YE2SGyKL+MzD7HN
AFIkysFl+ZBMRtNqgKwLgRBbRuv2lQY57xgjW8671nIzHdAXijQ9o1TUhbYYk5/7qKEdoPXmhlxG
i3Ilyq+9o5UHqJ7M8Tjd9PmZKW3dWJo+kJ7RKK4ypmEp4h2k4rGjukkVTWYOCpVXoYgRfgDKuhdC
G9rWje7Y2Sf9Ad6DHVgaYizwglktd395tiXlcqk9mYyQBw/GfLlq5PkiNmFWQiBbAYPpJZP4dRrE
Op2Lk3ou1r0P+e8PYzixloZZI1tyZYv3dBxfcVJ7uziHREvuB88DVZLGxMRThnyfJGGuU5yNSqGK
ZEcA2q/Tejyoc0KRdTc10wmD7FUbyJbkppOMkvkpnePrgjoVKaNVxib9sfEqd/B6hbzzq+x2UjAB
Mu17dR/a0vMWAXzOc1mqPGBrn1S/FBstSvL9ob6ARJLnie7PqORfAq7elC/N6oBUTzPU3/LClqPV
acUIS4RFLo9Nc7Z7BPjGmhl3KGe7VKBexju727Gvz/ZGbtbCxbqLSvLcZTDW6SSrfVfpSIM0AMc8
wg5egn1GlPb7AXvC+03C4S7aUqQITkpvqsCMLEE8AUET92D0Hb0reiaSEtE6D+IsdI39knZMWTIY
5qX+iUsDBh+oZa+TfF/fSwueUUX/TrfDNmsQ8PxgGtbaPFsu8F7erQ8rydRXA+kMFujoT0WjN+nL
MOldqoIV4DSEx+orcpIHoDKNDUxnXp9gsAO8aZEXspCR19fcedzboAYAlPoB3HQlH6ZfskvMctMY
GgqFyVICWgMt0zDThRY0RVybbkE44Ol95VkFRwhI2Y9x2aqbLlV6aXKuAp2A+77Du0gdDN9LTGJ3
PcaqtDvJtHhTo305xvsGnGznERVIIhMbECQJ7xSVC6BmxzFDa81mHoPB6soHreXw1H4CBIN8qXxd
1y9E617tsRAba3qTA2oJ2dmZUd+qFV/nWBqfyjK3dB1fMwJHywXADaEo+RHohsSlSWNaDSQKt9Tp
9fJDazUM+xnK4eR3/pArIzfwh70gtlGB3IpSqPaTo/igeaA4bOEzRSkz0uTk3Pi+x+X7c5c7gKLO
NGIe7wuAZYG7JinDYmQHhmPLuNRdhyl1XYXUDd3pcrPIEQt9wxBZRQ8H5O2mhqj/5mfZaN2sIqLp
obGiebZWvw3BHuwzAb9GxEM8l1hWzrHI+I0yoawt9OFtf66/9tWkjLpUlUGfltnnwBn0xiq5kCrq
t3qo7MAkwQcw/vkQ6/pUtr3nyxFfl8bUUd6t5NeDA8TegmrzEM82B0OOtn9IWfbN46lFiiVS/0fN
tClBQTjXQ1TmInrOAbllg4TCzAe2AVE7pNAggk2XlSkRps51K+csOMO0bH692TVRq1oJhhZE9y+n
5m8tD96+LFojv3XqBtoDJt8v116HbiE4X9bOgAfqAWMKHcLGFSlJRUm8GybQY0woUMQZY/n8oLEw
svbF35FiCPqpC+zD2hmfnnSF7xYYVgdieurXwM5eOH6oxpSXFxXq4W6gY3iZz+UqRB6/CvfUgWKv
a+4dayfa4i8vGz78cHb4SbJhH7xpT41nQkoHqMIQz+y+y3fVgKIKTjAAO8In4kzwLMENDZ4ne6Uq
DkDkB9FyAYH7Nf+uZTwVKRyiDl3BlCc94uMPs57gsZ+SRvELCmN4APzX+P7uoM78u3VSzYfBuR63
8+rIejp3i/bAjBmzSvjSG7YCf24LiCR2SnBFvgi00p5MEoSXPZwAtrZJ4bQy0EWEvR1bB0nOpxT0
DE1cDkDtNPT/fsOLbhqbH/9pCPqmg9NDY4NESYyDcDRXMEvHnqTI0qKpTUy3eL+U070yVWORiaUn
JbRZmc8kc0MCZmFjmKd5CMUSBjbOXMjr/t2nhDPHGMPy2hZFiU/fm3io/5I4PWPTbmCxHFimEj+j
EgObm6tyYYUOQ58BnUro1Q/X2wT2/RJfyVYhFjjuUbT3G+S1NhUHfNgpBH50wk5wN/TMZwAdYo2L
5bjKZsU/9HJSE2HPaYER01zNTOLShSVGaO4+nXEGeS5oBi2Wb+zlYB91jDMNsA1zHahwJT51cvl+
w04O1/evTrgNYXQSOnzIVdykdS/vtKajoHtUJBtv0WI/2vRBDiAJvOx3zss3tGx1gEnMWbCZC3T3
RRy8YLUhjyc2ws+gJfauFSVUaNHYigXxZH4aucOmX2x+np2Q8vX72wH8Y2+pAg05pGUUSA+7MYzo
bcNsLPNw4/I50GyoAPCMzVcZ03HvogVRPciK82GBETDfmqFWDQNoDbra0WmoVzOjaw1B45RgA32s
AxqZKeoLtu7Qvyn+UfIQKujXQs6Zx8aXL7bAqzSS6RJrK29IiI3cbktmQS6HQlwoVVMHPPSe8ksl
ilak2N0KCsXm8BYsUH0P5NWLoXu5BrLzXIsY+u0Vbc2P5k3zrNZsQcR7+TpoDH0h/23z7XxE8QUM
KEFc3Ktv460DmUcmrgrc4Cj8h99AtxTm1ImxHriL5o5zV5qqFavT0o2svHBjzy3k/lJ0Vb7+VWKy
QQAfQU3R1ZiSvxGbkJoLHG8SAiknw2toHq3zYHgKJIIfJtnZ5vCrMGrU9DrjlsnSOJNpS42Bc/G0
LEHZrQmCY4mVvkEUhPxb8hZ0qhTYBRQq2EDNaDK2j/TB8t9lTagE5DKmuexcOBPeK77hWpz2Q9ax
16UmCABzoi9/uAcIpnJJX6jDZPds/MSgK6iqPqslGReH9UeJsh2rDLqnjKI2OGxfCjicqI+fy6B3
XU2WpefeLJd2PfkHRK4inrtPHBUSQrM6CuItT5oS0aq9plguNxFU0ryRjfNoztIM6ujPobooMVWb
ODmoNfC4RRxuoXQJDhOE7dTJk65pfHVHvfzvpCtU79JRapNBcWVb1fkOxlhMqQoX6wHH2H7Qi3qn
ufLe25xkyhL0gnC/CuuqS9Lw+X/IxwitlAbvW6uAIgy3mztimuOHCM0eivTRJ8Bsn2C1TgSUhR+Z
JtEmWxAoWYmT8N1/xJn4hapSeht/Ncm5gYJLHrXrAPMG4aHb7ybW4tHozee6NY1VxPa6PX6cc71E
6urVoJrCaxndLkEVk24m3eL+FzHxsnHwtX9infiDOn4I57Ntae8itywOrUKHtLNPgXyV4W9LfiUu
HKsICiYAXTr6ZiJMdviGH5IDXTUeNh5KrTooK8Gg7dbCrK1P3/6xruqu7VfVSJY18ivqMN7imFX+
yC0GpSBKiejG+opF/aQablC//1wvZWy+vBVxhlsDcl+fa66LRvU1z6NxcwOPxR3lFHOUJmUl2PLd
/myp4FG02jUMyZj4UPMiB2WWoYtTdZ6l/U39y8MqXRJ4wdfjW2wqd4Fj1Ml5cI+trvO9Tbs8zb6p
EYw3TcS+wGbBxQs3lxcU6zIfXrj19+xAILTr/sNGBJmPo6fYpp5OJ8UHTTQ4NhlotxASvkNjJ6Mk
PlCkkeWNqlFV+hfjg4yR9+CBgOnXfovKYLMtpS9bEPbY53jE+F9us0uAgg72MOBbDfLraHx/ZmFp
U3f1TCDF0I2om0C7zdR9LlSeLgmeCSFopsL3m3VzPvwlLoEbk0A+nltftTGzYBJW5hr/IzaEBvC8
e+HrUmB0y7feD9CeQK3FQ9Jce8YC/CsNElGzvMoKPbW20bmjiyYJUTYkRMInTKj+3JM8Ygcyu2Vr
rTOzrWSudKFpAh0DrJUVw+LZYnsvkK1h8K9nnysxNYPpLdEe6BNuYjYjZG/e4rhQK7/6hNcdSdRq
vc8LHcnHPCRg4TA9Qjh56MK2kX5/qNqvuJSPgAREOFr16frJVflWdwLH93N6xtk6O7DHTJZZW1pM
5LYGJQjd38J+HlvaUu1ygznT3oHpOuPMlO09ncUBcoDB1gS5Vomd13nDwUGlWH7h7IyQ9rViMKCj
aKV28n436cb2Jv4+ZG+6jUGiVMI2YCTPEn2Y7HjKOPNKHz3yOjvNjMYmg3RLuVsfDggLp0Y1Q/Fb
7bugFxoDAtBmYOjbuZHYZqwQPVf6KmfLr6VKLneFjVh4Xer8lci1Q8B3V1N3Zt/8NxTrYL9Gm+pK
KSWq1QCETob0BoVOgMWWwJa08H5d4EhJUnsVVAyNd4etYlzaLB+5yohmtGOzoTRN6AufSVnViLLp
oWuNLdEgDm75ThwELYpFSNflHXRueAhk8oNAyN3CD2llsheG8vodFD30dN5TlasV/rnGLBE3xpeU
TZAi4RtE2avWe1ABo0BG++Ev8/wNjiIwBeEQw2aqQj2IlK8QhA7XLdmML4l38tGOQqJh/DvA0p5A
oiN2GsnA5/eKt2YWzDKDz4Zi/XebFCiz/E5AvDgyFPRb0ijvRDJ/01egSmXLY8OReQOr8P2VNktG
JL+ruV0/4WXOgypHtJNv4hFot11LXVxY4V8a9ci8DiIzaypOqEfosbhYJLDE99AXbG4YXkDGDuTZ
S8Xp0L+r9AtoVNghwzhmHOE9mD+jYu5JbthXA/NUkxdj2ZpkCzJoZLbYDx63cxS3XTaTyZvS75uQ
FcAVVaf9KmdY949N22dNwBX4yY6ZewH4dGfjz+7fCjEpbvNc7GKBID4vHeUczOF4fYUvGcHgoweQ
USJq6CwaIJ9qDJRBkH01tKMS160gF9x0wIOQW2yaCZ+SB0DiJ0NrChMWdr7Hvzu+mkwLTpLdZ4+z
nTGorUTlPlAlX/5twX8yickttKpKdIX5Y5kRnssB8c8SeZR/HUWQGYEPvbfMkYK0X7++4y260Zz5
Y5knd/dwruzJni+MFo+MX4PxYunwZmZemHB0P9etl70j8/bqmwoaluhWYWnk/1nJgieaWD0oDaDm
lIN8mfDCofs9NaUdvmFkv46dP59XQC0fb0Poc4M4jisIfGylIkRM5y6lA8ZLKi+IkBUsTifkG110
xJhDJh7c4lLNtVY25xZoouzjfGKsRiBbTTtsO9k9HiOzyMrGAAZSpP4pwTN7Ms9r3n/KvCWQBl7Q
FwhajelTGY8inZ5cJzEY6pk08df8FvRUXCH4cN3v+2IAeBki8SNHEdYh80bZSgx0D28sB6PlHdNi
I4p10Q5sQ/mbeYSLCCBYbr7vVI8bfS9G5Hnk4OU/5GXX8p0eJW/PlW8GzM+tSpS8AWNfOdSCnU+E
kHpn7lyf3Lvq1wiNkvIzzszgkx2XbhyUcZEQHH1WYej1RKXuSvYjnbrMkFeS2LQAH+AvW1fLXXU8
lyC720lhBdtJkTmCFqU78ifIe/9BpU09HxdExUjm2EalRylwnMxQbxEsn9dC5XRWx+sY3ZzVTfbi
9Liv36mfENx5k1BI4KcqpYiAT2YMhomncI7DwE/cipXSItxiX94J5NMYKFeg+YRxWRrg0sQ76GSO
jCEvLsy1v4o8fog7Jq5iybqOMTzj+6p+aEpraYGtXqzzz/iyBa4LhcZSP05xWeclzihdgOBO0nrn
yulqFtvrUgfMuo5hbhD4k/G4v6GlWIVXK1In6PBkIPqls+aYaehU1zXzkujGAqIzpaHsPSY1hr8y
UYL4HQdoEUBLCSPByargjzRdSSmJM549ANjWFn7J2yBsI5bajTBMZaLzGvFo9Fm69xPD4eRZGRaN
ys6FJKdk13G8dbaYWYdIAy2MRfiG1EofUrxObZ6KFpd4T3CNDYM212wTRMulqWj4Ni8tBhmY258Q
dFKLW2unHRVKMF+iiX3BUU191lurSgonj5KrssBK8D31QEGveTHd7ZEQZx+dfLDuTMmg9t66nk78
bT7DVGloFC3aoMy9IxaMTc8wrOPPiDTEGM47z417y6DpsjZR0YqsrYD9TDahabmPvE2HiLUvWuIB
0zqN9xogChtbbek+teap5iHvvtYVWzXkHh712ciBBOQ/EXgzoPXCVd0pN/FH8wuvSbAtzUcTAT/N
ndbzqcVOtZdJryu9jNAEjPwLCHqFfuu9NGV1H4jb6TK/5jNR+2odCMY1nt4wSQRfUmJgH4WNNCgC
AftVqjjMRxIl53CB2Jl82wQx5Mt09yXGhkQJPbwmTMODMSTCeiGV55dwLMBhxipMyAM7EMVrz2AU
vPuTmAcmhM1WJZoQAU2yvtH4+aXJ80h+iqxylSpxPnJzAE11PPyRlhZMPswTKJveDxpui5gZTu3o
+TZhtiQo7YmcLOj4upzZA5robluGMGNmzjos+myYkfPL610vfjPJysXx4z231EFX97BFhbQrguUi
cwXdUKbUpYCDBwpLE/w/rmQER0i4FfZO/xIHdjxI2iDK8belHAY8MpAe+eu3ad2YAsGzBFBlMcUG
8MYu2o5rWBwljvDSytdTYldQvKcLu5uudTFRG0qJ6Vbu/HGEzIzdGds8TCyG17zlKje1ruzKkKQK
BAf2prGXM1rk2KEAdx6q6MiQ3IzRPEZ6AwgMyn0lVc+Z56HAAMV1tEPm1qKOUMJ8ZeTrSBZxWvqy
d7gg6/503ulNKUAdXkvCuh3RZ7Ck3FdBkJR148XEWRFS0gdLky+P/ZB51xxJ6Qx2v9VlpRMOmtok
ZLZuDieHjarxoh6IkL6S7ILLfwSOKaOS/JnL4Xj+F3XUr3fYEdZIyZwpvOFK9QcazFIKA5zOb1/Z
rEs9N5kf4X4bqXpudPag9TKBOjZwy39fFx+ySFOCFhk/cxK/KVhEofGdyTkyuLUNBFcqDPhdWqdf
fW/0yQ3MIJOhIAT+ItMDinufWlRVURke9hMza6+pAlhB2RZyl6ZW5oSI7q1MbAcJWi3ZLtUpv5cS
dQL9pbfVI+9G6RRtFCx5LOwax3I4opc7h2RWYXqEZMNPjPvWT+UAkAwZu4JQdajr5Sa+o0pfYr76
U0TzME7R+q8G1b9wUTx1iDlAbk6FEJ9/GCyE6lGjxw3RAFP2lr8h5rkiLo8K0u9Uv3bjvM5Jt2/1
Z05Y2R9v4yUMHxO4psoGXcvMSrcr5fEZ04Dh/LjyxrtycdNXUL6/EycHGgKehKT8IjZY566OUvKQ
NgcXqtA4YSx4+XMEPTqyHxdC8rhpMewCwoVmskP2YJN42IlFqX5tYw97Z+4afnw4cZnBweRtjvWt
ajqbg314UDnYQoU5B6R83Cq9D+cJt240JY0a+Jo/tKUpfvAQ1cU84AIk4DONomGsdTjUaoORRl+A
ZIwpZul5r7j4X6wnEmLFoiHY0RS+D0X+vP4ioRwpeRtSxvPwvUMArWnCftL0HpOzGVX1qkHQSTbW
oHwLGFehY9UjSG0dUTHKCaQBgHFOlq98zjzIP92RnhjZUKbYfTpB0/MdDGtB3bw8AUVtdbIlR4/x
d3r4APNXcSmPyuYzM6t60oDHQR5w/RAXQh8iJhLhqAro7BSdkQmt3JvgAG4JppHZ/auzGZnAfCRa
ugtB917uT6Du9Q+M5ysninX8eFPjyQOSASG5P4HGHWzbcwqiJflW5wo6R2Eq227GxmwR9WY0vvX9
p5FbTeT9UcuDXWmDJNAjXxFvWOB5LiifdQkSvvjB3Bruqm00IEahIMfeDvs+k2JfSIzWryWlgJbE
ivDabAFaMxY/+cbWaXxz7poqH6zzCYSZAPoMlYQqlsG2Qz6+tSD2PMyrTPZxgTQSGDZzg8WbTJrP
WvgkhEbTuJ3hH9bHfcmDVWR84fMUULUIOZRmLf3w9DMs87Rfo3j3RSu/JfRijX8idxD7c/mZ4+gv
zDiN+eEDaosuKmMT6P12zkferdJPdXQaIzS5z8UtTZfEF2SN2SoFSgJ9kaw+eroODX3WOqzukKmY
KkU7P6ea4BWN4CQbm5fZ3OKhmDccTQ3jVjMv6ioWvKZMn4sCpN7DqEUiUR7ZsGcLqn6QQ1gQMvXA
JrBz6ELRC33YwjTmkn/JjschM1YJEFw7H9oZeX1FaWngvAz21QcOinJNnetFPoL2PYyAKGkIjoXq
l6+Y0schj8R1slvfMNZe1roU1g65CJNR8BRuS81OA+/Kj+LnWM+AHHE1yci8HAZpnYAJZFwH0fPh
1ay3+M33dHrb3QCx9xhqIlOsZS8Q84QoeDUz77fkAK9661BWg+wDrmHmNIopaiWJyEW+TFyx2Js+
ntPX9KWASNxFLdyElffB4dA+1eVPJ8jafLz94I76HM53XK1fXDp0NebyPtxmwfXlGkADLtsnMYDF
DvjeoHVoeG7fQzXMi+vudLc0Vv7h5ybMqA08m6mUluHSUMYMao3mm6ahJkgc8DmDORZ3q0qVMsgv
cRdYAEIKJXBm1wESlg+uRN31CRyoK2fI8YIgU/8rsClnyMxh/++fxXhqUhUvNANjdtSIpa4mB56U
1+iNC6/Q4R08LbNXQTbeuEnfvDKQuJaT0xbAQcIad7PAc8GT05HTuwzY0SIJ8lfsWNQdxyzc1SlS
pNTwVfL142m6zEcnt9DNUbXPzDnQxUvOI3uDPw3YYcOryGv3DVQ0goWpHF9BQPC+pvbXgm6JOOhA
ixvHv51XNzLbv5LJ5b8a72QTANvueyJtyIgbzJS8j04TuqMKisjXYRNB8Wxjh9Ebi3w4JU4VyLZ3
GOZXeHjKbJ6PuAgVJMj0c9etiikkqXb2oEc0GLjupdllc53iJS4Y4TO3ivXewDmPDoaKJjqwbjMN
k9B3hHgbqHxCra4RQOSI+Cxc3ryeoSb+6/kJhleVMTkRg82E3CTLR36WW9EvRnR+NnwpbfcnRPMP
OkEZRUA0qDTMj/BhrifPHmIxqMeeH90mlrzzGUJabKKzFX8A9fg7HIFq9rPGGYCaszKy7OikWhf1
K0DXfU9uKuj6eOyVFuqXdM9seY7YqVPg4L9ek/2ZlWMgKUkGdcMEoynAulw5779R7f5q4+VGROLE
U4dAhDyut4p6Ebnurli2ORP7k48xuzs990rMGsAo3+BA+WciT33l2v7uqY6lu+sQXHmdjhaE+u6N
jzYACGlDU2/unHU5PgZkTbv/Qj/JIH1dmbRTceZhs09074yM7mORjLlHyA4u2YCSXcKLO9OaUmgS
tG2iiApXOru8vAs2gVlu+fby8a9FBxbHynybtbRgJUqbKuw5eLa49A+CksQrZ5MU73K87TPhe9vN
6TR8+GdIWsZFmc1rYz0RZc9Sdapkew/OMwgZy5rlrCHSW4BrvgZ1o7d8bNMB56FDHejqfEEVqo24
m4xGeXNeGxzF5epsXYEYGWXN3lBcD8tdp1qYZTNUM7Lwy1BIg7/qPekf1mzahCSMPyTlLyOOzdug
9Sw9uyytS0CVETxT1UWQYTCBwYOQKu6e9KaVIXJWsWrS6UsYxNLnLEeoRwhIf17ebmKYYaKPOMNr
Bp4CeLj1R5m+FdCiOPRl49CesjEJEwa89i7QiQXMMD6HpP2n4YugRlNf2kT9yFWw/158C3kq29B9
ZpaN3UNojBP1njgvkP0IUW9HaOa35sQFrWznUc08bcP4XWuQ67NGiZPYdW/878pezxDBjX/NxyN9
1UaIRy7Dv3arkxVn1j2Id8A9nQx8YO2YTLiWi5f/rgNTfgnlFT/SjKH+9h6n1Yk/r+IogBbH6hQe
wlOTX1U5EXT1jwHUjqCFS601KdA5BHqYiYhawE8Xe5TJxoyGrkwmFN/NZWXcFZ+OFSG2TwQnGYn4
o/KdOX7R8GCfkq/FI+unQEDVled4ZjB76brbzjqu+AbOqqRP9qJKW/zoIARhCPhiHti7CG/FbXet
sQQdO4kvHlcNilKN7+Eyxu1HPeUXTbtPR9AESSPkGCO7TREsci6gqq7o4p5qUUffWURja8X9u+5U
mSR8XkrV8WP+MZ/NH6kWgb6MEROcuzrq51q5b0LBhCrtw18b3+myzuWeNg0B40XSwifB5qYZgjXG
vvV6ZvM6wh7OueToUTHFr+9yftZfwAd1egETqHwRBjJLR9hicQouWJR46CcMhVzOxYqq9HQAWO3f
S73NlAA672JYyT2zf4tgIpZwild/rrFYKpHj2u1LenkTvYyQS3CDiy85q7sQ4GVKgnRiwdwmAO1+
FMBuItTS9d/snce4pze+ZRXZjhu5lo4y2OWcEYlAK2tyTgaERmqlhhpG1yrSRWoN0VMpBO5usD6h
RCvT5jjCjOyKdoAlpKR215oS0uyheKLxwQQwNkEQimRtyvz4f9C8ykUC5dMAAj7JWcT/HUODoXaa
6/qX3MNxcZvU5kIOz7Btak4HDvQpyGN7cs5amwZdipfe9+wjalbJQNPLU0Z1cw+apsWKF4qo1n90
JOsQ2lcuKvPLa8VWdaTkws0MdHUrH9L8+q8x8LiORRKT7IfC9LEV40yHuqkR5FDgyWFsAf7+G0WL
vxPumTy876lAo7DRzBCNDdf8QqmdUAWANOPjmv6Gbt0Zl0IHV99gp4nR1cla9ARZOQFNFc4k2ngB
3V8nJoKCFHuOGUWKJnN0kuKAuWAEdtaGomsLZ3LunazZ9cZFgz4Gecpen7zRQq5slHysfCMQP9+i
TRov07jUZGMoe68ZFf50Tw6DDu25P0TAEDTVzq/co/JPQKHsnx2qrZ6w0j81R2f8tiRw/syDrJ2z
71mYuncXtR0WGH3+XVaGlrpoiKfkJ7Lz8BI3dLPspCjwUz9eA/THPlfaI98XLz3THvlo38wx/QpI
fjbJlZTyd27ML8B/66JEdnSTHg4XxhFxFkoXNqc+nJmoqiBPeauywnoWCFCUlZvMB5+v0ag7Zmt7
uxre40pC+FQPsCi6BiiYPPlKpEExTb2OICTimyTuVELydK2oSA4iSjiwmDV9i07eUSCvsgHe4RgW
VCG5/DAlaqvLalBLsaIBbJ3CniAwIzmHuKUlsbrP3Hgq3CIWPrwAYr3cN8Lg0z33F5l5KTdT7msW
F5MQTNOmjHU5J+VyoSV87k0ndaY3Iuox4n9lQryj9pGagq3zGYJckstbe6J/d7UEgINKow1cWMOW
m0wAz7dRCMNBtTSWrU+e0yGwgd0p8XxQAlC5pNIjEwCKjif/9E7A1UhzV51TpQUW0jqn0f3VfKpL
XdJiT1FVKq+LjtQIzgwVET1/Egau0jWGMNxStX+hT9Pvyib9TfXIA1lcG2vLIDeLhOKignD79EcP
giD09225fiUpw3L6sMF0xcSX2M9jTTQEdSMWoedCwlwhrH5W94aJpmCWA1kD7VKHcw5VeiJIDp5S
VII28/41QPyRqA9SpZy5dJooeTnPIIiPXSGlmTDGiURn1t+NzySEYSvnanGV0YW4FBTLueScCNAD
z779q8QEOCF4/I93+RFRSpwgUz4gitrp8yGozz9M6YqTmgq8F8WvNLpwN4ik35q2KY0azE95U6ee
emAtwCaTkeSfOaVrGKZ7M1VEiXrw3WppFKCq73lwmAd3J2Slmvgkwny7Y5nxC4Dtp6KUB4J0uPnh
dv4Z66XfJGIsfIn3E5EulJu6TIDd8zi/uOMtQubnhOH4IijXvcab3UAKlIWYr8wLH2Ikgy0FmI+x
3daMdQezkWcpCKsL78ylaoYaqK2cU5/Bj0Ar7cBJG6f+pWtU5wM58ErzSufP21+ZVSBFd/L9KrOT
j4CVyYc5kX970OjJx58Hw7okT9ccP5ja4myVsFBOLB2tp8RqtUojgfxTJYjYfn9ejEgBYQy0Pt1+
1f02b66bunN4I3kos+uRBCyTP6zct/SjeDacAY1bxe/d4SWmv8g0+5S2neULEgIU4XwBYvWQdnXe
zfzMnwyXcf4aqenoDKZyT51/cLnw/how4W8zKvZ27SkQPq8BHZiBYmmI4qsDwe6vK/eA+mysVRTh
9arysFcraL6dp7pAEsTVGEQ6xg05NbOMBC7B+NI+t4rfeNP3oWNdiUrCyCOxSEetK73hQV6vCRLB
ny4YkwIKLN9ZzUw1X/zhtvdXixQKtF7IcD7N6KbzZGeTCPcLeRLdM6fmbtuJSeW4PSgpH7eRZqC6
aHnQR27M5gIIhkeEs1PPQp29phUXUifP9Y9pp2tuNybG4ehQuEG/pWDHg7eGkh5ZrEIMaDsEzlnj
ojqmGYTWxG1EmNQkjNIvGSliqfCUfC9C3KIKgvg6oBFvhgSbJsDj+i/QZoXCiZ+LUjMbhR0wbFIf
5QPyNXUMz4oX3UxOl92x1fVvkjkgCWsF+AbFfA6WtxlJjLiHt3R1VVoB1LAlCYbqOyLPp4xveu2y
CEh+dECnamomKCiM1Obuwer9dbwD3wscykpScL0HzbjblceJuza7SOW8e3Sa3X7+OZOzUI7HK+sE
A9crXzK4bWzyMskCZ98FMLeJzVHcrchm9FMucvQRjIaeSWVkAyBk6nXK/k7/tyb7iyWrnu7XLKW6
kdW9MqSpJ+YkiH7QppONGl1BFdq2TzQh3vOF/uTkR6kGqw4/ynlgPIe8gn8NnnZymmwx6DkdfK9C
nJHCIknCY0k3SYH/xc8OZ/I4wdPf8KtHv25Pzs2KCOPDQ8TFs1sILA+jRQEyiSL2k5Yigt3WzwdF
Z7sEYuW2gnFpb8ltxSi4pKHrI+HUMeny9TUXpnSWaYcTO4SrBeg1wO/TDB4IH6BifIZovjrw/7Mt
xkEVHJKx2ZF217FiCy/mNEqA4QSlFFW6Cqwe+kegTVXYH20tn5Pk0P1a/lTGAQ5gKTuMYx7ynU75
2Ceamp9M6k7jiuYa8o06K6LfiKBduC9L0wHmzzd/UXAP6IDFQeh/WpQ/lIaCMIIndLNTph4rb8GS
1BV8/tlID42RRgZAlmSFe7EUC9/RL5yIQiCORPPr+aALTndnePwpXP4VjyoKlclWhkbzEKlzv/kx
eVDGQZtHN+VLJh+kw00sakXDgLzmbx68gpGtmL78sTxkg5kClIF3ygeZPBtpf+n2Gr26uVqJTYEO
eEe8Kr9AXvqd2cXv3qlUsTAbKmu7p+2+n0owGspSNVqJSjCgD8za+ioM9Qah5K7nXyIomQpudjhu
rq9FZdvdhiZ/QmcL3MILrzsx/cBRZrfCRzC+qsDUnMAQdZXuEsDn4aZEBgqv1NgJLyfZAQbCsjcK
um6k1V+4ZjNQEZla5rxySjm8lrQRtobnEzhSLXGvFt0ijk/+XAPqgSFrbqDjbXVoovxsDUjtt34c
haD5qe1OlDZ2YFLRK7KfrAuqYTF9VhEsNPXBNddDwSj4x0FMkhtwuxRi/vyHOxH2pyMhB1W2K/RX
ncun5i6m/icS9FuIrZrVeXJ8O/j1d2BUeUXIub48KkviJ57J08oB5kFb5TVLD9jGR/eXoRkYtgao
egBFabAAtX80zKCHvivnkcnSk2O1L7nnBi+VYdh0+jv4fLC7qSyLw9XSvQOWnle8/ivCZI3AyL1l
KGKrB1qfwAKNFe6taoyhmt5ehE+E5lgNLOiiaGDu8fCaj/3sthDYaTCd3kJn9425gvo6M+HOVN+N
RNiLzWQKHCdzyvn5iaQ2FJcefX4j0n0zEYP6LIm+VdYlgmcOQnEyjIDMSy9p2NyCkjCyT3zb/wXg
EySt7Kjj6Viz3CTFFHI5dvM1oViZn5XqVGRcrEHH/O6gA6sS23uZoqJbqxgzCrLOq8cEaOmH/Rl/
xZ0MlSCzbTFhWcNsiw9kAYVBrL5xksA2qWlx9UGZQukvPOODiRZQ/NReC86svM1Irw5IhiyGZA7N
9puor1Ebjd0kwaMHdLcDEnW5sJFnV5DifvwrXnOkVdVY4IJmHjC7i+7ia1a0HHesGA5Wypyi4BZN
sUaopcHyI5FowFcKoAHPUdHqbKlfnWbibZaR9kGn1pl+QuAgK9FaWFD5kJNfDcVAsNjJIUEdqElf
BEfo6dNknNgCI/83mMclZbIE7Uat4BlaWE8nl4iI1K3S0k/EqSA7GGnzoUAGch5KnlPxGCuKs7dM
FD3vyz/zDvANGykXf6yKEYdelXW7LZOcLzLfHK4nlwxyl2wLsTAl4CTq8mp/iq80kHDVZsJtFIuH
3JROY/5pzU3NuJ3NmuXLBJ3diNihqCtccX7v98F52yVJm6k151NTL58kwggUplNT7GncA+yG08uJ
2nunbbs/eBvYr9wcb+W5tgWojB/w6syg02uAMUyfpL7Np7P1j/CWKTla4Y0BreGzFpBFG6oy89Mc
fxA2qwQNhsSBguzKxBeQn4t3emVh3FiDYCt2Q3BnQUtk5CjBBri6zFjXu9lfps3/p71BQQoHhKjk
LP5lQ0SiA0YoW/HkfSHRQ3S7dZ8Sh84quCQvEpyycfKlIEdXs2zVTUKkX4haiBEu0tP4Pcs58ZAr
ZMD00aOMCT0tjHDonZfNjiXf+u/YfayVEQObLaAxw/iHp54g/rT9o9YcLohzh5O77UQmwHeNz5Qi
RKhHqbk7hJjZ/TRflT4j3SyQk58xelq3i31qx7yYyb9hV/WXS9I/ZR2prisLTJzUP/sXkAzMeRh+
QzJTZw/mGsANMI2JcphMnEzIKLJriA4yTrrLIYaujQ2ScnwH4NeMQDp3S8uEEknNUno8DCjUNyZP
EJ2oqL7JasvxTiyE/b29Shg27F7uywqssSoy18kNDaGOnwsVHiVjDHQG1zJTJVwAj3U1rXShQEfy
RNomUgFgmOb8ovCUr/km6IsipG62dn7kT4hIsu/TqlK9/zXkRUcSpZ3WDO/Z4HZDhyOj8xJvTFAk
tQuzzahQm9A9+9UqmMXvX4PkG8BR5+NAROIqjdeYvUhMDPsZMARL8lGUsF2SOhkTFcaxbmEdR0j8
q5f1hS0lvsCxrJHY3HHudUzMbwguK60B8omU8qFrvxzTo0PakcDnR4joSbd18wEwhbOK/N/hVfbg
gzySgFl641/Jh7HuKhaU0sFA84JsDL0aA64vlnhn3hqDenplMUAZlt7iaR/F+1mn5rbO/tPxDeIu
91iFL3JIXHr6qch3N0DsOvxHXlJ7mTMMuwi+nY+PLDccWIXWl3d/LjZ6SI6iE3R1w3XiHovgAxUO
1nc4J67wvl0cC72XzBOHWOwYceew8rKQItmqyPze9i0/NBXice5N6epANyjJrVNXQig7fnKmbKLi
pn7WT42M8UitJttb6yeHhE5kXNNUQe24MnWgRRY/XNEouvoDeViVM16d5jJuPDR9tokTVdSnkAzy
tvp/YjI4Iq5Uk6kSXnea3lM9KHI27K9O141RQ2tGvJYjTQP7G+ydfPF5VYJJBgkluy7SOZGwyMvH
wZ3xVa6H3yA7IZb3KUwHHtbntPC7DQcEIHO32eEqABEatImUMu6dldYpONQ3Rgwkj8Phaq7EctD8
nsYFqtk+97WeavjU+nE48KXRaqICtl6GI43hpr0SAEs9bMK0pia5BDpf+NXAnFj/QCl5ANoVsSGE
jUjoTB9WbAbolRSvB9Z8k49wT2Yt/fx8Z4oj8GUmjrHTvpkTWIRzENE5YoqdQkk90X+mtF/MWEPB
rHYtyCLq/0kYsDHa64hrrqP/CdmU1LOieTe5IKlIvToXB35pYpsUtVyxMp4cHaHgM/JquXIRrmqL
CIpivNQgfM0sHhIgtjKaK0mlk8G7Y83Es8t/QluOjEQp6+4rhGbeN4Jqy3p392lhu049yvGTCwp3
mAZR6F5hGSHxazRRjFBScbb3nZVqb8XarduTsHZ9EjxCuO02a56w0XRgG9F8fpj+qAvVRaVurWnA
WpzFbnpLYOTOIaq7I6JO0lW6JRokEU7oUHV7INIzwSJQhdYztevCgiGM/7wCMxPxOmelA/ajU6yT
AbX7Qq6s28CRVdTq2JJP65iqAXdccibkZ8SZ2IQjjy/TWxSr4n0aXa8toOhuwhb4SCzd+zHSaLJe
0xXkjjC8abN0KVbquyUIBusWxLlSq/DLBv8CqbBdOWwSGDqZtNtGax/m93R89U2+p81Jyk/kbqQe
3exxMm8aYvRz2lv5v35jFsL65If52P1ZXL0D3GVFSGC8fLEiUofe/8JdwYgyEtgWpS97P3YJwi10
rEQ2MaDQc3JH/3k6T2LlHR76d6Sbweaz1iKhawc1IpAHuAx0rV9wweZDD6YApdAQgRwGVWOVzwGn
LxMw3wP6Y6kb/ikqGEnjyO5sFIqkQh29c4+njqHd0LLI3ohQ75kiehGjIB6rPdtn7HAeEN832i+q
zmGAUL8Jaf2mxdl+OKr0Sa6zPpD8SiiSV5mdVXte2j7y6Jjd7p0XRXnIss5HxsZyEJLT5p0b1UEw
KCAI1MumRQ9HakIyvJfQU1xXLmy2Pqx2Uh54CIczdB6dq+IUHsqmDPt2uzr433689dIugDul8udo
KTzXQ6JIRK2rSNMSMS1D0YtHC0rmb+km40VOa+uM4hVKEDtr3mmtYkfxhRgBfybAxjyYbXqInd0f
R9SNISvGY0+gGTLH7Enb9CDAM6nEuAF/43uK8ixE/nvHHh1ZC4wweM44SQd6v/zho+DuEgC1qMIc
HjVp20O5RDh+QjrUoA3QlmamYB46oDeoGx0lMstKdNsw/1LPRpaRdeCvJkfY8k5AdexmPOy8oIeM
qgFYIHrZ73lHM97xm5IlMiQmwVCuYvyoXC0EjgsuVnZMOI1r72WKQIpaWbVlIRsoOGJF4GWa19Zv
/3C+Uy4JATuwfo5xGiFJvUfI3F7gJoRaxpuHqD8lSSTuoO2zAWqNUAMLPgwGkvKLTiyB7hNJcLe4
7Oh+JZS+V9RsxyP+4OPdtpxnfQicjO9OnOq7mFrhz7zTLp/u03Dt5d0UBaOvf+q+hTc5HKv0+s4y
q2CnE1lnHd68FKuPdmzGDswkb/URYwBtB3WvpWpkN18QJpBYMH1oiPMQCKR4ItXhvy/sEPB11xiA
Ws3jqMKktJv7MQO7GY/JclOQ7NVuK5cbYdLQRqjGTUGUYvxkafHjKAcqGlJ1a5ISCQtWwmj4JCyP
RvY0WktgKTKl9rn/dHoOp0W7Pc08wJvpKDhDslFkokKOUxk5oQoCo7PB6jp0iES/2IjoksW7YE5L
MJ9yVktizCGh9IIf5cz3ax0yYTt7F7aPq+P8v3Q9UmGKMU/gvCevAv6jukUvQvrJ9wElOghsQXqq
X0nxH4rlMTd1AZQ11fYbYb6ltMItZgfXN3nKO20XVGVKhEBv2AWxlTDPae8GQuf+4xyJJDiqGuTD
87iHrmuvZDmkJqPgBtpWpWH3OlrEwxF+edLh7ko5VCgzZKkpPms8+9CGB5ESfOoTLNZvUc7bS719
QneQuk3t59gdy8gKV0pARai1XrJnUMxfhUNRpmuC3+VIvTxDv/V06bJsu9Cq9/C50BgQY54z4dAl
H38VMbr6xFOK+OFOXo73HH5VtjoFJxwum2w2FCpxtwED5ZBcI3yVWe/Vwjg0NSwY0G2eRCsu3/m2
ril8w0pAEENaDfVVNudhw+0RcLa4ku1yRsfn9lCkRPIzeLyvvL8Rw2aqXq1xMFXlyH4WzPmmiZOe
ZV8n64LstlZyOIFEzME66eOlSTZlW5E/z6Zd9SwA4AobcXM9rUt0jyH1fD9tya8ZR0V4o7CQ8pm2
GA6mh6vu3r16A3SEulqhCq8DSonDtgPx/5b0qdAhF+8ipkQZ7mzmXHTIcLOzLTqknH3sOkDEaT/9
ujihjoXuWAOH6WGaWfkeZNTxUlqTcdBAwWTLZDWSCaqeRElRqSmjheEB36r6aBMmsLdC2ye/fsMX
zHEzNgz/D5NgDFEBF3roMTF8NZ5jyLeEy3Ww0cgU5jnJw8s5aZzWqhwYrXGl4D1dLE0sgw9Hs1YV
YtLkO580p4IJ51CId/t1IvYHDtP9YiYm/fgGsnuJNvfoBz9Xx2hORFo1z319sbPLTtVPGuzZ61mD
05kaiOg5LuFvIPu7p5876wjZ3vCrPce6xwXjSTeu95eGnU3ZsQm0gSbBNt7K1mwM4Ct6Q8pX9gC1
GczpE6v/VMTNPDMcM8j8gQVTqNyWsYUXTF9kEMv8BDTWkQlDKRGX0AvGidhFZUGUTofc/rkoqC4B
/tuBBGURBfhqSth09XmgbepruWzXyGnAxw3VMUQOltH6544RnzHeYYpW8leh3mOsdmip4FBseZ7A
gC4XTOFVMxZDoM81U+7ycjjWxP2HYqcYHLaSzQ45sRFHnKDVEp1by5CfK5yv/agAX2eeHiQRxy4K
Sh6FF6edVGJhATNdD1D4YOAq9aP+dSDsRT0xjwIIoFLptXWz4oZ8PY+IO4PGpQtD7y4Qj3XtGKSw
Uf+bkBnAb3JOk7KNgJppsI27LfiegstJlDdlBgTZS8pR79/cwSPtIOn0dw0tbIFS+nyUsElqbuAC
VpSv1Bbkdf6BYwD+qJVSmjubi7Ex/MnA826F88ViFE23GuVWzZF7IOg2TLrg3ztw+PicKu3Eb6U9
B1j2pJf11C66jUtq3lF/ULim1o+eTkRXbPDUL52jrh64JXvw9EAzd5lJwS8hD30XxfOFXJ436QRM
YX3Ck6Q1lFAXNZ5tM2mWXPCOPl7ajxPNbhd9HVcxVdAZ2p05kjcOm5vOI3Ju1Vtog9+rOnHtp1Zv
nZg6s6P+HtsLW4TEfhIHa9+ZL4VaxJceuzqLVkuMGNOKgf4Z6ZO1gcvWw0sOivXpnWB29b76yUXD
2YzjP+/4y6hMpmbt7qiTzO30ex96wSBxKo8M9jNtbgA/nAvlSnAmB2/Gl+jDzkZp9OC0HGRAsFaS
HLV1IuqKnm4B8Jv/+z/OKnXlsP4tD5+ETGYgWGLiQ6EQ0OHTnqy8mfLDeN+8zrBZgqsuitmMZm/X
UjOr3a6jVUjPSkwrZxDn1lXhSww9J3P1IgB+JY/EJIV4SAoibZ4GTTTDiPPqqlGDJURQpgf+aDXl
fSB+l0C63ggwnD00wD9xS4SzDwDDjudgVHzlrwTGwcrllq8TsdCVceKX6ZBLBkajwsgwZl3GTO28
AkdfsVZ8TgvXi89rhN72OBO03fjzBNDs8ethsU4PSVWrBuiZRqGt0HbpEB5tXFmjqkjz/eutGye/
l2dorbrYxeBW7Fc0Xq5RmH/rQoKWhPpNFVOmcrZRvI98d+Tc96i/6y/XVctx1MP+8/I0qPHp0gp+
J5nUfhBSbnwmig8EI+XjO8Eg18gty2dztCbNJdHbfXZ0Tm+cuy/5mwTtLihUSt2QCDc/CUig4gep
mzmDaXC3pzZX28T7gUl+0eii/TOn4IBcIk6vIknpemR/OXo+yLHk7mrhDjvlOla9qdw3e5arjZeX
EKZXY8xlfuxEZebpwPggis4rJnqyUvykm57meWsxaXZL5CLGw3yBfVfkd2DUON9sOviihSYtSfDk
hmCGKzVBS3obfSTlorhF/2g/W6zDltBqWrOfh5EKFBzeZsecTWCcrYH5aip6eM1Y+Fx6SmCvZqe6
a3F+fs0muVcAbxmO2WOYz9DyTJt7sV8Pi5NlIXdDZiVaK6D2paCqLgRJmK8ZtOScHpRlDnbh1ori
6p25qp6S82PQQcB2TsGyLAYUh+65fpwwVXP9cD4j72RYLdaPUHNJNs+T6WPX5Vr+aITucGUPnMhm
n2Orz/1q2yaZkFMC7SEeZb7YqXnFpMaT7OwP4JlUmg6n3pWtHB8xCZCKC9ztVQRaaR+lEAATxmwn
qaKSj9+2mwFCr0Tr487gPByBfbHbAltVXI71H7dGO19mbc9yIIz7zMnDZQt678wm01gKvJhUHK8H
X2ZTvG/Av2uOAnIK8k2uIWJA9UIRVLLR2X2muaTyZBgxTqDeMPMEQnbg/YoVgjYNfhBX9TAIM7CE
f8L3gvcP8LzC4ZD9pqi4Ge8hlQBUEbSyPVxUxuGGYjgUUw8WyqsqWplsH3nNCEV8cqmT00zAWiuN
lYdEMza20t9oFK+71yvxIHwIsZVLqBsom8vEwmPcny5+QX00C5tFsdjcwXGlm5l+iuKBVFV+3JSm
4XyvntUmNlw28oIJRKXPImt8HeylEIQ3INtq4acAgWKgL0huLgRwTzZzxkH0q9Q4lhz9ZSgrpMen
6sKfrkH14UI5U6Pr7mwSJHXQCwdXsdS75EwvYwjs2TbuOxQEMZG0Qlp/kNKjGHx4sRn6KaPFiwFm
/nXg3jnmMjsF03zrRIZdl3JwHfFyNypKOWGYQIspsqkh5bmTsd3DbjxEZx6YWBg6wxQLAsYIn5qq
5PYWO5nAWI2TKDB1OiUS1li70wjGV/EFKbugPd5eDTh/R3c/AlFkao0qC1s9MYH5Qm3U2XaVRPsB
hIKIBqAE9lZsXlS6MauTiJWSNp6435J5jK62r4drZC1HNbTlQkt2d0ykhGS0Cbl1irvPtYmBcY7m
uTqavB/4+Q3T1GL8nHChKXEM/sZQiD+znWcjYdthzosdm1/8BGdGDfQrGrhkxZZMKjNwRuts/KOx
nFpmmWUYNKCup6M8Rlo0p+G6KsDjqwTRTugbp6hkaz82TSD67LTTXMXiFoyvWwmlop2FYWOdkbaC
g3PEo9HidOxqCvRfxLoRiwrYFOUX4LPXWqh+qb/h1RgYXeKX/7/LdTGj7iURkWYsYYWIApHgaU1M
241X4dRz2OEkd686/JJYt59FvXHA3YYYpauecurOrNilgDz1zbrFlmvmmx7PaMPq02Xn/c0eOmfK
IZ1QwAAEe2E7TuH38GSoLq7Dhri3LHTt7614qMeaAZJK9N51GPM3STUc/B3+KSrJc3w1QXt5Q0ge
hqt7JhudqUZYZH2qiclrOWZIyD6lrAXa/9yfyrjeK1X20aMj1wF9CSgXtn1lWAUhLdZ06dYSpRej
GIFIlWd6HrzWLZlikzJUWu28xe7/6VQcbm64epnLILIU+9ZUq3JXw+8IHzyFYHpPQDUMduL9ovmi
jo2/ehV22dod0kb/wtAXz9qpImKHJfN9YdBbExJc2gMg4xtqnF4LZP2N7+jafglJaciNwSwSN6Fm
JYS48cAHVKfhlWQqfNSRrqF3n1h2yFoKgs8lMoU6s7G6v+p1xXCqF8+zGYe+9rtOMSfbixIFt11n
2YT6hQl3y73xtLX/8IxMOVIdzOJp7HnSNOiYxEm7WMHODXdn/Sj/CrNnl7PMWi5Zitqp9TjNPhDb
mKne9D632FW5nZQJ7AdBH0aWMd03qkxWdLzOtsC6JaUoZKE7RVdwGGtrRb1ShaaHxbfLYVZEfFh1
SRyuCGqfjDJ91M+diuXixiNzzkbbReDQkFBCrdVX0LuMwtoZLZutnrBstbSHdC8EsIlbMN1Aempy
esdxomK8vLHqqU5tslJmS8VdmukViM2jbOC6Rgv5vvoesdigJ0R3bDZ+J+OtzfzuL0CM+OwSyTlp
WVCpyDdg/V6W6TYx/sYNuXgrJyhSvJ28Q2tB9TMKMizGJ4NOmjgOygdt+zmEV2ukwaCWzITGQPEe
5B8Ok1a8iheTJrBh+mlnO0s6vro5al98FeQPNdvd4Z6c00SsXS/CiP9gKKTOFLSoJMH2A0Pb4E5R
NvCdG96ud5Pf8kpMcQW7CoYNhq4mP/nKjkf7gUgx7kZmU7v+braiT2gECQI2VWc3w5T1I14XSw8B
v71lmQQYhUYOMSZlSbwQFsjJrRwXB2bnVcVi0C3Wx2LYJ4juzi4PYHYtuYEgIR3JLqtAQ+gnEC1Q
wOJJ0yTbAe5v1R0TB7jkbHaHrpLHLpRuDck28dC/u6LUf8LpiIJDRG3SppsaRvSe6TKPhf6yNtBO
s71Bo1Ry7ehwJ3yA7OCvYvOxjngKtJD3qIcPoel9+TpW1nTWTaJwVnz+IejOJRv5ePgY90q8qsXE
VXYAz6n9/OW4Yx5rXVOU5lVdEbIXgo4DIt63kuc2r8/A9ax4TCqvCdW8nSG6FFIUEBzJv3fij4Au
TPUqjWaNYPalREPVpSwFsyz/gn2Vo5i1KrEs27nkh2Qtas0iCbgKHg50QiyIt0cKP4EUEmMot+o4
SN9Gvxmi6cnBFYNf1zD6PRsxN4uI23/lEN+g64msPuzLSAoYiRjUsYNGn52mpngSLtknEtbnQXjT
poKlQq7289rLukwStEn9dj0IrNOPnOvy6klTr1b/X6qYgF88wO3hFnSMRzCq+1s+js95N47vKkit
vM/eE8cn8OCCacC87/L5k45JuZoccyoEoeRq0T4xhB1huDwSA79yhxQrWkY4IZVHhnsIYFRsRYmi
wZtkzZbg6hdQ1Npzna1GyL46rv+qmvNGrYcqITNoId/LW0aeaMp+SLJ+ilGo2ARkZgH6AZRDs/PC
dlHohOe1JPn55L2tWQGYPPXLOTxwJIDpfaX6a1M8KubD2cuMDeHxYFk9oYwjEg5cw4uyaHTcFllz
apCGswmTMMR/3kP2rjhA324ad5s55YUz/KFPShDkt+0FLFbiXKqpB1vDll7BxD+XVOhOtx2Ni1WL
JRtclJzDPb1g6MNfAjxFgb6WB3Km0LpBRC4+I8WKTPSGFNZ6itao/Kz6GOsJqXWEXeJZKD9tWR7A
ASrsNg1ci1YUYqSrxLlcGRmiSjY4Et+uQzhp7Sq/Y7u5Twtc8yirr2lqrR4BC4eKBoi3UZOdZsNJ
XAz3eJGQYF7Zg9iRuZtYsDZ+BxyZpcoN1XGrRJEUNGVOMFpgCld6dBRFYZGOI6S6wtY0Ae/ASISO
DbjD1qDZGdKsVAvPsRpQx8Co5h2d0UMyUNtQYNTSbfj80FfgJ8sH0sDKamymHEIbWeA6ssFR62Q3
4cpgYtZg1hD5RO+OyST26xYXAP2MeStqnqhrapv41ek54mB2zfIuhCMiVI5528HmdjLq+3HGSn94
qwJqJ+K1TiccbgfPcKu6rL29Iom47wUludvwo5h/jMMly8cBKh0gBDxUU0431TpxqN9yunCnevLJ
zHLo6NCxDiV1RZO4T4A6W/AKY8Y53Dje5qNTyEcfQd2S2XLe2BqXPuSfxMMmsydgImdpTPcTvUFw
pdSzDy9Cui9U0jGjyMJ6wleFH26yxLLcb9+d4RJW6YuUdxljoWgVwPmzuC/rvb6XwaXdJpesh3qP
bxwqdpLqT84uMFEcYnJPrEQk7TNbF0uOhypzVwbUS343ahzhjNRae9ttwQmTkDD29VVQOpGFquMl
mfDD9Jf4/WqBxVTpoNu9xq0r8sI59jNSznc9Nqlq9cfvFyg4wCz/vfGsLuUgCs9v6lOnAH4e/mgQ
xLshftDQV/VJPLXrkVlG3pmKe/io54AC0DBo3RyL3kiVcxOM4FoMhMghJk6++04PvRRyotJwVWxB
Kek2+OZhlzvqDWpVEh1oVouBUd9ncDvpzxxpj4o9Puu9G1S/oplYklrIWCTVm5uuBrWYFEj5rMLz
NTNX9yqTI2TOlISLjfiF/OcroR5F1OOtmdS+Th92QOg7zX0LhMsnTbyOC+DCKPi5ctFHfZm+6JYv
ADOjLt4sBTNdMJnFW3yY2ByNx8E8aCKDqLs8Mm7nuWmsCmBnnHK0zkxyb0xiVuHH0Jpk2ZDhzyCk
xQHfzR5p3jPnw8SVXypYG2D0tVnKKVE5d8M6oHUrBIrJFzuEtkTAvdBdEXskfHbG766tPTkp3utr
DmyOykfST4Pc42T+UE1DzIcJXH+z0CnFDO2aw/5dTVbkdJGG5aurCe4G07gzyZ7GOO56K71alZEW
F7YtY2jWiV5ewqUiTgD3MDi9Asy5Qz2vkew+C5iYRRpAC4EbytzRlRwr2qL0c2aGoG6JLjhEkOB2
/En717NAwuxb8ehsvuadlJOmN0rmYRQm9u9j9yTP/dIBDJ3oABx5Oe4ZyV8yxnjiYRajwbzLVh1e
htmp5pkZead+ejs/x0jB0kuGHM9tzCwbKYNnUBlXM8w7aocxpRb74A+YsBBfDu6MitGR4jdvufXH
AYd6zzWrKRr6oFcCgVAN+iIA6rp3QnnsP7rPXXt0DI3GpWTCK53P0aGTvL6qBndlAtfo+HWQRrfa
Ukw0msngWWaGYJo4UtKr4Vq9vHkXDTgWvYCzIoQ/8lSh69UvW3eNKrTHfxF5rl7448QomWUdLzqK
3oNK4H8qXrDw41+Y+FeZjCtumZZ53jFWP3v9a6BPWYYPfDLpRt06Gt1Q4PnbPfRzIh9tS5wF5gUO
d+IgVjRDgNIglRr1exTgo233n0Fpfd5P1U8In5mtlaS0e7mjoVy+jHLXPo5I2SGuX9RF4xqUDmYr
ygr37dJA6jr++g5eiz4DkVhnbBbkoeN+NYy7mBidcqaW9HqmLk8QkshlyoDValwODQ0nZj2RrADD
UdBsO3HvzYvDqTJ8lfCFLZzZorco8b1Z0NWy3rNL+V3gGzgo+iUu35DdPgCu51sWBgo5F5sEt3Rc
EDUT6VJgXz2/XTwVlfbvyb4DciN1pkZTP6FBRtR6PsnTkRSKtYN3ivripd5aK6mS75HnfSglw0C+
lkYH+PyKlByD/ggwfGKrlwnGqK92wG0Zw3AunqM+9jWUPms+bdrP0XUA3/U69WhIaJ0+/YgqrGNi
AYo0cnjooCcO5SadRHkuny6YaOJy+RgWlScrfJU13UzRDOuTFv9OV8rdxH30oEgsg3Aly03Yxgb6
N87T7urzeh+VgTMw8m387mHaP9rXcT0X3G4hRSzgWzx2VPlpLGgbNZUngXZcRZOECJu/iyJYtZ0G
zXT8MbGilmLyc+r+MRADTBdtryalYYN+IVuiIPsJrDR/MpDXa9IeU/aBSXFFMjTjoN3x9GTgjgeL
P92V4iV8zhiS5ZCN21dktuI8rayGvIXHmMhrscm8m6i3dnxOY3+f2oKGGct32af+SYRmbiezsawi
E966y5GQGmvuJfRm3I1zrsja1kGHS5Ae+9o2ubAGkIq2UGUGi4HwPT5WsG5t4xP8fr05RJZDiQMT
x9FBLqKCZcCvhoPj15yx00LgFeU7TlGrrUvGAPzreTQFumvfMYjPExKMffAMXn7TpkjgkFPiNzdc
GrQQRDflZuoe2DKc3X8TzAp5B6ueKgIB619X/kIpamqtCvA66m/6/FUGo8VyQKMkl2coxJ+aCD0y
ph1WGqiKqpi2fXGN7HZKj7oJqdE3aA8ffwGmTraM786ZIRxY9ccvgGvi0pF9XHNq/YAmJxNmxOQD
EH0tp1CLkd59uwiVxzhCo/2n1H2XAyIQ3AzUe1ky4T8W+vFY9ainMBbMv+kIyU0/ZrDWTIScLLLU
VJC5BB4+TA1wdyjinG1nC3BJj0e/baQQChWfZxa8XfyOIVfGxbEEwfZz3gi1636IT+tR6BgvyUTx
8jCLFmcDHAPAvPMMd4OJxEux0ZeoLyhh1UVNkgX8SUAH7DlSk9wTCxhATR8lHlyPQQy1AQVDXViP
G34qxF31QSYWR00Lt5iAjv4mG5VUQEf2yQ9wtYocXYtikWWftHr1XCYHWcwbOzkhCU63fDmVfAFP
u4W4uFCvjE3hup4bwcj+FvPtibaSAThsK51sswAr5LWgglPMpadyQcn4Ah3aVc6/UVa+mVepUYrC
yOJcigzsW8TsTm58/hXb7cbmIOKSYjO1xEWHU4APNNrzrbuCdwiLdbZjo//A/PQcFDTSxm9JCUse
AlASPiVi3rqtGZKTsTyog45OAuz6K3oObDcHdBmBkrDlSSJvzfBjgluj+iY7yjq8fQ24IKmxjZHu
1o6KNSdRvDN4VSJsUNYfSYFE/iR6buKB2CE9vOEtEat0/1zeCweXOjbuiZs1ZZB3ejhZPrPUAUyt
mcD7F5s7PLT2xQAAbelzWZUd8J7p7PNIzEX738IjxlO/D66MHyES1zmkM9CRkNrtBqWMa0YsoGYh
Ixc6RyyvKQsTQe0xEOxf8qd475uULjgfnalx0qw3GHl4vvz84eqFKxDPL7LmlmJZzYaCxqtbTNA2
elQU5ozqd+J+0d4b/dhbg4/+zoYQ974yppvOZVLxCpnmACghJMp1yTUoCRQ2cE/wbwqQxjkFj18A
w8bmmWBCnZetpoWz/LiPpYrUETjuzsdNSj4v8DESryKzWrjOFQ8M5gr+L3zM5VXalMk/Vda5qJox
EktPg1XCuaKDfCtI79Hbnpt6K1ijzToOKmxykWO5mucRrS3CERFg10XNUNaysDrVgpmT1VgtE3WF
hIbQ3n6xUs8tUqQpUz3vJKDz4j6xN1O4K5VR3L+Y4TQQTVs+xiDuDdr7ubvViJFMgidwg87OofPN
fWXPli1eOycLAImRt1T3QTJdv4mbELVYTErhZmiDaOkJyH0JoB2ZwuZJPSJLrjP/tlOZ2+y6B0+p
ZKpMFaBwU1Bd+V2UmNXAcSWx3qUCgl9QEaUllhIXzlZABfBzGb5mLC+m8k7AjyPugTUHphzXK/pj
lNX/FfV+sqNCn3a2nUARR6ovVTzor+iuWsQHmoEctNKT9E+Ziyh9lYfHWlHc3m9so2wgtqwep/1P
9WcWP68wrxZBEw0xraFpeN2KPhfCiSLwX/E6QOBP3rFgsOrNtHTbBWmR+QRdGHj8vzdyugg3SqSH
I+Rd/fVly1y4neEN1TycPbrrh9wjLtga7GJqZSQVoKM4Nwz85XWozGMrRhdl58K26zE2Vwy5NTYl
cgmm975AgwdTurkpOiSQMpwJmh3040/zfZueLO8LXLL2D4V4JgFBsNuqnYw0hNET//R57zWayXZI
ny0SitAmZamzKU0AMmK7T01KLRp3SZSdS8tVexjoLXwHVxh4TE2CgatdEWiK34FqvUCEvZa/liBV
IGJheBcNSawinzeZjhu8Dxhvk89oVBSvWJfEILE1ICxgWT2r5NBybvwhXWfqX28m4HJrla+zdFs9
ZSrxfg+P7rP6iNN1LAyxrGrqKX5sDNnzwZKlSLBTkVySLmquRxCIRaQxGH612LtJs4hxNLIcWfwI
Eo+pyoWzEeNnHIJE8kuJEyAT/N+4wSogcvvvsLVb2THpgQYxUqjk0LJmjGSI1QyKq8Oa6OZn8i4W
PyvWZ858pI4N5eZkCZF+YhRIN6ivEKIk2ZZmx4IorqLrF7peZ4IJvuZdMr9wCjJAEnTKsUS+y2He
F5vpGK0MtGN/WcXuGm8AW9uoOMTZ+kVKsZ5JCu41Tg92FFKIN8lXePmDnoAZwclm1AnUMPMtzzlA
lyXuknAPat0EMT0Qtt3LVA8TONz3QhXaDqrD9WHqvR+f4qxwJI1tZO8vLNjBp0vywEVGHDcah0uE
co2VaBMk/2rHe6jvchbfhbyBwYhlhxdZ75AvujglKIKlE4xChwLrGaPlPQXhsxG/vJUYbDQmfrBA
UrLqIQbP+2IopydQ59TsQTJttC4omagUFMGRYYMaDAzH1TAG7ronhx+FpGvv+jbe6QcizyedvaG4
LVLLY82kpWd1NqQn/TadEjoIEZkkngj5fajTBnatlsV2zjpjRk4JgoXLbCy0F7ZpgzC1rCx48IEa
Aka4anu655ECIoUmBYBNwmfiCLKEmeUUwc6YkeGC9pDK9deVsK4t2nJ55vw5ifcRWUu+1C1A1qBJ
rfarMznSSF2LJryTPvqES1DW99FefYcQhzTts/7Vgo8564fPw5vmsmHPODzsyBI8MxZUDdgVvbRm
J36Dz4u6OY6U9cQJuajnABsGF9PUNwXZkLcDB9xCz+3ME5Weu1M6r6RTaPm6cZhjTszNd3c+rEAV
05XVRI2vDZTi0g5mPf/yBFmEMl+B18I7YSLQBQ8F02YA3LLXbUbjPtIx4uh1TYgV1GjDgOWoTEjF
8hxnZk8fvcKpasHsjXFitTJassjns3T9DRJsjVf01f8Zz9OmjbZcneE2qBSgXRcUb1KxoOSb+K2f
IefPVhvCzzMxSA3EIkNNb+Pa8MzV//LWpCwVbyuoKElb6v9pd0L6Vn6UTgQ5rke3Ehg13uqYCnwC
Is+iDP6TprdzWsWy90daTz0+8hu3mfYU4Zd1A+DnDkR1jVgvLkZhAmzGbtXYcowN6LfLMVOEf/KV
O6EUz/Z9L0E5peOceaHO2Hux98wgD3FXF/ikQLDDxCY5wp3JkJKlMVubB7KD9NheYmMncIXi0kU6
wAHBdNPls/IemaROsWcf8mDwUGCcJXBZwchtiozjBPdY3TlyDTeWFELmF3JLjuKWW6ETwsvTrmWS
ICZE0k0vwl6/crH2xkAs2ALjuKbT4RzpbxD/Do9FtXvo3b3Tm6VP8cUS+jRgra0Rcpe6Q8xixSza
2nPohyOaxCdZ14oiRjAH7iXpHUlvYt9/kUqSWhOaag8L8jD9M5aD2LuhSPVRaTmDtqFRGPc5gv+1
zq2D4l4WxauHqC+3O/4TWxIaPlMTHY+g7ORGqAOrbZ4lLer9wrVsDughc674UGfiTd4q++lxKg8c
1mnOKIZzYK7NpoXw4JL9mC+Bxjfhsl10SzlzCAL4kW8lJC4/Nn7Vq6XJNWL3eLS46mzsmkfAN0Xt
rh655eH4esDuCwDpE0zn7ezNfDy2bpbl9rmy7f9LPFINizmcx0nbAn9t4At7JXeq7kvYkoZNSrrw
sRn1A/19spp+gDp919/oVB66m740dQwUEAGP+eCFS+RH+idirUvvRm2X6D3rKE1hhEyXMfVqOLW4
ldqcSgihHJj6ak0iMpX/f9MdgItsJ1ZyfgcOlCG51VkFRCINnKnDuxYCJJH2XXoIF/QLa/M5nlqf
P6cWctB2jsnkNrYT3Bk1Rnk+PnmdtvM7BemnnCK0D1CrQtq0wrG8KCeE+KkuHDRPlyJE07pFcAnY
a6UtfUxx2Fizw/CKeJC5rabs6m0oCHnDtjrmOMo/RywiiuSymD1BZl85BptHEw9+EVM/E/l5OsgN
Q3HVF71xMIFR9Piuwz72/Sxqcwyck8Nav6CkD5xTUkRsjgVFdBc/sXgEuxpt1mlQm5k+xusCyc/A
8BbxCyoEal7zNJMHNF5OtnkPGaz5xMw5UjidDO9Uq+IwIZCb5QeT416gcg+OXDkdZ8jo2Q8/pWlr
XCqv/MBbSOm13ILR2y0w90xGgWj5BPmJywygLlTZQTfvvnVmmbZAvicz+k1kUJs4h3eYJR/FdAQT
5RYpr0bR0ycnAj2K6uk0hbZSdnBDNlepFrgLvixW2HvwvUpcLeQxcY85KzUn0Na6/5yPt0+AHvvb
XDAqHcMZHal/kquiOH1nNzyRdjTVQPnKRi042uZVYk1VYHtft2ra0hHEC9YaF5n8phBjN4TEfGBh
39Q/dePGZwfniPylVswplF48+SQjbP3+bh9PqQLaCvRwBicxujNayVqBpTKoclpp5BT3P1T45FJ2
hL2bErzcIDhxuKTN9giWBKduBlsX7XY0IMxtq4/IV9Ia5bIKPdUHxbdB31JV8Zr7Khh5AzCOS7Yk
lbXnn6fDaUYXzeK//dcfIoB0YQzNZIVj3S5w8X+5Q13moK9MCTd1vPl2pCNeJiQkEvxvYGYxEsb5
BO7VmQzl9mB9nWcoTVD820eCZQu9/2TI5QP77SjzBDr1LzNOWOJDXTRy/85IVjdfvoHtUG4SGx7q
1neAjRVq/onWvCESZhLFVBW+uzW/XwJa56DF4cOb20ggaEohNVpscPaPeZjojlDPqpmt7QVBJToW
hNsubkITKZtOkHmJGKJDWqYPBefs+dk89kAsIcicVXq+5rLdNPq1YG6KYAMrE9TStRmq0TmjkWI+
OSv5jDPLKy+Ku3AXYOcpg6oNClA9uxqslc06IWn2kkwKoeYTrtJK+L+8QSOLub4nMASrwqk2XivQ
/QdoJxw6BFsQHXlpP8O/8RTZ5Wewl4f0MBL2iDwuTacUlYDyhgNMK4lMNTk2hA6ArFt0rm1urv7U
EZchpb88LP3utd1kuITb8piW35McdKkq579jL3hx5EhUhqpmWhgQZf3ZooyuYpaUHcSq3JFk5tal
eDuhx1WfbCqyUA0wapJEu74onzlD9KjHPNvPywaB8JYuUM4Cvxc7fVBe6tI0ZOqdrhmZzUgVxzNq
ho8F1S7sjwed39/bTKQWlVr7QUaUFZGKjUNu6Z9uKIhgKdO7hHL5MUb13FKixp4U0iF4f4YCtyrX
gDz7KG+LjLxIXLc61SUl9FnYsOpcJHJdu1wouy5N5xBhgy+4wRhwMo+KaFhxFB8bo6e79x7x4X6d
dLEqZ5vm+VDloRRyqaCjLQJPhGhuVFUPtxqMdwoq41YSVq9XvW72SnfDa7azbsfOs7GSiiDMgxqZ
Sp1DoRsFFUPTbI+IpPHir5laoKaUi/sqsm+gabGVmSuCE3zZggVEhuwecvCpCGSpGBMEz8EPYnm6
17HjD63sP4H4DLfk7wSRJKhNHm2PP9iVcR9uyXEMEiPcQxAukAulLoz9/sCVRRaO7Zy5mWi+8QEM
OZU8N2NbFfNqa7V+XJGAwhT3YMI0PBaUrBjXfJU/TsHkvuMpsO0siB6Cfb7dc6lZCwUkWrw+XcDa
VKBkuNrTcLlNNi4jirDh7PdKygx5UGtex2052xml9la8L+q/lSYEFwLJYaENXAb4xnLVu9lLvURK
U/0DrUIuG0DS4kDFpd569FovfurI0APfp5eJIfH5o6XzCNqCrqmNiWf5bBTrRqMdpfQGjz5Naa6/
VN+uBwGEsBse3MRd3JUABp0kZFgYcqe9pE93GV0IaZyOq20n3hF2RcGmRPOWBYh7Kk0cm8bnyA6k
axyXzcbHK49RbMc+/poqFlEfdoXKlw7yiZep+bGKJNA5lHL6X33gRGRd+eZY6Uz1x0CUErS5mmLA
iqTclQn4Z6GSHfQCekm1160G1ycNFyxydnvqp5dCitNknCkrQW1z0Q0pw3x/mkLzcycu89L+0Z16
BCaxzWi65PwNQSg6dk8dUg4ctq1Xr3kRpTO3cwHsW+6ZFoDU2IOO5uiQyMyKS6NbQkJF25Pel7pZ
JTPQd5ELz0dtjzh7kfiHczoyx0LFb2fJfyPQJqlZWW68ORdojU/9oCPGg84WXWLabNgeNOLh7A/W
u990+yhnM44E8GpUmudzg0tQV8tUcKh+JVO05tVrhHYNUP4RA+9ZOGftFN5GNt16IDOjhYte/p7R
3T/Vmiv108buNjS/B43SHyoa/SZY0eLBXj8mmgkGvPGg5Cg8jb3rcHj5dxpHUd7IAOKjhFQFnBEz
FJg3GqiRcKvrXRfnVWiSW6HPSPJXFs6UlsBHgGHWIivr1sR2jP3qi5ktDHpQRJhV7U+iY452JMwf
Pxpfcoa4tlZmwsRJI5S/e9oqZY0NAZ2y488U0/QLnNOTmplPG1fgxUR9FuZnBI1yqG4Nh3S8BHGH
4wfjUVnHPoC4IuXFI927HlWx0YxGYU5hQINsxyByQl3gYjU+ElKa/VR/ecc86Ik0AvSHJ3rbPZ0P
MScQUvQM4mD/dyhyCnJBRRzZb81YsKHLtb4rjLcrZ7Sr0ncNWO0QGwqFBCvq3r33bfExcAXt9IZR
aWiySr6/2hoDB+60WwB/wSY6XtSOxKDZTKN0VDURM8brBmBecoStPdd3na3q5WYixgUgquOBGDUX
T+XOmPiz3G3sZoginPhDcHUkz4BbCZUC62H9nOU/Bdar9cVPcdVarC9ms0k88sFeaEQg9D8p/H38
azJuwPO7Sg+8GyB8WVhGfV7JXdwOf4dnOAP92EGu3kICGrfmC3BcKBJs2Y04Mi1IW5lB80XDPBPq
TQU31v/aQyQ2+no8BJzp6VQaNT40YkEW9oSiHukkaggbM3ud7xCOhvQ2IbgRCE2btFmxjzYqsvN2
Bb0TN3rupFMN8n/3OXt156RnJdb7U4Q4/Mn0+6Sw2lc7gBaWkwRC7PFw+ddhUuRszihhp24uOce6
rES5YmQfoPg8A0ohDGOU3ZYFFbB5etxN0K3te1FRFK1Gep+p1aBSfZczk//FkMZKWJUKcI59prBe
q3Nwko77xUHqntbMnOqLvdvypaeqDCClm2Vvueqa70xZa6+mLHT1lS7TXfo++HI+pKaQSjsElOD7
Gg5zphkdu7oozv8tIrW9Uxz5Nby04uNiQu+hCnZn1nIdmyGSqewL8WXp4Ab8ZoqwRlUU/H7kP/f2
C4ujEU/KOgvrUsnQ3S+vlVBtb6M4nF+/P5yr2Waxq81Rvr3VVQpoj2WVUdvlfCN6A2YQl8nTCdBP
XElKoYwNVu1p99MjuXbdIGmX4l4HJ5M2c/LVT7DVt1YQfyfef9x+8HgsYOmttkxOioDXD3SGWMN5
ewMtdF0yr76OqsOu0pVniKtMrI1cOv4HfO5pPSVgDYi2K5Aumr+3TXUUuBllXwyp8ceezsmD1rX1
pHlkVbnKAELFVbvOLf8RLxpBNzsG4cNp/x7O+IBsj44Z2CUKBJzf7E/JSjF8y4W3Op1DVMrJ/Mv1
UZLEtY6zv4NZd0xcGF6yiShZEeAoRroo41xiy6VSrRE7P1Inqosxi/jx03xj40ZBrUPFLbEdpQGf
c1WJjbEE3i15ylkMtoHP2Gpqs9Ykx4ohE9pTGjv1OEfR3j9cCyZfUf6snf/jlxUxiTl56BlBZ3WG
5ByYyVheczlB69gLp7mpex/Wuz5kT11BUm8YKt2d6W0KiHHMkuvx7WD8V4LrNe/ocTKeYDr/sW8v
2dCF1utf+bLyF1UxIISr0AtBg+eF+1lALZKJTc7AbtRr7ofK6qmL1A/SVNNJHMyFAuW7bYKgT26y
jEjWMM6AdyEv3n/MgF+gZgni6W9EQWyv0bb5vIlwy72h1EWlshZ33xhBc/swhy+5ND+Cr7OQoQY4
vGO3k30gsvcG+qKCZfNm62N8CY+ch+RfxXMD4AdyYIfkWPu1tDfAg27Pg+l+GH+Bk9CPVnBJ3kHW
NxD3nG39bMmTuyXZn0WLvKl781rGLoNyfESvZC7j3JjOKTpE2SkeWMgf4tNaft/zZSMJaN/HMRBw
0iMB+kbe22i52g3R9Qlvm36iDtw1k01BsMEJB5UeyOBenO8VQKjP1l8fMS1MUPiYcbUEt5JkV9nf
Xzwum+KbJFN1Kg4DL68cpnvYPJy2oc9/an2Rz/X+MUcknAPCcIT7cqjHVw08rMYLCA806BSBF9sq
gIGGvzTskiAwPurdXSGAmormhhYnULCS5mVSJev5y07O3DQI6lZzODj5rbksbTe4cZ/HWA5NzD+c
iVTfg8RmFmhGEbrOooolgTQbUT3i1irxAa+CDBF9Qa6zwvWG7nMSAdI/KIeL8CPrIRIp6EfYd/pq
lhmSBYqTCrfV0AST4wVpfmqUUDSmi78okpSgmi+167SramvNxdPEsRE6K5IR0k2wZAP9mrFKDHny
6KMHknVHtmGJYMsNpzuPT+zekcAdTJb4q07G356by/G7+fHHeHtFwQ6gaF8G58spDy/HjPHwL8+x
AE5ozfnuKkH9i7bTbtByvAZh8WmfwEw6eeSv+cViDM0ErLewSxC5X9TR9IEzthr1AgmoUeF19y1L
Fx8TqlJD/25FyxR5iVdrl8NBVbio6j0wPO335vKFFmWqSj36a4YoziylStftRUhz2WhZi0bjEUZ2
+1HWiDCMbbECEmdw9T4KsGHwypou0VFVUd8JefVKt2+gssAezD7zP+fSaqcfVDhZrsQeEmhb0IdU
9wuhC+/ZJUb3eXG42Ftjbsm/HITavUjLBJkb8VcLlmIliZ6BJCrcA+/5T3KoKzQLrSISTmxY3gKn
FWZ1RtZZRotyvRQ1oFzMknqc06vXIz5nOgkYX87wJ9lc8LRTDoRqSsd0l9N5ycuaW0LjTlvAbnpq
1r6eZ9NrEBS8JXb0VL8BAcbSHgbtleVGRcHAQAvMLsdBGoTC9LqZtGOByu4IzMBzrkjZCpim269+
ykaFs9D1LAFU0oTJA8aHX0Ju0hCFiQoE+PM33ob0Xe1JhyVomx4fwQYIf1J5ERq9cS+KfoVs9km0
xyIY2mQrz+rpxFSTSRU1fHKhJsfO7ifoCClABNh1zeulVm/rA8YEqAmRofMAPuKAoIP44to0pgJx
JyDu9y64BDxwf2vlWgbngU1H0cyc9qBw0MPwr5OyD6SZMyEZZPxetb6IVsXQAEjO9gFSRW95SpR7
1SYlSGZ77vqslBDL/psdeC2W9tfqc14ii0U/MOJvtxTYsLAxgFDPb1/54FNNFY2H4F4Uno6GmQYt
Vh75RfMG1NNsuZa0dfkdI7xHGzBfHi60lOobP2bjzMxERdKnju+NveeA1ezZ4OkULeTfPhy8sabK
e2P61kLASlcb0EecYBSK8JDwZIQ9bsYHMRsysJ4XCghQWVpkGEq9NaTmnbI02f7Xw73ioNbTDCok
fb3HeUs+hrI3+wkfRFjuyq11LNhMAsj6LvYRndP8bJdqarVTvnHDWWTSbwkyk1ujM1zr2ItW1qu1
BdibmW1bAOPUZrxvJVp2dMuzL6jxxxCdX+5ID5PGvcJ09Ba32T8rBQuYFDcsYfC6WcJtvIE5O4jt
s0PHqA8S+u53oQWfMyhjFEhyDVgWLx1c6kdY2Nh9BjCqIFP3+5vdz/7veF3Li0X4mmdp5LLH2DPe
gml78a0Qbz3+5rZTFUmlUR4OE6JpYXOT6+3UeuWUExJUDfVglqzKt3iTypmveVi+Kpk/J9z/fAiL
ox4blRaNn/8epfjcm82FoOuz52G814NRTDDDT38Saf9vO0OD9/5nV5Z+cepIRBT5M1sfNtZ4Px5B
5zeRdUDGnC5CzXa87gbqrW/O8wAMd6tT6WqnVrQxNZTEha88PqQyemmN6fpvGiKyzUi3JCR/iPEH
yx1lTRJ4aj98VVdvGYsSXa0did8SCp/H+8jXIGYyg99RU8FC6ByvttNKlyAfyRce4g2u47vH7TNZ
dLSPzL1naRtZ8z01Uleiz1tAFQYNO3+d5Jny1gDLDrexABmF7bOmje90eXDLmo/QkleqtSrI8CQ5
EIssTLdRqSU0JxNvHwLHZ9FuwsP5yXV/bKLX+oiSnes4RWFdYmhnU9exkOwKW585/NGf8epY1cV6
5KC7F8yKkSjvl+S0vXjIpE3IEIOhiFvyQSq2fNsHXImQW0xZdxZk5oJdyW0KZTYoJT8gEho1ZbdR
JPG4GTcCBfMSr8Ohk5vsx/wQCumG9X/Id+esZyhAT6BXN/0i7Eh8Av603nNlxy/rjU2Jbr5oXhrK
fOFF0PlAofmYHxgLfdiK2WeR7Rlrz0fvUBkbloUEB0PF9LXA7Le3njfITsgOGC8YoJd4cFOvDkfu
WjNjgwgOhveXTWBxHvgLWNNpigC+/Wmq/gxSZ0gkf36cRbhaESjkwFeH1GSrSqvBcqzwXXrdTlW5
m8LAK2rgFV84H+UpGwt5T7PZBKb76H5EQuh1sBrBxl13hS02W1n/yIse2ozv05cfNAd+8sQ6YSHZ
c7sX9CRvT6KYpcU8nqtE8wDDKxGn5dEG/FKCq8hjOIWMrVawuB3pRJKvl+I31YOYETVX2tWK13wp
wna2xLHg9gp5tsZ2mJn7FmFMrNqsYZnNvm0rON+XidIZ8O1Hg1ijopV4COsXjAC0yLLBJujdu3ax
tSS5X0xzskv0v6UlecvwVxwp9ZCIlMIp8fUz0kN6RSIMEOfNgrvQ7Up0fl/U23+pc7/gQmTaI4Ml
zhpXxEneqS9CLsad558kOn3EhqVlet+iOlZt1T4Wm8+QyXMQtj6MSKNFPT4d1XpHZcC9RxrkkAnG
ywfVXKd3kJH9PeOWdYwc3zLDI5k29tvnbf+9e+tRA6PEWRaceSfxOTpzZNe99GbkVT4Wxsv8W0L0
HPzfIilt1+ibb5ZuLMHVmTmV5hlwurZWj0lAuPjoYhtxsgsiZ9yNTMOLme1S9Im1dFGyARWyw6/v
p/qgJXL6zRtt5C7B6dCt6WTQfivjm75i7kTrouyONvhP5HlmfRZIkaxrviW1fNbUhnioUCkStkL9
aKuiPU2NyuU/oHInxEvCOuksnHeWfxe6mSksln+q/Uya3b3UFPs3eXJ3O5W8XdxZDYT5+lP7ATsx
5AhWuX9iLK3q55GKierefPAlmaTFwlTgyjdO7C13Pl/c6/qUvQw8RCNIhA7Ua1DIurOsu4VpqTEQ
ZjrpRWSkbfqyTPftVKENbwQG9eXgUeLHnrOuHGMI7S/aEdOw59CCZhMO5t43GjaGcySBRZDaKonA
ACrm3A5l42q8rvB4R7DmNHt9CsudccuWOJcRa14ylXXKgNFPcMUIll9GFod05zTD3fOB5mJGQHVr
JpHZ7nv8J2LUgsRaIBHeKVjaij8WCHUTnK+GaG4hPhOtRcLeJR4jBfbk3O43DsUEMdLESLiNzX6p
g/7yvTe8hqX2LIO47ba/manOkAnwsnmPqR9qYrpSpEQcQ+AVIpwuMnI0xEw8ea76rKHSoTfNMvtS
RbdcActWtOkP+hwik/Cm9dqIZ+dSXf6tBTPnOwOIhnNC7ZeD/S0JLvKriy3X9V+iII+ZLJh9Xwll
TkF6la9x6GOAS0+RahMK3uji8jkhTxp6NYIZtrFW/zTbbp3CE0SNFGEa7TrYvPJBLvkVpSLjyPwE
iWgG9mH1fuES0G0elEDa89BkLeF7qh8Z9RFGY2cLaXrzBcaRs+P8W1DntRcELEEEtFqq8d9XL9Fz
xDL4eQWqsh+xJhSpjVJm6mMnBtF0/w+AyC8iInA8KIJxCbDExPQ1d9Ujn4gGQzGzKYKDdlQb4ITU
oHS+P84J0Oz/m0k9Hp9VhvSrI52Cd90SvXzB0MMlcptOxbpcaxs1dxExs87jdXQ7C3FTACK4XCD1
0Kw9EqMu9RCIMeyXhM1LHhspiuxMIkpeDTwUe4RI98nqzpxyJhrds7V33CwIKMAwST5F8NMhtCwb
tuS8etmTRFuNbDizI2Hhg0LNGnsFt1E2jV9MdFiVg2tKFX0i2X5foz6lcLXXTZMI8VPtEYPM3QYX
Vl9artqA/dbcWMhjlZgDhsnOXt7Mn3M1Ni8BJfPj8vMDjyR6eObV9bDwdiB7qAZhCNvlhomJxvg9
GY7PtMW/BVsmxOvD+hSbqPsgWYdhNXEtOiTdfOp5aG2IZwx42daHRi5Aj0Aamv4SoEzuXqj+bk2e
lQqQiT1EWdTPdt4WSVL51bvZ/szt6b4rSDOvhHx5ykG71DkO0nSW/ImPwTwAsy3Qsij9Y6YVYJpQ
VWlDiA21apBlDYsnmbRKv+pWvieGdybAg7EILj1KasK6kY4uwzT/rHvFCMlPnmrJI/MjUyUfUQsM
u/mW2STB/M5Ph60ONaEAytTE7gjZsnwaXOdXoG6/8+THhh5fclDOJjPiOaB6Rmb6HnA9AkojUhvW
GVOJq+JANhye+rIwYTXTz+SaUeF4Zf+AWiTYzrSaSD6gJ3Uej1VANL3Tsh67chxI4cs0DFsw5bXB
drVYGd9egV4gzAxaR0u00QX0BIQFtS7SHt2WMhGh8D965HWa2wXpXpx1kHkdJWECO9mgvtuMiaMT
eqVKxO9rOQYIYCKwVzqNdHpVAPKPp4bNNbCcFYTw/TujJ0ucmOQWWfIZFOxLcOn6gzUqy8dH639w
J6Gf046zD+kXEwpQHCd5+fTlrBmzAdUHv11qqQ8CJsSFn9uOVCgrZzl0SI3gIqG7yCxyEkZy7E/j
ciB99MfP7IV+v1uJsH3ppOCgETw17ThhZYBxxt8c66DqiAe0Yse+oTuzuABcl1lycmyC96HJYhe4
2/PKTqN7ayzwNtayfqILuQfwCpICp+aIHqWyNfaWhOXvUQC/PtjTiI6E1arZ1w2XG4CxL8jLsThr
asnmaChhJgWISpIsFAAV4t5fiLthLeviQXm4SynzVUspoAOfTkNtZZV+9UbBfX2jIakssLDoSoNC
Zyu6ytJppZz6OAg0NplWSBh9J11jGurpnZYTHbzUcgWtTw5vrRd1KFVuXNOkY0zsXKs8coD2p8HT
mZBJKp44GdDlq5iWWi5Z+u6eytIS2llm76SFRVoxJZJE+ImfoOpiaCxty83tFg63fPKR+xipU9Fh
VkwVtPOcbwXJWVbgtza82MkLtFwxu6nnMcS2ouMTtBnweNCNF9qrAaJTDRDLt4HXvu+ekOXKvmpH
ivisRkK8OiFuho61X0FSXFnTnXkOQTKumhu3aur6nW2eWoRe/kpXVC4rWzbFbA97SjbK/Kd8vWyS
kLNlTkZrVRQSCiOI3gJUKfdDtrdq2Lle0QjpWcIRFiRJ21znsf6i6FbzBIxgoKk12RPFQo2X1jll
rARAW+xpLST2OhmNJSy94/w1UDu4xanmzXpq04vhFZBAiZiycF/1XE2dE5ysJOkoCqy8Fg8Fxfw/
qW74fMmjyYzvdUkuyeiQLhr3rAOp6Uy/d3rdAYsAKYCzDeBPg8329nYssP6w7IHt83FxH44HZZHq
ai0MdaQ0Y1gJbHLdbosVUFjE0xbkf4MHsG6eSgsaD5i6VmNOvBYrTfVnOZd5jZa/nK3G4dFRHto1
55+r/ndiHNk18ANooVcFJoQbaY9yw9DGnV/vjlBwm/o6BY0IehiOAhOI1tgr7jT0L12GsUQwPi72
eI6a9HaBLsw/8rnSJFIx8rrAbbkh+ZYLWdplG0a8GYKwOC4N0H6W+b/3SSMiMVQxAKKLeuLlvhtp
io4N29pu7NloQDv4pYWaPnjID+AmN6XpadU/3OV7hcNDENcUJbdggfQ4QZ4TUKMdZVxOdwyz5bUn
7tzpfYz/AgUnNNYWQXQhONPJrKS44ZfZf0BD2h8dSO9pgRtGnYWCbyuzrUeGU0BTw3LtrXy2xXkx
Mn3/6wH1iJyp3Nm6r35ETWDpdds20V4+afkyhZeo+5nCyyUEmrmEFQbXkRMKHuwvwf3TBD23Ggo/
YBBwDlOW5oOTvKlqO6COWjPe9S+b4jQcazEEwfSrXIGg1PYNmV22GOaYRPvygTI505TBDTdz6a2r
lx1WCzbBkj1UeFg/A/LxoJXF5W1I1oMiIijqXgQst8c546AcGx34YAMpY42rrlcKkfexV1L3AZdb
wrww4DP1InG0ta+sGckkmwTZ620QKtG8E4QkuDXR3RijzQKL5rGrpUuWjb0/fslY/5XRUjOF2RYs
pQllkmiJa1FCFUysrHdzMC5ajiqg5nAweXeWlWML1gTaHk/PGmf90VjlJP7xwfUZXC/QfRc1rn+5
/LSJcoq6wJZPfZFEjHC72/WhCQpJ3y7YGiIOJZSxA7p/mPGfQyjK1reSUf1sLXNAQJAbCKht2ATc
Q9CqIpJXAjxo1d5SsBKujT9J7Z1ByftowEn0SY81J+fUyvWVs2JmsbzOSRrFQMWNbJQpb1kjYjPk
CVU6RiL0WlSLE9W/Qqp8pz6k0facvg/D4FZquczyo5DvgAAmG6VNv2NNUDqB7eKDYAyDs/qhs1hv
7DZEWzm4MFhazRqKUtPQBt0zwQjOn5IG4q0HvHHU4A==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
