##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Temp
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. Clock_Temp:R)
		5.2::Critical Path Report for (Clock_Temp:R vs. Clock_Temp:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_intClock          | N/A                   | Target: 1.00 MHz    | 
Clock: ADC_intClock(FFB)     | N/A                   | Target: 1.00 MHz    | 
Clock: ClockBlock/ff_div_17  | N/A                   | Target: 100.00 MHz  | 
Clock: Clock_PWM             | N/A                   | Target: 12.00 MHz   | 
Clock: Clock_PWM(FFB)        | N/A                   | Target: 12.00 MHz   | 
Clock: Clock_Temp            | Frequency: 48.14 MHz  | Target: 0.20 MHz    | 
Clock: CyHFCLK               | Frequency: 60.50 MHz  | Target: 48.00 MHz   | 
Clock: CyILO                 | N/A                   | Target: 0.03 MHz    | 
Clock: CyIMO                 | N/A                   | Target: 48.00 MHz   | 
Clock: CyLFCLK               | N/A                   | Target: 0.03 MHz    | 
Clock: CyRouted1             | N/A                   | Target: 48.00 MHz   | 
Clock: CySYSCLK              | N/A                   | Target: 48.00 MHz   | 
Clock: I2C_SCBCLK            | N/A                   | Target: 1.60 MHz    | 
Clock: I2C_SCBCLK(FFB)       | N/A                   | Target: 1.60 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Temp    Clock_Temp     5e+006           4979228     N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       Clock_Temp     20833.3          4305        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase        
-------------------  ------------  ----------------------  
Pin_BlueLED(0)_PAD   16130         ClockBlock/ff_div_17:R  
Pin_GreenLED(0)_PAD  22349         Clock_PWM(FFB):R        
Pin_RedLED(0)_PAD    22181         Clock_PWM(FFB):R        
temp_conv(0)_PAD     23504         Clock_Temp:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Temp
****************************************
Clock: Clock_Temp
Frequency: 48.14 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/ci
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock
Path slack     : 4979228p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -5100
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4994900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15672
-------------------------------------   ----- 
End-of-path arrival time (ps)           15672
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q            macrocell5      1250   1250  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/cs_addr_0  datapathcell1   4712   5962  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/co_msb     datapathcell1   9710  15672  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/ci         datapathcell2      0  15672  4979228  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock            datapathcell2              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 60.50 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : temp_raw(0)/fb
Path End       : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f0_load
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock
Path slack     : 4305p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#240 vs. Clock_Temp:R#2)   20833
- Setup time                                        -1930
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18903

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14598
-------------------------------------   ----- 
End-of-path arrival time (ps)           14598
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
temp_raw(0)/in_clock                                  iocell8                 0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
temp_raw(0)/fb                                    iocell8         4047   4047   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:load_fifos\/main_0      macrocell1      4941   8988   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:load_fifos\/q           macrocell1      3350  12338   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f0_load  datapathcell2   2261  14598   4305  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock            datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. Clock_Temp:R)
**********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : temp_raw(0)/fb
Path End       : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f0_load
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock
Path slack     : 4305p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#240 vs. Clock_Temp:R#2)   20833
- Setup time                                        -1930
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18903

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14598
-------------------------------------   ----- 
End-of-path arrival time (ps)           14598
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
temp_raw(0)/in_clock                                  iocell8                 0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
temp_raw(0)/fb                                    iocell8         4047   4047   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:load_fifos\/main_0      macrocell1      4941   8988   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:load_fifos\/q           macrocell1      3350  12338   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f0_load  datapathcell2   2261  14598   4305  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock            datapathcell2              0      0  RISE       1


5.2::Critical Path Report for (Clock_Temp:R vs. Clock_Temp:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/ci
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock
Path slack     : 4979228p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -5100
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4994900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15672
-------------------------------------   ----- 
End-of-path arrival time (ps)           15672
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q            macrocell5      1250   1250  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/cs_addr_0  datapathcell1   4712   5962  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/co_msb     datapathcell1   9710  15672  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/ci         datapathcell2      0  15672  4979228  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock            datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : temp_raw(0)/fb
Path End       : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f0_load
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock
Path slack     : 4305p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#240 vs. Clock_Temp:R#2)   20833
- Setup time                                        -1930
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18903

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14598
-------------------------------------   ----- 
End-of-path arrival time (ps)           14598
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
temp_raw(0)/in_clock                                  iocell8                 0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
temp_raw(0)/fb                                    iocell8         4047   4047   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:load_fifos\/main_0      macrocell1      4941   8988   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:load_fifos\/q           macrocell1      3350  12338   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f0_load  datapathcell2   2261  14598   4305  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock            datapathcell2              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : temp_raw(0)/fb
Path End       : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/f0_load
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock
Path slack     : 4317p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#240 vs. Clock_Temp:R#2)   20833
- Setup time                                        -1930
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18903

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14586
-------------------------------------   ----- 
End-of-path arrival time (ps)           14586
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
temp_raw(0)/in_clock                                  iocell8                 0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
temp_raw(0)/fb                                    iocell8         4047   4047   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:load_fifos\/main_0      macrocell1      4941   8988   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:load_fifos\/q           macrocell1      3350  12338   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/f0_load  datapathcell1   2249  14586   4317  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock            datapathcell1              0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : temp_raw(0)/fb
Path End       : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f1_load
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock
Path slack     : 4385p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#240 vs. Clock_Temp:R#2)   20833
- Setup time                                        -1850
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14598
-------------------------------------   ----- 
End-of-path arrival time (ps)           14598
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
temp_raw(0)/in_clock                                  iocell8                 0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
temp_raw(0)/fb                                    iocell8         4047   4047   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:load_fifos\/main_0      macrocell1      4941   8988   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:load_fifos\/q           macrocell1      3350  12338   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f1_load  datapathcell2   2261  14598   4385  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock            datapathcell2              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : temp_raw(0)/fb
Path End       : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/f1_load
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock
Path slack     : 4397p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#240 vs. Clock_Temp:R#2)   20833
- Setup time                                        -1850
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14586
-------------------------------------   ----- 
End-of-path arrival time (ps)           14586
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
temp_raw(0)/in_clock                                  iocell8                 0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
temp_raw(0)/fb                                    iocell8         4047   4047   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:load_fifos\/main_0      macrocell1      4941   8988   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:load_fifos\/q           macrocell1      3350  12338   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/f1_load  datapathcell1   2249  14586   4397  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock            datapathcell1              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : temp_raw(0)/fb
Path End       : \Temp_Sensor:bTMP05Intf_1:sensor_reg\/main_0
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:sensor_reg\/clock_0
Path slack     : 7610p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#240 vs. Clock_Temp:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9714
-------------------------------------   ---- 
End-of-path arrival time (ps)           9714
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
temp_raw(0)/in_clock                                  iocell8                 0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
temp_raw(0)/fb                                iocell8       4047   4047   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:sensor_reg\/main_0  macrocell6    5667   9714   7610  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:sensor_reg\/clock_0             macrocell6                 0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : temp_raw(0)/fb
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/main_0
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0
Path slack     : 8336p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#240 vs. Clock_Temp:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
temp_raw(0)/in_clock                                  iocell8                 0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
temp_raw(0)/fb                                 iocell8       4047   4047   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/main_0  macrocell4    4941   8988   8336  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0            macrocell4                 0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : temp_raw(0)/fb
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_0
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0
Path slack     : 8336p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#240 vs. Clock_Temp:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
temp_raw(0)/in_clock                                  iocell8                 0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
temp_raw(0)/fb                                 iocell8       4047   4047   4305  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_0  macrocell5    4941   8988   8336  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/ci
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock
Path slack     : 4979228p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -5100
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4994900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15672
-------------------------------------   ----- 
End-of-path arrival time (ps)           15672
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q            macrocell5      1250   1250  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/cs_addr_0  datapathcell1   4712   5962  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/co_msb     datapathcell1   9710  15672  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/ci         datapathcell2      0  15672  4979228  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock            datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/cs_addr_0
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock
Path slack     : 4982508p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                          -11530
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q            macrocell5      1250   1250  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/cs_addr_0  datapathcell1   4712   5962  4982508  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock            datapathcell1              0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/cs_addr_0
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock
Path slack     : 4982903p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                          -11530
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q            macrocell5      1250   1250  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/cs_addr_0  datapathcell2   4317   5567  4982903  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock            datapathcell2              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/cs_addr_1
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock
Path slack     : 4983565p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                          -11530
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0            macrocell4                 0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q            macrocell4      1250   1250  4980285  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/cs_addr_1  datapathcell1   3655   4905  4983565  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock            datapathcell1              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/cs_addr_1
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock
Path slack     : 4983567p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                          -11530
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0            macrocell4                 0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q            macrocell4      1250   1250  4980285  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/cs_addr_1  datapathcell2   3653   4903  4983567  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/clock            datapathcell2              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0
Path End       : \Temp_Sensor:TMP05_STS:sts:sts_reg\/status_0
Capture Clock  : \Temp_Sensor:TMP05_STS:sts:sts_reg\/clock
Path slack     : 4983840p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -1570
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14590
-------------------------------------   ----- 
End-of-path arrival time (ps)           14590
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock            datapathcell1              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0      datapathcell1   2730   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/ff0i     datapathcell2      0   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f0_comb  datapathcell2   2960   5690  4983840  RISE       1
\Temp_Sensor:Net_140\/main_0                      macrocell2      3294   8984  4983840  RISE       1
\Temp_Sensor:Net_140\/q                           macrocell2      3350  12334  4983840  RISE       1
\Temp_Sensor:TMP05_STS:sts:sts_reg\/status_0      statuscell1     2255  14590  4983840  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:TMP05_STS:sts:sts_reg\/clock                 statuscell1                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0
Path End       : \Temp_Sensor:TMP05_STS:sts:sts_reg\/status_1
Capture Clock  : \Temp_Sensor:TMP05_STS:sts:sts_reg\/clock
Path slack     : 4983842p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -1570
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14588
-------------------------------------   ----- 
End-of-path arrival time (ps)           14588
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock            datapathcell1              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0      datapathcell1   2730   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/ff0i     datapathcell2      0   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f0_comb  datapathcell2   2960   5690  4983840  RISE       1
Net_461/main_0                                    macrocell3      3294   8984  4983842  RISE       1
Net_461/q                                         macrocell3      3350  12334  4983842  RISE       1
\Temp_Sensor:TMP05_STS:sts:sts_reg\/status_1      statuscell1     2254  14588  4983842  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:TMP05_STS:sts:sts_reg\/clock                 statuscell1                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/main_3
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0
Path slack     : 4987330p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9160
-------------------------------------   ---- 
End-of-path arrival time (ps)           9160
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock            datapathcell1              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0      datapathcell1   2730   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/ff0i     datapathcell2      0   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f0_comb  datapathcell2   2960   5690  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/main_3     macrocell4      3470   9160  4987330  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0            macrocell4                 0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_5
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0
Path slack     : 4987330p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9160
-------------------------------------   ---- 
End-of-path arrival time (ps)           9160
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock            datapathcell1              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0      datapathcell1   2730   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/ff0i     datapathcell2      0   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f0_comb  datapathcell2   2960   5690  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_5     macrocell5      3470   9160  4987330  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_4
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0
Path slack     : 4987338p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9152
-------------------------------------   ---- 
End-of-path arrival time (ps)           9152
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock            datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0       datapathcell1   2730   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/ff0i      datapathcell2      0   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f0_comb   datapathcell2   2960   5690  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_4  macrocell10     3462   9152  4987338  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0        macrocell10                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_4
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0
Path slack     : 4987482p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9008
-------------------------------------   ---- 
End-of-path arrival time (ps)           9008
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock            datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0       datapathcell1   2730   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/ff0i      datapathcell2      0   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f0_comb   datapathcell2   2960   5690  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_4  macrocell11     3318   9008  4987482  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0        macrocell11                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0
Path End       : \Temp_Sensor:bTMP05Intf_1:stop_reg\/main_3
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0
Path slack     : 4987506p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/clock            datapathcell1              0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\/ff0      datapathcell1   2730   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/ff0i     datapathcell2      0   2730  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\/f0_comb  datapathcell2   2960   5690  4983840  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/main_3        macrocell12     3294   8984  4987506  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_7
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_0
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0
Path slack     : 4988964p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7526
-------------------------------------   ---- 
End-of-path arrival time (ps)           7526
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_7  controlcell1   2580   2580  4988964  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_0      macrocell11    4946   7526  4988964  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0        macrocell11                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_7
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_2
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0
Path slack     : 4988982p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_7  controlcell1   2580   2580  4988964  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_2          macrocell5     4928   7508  4988982  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_7
Path End       : \Temp_Sensor:bTMP05Intf_1:stop_reg\/main_0
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0
Path slack     : 4989633p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6857
-------------------------------------   ---- 
End-of-path arrival time (ps)           6857
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_7  controlcell1   2580   2580  4988964  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/main_0             macrocell12    4277   6857  4989633  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/main_2
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0
Path slack     : 4990000p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q       macrocell5    1250   1250  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/main_2  macrocell4    5240   6490  4990000  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0            macrocell4                 0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_4
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0
Path slack     : 4990000p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q       macrocell5    1250   1250  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_4  macrocell5    5240   6490  4990000  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_7
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_0
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0
Path slack     : 4990185p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_7  controlcell1   2580   2580  4988964  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_0      macrocell10    3725   6305  4990185  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0        macrocell10                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:stop_reg\/main_2
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0
Path slack     : 4990957p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q    macrocell5    1250   1250  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/main_2  macrocell12   4283   5533  4990957  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_2
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_1
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0
Path slack     : 4991014p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_2  controlcell1   2580   2580  4991014  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_1      macrocell10    2896   5476  4991014  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0        macrocell10                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_1
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_1
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0
Path slack     : 4991021p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_1  controlcell1   2580   2580  4991021  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_1      macrocell11    2889   5469  4991021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0        macrocell11                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_3
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0
Path slack     : 4991496p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q           macrocell5    1250   1250  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_3  macrocell10   3744   4994  4991496  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0        macrocell10                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_3
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0
Path slack     : 4991505p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/q           macrocell5    1250   1250  4979228  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_3  macrocell11   3735   4985  4991505  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0        macrocell11                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_0
Path End       : \Temp_Sensor:bTMP05Intf_1:start_pulse_1\/main_0
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:start_pulse_1\/clock_0
Path slack     : 4991584p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\/control_0  controlcell1   2580   2580  4991584  RISE       1
\Temp_Sensor:bTMP05Intf_1:start_pulse_1\/main_0        macrocell7     2326   4906  4991584  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:start_pulse_1\/clock_0          macrocell7                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_2
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0
Path slack     : 4991592p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0            macrocell4                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q           macrocell4    1250   1250  4980285  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_2  macrocell11   3648   4898  4991592  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0        macrocell11                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_2
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0
Path slack     : 4991598p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0            macrocell4                 0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q           macrocell4    1250   1250  4980285  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_2  macrocell10   3642   4892  4991598  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0        macrocell10                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/main_1
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0
Path slack     : 4991603p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0            macrocell4                 0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q       macrocell4    1250   1250  4980285  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/main_1  macrocell4    3637   4887  4991603  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0            macrocell4                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_3
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0
Path slack     : 4991603p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0            macrocell4                 0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q       macrocell4    1250   1250  4980285  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_3  macrocell5    3637   4887  4991603  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:stop_reg\/main_1
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0
Path slack     : 4991608p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0            macrocell4                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/q    macrocell4    1250   1250  4980285  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/main_1  macrocell12   3632   4882  4991608  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_265/q
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_1
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0
Path slack     : 4991710p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_265/clock_0                                           macrocell9                 0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_265/q                                      macrocell9    1250   1250  4991710  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_1  macrocell5    3530   4780  4991710  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:stop_reg\/main_5
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0
Path slack     : 4991804p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0        macrocell11                0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/q  macrocell11   1250   1250  4991804  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/main_5    macrocell12   3436   4686  4991804  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_8
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0
Path slack     : 4991807p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0        macrocell11                0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/q   macrocell11   1250   1250  4991804  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_8  macrocell5    3433   4683  4991807  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_6
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0
Path slack     : 4991912p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0        macrocell11                0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/q       macrocell11   1250   1250  4991804  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_6  macrocell10   3328   4578  4991912  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0        macrocell10                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_6
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0
Path slack     : 4991925p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0        macrocell11                0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/q       macrocell11   1250   1250  4991804  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_6  macrocell11   3315   4565  4991925  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0        macrocell11                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_5
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0
Path slack     : 4991930p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0        macrocell10                0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/q       macrocell10   1250   1250  4991930  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/main_5  macrocell10   3310   4560  4991930  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0        macrocell10                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_5
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0
Path slack     : 4991931p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0        macrocell10                0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/q       macrocell10   1250   1250  4991930  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/main_5  macrocell11   3309   4559  4991931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_0\/clock_0        macrocell11                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:stop_reg\/main_4
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0
Path slack     : 4991932p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0        macrocell10                0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/q  macrocell10   1250   1250  4991930  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/main_4    macrocell12   3308   4558  4991932  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:capture_count_1\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_7
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0
Path slack     : 4992203p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4287
-------------------------------------   ---- 
End-of-path arrival time (ps)           4287
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/clock_0        macrocell10                0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:capture_count_1\/q   macrocell10   1250   1250  4991930  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_7  macrocell5    3037   4287  4992203  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:sensor_reg\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/main_4
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0
Path slack     : 4992352p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:sensor_reg\/clock_0             macrocell6                 0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:sensor_reg\/q        macrocell6    1250   1250  4988321  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/main_4  macrocell4    2888   4138  4992352  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_1\/clock_0            macrocell4                 0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:sensor_reg\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_6
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0
Path slack     : 4992352p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:sensor_reg\/clock_0             macrocell6                 0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:sensor_reg\/q        macrocell6    1250   1250  4988321  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/main_6  macrocell5    2888   4138  4992352  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:pwm_state_0\/clock_0            macrocell5                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:start_pulse_2\/q
Path End       : Net_265/main_1
Capture Clock  : Net_265/clock_0
Path slack     : 4992930p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:start_pulse_2\/clock_0          macrocell8                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:start_pulse_2\/q  macrocell8    1250   1250  4992930  RISE       1
Net_265/main_1                              macrocell9    2310   3560  4992930  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_265/clock_0                                           macrocell9                 0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:start_pulse_1\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:start_pulse_2\/main_0
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:start_pulse_2\/clock_0
Path slack     : 4992940p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:start_pulse_1\/clock_0          macrocell7                 0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:start_pulse_1\/q       macrocell7    1250   1250  4992940  RISE       1
\Temp_Sensor:bTMP05Intf_1:start_pulse_2\/main_0  macrocell8    2300   3550  4992940  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:start_pulse_2\/clock_0          macrocell8                 0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:start_pulse_1\/q
Path End       : Net_265/main_0
Capture Clock  : Net_265/clock_0
Path slack     : 4992940p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:start_pulse_1\/clock_0          macrocell7                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:start_pulse_1\/q  macrocell7    1250   1250  4992940  RISE       1
Net_265/main_0                              macrocell9    2300   3550  4992940  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_265/clock_0                                           macrocell9                 0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Temp_Sensor:bTMP05Intf_1:stop_reg\/q
Path End       : \Temp_Sensor:bTMP05Intf_1:stop_reg\/main_6
Capture Clock  : \Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0
Path slack     : 4993007p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_Temp:R#1 vs. Clock_Temp:R#2)   5000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0               macrocell12                0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Temp_Sensor:bTMP05Intf_1:stop_reg\/q       macrocell12   1250   1250  4989341  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/main_6  macrocell12   2233   3483  4993007  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Temp_Sensor:bTMP05Intf_1:stop_reg\/clock_0               macrocell12                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

