Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Dec 23 22:55:14 2022
| Host         : moderna.ucsd.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         3           
TIMING-6   Critical Warning  No common primary clock between related clocks             4           
TIMING-7   Critical Warning  No common node between related clocks                      4           
TIMING-17  Critical Warning  Non-clocked sequential cell                                1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  3           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
LUTAR-1    Warning           LUT drives async reset alert                               1           
TIMING-16  Warning           Large setup violation                                      472         
TIMING-18  Warning           Missing input or output delay                              52          
XDCH-1     Warning           Hold option missing in multicycle path constraint          2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (18)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: uut_adc/adc_done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 2 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.465    -1712.539                    472                 3785        0.050        0.000                      0                 3785        1.845        0.000                       0                  1724  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_300M_inst/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_2_1      {0.000 2.000}        4.000           250.000         
  clkfbout_clk_wiz_2_1      {0.000 5.000}        10.000          100.000         
clk_adc_inst/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1        {0.000 8.333}        16.667          60.000          
  clkfbout_clk_wiz_1        {0.000 25.000}       50.000          20.000          
clk_dac_inst/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0        {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0        {0.000 5.000}        10.000          100.000         
okUH0                       {0.000 4.960}        9.920           100.806         
  mmcm0_clk0                {1.488 6.448}        9.920           100.806         
    dnaclkdiv32             {1.488 160.208}      317.440         3.150           
  mmcm0_clkfb               {0.000 4.960}        9.920           100.806         
sys_clk                     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_300M_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_2_1                                                                                                                                                        1.845        0.000                       0                     2  
  clkfbout_clk_wiz_2_1                                                                                                                                                        7.845        0.000                       0                     3  
clk_adc_inst/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1              7.485        0.000                      0                  191        0.132        0.000                      0                  191        7.833        0.000                       0                   138  
  clkfbout_clk_wiz_1                                                                                                                                                         47.845        0.000                       0                     3  
clk_dac_inst/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              1.443        0.000                      0                  510        0.264        0.000                      0                  510        4.500        0.000                       0                   187  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  
okUH0                                                                                                                                                                         2.960        0.000                       0                     1  
  mmcm0_clk0                      0.009        0.000                      0                 2897        0.081        0.000                      0                 2897        3.710        0.000                       0                  1380  
    dnaclkdiv32                                                                                                                                                             307.440        0.000                       0                     1  
  mmcm0_clkfb                                                                                                                                                                 7.765        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0          clk_out1_clk_wiz_1       -6.465     -388.965                     92                   92        0.065        0.000                      0                   92  
mmcm0_clk0          clk_out1_clk_wiz_0       -5.534    -1166.438                    350                  350        0.050        0.000                      0                  350  
mmcm0_clk0          okUH0                     4.805        0.000                      0                   34        0.858        0.000                      0                   34  
clk_out1_clk_wiz_1  mmcm0_clk0               -5.382     -132.142                     25                   25        1.292        0.000                      0                   25  
clk_out1_clk_wiz_0  mmcm0_clk0               -5.031      -24.994                      5                    5        1.574        0.000                      0                    5  
okUH0               mmcm0_clk0                0.042        0.000                      0                   36        1.360        0.000                      0                   36  
dnaclkdiv32         mmcm0_clk0                2.717        0.000                      0                    1        3.293        0.000                      0                    1  
mmcm0_clk0          dnaclkdiv32               2.505        0.000                      0                    2        0.280        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0               5.795        0.000                      0                   60        0.702        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        mmcm0_clk0                  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_1                          
(none)                clk_out1_clk_wiz_2_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_1                          
(none)                clkfbout_clk_wiz_2_1                        
(none)                mmcm0_clk0                                  
(none)                mmcm0_clkfb                                 
(none)                                      clk_out1_clk_wiz_1    
(none)                                      mmcm0_clk0            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_300M_inst/inst/clk_in1
  To Clock:  clk_300M_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_300M_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_300M_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_300M_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_300M_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_300M_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_300M_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_300M_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_300M_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2_1
  To Clock:  clk_out1_clk_wiz_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_300M_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4    clk_300M_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1  clk_300M_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y1  clk_300M_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2_1
  To Clock:  clkfbout_clk_wiz_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_300M_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_300M_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_300M_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_300M_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_300M_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_300M_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_adc_inst/inst/clk_in1
  To Clock:  clk_adc_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_adc_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_adc_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_adc_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_adc_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_adc_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_adc_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_adc_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_adc_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        7.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.485ns  (required time - arrival time)
  Source:                 uut_adc/adc_data_len_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uut_adc/temp_adc_bit_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 1.532ns (17.432%)  route 7.257ns (82.568%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 18.393 - 16.667 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847     1.847    uut_adc/CLK
    SLICE_X0Y137         FDRE                                         r  uut_adc/adc_data_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     2.303 r  uut_adc/adc_data_len_reg[4]/Q
                         net (fo=5, routed)           1.361     3.664    uut_adc/adc_data_len_reg_n_0_[4]
    SLICE_X4Y137         LUT4 (Prop_lut4_I2_O)        0.150     3.814 r  uut_adc/adc_data_len[7]_i_7/O
                         net (fo=1, routed)           0.577     4.391    uut_adc/adc_data_len[7]_i_7_n_0
    SLICE_X5Y138         LUT4 (Prop_lut4_I0_O)        0.352     4.743 r  uut_adc/adc_data_len[7]_i_5/O
                         net (fo=13, routed)          0.478     5.221    uut_adc/temp_adc_csb229_in
    SLICE_X5Y138         LUT6 (Prop_lut6_I5_O)        0.326     5.547 r  uut_adc/adc_done_i_3/O
                         net (fo=2, routed)           1.478     7.025    uut_adc/adc_done_i_3_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.149 r  uut_adc/temp_adc_bit_i_4/O
                         net (fo=2, routed)           1.400     8.549    uut_adc/p_16_in
    SLICE_X3Y136         LUT5 (Prop_lut5_I4_O)        0.124     8.673 r  uut_adc/temp_adc_bit_i_1/O
                         net (fo=1, routed)           1.963    10.636    uut_adc/temp_adc_bit3_out
    SLICE_X5Y136         FDRE                                         r  uut_adc/temp_adc_bit_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624    18.291    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    14.853 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.576    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.726    18.393    uut_adc/CLK
    SLICE_X5Y136         FDRE                                         r  uut_adc/temp_adc_bit_reg/C
                         clock pessimism              0.080    18.473    
                         clock uncertainty           -0.147    18.326    
    SLICE_X5Y136         FDRE (Setup_fdre_C_CE)      -0.205    18.121    uut_adc/temp_adc_bit_reg
  -------------------------------------------------------------------
                         required time                         18.121    
                         arrival time                         -10.636    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.867ns  (required time - arrival time)
  Source:                 uut_adc/adc_data_len_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uut_adc/adc_data_len_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 1.408ns (17.206%)  route 6.775ns (82.794%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 18.394 - 16.667 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847     1.847    uut_adc/CLK
    SLICE_X0Y137         FDRE                                         r  uut_adc/adc_data_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     2.303 f  uut_adc/adc_data_len_reg[4]/Q
                         net (fo=5, routed)           1.361     3.664    uut_adc/adc_data_len_reg_n_0_[4]
    SLICE_X4Y137         LUT4 (Prop_lut4_I2_O)        0.150     3.814 f  uut_adc/adc_data_len[7]_i_7/O
                         net (fo=1, routed)           0.577     4.391    uut_adc/adc_data_len[7]_i_7_n_0
    SLICE_X5Y138         LUT4 (Prop_lut4_I0_O)        0.352     4.743 f  uut_adc/adc_data_len[7]_i_5/O
                         net (fo=13, routed)          0.884     5.627    uut_adc/temp_adc_csb229_in
    SLICE_X3Y137         LUT5 (Prop_lut5_I0_O)        0.326     5.953 r  uut_adc/adc_data_len[7]_i_4/O
                         net (fo=3, routed)           1.892     7.845    uut_adc/adc_data_len[7]_i_4_n_0
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.124     7.969 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           2.061    10.031    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X4Y137         FDRE                                         r  uut_adc/adc_data_len_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624    18.291    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    14.853 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.576    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727    18.394    uut_adc/CLK
    SLICE_X4Y137         FDRE                                         r  uut_adc/adc_data_len_reg[0]/C
                         clock pessimism              0.080    18.474    
                         clock uncertainty           -0.147    18.327    
    SLICE_X4Y137         FDRE (Setup_fdre_C_R)       -0.429    17.898    uut_adc/adc_data_len_reg[0]
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  7.867    

Slack (MET) :             7.867ns  (required time - arrival time)
  Source:                 uut_adc/adc_data_len_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uut_adc/adc_data_len_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 1.408ns (17.206%)  route 6.775ns (82.794%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 18.394 - 16.667 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847     1.847    uut_adc/CLK
    SLICE_X0Y137         FDRE                                         r  uut_adc/adc_data_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     2.303 f  uut_adc/adc_data_len_reg[4]/Q
                         net (fo=5, routed)           1.361     3.664    uut_adc/adc_data_len_reg_n_0_[4]
    SLICE_X4Y137         LUT4 (Prop_lut4_I2_O)        0.150     3.814 f  uut_adc/adc_data_len[7]_i_7/O
                         net (fo=1, routed)           0.577     4.391    uut_adc/adc_data_len[7]_i_7_n_0
    SLICE_X5Y138         LUT4 (Prop_lut4_I0_O)        0.352     4.743 f  uut_adc/adc_data_len[7]_i_5/O
                         net (fo=13, routed)          0.884     5.627    uut_adc/temp_adc_csb229_in
    SLICE_X3Y137         LUT5 (Prop_lut5_I0_O)        0.326     5.953 r  uut_adc/adc_data_len[7]_i_4/O
                         net (fo=3, routed)           1.892     7.845    uut_adc/adc_data_len[7]_i_4_n_0
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.124     7.969 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           2.061    10.031    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X4Y137         FDRE                                         r  uut_adc/adc_data_len_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624    18.291    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    14.853 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.576    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727    18.394    uut_adc/CLK
    SLICE_X4Y137         FDRE                                         r  uut_adc/adc_data_len_reg[5]/C
                         clock pessimism              0.080    18.474    
                         clock uncertainty           -0.147    18.327    
    SLICE_X4Y137         FDRE (Setup_fdre_C_R)       -0.429    17.898    uut_adc/adc_data_len_reg[5]
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  7.867    

Slack (MET) :             7.867ns  (required time - arrival time)
  Source:                 uut_adc/adc_data_len_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uut_adc/adc_data_len_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 1.408ns (17.206%)  route 6.775ns (82.794%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 18.394 - 16.667 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847     1.847    uut_adc/CLK
    SLICE_X0Y137         FDRE                                         r  uut_adc/adc_data_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     2.303 f  uut_adc/adc_data_len_reg[4]/Q
                         net (fo=5, routed)           1.361     3.664    uut_adc/adc_data_len_reg_n_0_[4]
    SLICE_X4Y137         LUT4 (Prop_lut4_I2_O)        0.150     3.814 f  uut_adc/adc_data_len[7]_i_7/O
                         net (fo=1, routed)           0.577     4.391    uut_adc/adc_data_len[7]_i_7_n_0
    SLICE_X5Y138         LUT4 (Prop_lut4_I0_O)        0.352     4.743 f  uut_adc/adc_data_len[7]_i_5/O
                         net (fo=13, routed)          0.884     5.627    uut_adc/temp_adc_csb229_in
    SLICE_X3Y137         LUT5 (Prop_lut5_I0_O)        0.326     5.953 r  uut_adc/adc_data_len[7]_i_4/O
                         net (fo=3, routed)           1.892     7.845    uut_adc/adc_data_len[7]_i_4_n_0
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.124     7.969 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           2.061    10.031    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X4Y137         FDRE                                         r  uut_adc/adc_data_len_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624    18.291    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    14.853 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.576    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727    18.394    uut_adc/CLK
    SLICE_X4Y137         FDRE                                         r  uut_adc/adc_data_len_reg[6]/C
                         clock pessimism              0.080    18.474    
                         clock uncertainty           -0.147    18.327    
    SLICE_X4Y137         FDRE (Setup_fdre_C_R)       -0.429    17.898    uut_adc/adc_data_len_reg[6]
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  7.867    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 uut_adc/adc_data_len_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uut_adc/adc_data_len_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.179ns  (logic 1.408ns (17.215%)  route 6.771ns (82.785%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 18.394 - 16.667 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847     1.847    uut_adc/CLK
    SLICE_X0Y137         FDRE                                         r  uut_adc/adc_data_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     2.303 f  uut_adc/adc_data_len_reg[4]/Q
                         net (fo=5, routed)           1.361     3.664    uut_adc/adc_data_len_reg_n_0_[4]
    SLICE_X4Y137         LUT4 (Prop_lut4_I2_O)        0.150     3.814 f  uut_adc/adc_data_len[7]_i_7/O
                         net (fo=1, routed)           0.577     4.391    uut_adc/adc_data_len[7]_i_7_n_0
    SLICE_X5Y138         LUT4 (Prop_lut4_I0_O)        0.352     4.743 f  uut_adc/adc_data_len[7]_i_5/O
                         net (fo=13, routed)          0.884     5.627    uut_adc/temp_adc_csb229_in
    SLICE_X3Y137         LUT5 (Prop_lut5_I0_O)        0.326     5.953 r  uut_adc/adc_data_len[7]_i_4/O
                         net (fo=3, routed)           1.892     7.845    uut_adc/adc_data_len[7]_i_4_n_0
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.124     7.969 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           2.057    10.026    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624    18.291    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    14.853 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.576    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727    18.394    uut_adc/CLK
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[1]/C
                         clock pessimism              0.080    18.474    
                         clock uncertainty           -0.147    18.327    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429    17.898    uut_adc/adc_data_len_reg[1]
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 uut_adc/adc_data_len_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uut_adc/adc_data_len_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.179ns  (logic 1.408ns (17.215%)  route 6.771ns (82.785%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 18.394 - 16.667 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847     1.847    uut_adc/CLK
    SLICE_X0Y137         FDRE                                         r  uut_adc/adc_data_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     2.303 f  uut_adc/adc_data_len_reg[4]/Q
                         net (fo=5, routed)           1.361     3.664    uut_adc/adc_data_len_reg_n_0_[4]
    SLICE_X4Y137         LUT4 (Prop_lut4_I2_O)        0.150     3.814 f  uut_adc/adc_data_len[7]_i_7/O
                         net (fo=1, routed)           0.577     4.391    uut_adc/adc_data_len[7]_i_7_n_0
    SLICE_X5Y138         LUT4 (Prop_lut4_I0_O)        0.352     4.743 f  uut_adc/adc_data_len[7]_i_5/O
                         net (fo=13, routed)          0.884     5.627    uut_adc/temp_adc_csb229_in
    SLICE_X3Y137         LUT5 (Prop_lut5_I0_O)        0.326     5.953 r  uut_adc/adc_data_len[7]_i_4/O
                         net (fo=3, routed)           1.892     7.845    uut_adc/adc_data_len[7]_i_4_n_0
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.124     7.969 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           2.057    10.026    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624    18.291    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    14.853 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.576    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727    18.394    uut_adc/CLK
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[2]/C
                         clock pessimism              0.080    18.474    
                         clock uncertainty           -0.147    18.327    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429    17.898    uut_adc/adc_data_len_reg[2]
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 uut_adc/adc_data_len_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uut_adc/adc_data_len_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.179ns  (logic 1.408ns (17.215%)  route 6.771ns (82.785%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 18.394 - 16.667 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847     1.847    uut_adc/CLK
    SLICE_X0Y137         FDRE                                         r  uut_adc/adc_data_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     2.303 f  uut_adc/adc_data_len_reg[4]/Q
                         net (fo=5, routed)           1.361     3.664    uut_adc/adc_data_len_reg_n_0_[4]
    SLICE_X4Y137         LUT4 (Prop_lut4_I2_O)        0.150     3.814 f  uut_adc/adc_data_len[7]_i_7/O
                         net (fo=1, routed)           0.577     4.391    uut_adc/adc_data_len[7]_i_7_n_0
    SLICE_X5Y138         LUT4 (Prop_lut4_I0_O)        0.352     4.743 f  uut_adc/adc_data_len[7]_i_5/O
                         net (fo=13, routed)          0.884     5.627    uut_adc/temp_adc_csb229_in
    SLICE_X3Y137         LUT5 (Prop_lut5_I0_O)        0.326     5.953 r  uut_adc/adc_data_len[7]_i_4/O
                         net (fo=3, routed)           1.892     7.845    uut_adc/adc_data_len[7]_i_4_n_0
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.124     7.969 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           2.057    10.026    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624    18.291    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    14.853 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.576    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727    18.394    uut_adc/CLK
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[7]/C
                         clock pessimism              0.080    18.474    
                         clock uncertainty           -0.147    18.327    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429    17.898    uut_adc/adc_data_len_reg[7]
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             8.044ns  (required time - arrival time)
  Source:                 uut_adc/adc_data_len_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uut_adc/adc_dout_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.408ns (17.078%)  route 6.837ns (82.922%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 18.394 - 16.667 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847     1.847    uut_adc/CLK
    SLICE_X0Y137         FDRE                                         r  uut_adc/adc_data_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     2.303 r  uut_adc/adc_data_len_reg[4]/Q
                         net (fo=5, routed)           1.361     3.664    uut_adc/adc_data_len_reg_n_0_[4]
    SLICE_X4Y137         LUT4 (Prop_lut4_I2_O)        0.150     3.814 r  uut_adc/adc_data_len[7]_i_7/O
                         net (fo=1, routed)           0.577     4.391    uut_adc/adc_data_len[7]_i_7_n_0
    SLICE_X5Y138         LUT4 (Prop_lut4_I0_O)        0.352     4.743 r  uut_adc/adc_data_len[7]_i_5/O
                         net (fo=13, routed)          1.217     5.960    uut_adc/temp_adc_csb229_in
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.326     6.286 r  uut_adc/adc_dout[23]_i_4/O
                         net (fo=2, routed)           1.631     7.917    uut_adc/adc_dl
    SLICE_X3Y135         LUT6 (Prop_lut6_I2_O)        0.124     8.041 r  uut_adc/adc_dout[23]_i_1/O
                         net (fo=24, routed)          2.051    10.092    uut_adc/adc_dout[23]_i_1_n_0
    SLICE_X3Y136         FDRE                                         r  uut_adc/adc_dout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624    18.291    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    14.853 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.576    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727    18.394    uut_adc/CLK
    SLICE_X3Y136         FDRE                                         r  uut_adc/adc_dout_reg[10]/C
                         clock pessimism              0.094    18.488    
                         clock uncertainty           -0.147    18.341    
    SLICE_X3Y136         FDRE (Setup_fdre_C_CE)      -0.205    18.136    uut_adc/adc_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         18.136    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  8.044    

Slack (MET) :             8.044ns  (required time - arrival time)
  Source:                 uut_adc/adc_data_len_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uut_adc/adc_dout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.408ns (17.078%)  route 6.837ns (82.922%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 18.394 - 16.667 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847     1.847    uut_adc/CLK
    SLICE_X0Y137         FDRE                                         r  uut_adc/adc_data_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     2.303 r  uut_adc/adc_data_len_reg[4]/Q
                         net (fo=5, routed)           1.361     3.664    uut_adc/adc_data_len_reg_n_0_[4]
    SLICE_X4Y137         LUT4 (Prop_lut4_I2_O)        0.150     3.814 r  uut_adc/adc_data_len[7]_i_7/O
                         net (fo=1, routed)           0.577     4.391    uut_adc/adc_data_len[7]_i_7_n_0
    SLICE_X5Y138         LUT4 (Prop_lut4_I0_O)        0.352     4.743 r  uut_adc/adc_data_len[7]_i_5/O
                         net (fo=13, routed)          1.217     5.960    uut_adc/temp_adc_csb229_in
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.326     6.286 r  uut_adc/adc_dout[23]_i_4/O
                         net (fo=2, routed)           1.631     7.917    uut_adc/adc_dl
    SLICE_X3Y135         LUT6 (Prop_lut6_I2_O)        0.124     8.041 r  uut_adc/adc_dout[23]_i_1/O
                         net (fo=24, routed)          2.051    10.092    uut_adc/adc_dout[23]_i_1_n_0
    SLICE_X3Y136         FDRE                                         r  uut_adc/adc_dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624    18.291    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    14.853 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.576    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727    18.394    uut_adc/CLK
    SLICE_X3Y136         FDRE                                         r  uut_adc/adc_dout_reg[1]/C
                         clock pessimism              0.094    18.488    
                         clock uncertainty           -0.147    18.341    
    SLICE_X3Y136         FDRE (Setup_fdre_C_CE)      -0.205    18.136    uut_adc/adc_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.136    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  8.044    

Slack (MET) :             8.044ns  (required time - arrival time)
  Source:                 uut_adc/adc_data_len_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            uut_adc/adc_dout_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.408ns (17.078%)  route 6.837ns (82.922%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 18.394 - 16.667 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847     1.847    uut_adc/CLK
    SLICE_X0Y137         FDRE                                         r  uut_adc/adc_data_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     2.303 r  uut_adc/adc_data_len_reg[4]/Q
                         net (fo=5, routed)           1.361     3.664    uut_adc/adc_data_len_reg_n_0_[4]
    SLICE_X4Y137         LUT4 (Prop_lut4_I2_O)        0.150     3.814 r  uut_adc/adc_data_len[7]_i_7/O
                         net (fo=1, routed)           0.577     4.391    uut_adc/adc_data_len[7]_i_7_n_0
    SLICE_X5Y138         LUT4 (Prop_lut4_I0_O)        0.352     4.743 r  uut_adc/adc_data_len[7]_i_5/O
                         net (fo=13, routed)          1.217     5.960    uut_adc/temp_adc_csb229_in
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.326     6.286 r  uut_adc/adc_dout[23]_i_4/O
                         net (fo=2, routed)           1.631     7.917    uut_adc/adc_dl
    SLICE_X3Y135         LUT6 (Prop_lut6_I2_O)        0.124     8.041 r  uut_adc/adc_dout[23]_i_1/O
                         net (fo=24, routed)          2.051    10.092    uut_adc/adc_dout[23]_i_1_n_0
    SLICE_X3Y136         FDRE                                         r  uut_adc/adc_dout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624    18.291    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    14.853 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.576    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727    18.394    uut_adc/CLK
    SLICE_X3Y136         FDRE                                         r  uut_adc/adc_dout_reg[2]/C
                         clock pessimism              0.094    18.488    
                         clock uncertainty           -0.147    18.341    
    SLICE_X3Y136         FDRE (Setup_fdre_C_CE)      -0.205    18.136    uut_adc/adc_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.136    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  8.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.622     0.622    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y138        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y138        FDRE (Prop_fdre_C_Q)         0.141     0.763 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/Q
                         net (fo=3, routed)           0.067     0.830    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[6]
    SLICE_X21Y138        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.894     0.894    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y138        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.272     0.622    
    SLICE_X21Y138        FDRE (Hold_fdre_C_D)         0.076     0.698    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.621     0.621    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y137        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y137        FDRE (Prop_fdre_C_Q)         0.141     0.762 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.079     0.841    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[3]
    SLICE_X21Y137        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.892     0.892    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y137        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.271     0.621    
    SLICE_X21Y137        FDRE (Hold_fdre_C_D)         0.078     0.699    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.621     0.621    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y137        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y137        FDRE (Prop_fdre_C_Q)         0.141     0.762 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           0.079     0.841    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[2]
    SLICE_X21Y137        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.892     0.892    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y137        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.271     0.621    
    SLICE_X21Y137        FDRE (Hold_fdre_C_D)         0.076     0.697    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.621     0.621    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y137        FDSE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y137        FDSE (Prop_fdse_C_Q)         0.141     0.762 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           0.079     0.841    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[0]
    SLICE_X21Y137        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.892     0.892    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y137        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.271     0.621    
    SLICE_X21Y137        FDRE (Hold_fdre_C_D)         0.075     0.696    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.622     0.622    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y138        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y138        FDRE (Prop_fdre_C_Q)         0.141     0.763 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=3, routed)           0.079     0.842    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[5]
    SLICE_X21Y138        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.894     0.894    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y138        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.272     0.622    
    SLICE_X21Y138        FDRE (Hold_fdre_C_D)         0.071     0.693    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.621     0.621    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y137        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y137        FDRE (Prop_fdre_C_Q)         0.141     0.762 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=3, routed)           0.079     0.841    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[1]
    SLICE_X21Y137        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.892     0.892    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y137        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.271     0.621    
    SLICE_X21Y137        FDRE (Hold_fdre_C_D)         0.071     0.692    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.848%)  route 0.136ns (49.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.622     0.622    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y138        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y138        FDRE (Prop_fdre_C_Q)         0.141     0.763 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.136     0.899    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[4]
    SLICE_X22Y137        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.892     0.892    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y137        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.234     0.658    
    SLICE_X22Y137        FDRE (Hold_fdre_C_D)         0.059     0.717    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.623     0.623    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y140        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y140        FDRE (Prop_fdre_C_Q)         0.141     0.764 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]/Q
                         net (fo=3, routed)           0.139     0.903    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[12]
    SLICE_X21Y139        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.894     0.894    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y139        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[12]/C
                         clock pessimism             -0.256     0.638    
    SLICE_X21Y139        FDRE (Hold_fdre_C_D)         0.076     0.714    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.622     0.622    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y139        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y139        FDRE (Prop_fdre_C_Q)         0.141     0.763 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/Q
                         net (fo=3, routed)           0.130     0.893    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[9]
    SLICE_X21Y139        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.894     0.894    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y139        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                         clock pessimism             -0.272     0.622    
    SLICE_X21Y139        FDRE (Hold_fdre_C_D)         0.078     0.700    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.858%)  route 0.136ns (49.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.622     0.622    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y139        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y139        FDRE (Prop_fdre_C_Q)         0.141     0.763 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[10]/Q
                         net (fo=3, routed)           0.136     0.899    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[10]
    SLICE_X21Y139        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.894     0.894    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y139        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.272     0.622    
    SLICE_X21Y139        FDRE (Hold_fdre_C_D)         0.075     0.697    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y2    clk_adc_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X16Y143    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X16Y145    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X16Y145    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X16Y146    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X16Y146    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X16Y143    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X16Y143    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X16Y143    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y143    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y143    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y145    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y145    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y145    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y145    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y146    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y146    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y146    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y146    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y143    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y143    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y145    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y145    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y145    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y145    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y146    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y146    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y146    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X16Y146    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_adc_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    clk_adc_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_adc_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_adc_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_adc_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_adc_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_dac_inst/inst/clk_in1
  To Clock:  clk_dac_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dac_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_dac_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_dac_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_dac_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_dac_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_dac_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_dac_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_dac_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 uut_dac1/data_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac1/sdi_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 1.247ns (15.043%)  route 7.043ns (84.957%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.759     1.759    uut_dac1/clk_out1
    SLICE_X18Y130        FDRE                                         r  uut_dac1/data_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y130        FDRE (Prop_fdre_C_Q)         0.518     2.277 r  uut_dac1/data_len_reg[1]/Q
                         net (fo=16, routed)          1.803     4.080    uut_dac1/data_len_reg[1]
    SLICE_X17Y136        LUT4 (Prop_lut4_I0_O)        0.154     4.234 f  uut_dac1/syncb_i_5/O
                         net (fo=1, routed)           0.741     4.976    uut_dac1/syncb_i_5_n_0
    SLICE_X19Y134        LUT6 (Prop_lut6_I2_O)        0.327     5.303 r  uut_dac1/syncb_i_2/O
                         net (fo=3, routed)           0.686     5.989    uut_dac1/syncb_i_2_n_0
    SLICE_X16Y136        LUT2 (Prop_lut2_I1_O)        0.124     6.113 f  uut_dac1/sdi_i_3/O
                         net (fo=3, routed)           1.519     7.632    uut_dac1/sdi_i_3_n_0
    SLICE_X15Y136        LUT6 (Prop_lut6_I1_O)        0.124     7.756 r  uut_dac1/sdi_i_1/O
                         net (fo=1, routed)           2.293    10.049    uut_dac1/sdi5_out
    SLICE_X16Y136        FDRE                                         r  uut_dac1/sdi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972    11.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     7.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     9.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.647    11.647    uut_dac1/clk_out1
    SLICE_X16Y136        FDRE                                         r  uut_dac1/sdi_reg/C
                         clock pessimism              0.089    11.736    
                         clock uncertainty           -0.075    11.661    
    SLICE_X16Y136        FDRE (Setup_fdre_C_CE)      -0.169    11.492    uut_dac1/sdi_reg
  -------------------------------------------------------------------
                         required time                         11.492    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 uut_dac4/data_len_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac4/sdi_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 1.076ns (13.848%)  route 6.694ns (86.152%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.765     1.765    uut_dac4/clk_out1
    SLICE_X15Y134        FDRE                                         r  uut_dac4/data_len_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y134        FDRE (Prop_fdre_C_Q)         0.456     2.221 r  uut_dac4/data_len_reg[29]/Q
                         net (fo=4, routed)           0.964     3.185    uut_dac4/data_len_reg[29]
    SLICE_X13Y131        LUT2 (Prop_lut2_I1_O)        0.124     3.309 r  uut_dac4/done_i_12__1/O
                         net (fo=1, routed)           0.409     3.718    uut_dac4/done_i_12__1_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I5_O)        0.124     3.842 r  uut_dac4/done_i_7__1/O
                         net (fo=1, routed)           0.653     4.495    uut_dac4/done_i_7__1_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I4_O)        0.124     4.619 r  uut_dac4/done_i_2__1/O
                         net (fo=3, routed)           1.061     5.679    uut_dac4/done_i_2__1_n_0
    SLICE_X8Y136         LUT2 (Prop_lut2_I1_O)        0.124     5.803 f  uut_dac4/sdi_i_3__2/O
                         net (fo=3, routed)           1.677     7.481    uut_dac4/sdi_i_3__2_n_0
    SLICE_X11Y135        LUT6 (Prop_lut6_I1_O)        0.124     7.605 r  uut_dac4/sdi_i_1__2/O
                         net (fo=1, routed)           1.931     9.536    uut_dac4/sdi5_out
    SLICE_X11Y134        FDRE                                         r  uut_dac4/sdi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972    11.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     7.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     9.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.647    11.647    uut_dac4/clk_out1
    SLICE_X11Y134        FDRE                                         r  uut_dac4/sdi_reg/C
                         clock pessimism              0.075    11.722    
                         clock uncertainty           -0.075    11.647    
    SLICE_X11Y134        FDRE (Setup_fdre_C_CE)      -0.205    11.442    uut_dac4/sdi_reg
  -------------------------------------------------------------------
                         required time                         11.442    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 uut_dac5/data_len_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac5/sdi_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 0.952ns (12.846%)  route 6.459ns (87.154%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.753     1.753    uut_dac5/clk_out1
    SLICE_X9Y126         FDRE                                         r  uut_dac5/data_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.456     2.209 r  uut_dac5/data_len_reg[0]/Q
                         net (fo=15, routed)          1.172     3.381    uut_dac5/data_len_reg[0]
    SLICE_X10Y128        LUT4 (Prop_lut4_I1_O)        0.124     3.505 f  uut_dac5/done_i_3__2/O
                         net (fo=1, routed)           0.962     4.468    uut_dac5/done_i_3__2_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I0_O)        0.124     4.592 r  uut_dac5/done_i_2__2/O
                         net (fo=3, routed)           0.784     5.376    uut_dac5/done_i_2__2_n_0
    SLICE_X8Y136         LUT2 (Prop_lut2_I1_O)        0.124     5.500 f  uut_dac5/sdi_i_3__3/O
                         net (fo=3, routed)           1.646     7.146    uut_dac5/sdi_i_3__3_n_0
    SLICE_X13Y132        LUT6 (Prop_lut6_I1_O)        0.124     7.270 r  uut_dac5/sdi_i_1__3/O
                         net (fo=1, routed)           1.895     9.164    uut_dac5/sdi5_out
    SLICE_X13Y135        FDRE                                         r  uut_dac5/sdi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972    11.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     7.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     9.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.648    11.648    uut_dac5/clk_out1
    SLICE_X13Y135        FDRE                                         r  uut_dac5/sdi_reg/C
                         clock pessimism              0.075    11.723    
                         clock uncertainty           -0.075    11.648    
    SLICE_X13Y135        FDRE (Setup_fdre_C_CE)      -0.205    11.443    uut_dac5/sdi_reg
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 uut_dac3/data_len_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac3/sdi_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 1.076ns (14.816%)  route 6.186ns (85.184%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.759     1.759    uut_dac3/clk_out1
    SLICE_X19Y130        FDRE                                         r  uut_dac3/data_len_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y130        FDRE (Prop_fdre_C_Q)         0.456     2.215 r  uut_dac3/data_len_reg[19]/Q
                         net (fo=4, routed)           0.968     3.183    uut_dac3/data_len_reg[19]
    SLICE_X16Y126        LUT2 (Prop_lut2_I1_O)        0.124     3.307 r  uut_dac3/done_i_10__0/O
                         net (fo=1, routed)           0.620     3.927    uut_dac3/done_i_10__0_n_0
    SLICE_X17Y126        LUT6 (Prop_lut6_I5_O)        0.124     4.051 r  uut_dac3/done_i_6__0/O
                         net (fo=1, routed)           0.661     4.712    uut_dac3/done_i_6__0_n_0
    SLICE_X16Y126        LUT6 (Prop_lut6_I3_O)        0.124     4.836 r  uut_dac3/done_i_2__0/O
                         net (fo=3, routed)           1.051     5.887    uut_dac3/done_i_2__0_n_0
    SLICE_X14Y135        LUT2 (Prop_lut2_I1_O)        0.124     6.011 f  uut_dac3/sdi_i_3__1/O
                         net (fo=3, routed)           1.166     7.177    uut_dac3/sdi_i_3__1_n_0
    SLICE_X19Y135        LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  uut_dac3/sdi_i_1__1/O
                         net (fo=1, routed)           1.721     9.022    uut_dac3/sdi5_out
    SLICE_X19Y136        FDRE                                         r  uut_dac3/sdi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972    11.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     7.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     9.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.647    11.647    uut_dac3/clk_out1
    SLICE_X19Y136        FDRE                                         r  uut_dac3/sdi_reg/C
                         clock pessimism              0.089    11.736    
                         clock uncertainty           -0.075    11.661    
    SLICE_X19Y136        FDRE (Setup_fdre_C_CE)      -0.205    11.456    uut_dac3/sdi_reg
  -------------------------------------------------------------------
                         required time                         11.456    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 uut_dac2/data_len_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac2/sdi_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 1.402ns (19.618%)  route 5.745ns (80.382%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.763     1.763    uut_dac2/clk_out1
    SLICE_X16Y133        FDRE                                         r  uut_dac2/data_len_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.518     2.281 f  uut_dac2/data_len_reg[21]/Q
                         net (fo=4, routed)           1.432     3.714    uut_dac2/data_len_reg[21]
    SLICE_X17Y129        LUT2 (Prop_lut2_I0_O)        0.124     3.838 r  uut_dac2/i__carry__1_i_6__0/O
                         net (fo=1, routed)           0.000     3.838    uut_dac2/i__carry__1_i_6__0_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.236 r  uut_dac2/syncb2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.236    uut_dac2/syncb2_inferred__0/i__carry__1_n_0
    SLICE_X17Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 f  uut_dac2/syncb2_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           0.780     5.130    uut_dac2/syncb220_in
    SLICE_X14Y132        LUT5 (Prop_lut5_I0_O)        0.124     5.254 f  uut_dac2/sdi_i_4__0/O
                         net (fo=5, routed)           1.419     6.674    uut_dac2/sdi_i_4__0_n_0
    SLICE_X13Y131        LUT6 (Prop_lut6_I2_O)        0.124     6.798 r  uut_dac2/sdi_i_1__0/O
                         net (fo=1, routed)           2.112     8.910    uut_dac2/sdi5_out
    SLICE_X17Y136        FDRE                                         r  uut_dac2/sdi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972    11.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     7.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     9.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.647    11.647    uut_dac2/clk_out1
    SLICE_X17Y136        FDRE                                         r  uut_dac2/sdi_reg/C
                         clock pessimism              0.089    11.736    
                         clock uncertainty           -0.075    11.661    
    SLICE_X17Y136        FDRE (Setup_fdre_C_CE)      -0.205    11.456    uut_dac2/sdi_reg
  -------------------------------------------------------------------
                         required time                         11.456    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 uut_dac2/data_len_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac2/sdi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 1.577ns (21.356%)  route 5.807ns (78.644%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.757     1.757    uut_dac2/clk_out1
    SLICE_X16Y128        FDRE                                         r  uut_dac2/data_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y128        FDRE (Prop_fdre_C_Q)         0.518     2.275 r  uut_dac2/data_len_reg[0]/Q
                         net (fo=17, routed)          1.696     3.971    uut_dac2/data_len_reg[0]
    SLICE_X11Y134        LUT3 (Prop_lut3_I2_O)        0.152     4.123 r  uut_dac2/sdi_i_14__0/O
                         net (fo=2, routed)           0.505     4.628    uut_dac2/sdi_i_14__0_n_0
    SLICE_X13Y136        MUXF7 (Prop_muxf7_S_O)       0.484     5.112 r  uut_dac2/sdi_reg_i_12__0/O
                         net (fo=1, routed)           1.642     6.754    uut_dac2/sdi_reg_i_12__0_n_0
    SLICE_X15Y136        LUT6 (Prop_lut6_I4_O)        0.299     7.053 r  uut_dac2/sdi_i_7__2/O
                         net (fo=1, routed)           1.964     9.018    uut_dac2/sdi_i_7__2_n_0
    SLICE_X17Y136        LUT6 (Prop_lut6_I2_O)        0.124     9.142 r  uut_dac2/sdi_i_2__0/O
                         net (fo=1, routed)           0.000     9.142    uut_dac2/sdi_i_2__0_n_0
    SLICE_X17Y136        FDRE                                         r  uut_dac2/sdi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972    11.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     7.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     9.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.647    11.647    uut_dac2/clk_out1
    SLICE_X17Y136        FDRE                                         r  uut_dac2/sdi_reg/C
                         clock pessimism              0.089    11.736    
                         clock uncertainty           -0.075    11.661    
    SLICE_X17Y136        FDRE (Setup_fdre_C_D)        0.032    11.693    uut_dac2/sdi_reg
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 uut_dac1/data_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac1/sdi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 1.571ns (21.522%)  route 5.729ns (78.478%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.759     1.759    uut_dac1/clk_out1
    SLICE_X18Y130        FDRE                                         r  uut_dac1/data_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y130        FDRE (Prop_fdre_C_Q)         0.518     2.277 r  uut_dac1/data_len_reg[1]/Q
                         net (fo=16, routed)          1.761     4.038    uut_dac1/data_len_reg[1]
    SLICE_X17Y137        LUT3 (Prop_lut3_I1_O)        0.152     4.190 r  uut_dac1/sdi_i_14/O
                         net (fo=3, routed)           0.768     4.959    uut_dac1/sdi_i_14_n_0
    SLICE_X15Y138        MUXF7 (Prop_muxf7_S_O)       0.478     5.437 r  uut_dac1/sdi_reg_i_13/O
                         net (fo=1, routed)           1.664     7.101    uut_dac1/sdi_reg_i_13_n_0
    SLICE_X16Y136        LUT6 (Prop_lut6_I5_O)        0.299     7.400 r  uut_dac1/sdi_i_7__0/O
                         net (fo=1, routed)           1.535     8.935    uut_dac1/sdi_i_7__0_n_0
    SLICE_X16Y136        LUT6 (Prop_lut6_I2_O)        0.124     9.059 r  uut_dac1/sdi_i_2/O
                         net (fo=1, routed)           0.000     9.059    uut_dac1/sdi0
    SLICE_X16Y136        FDRE                                         r  uut_dac1/sdi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972    11.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     7.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     9.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.647    11.647    uut_dac1/clk_out1
    SLICE_X16Y136        FDRE                                         r  uut_dac1/sdi_reg/C
                         clock pessimism              0.089    11.736    
                         clock uncertainty           -0.075    11.661    
    SLICE_X16Y136        FDRE (Setup_fdre_C_D)        0.077    11.738    uut_dac1/sdi_reg
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 uut_dac4/data_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac4/sdi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 1.523ns (21.664%)  route 5.507ns (78.336%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.755     1.755    uut_dac4/clk_out1
    SLICE_X15Y127        FDRE                                         r  uut_dac4/data_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.456     2.211 r  uut_dac4/data_len_reg[1]/Q
                         net (fo=16, routed)          1.627     3.838    uut_dac4/data_len_reg[1]
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.150     3.988 r  uut_dac4/sdi_i_14__2/O
                         net (fo=3, routed)           0.933     4.921    uut_dac4/sdi_i_14__2_n_0
    SLICE_X10Y133        MUXF7 (Prop_muxf7_S_O)       0.496     5.417 r  uut_dac4/sdi_reg_i_13__2/O
                         net (fo=1, routed)           1.181     6.599    uut_dac4/sdi_reg_i_13__2_n_0
    SLICE_X11Y134        LUT6 (Prop_lut6_I5_O)        0.297     6.896 r  uut_dac4/sdi_i_7__1/O
                         net (fo=1, routed)           1.766     8.661    uut_dac4/sdi_i_7__1_n_0
    SLICE_X11Y134        LUT6 (Prop_lut6_I2_O)        0.124     8.785 r  uut_dac4/sdi_i_2__2/O
                         net (fo=1, routed)           0.000     8.785    uut_dac4/sdi_i_2__2_n_0
    SLICE_X11Y134        FDRE                                         r  uut_dac4/sdi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972    11.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     7.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     9.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.647    11.647    uut_dac4/clk_out1
    SLICE_X11Y134        FDRE                                         r  uut_dac4/sdi_reg/C
                         clock pessimism              0.075    11.722    
                         clock uncertainty           -0.075    11.647    
    SLICE_X11Y134        FDRE (Setup_fdre_C_D)        0.029    11.676    uut_dac4/sdi_reg
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 uut_dac4/data_len_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac4/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 1.076ns (15.358%)  route 5.930ns (84.642%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.765     1.765    uut_dac4/clk_out1
    SLICE_X15Y134        FDRE                                         r  uut_dac4/data_len_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y134        FDRE (Prop_fdre_C_Q)         0.456     2.221 f  uut_dac4/data_len_reg[29]/Q
                         net (fo=4, routed)           0.964     3.185    uut_dac4/data_len_reg[29]
    SLICE_X13Y131        LUT2 (Prop_lut2_I1_O)        0.124     3.309 f  uut_dac4/done_i_12__1/O
                         net (fo=1, routed)           0.409     3.718    uut_dac4/done_i_12__1_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I5_O)        0.124     3.842 f  uut_dac4/done_i_7__1/O
                         net (fo=1, routed)           0.653     4.495    uut_dac4/done_i_7__1_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I4_O)        0.124     4.619 f  uut_dac4/done_i_2__1/O
                         net (fo=3, routed)           1.061     5.679    uut_dac4/done_i_2__1_n_0
    SLICE_X8Y136         LUT2 (Prop_lut2_I1_O)        0.124     5.803 r  uut_dac4/sdi_i_3__2/O
                         net (fo=3, routed)           2.844     8.648    uut_dac4/sdi_i_3__2_n_0
    SLICE_X12Y134        LUT5 (Prop_lut5_I1_O)        0.124     8.772 r  uut_dac4/sclk_i_1__2/O
                         net (fo=1, routed)           0.000     8.772    uut_dac4/sclk_i_1__2_n_0
    SLICE_X12Y134        FDRE                                         r  uut_dac4/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972    11.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     7.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     9.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.647    11.647    uut_dac4/clk_out1
    SLICE_X12Y134        FDRE                                         r  uut_dac4/sclk_reg/C
                         clock pessimism              0.089    11.736    
                         clock uncertainty           -0.075    11.661    
    SLICE_X12Y134        FDRE (Setup_fdre_C_D)        0.081    11.742    uut_dac4/sclk_reg
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 uut_dac5/data_len_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac5/sdi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 1.531ns (22.471%)  route 5.282ns (77.529%))
  Logic Levels:           4  (LUT3=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.753     1.753    uut_dac5/clk_out1
    SLICE_X9Y126         FDRE                                         r  uut_dac5/data_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.456     2.209 r  uut_dac5/data_len_reg[0]/Q
                         net (fo=15, routed)          1.162     3.371    uut_dac5/data_len_reg[0]
    SLICE_X10Y128        LUT3 (Prop_lut3_I2_O)        0.152     3.523 r  uut_dac5/sdi_i_12/O
                         net (fo=3, routed)           1.282     4.806    uut_dac5/sdi_i_12_n_0
    SLICE_X15Y137        MUXF7 (Prop_muxf7_S_O)       0.500     5.306 r  uut_dac5/sdi_reg_i_15/O
                         net (fo=1, routed)           1.714     7.020    uut_dac5/sdi_reg_i_15_n_0
    SLICE_X13Y135        LUT3 (Prop_lut3_I2_O)        0.299     7.319 r  uut_dac5/sdi_i_7/O
                         net (fo=1, routed)           1.124     8.443    uut_dac5/sdi_i_7_n_0
    SLICE_X13Y135        LUT6 (Prop_lut6_I2_O)        0.124     8.567 r  uut_dac5/sdi_i_2__3/O
                         net (fo=1, routed)           0.000     8.567    uut_dac5/sdi_i_2__3_n_0
    SLICE_X13Y135        FDRE                                         r  uut_dac5/sdi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972    11.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     7.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     9.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.648    11.648    uut_dac5/clk_out1
    SLICE_X13Y135        FDRE                                         r  uut_dac5/sdi_reg/C
                         clock pessimism              0.075    11.723    
                         clock uncertainty           -0.075    11.648    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)        0.031    11.679    uut_dac5/sdi_reg
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  3.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uut_dac5/dl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac5/dl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.620     0.620    uut_dac5/clk_out1
    SLICE_X8Y131         FDRE                                         r  uut_dac5/dl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.164     0.784 r  uut_dac5/dl_reg/Q
                         net (fo=3, routed)           0.175     0.959    uut_dac5/dl
    SLICE_X8Y131         LUT6 (Prop_lut6_I0_O)        0.045     1.004 r  uut_dac5/dl_i_1__3/O
                         net (fo=1, routed)           0.000     1.004    uut_dac5/dl_i_1__3_n_0
    SLICE_X8Y131         FDRE                                         r  uut_dac5/dl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.022     1.022    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.890     0.890    uut_dac5/clk_out1
    SLICE_X8Y131         FDRE                                         r  uut_dac5/dl_reg/C
                         clock pessimism             -0.270     0.620    
    SLICE_X8Y131         FDRE (Hold_fdre_C_D)         0.120     0.740    uut_dac5/dl_reg
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 uut_dac3/dl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac3/dl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621     0.621    uut_dac3/clk_out1
    SLICE_X19Y135        FDRE                                         r  uut_dac3/dl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y135        FDRE (Prop_fdre_C_Q)         0.141     0.762 r  uut_dac3/dl_reg/Q
                         net (fo=3, routed)           0.178     0.940    uut_dac3/dl
    SLICE_X19Y135        LUT6 (Prop_lut6_I0_O)        0.045     0.985 r  uut_dac3/dl_i_1__1/O
                         net (fo=1, routed)           0.000     0.985    uut_dac3/dl_i_1__1_n_0
    SLICE_X19Y135        FDRE                                         r  uut_dac3/dl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.022     1.022    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.893     0.893    uut_dac3/clk_out1
    SLICE_X19Y135        FDRE                                         r  uut_dac3/dl_reg/C
                         clock pessimism             -0.272     0.621    
    SLICE_X19Y135        FDRE (Hold_fdre_C_D)         0.091     0.712    uut_dac3/dl_reg
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 uut_dac1/dl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac1/dl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621     0.621    uut_dac1/clk_out1
    SLICE_X17Y135        FDRE                                         r  uut_dac1/dl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_fdre_C_Q)         0.141     0.762 r  uut_dac1/dl_reg/Q
                         net (fo=3, routed)           0.179     0.941    uut_dac1/dl
    SLICE_X17Y135        LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  uut_dac1/dl_i_1/O
                         net (fo=1, routed)           0.000     0.986    uut_dac1/dl_i_1_n_0
    SLICE_X17Y135        FDRE                                         r  uut_dac1/dl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.022     1.022    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.893     0.893    uut_dac1/clk_out1
    SLICE_X17Y135        FDRE                                         r  uut_dac1/dl_reg/C
                         clock pessimism             -0.272     0.621    
    SLICE_X17Y135        FDRE (Hold_fdre_C_D)         0.091     0.712    uut_dac1/dl_reg
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uut_dac1/data_len_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac1/data_len_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621     0.621    uut_dac1/clk_out1
    SLICE_X18Y135        FDRE                                         r  uut_dac1/data_len_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y135        FDRE (Prop_fdre_C_Q)         0.164     0.785 f  uut_dac1/data_len_reg[23]/Q
                         net (fo=4, routed)           0.149     0.934    uut_dac1/data_len_reg[23]
    SLICE_X18Y135        LUT1 (Prop_lut1_I0_O)        0.045     0.979 r  uut_dac1/data_len[20]_i_2/O
                         net (fo=1, routed)           0.000     0.979    uut_dac1/data_len[20]_i_2_n_0
    SLICE_X18Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.043 r  uut_dac1/data_len_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.043    uut_dac1/data_len_reg[20]_i_1_n_4
    SLICE_X18Y135        FDRE                                         r  uut_dac1/data_len_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.022     1.022    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.893     0.893    uut_dac1/clk_out1
    SLICE_X18Y135        FDRE                                         r  uut_dac1/data_len_reg[23]/C
                         clock pessimism             -0.272     0.621    
    SLICE_X18Y135        FDRE (Hold_fdre_C_D)         0.134     0.755    uut_dac1/data_len_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uut_dac1/data_len_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac1/data_len_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.622     0.622    uut_dac1/clk_out1
    SLICE_X18Y137        FDRE                                         r  uut_dac1/data_len_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y137        FDRE (Prop_fdre_C_Q)         0.164     0.786 f  uut_dac1/data_len_reg[31]/Q
                         net (fo=6, routed)           0.149     0.935    uut_dac1/data_len_reg[31]
    SLICE_X18Y137        LUT1 (Prop_lut1_I0_O)        0.045     0.980 r  uut_dac1/data_len[28]_i_2/O
                         net (fo=1, routed)           0.000     0.980    uut_dac1/data_len[28]_i_2_n_0
    SLICE_X18Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.044 r  uut_dac1/data_len_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.044    uut_dac1/data_len_reg[28]_i_1_n_4
    SLICE_X18Y137        FDRE                                         r  uut_dac1/data_len_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.022     1.022    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.894     0.894    uut_dac1/clk_out1
    SLICE_X18Y137        FDRE                                         r  uut_dac1/data_len_reg[31]/C
                         clock pessimism             -0.272     0.622    
    SLICE_X18Y137        FDRE (Hold_fdre_C_D)         0.134     0.756    uut_dac1/data_len_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uut_dac1/data_len_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac1/data_len_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621     0.621    uut_dac1/clk_out1
    SLICE_X18Y136        FDRE                                         r  uut_dac1/data_len_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y136        FDRE (Prop_fdre_C_Q)         0.164     0.785 f  uut_dac1/data_len_reg[27]/Q
                         net (fo=4, routed)           0.149     0.934    uut_dac1/data_len_reg[27]
    SLICE_X18Y136        LUT1 (Prop_lut1_I0_O)        0.045     0.979 r  uut_dac1/data_len[24]_i_2/O
                         net (fo=1, routed)           0.000     0.979    uut_dac1/data_len[24]_i_2_n_0
    SLICE_X18Y136        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.043 r  uut_dac1/data_len_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.043    uut_dac1/data_len_reg[24]_i_1_n_4
    SLICE_X18Y136        FDRE                                         r  uut_dac1/data_len_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.022     1.022    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.893     0.893    uut_dac1/clk_out1
    SLICE_X18Y136        FDRE                                         r  uut_dac1/data_len_reg[27]/C
                         clock pessimism             -0.272     0.621    
    SLICE_X18Y136        FDRE (Hold_fdre_C_D)         0.134     0.755    uut_dac1/data_len_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uut_dac2/data_len_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac2/data_len_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621     0.621    uut_dac2/clk_out1
    SLICE_X16Y135        FDRE                                         r  uut_dac2/data_len_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y135        FDRE (Prop_fdre_C_Q)         0.164     0.785 f  uut_dac2/data_len_reg[31]/Q
                         net (fo=6, routed)           0.149     0.934    uut_dac2/data_len_reg[31]
    SLICE_X16Y135        LUT1 (Prop_lut1_I0_O)        0.045     0.979 r  uut_dac2/data_len[28]_i_2__0/O
                         net (fo=1, routed)           0.000     0.979    uut_dac2/data_len[28]_i_2__0_n_0
    SLICE_X16Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.043 r  uut_dac2/data_len_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.043    uut_dac2/data_len_reg[28]_i_1__0_n_4
    SLICE_X16Y135        FDRE                                         r  uut_dac2/data_len_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.022     1.022    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.893     0.893    uut_dac2/clk_out1
    SLICE_X16Y135        FDRE                                         r  uut_dac2/data_len_reg[31]/C
                         clock pessimism             -0.272     0.621    
    SLICE_X16Y135        FDRE (Hold_fdre_C_D)         0.134     0.755    uut_dac2/data_len_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uut_dac1/data_len_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac1/data_len_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621     0.621    uut_dac1/clk_out1
    SLICE_X18Y134        FDRE                                         r  uut_dac1/data_len_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y134        FDRE (Prop_fdre_C_Q)         0.164     0.785 f  uut_dac1/data_len_reg[19]/Q
                         net (fo=4, routed)           0.149     0.934    uut_dac1/data_len_reg[19]
    SLICE_X18Y134        LUT1 (Prop_lut1_I0_O)        0.045     0.979 r  uut_dac1/data_len[16]_i_2/O
                         net (fo=1, routed)           0.000     0.979    uut_dac1/data_len[16]_i_2_n_0
    SLICE_X18Y134        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.043 r  uut_dac1/data_len_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.043    uut_dac1/data_len_reg[16]_i_1_n_4
    SLICE_X18Y134        FDRE                                         r  uut_dac1/data_len_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.022     1.022    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.892     0.892    uut_dac1/clk_out1
    SLICE_X18Y134        FDRE                                         r  uut_dac1/data_len_reg[19]/C
                         clock pessimism             -0.271     0.621    
    SLICE_X18Y134        FDRE (Hold_fdre_C_D)         0.134     0.755    uut_dac1/data_len_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uut_dac2/data_len_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac2/data_len_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.619     0.619    uut_dac2/clk_out1
    SLICE_X16Y132        FDRE                                         r  uut_dac2/data_len_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y132        FDRE (Prop_fdre_C_Q)         0.164     0.783 f  uut_dac2/data_len_reg[19]/Q
                         net (fo=4, routed)           0.149     0.932    uut_dac2/data_len_reg[19]
    SLICE_X16Y132        LUT1 (Prop_lut1_I0_O)        0.045     0.977 r  uut_dac2/data_len[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.977    uut_dac2/data_len[16]_i_2__0_n_0
    SLICE_X16Y132        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.041 r  uut_dac2/data_len_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.041    uut_dac2/data_len_reg[16]_i_1__0_n_4
    SLICE_X16Y132        FDRE                                         r  uut_dac2/data_len_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.022     1.022    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.890     0.890    uut_dac2/clk_out1
    SLICE_X16Y132        FDRE                                         r  uut_dac2/data_len_reg[19]/C
                         clock pessimism             -0.271     0.619    
    SLICE_X16Y132        FDRE (Hold_fdre_C_D)         0.134     0.753    uut_dac2/data_len_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uut_dac2/data_len_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_dac2/data_len_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621     0.621    uut_dac2/clk_out1
    SLICE_X16Y134        FDRE                                         r  uut_dac2/data_len_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.164     0.785 f  uut_dac2/data_len_reg[27]/Q
                         net (fo=4, routed)           0.149     0.934    uut_dac2/data_len_reg[27]
    SLICE_X16Y134        LUT1 (Prop_lut1_I0_O)        0.045     0.979 r  uut_dac2/data_len[24]_i_2__0/O
                         net (fo=1, routed)           0.000     0.979    uut_dac2/data_len[24]_i_2__0_n_0
    SLICE_X16Y134        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.043 r  uut_dac2/data_len_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.043    uut_dac2/data_len_reg[24]_i_1__0_n_4
    SLICE_X16Y134        FDRE                                         r  uut_dac2/data_len_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.022     1.022    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.892     0.892    uut_dac2/clk_out1
    SLICE_X16Y134        FDRE                                         r  uut_dac2/data_len_reg[27]/C
                         clock pessimism             -0.271     0.621    
    SLICE_X16Y134        FDRE (Hold_fdre_C_D)         0.134     0.755    uut_dac2/data_len_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_dac_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y130    uut_dac1/data_len_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y132    uut_dac1/data_len_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y132    uut_dac1/data_len_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y133    uut_dac1/data_len_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y133    uut_dac1/data_len_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y133    uut_dac1/data_len_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y133    uut_dac1/data_len_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y134    uut_dac1/data_len_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y130    uut_dac1/data_len_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y130    uut_dac1/data_len_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y132    uut_dac1/data_len_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y132    uut_dac1/data_len_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y132    uut_dac1/data_len_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y132    uut_dac1/data_len_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y133    uut_dac1/data_len_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y133    uut_dac1/data_len_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y133    uut_dac1/data_len_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y133    uut_dac1/data_len_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y130    uut_dac1/data_len_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y130    uut_dac1/data_len_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y132    uut_dac1/data_len_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y132    uut_dac1/data_len_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y132    uut_dac1/data_len_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y132    uut_dac1/data_len_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y133    uut_dac1/data_len_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y133    uut_dac1/data_len_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y133    uut_dac1/data_len_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y133    uut_dac1/data_len_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_dac_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clk_dac_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_dac_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_dac_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_dac_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_dac_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y2  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.386ns  (logic 3.436ns (36.609%)  route 5.950ns (63.391%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( -0.017 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.813    -0.017    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y43         RAMB18E1                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.437 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.434     4.871    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X6Y106         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.021 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.211     6.232    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.354     6.586 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.098     7.684    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.328     8.012 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.661     8.673    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.150     8.823 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.545     9.368    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/C
                         clock pessimism              0.618     9.821    
                         clock uncertainty           -0.073     9.748    
    SLICE_X10Y109        FDRE (Setup_fdre_C_CE)      -0.371     9.377    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.386ns  (logic 3.436ns (36.609%)  route 5.950ns (63.391%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( -0.017 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.813    -0.017    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y43         RAMB18E1                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.437 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.434     4.871    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X6Y106         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.021 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.211     6.232    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.354     6.586 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.098     7.684    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.328     8.012 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.661     8.673    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.150     8.823 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.545     9.368    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/C
                         clock pessimism              0.618     9.821    
                         clock uncertainty           -0.073     9.748    
    SLICE_X10Y109        FDRE (Setup_fdre_C_CE)      -0.371     9.377    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.386ns  (logic 3.436ns (36.609%)  route 5.950ns (63.391%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( -0.017 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.813    -0.017    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y43         RAMB18E1                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.437 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.434     4.871    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X6Y106         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.021 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.211     6.232    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.354     6.586 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.098     7.684    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.328     8.012 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.661     8.673    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.150     8.823 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.545     9.368    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/C
                         clock pessimism              0.618     9.821    
                         clock uncertainty           -0.073     9.748    
    SLICE_X10Y109        FDRE (Setup_fdre_C_CE)      -0.371     9.377    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.386ns  (logic 3.436ns (36.609%)  route 5.950ns (63.391%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( -0.017 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.813    -0.017    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y43         RAMB18E1                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.437 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.434     4.871    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X6Y106         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.021 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.211     6.232    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.354     6.586 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.098     7.684    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.328     8.012 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.661     8.673    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.150     8.823 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.545     9.368    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]/C
                         clock pessimism              0.618     9.821    
                         clock uncertainty           -0.073     9.748    
    SLICE_X10Y109        FDRE (Setup_fdre_C_CE)      -0.371     9.377    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[5]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.386ns  (logic 3.436ns (36.609%)  route 5.950ns (63.391%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( -0.017 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.813    -0.017    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y43         RAMB18E1                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.437 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.434     4.871    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X6Y106         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.021 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.211     6.232    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.354     6.586 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.098     7.684    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.328     8.012 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.661     8.673    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.150     8.823 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.545     9.368    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]/C
                         clock pessimism              0.618     9.821    
                         clock uncertainty           -0.073     9.748    
    SLICE_X10Y109        FDRE (Setup_fdre_C_CE)      -0.371     9.377    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[6]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.386ns  (logic 3.436ns (36.609%)  route 5.950ns (63.391%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( -0.017 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.813    -0.017    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y43         RAMB18E1                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.437 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.434     4.871    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X6Y106         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.021 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.211     6.232    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.354     6.586 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.098     7.684    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.328     8.012 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.661     8.673    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.150     8.823 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.545     9.368    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X10Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]/C
                         clock pessimism              0.618     9.821    
                         clock uncertainty           -0.073     9.748    
    SLICE_X10Y109        FDRE (Setup_fdre_C_CE)      -0.371     9.377    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[7]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.337ns  (logic 3.436ns (36.798%)  route 5.901ns (63.202%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( -0.017 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.813    -0.017    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y43         RAMB18E1                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.437 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.434     4.871    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X6Y106         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.021 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.211     6.232    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.354     6.586 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.098     7.684    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.328     8.012 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.661     8.673    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.150     8.823 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.497     9.320    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y110        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/C
                         clock pessimism              0.618     9.821    
                         clock uncertainty           -0.073     9.748    
    SLICE_X11Y110        FDRE (Setup_fdre_C_CE)      -0.407     9.341    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.337ns  (logic 3.436ns (36.798%)  route 5.901ns (63.202%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( -0.017 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.813    -0.017    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y43         RAMB18E1                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.437 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.434     4.871    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X6Y106         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.021 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.211     6.232    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.354     6.586 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.098     7.684    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.328     8.012 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.661     8.673    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X9Y109         LUT4 (Prop_lut4_I3_O)        0.150     8.823 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.497     9.320    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y110        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/C
                         clock pessimism              0.618     9.821    
                         clock uncertainty           -0.073     9.748    
    SLICE_X11Y110        FDRE (Setup_fdre_C_CE)      -0.407     9.341    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.617ns  (logic 3.534ns (36.749%)  route 6.083ns (63.251%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( -0.017 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.813    -0.017    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y43         RAMB18E1                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.437 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.434     4.871    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X6Y106         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.021 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.211     6.232    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.354     6.586 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.098     7.684    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.328     8.012 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.450     8.462    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X8Y108         LUT3 (Prop_lut3_I2_O)        0.124     8.586 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.890     9.476    frontpanel_ifat6_inst/inst/okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.124     9.600 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1/O
                         net (fo=1, routed)           0.000     9.600    frontpanel_ifat6_inst/inst/okHI/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y108         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                         clock pessimism              0.632     9.835    
                         clock uncertainty           -0.073     9.762    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.029     9.791    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        9.645ns  (logic 3.562ns (36.932%)  route 6.083ns (63.068%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( -0.017 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.813    -0.017    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y43         RAMB18E1                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.437 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.434     4.871    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X6Y106         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.021 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.211     6.232    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y106         LUT5 (Prop_lut5_I0_O)        0.354     6.586 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.098     7.684    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.328     8.012 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.450     8.462    frontpanel_ifat6_inst/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X8Y108         LUT3 (Prop_lut3_I2_O)        0.124     8.586 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.890     9.476    frontpanel_ifat6_inst/inst/okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.152     9.628 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/la39f0fa2da4c97d33d78e5127153df61_i_1/O
                         net (fo=1, routed)           0.000     9.628    frontpanel_ifat6_inst/inst/okHI/core0/core0/la39f0fa2da4c97d33d78e5127153df61_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y108         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/C
                         clock pessimism              0.632     9.835    
                         clock uncertainty           -0.073     9.762    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.075     9.837    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg
  -------------------------------------------------------------------
                         required time                          9.837    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  0.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.506%)  route 0.156ns (52.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 0.576 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 0.815 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.654     0.815    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y106         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     0.956 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156     1.112    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y106         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.928     0.576    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y106         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.255     0.831    
    SLICE_X6Y106         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.031    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.506%)  route 0.156ns (52.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 0.576 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 0.815 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.654     0.815    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y106         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     0.956 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156     1.112    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y106         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.928     0.576    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y106         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.255     0.831    
    SLICE_X6Y106         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.031    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.506%)  route 0.156ns (52.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 0.576 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 0.815 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.654     0.815    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y106         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     0.956 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156     1.112    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y106         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.928     0.576    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y106         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB/CLK
                         clock pessimism              0.255     0.831    
    SLICE_X6Y106         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.031    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.506%)  route 0.156ns (52.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 0.576 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 0.815 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.654     0.815    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y106         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     0.956 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156     1.112    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y106         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.928     0.576    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y106         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.255     0.831    
    SLICE_X6Y106         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.031    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.506%)  route 0.156ns (52.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 0.576 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 0.815 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.654     0.815    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y106         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     0.956 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156     1.112    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y106         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.928     0.576    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y106         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/CLK
                         clock pessimism              0.255     0.831    
    SLICE_X6Y106         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.031    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.506%)  route 0.156ns (52.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 0.576 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 0.815 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.654     0.815    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y106         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     0.956 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156     1.112    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y106         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.928     0.576    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y106         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.255     0.831    
    SLICE_X6Y106         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.031    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.506%)  route 0.156ns (52.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 0.576 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 0.815 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.654     0.815    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y106         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     0.956 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156     1.112    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y106         RAMS32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.928     0.576    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y106         RAMS32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD/CLK
                         clock pessimism              0.255     0.831    
    SLICE_X6Y106         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.031    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.506%)  route 0.156ns (52.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 0.576 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 0.815 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.654     0.815    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y106         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     0.956 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156     1.112    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y106         RAMS32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.928     0.576    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y106         RAMS32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.255     0.831    
    SLICE_X6Y106         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.031    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.352%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 0.576 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 0.815 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.654     0.815    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y104         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141     0.956 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.217     1.173    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD2
    SLICE_X6Y104         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.928     0.576    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X6Y104         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.255     0.831    
    SLICE_X6Y104         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.085    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.352%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 0.576 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 0.815 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.654     0.815    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y104         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141     0.956 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.217     1.173    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD2
    SLICE_X6Y104         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.928     0.576    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X6Y104         RAMD32                                       r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.255     0.831    
    SLICE_X6Y104         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.085    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y42     frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y42     frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB18_X0Y43     frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y25     frontpanel_ifat6_inst/inst/okHI/core0/core0/r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y25     frontpanel_ifat6_inst/inst/okHI/core0/core0/r0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.920       7.765      BUFGCTRL_X0Y0    frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y129    frontpanel_ifat6_inst/inst/okHI/iob_regs[0].regin0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y129    frontpanel_ifat6_inst/inst/okHI/iob_regs[0].regout0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y129    frontpanel_ifat6_inst/inst/okHI/iob_regs[0].regvalid/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y141    frontpanel_ifat6_inst/inst/okHI/iob_regs[10].regin0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y2  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y107     frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y107     frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X10Y107    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y107     frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X6Y107     frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dnaclkdiv32
  To Clock:  dnaclkdiv32

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      307.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dnaclkdiv32
Waveform(ns):       { 1.488 160.208 }
Period(ns):         317.440
Sources:            { frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/CLK }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     DNA_PORT/CLK  n/a            10.000        317.440     307.440    DNA_PORT_X0Y0  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y7    frontpanel_ifat6_inst/inst/okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y2  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y2  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  clk_out1_clk_wiz_1

Setup :           92  Failing Endpoints,  Worst Slack       -6.465ns,  Total Violation     -388.965ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.465ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/temp_adc_bit_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out1_clk_wiz_1 rise@4733.333ns - mmcm0_clk0 rise@4733.328ns)
  Data Path Delay:        9.017ns  (logic 0.828ns (9.183%)  route 8.189ns (90.817%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 4735.060 - 4733.333 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 4731.857 - 4733.328 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994  4734.322 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  4735.555    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485  4728.070 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843  4729.913    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4730.009 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.847  4731.856    frontpanel_ifat6_inst/inst/wi08/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456  4732.312 f  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/Q
                         net (fo=19, routed)          3.348  4735.661    uut_adc/wi08_ep_dataout[0]
    SLICE_X5Y138         LUT6 (Prop_lut6_I3_O)        0.124  4735.785 r  uut_adc/adc_done_i_3/O
                         net (fo=2, routed)           1.478  4737.263    uut_adc/adc_done_i_3_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I5_O)        0.124  4737.387 r  uut_adc/temp_adc_bit_i_4/O
                         net (fo=2, routed)           1.400  4738.787    uut_adc/p_16_in
    SLICE_X3Y136         LUT5 (Prop_lut5_I4_O)        0.124  4738.911 r  uut_adc/temp_adc_bit_i_1/O
                         net (fo=1, routed)           1.963  4740.874    uut_adc/temp_adc_bit3_out
    SLICE_X5Y136         FDRE                                         r  uut_adc/temp_adc_bit_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624  4734.958    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438  4731.520 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723  4733.243    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.726  4735.060    uut_adc/CLK
    SLICE_X5Y136         FDRE                                         r  uut_adc/temp_adc_bit_reg/C
                         clock pessimism              0.000  4735.060    
                         clock uncertainty           -0.446  4734.614    
    SLICE_X5Y136         FDRE (Setup_fdre_C_CE)      -0.205  4734.409    uut_adc/temp_adc_bit_reg
  -------------------------------------------------------------------
                         required time                       4734.409    
                         arrival time                       -4740.875    
  -------------------------------------------------------------------
                         slack                                 -6.465    

Slack (VIOLATED) :        -5.209ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/temp_adc_csb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out1_clk_wiz_1 rise@4733.333ns - mmcm0_clk0 rise@4733.328ns)
  Data Path Delay:        7.994ns  (logic 0.828ns (10.358%)  route 7.166ns (89.642%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 4735.060 - 4733.333 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 4731.857 - 4733.328 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994  4734.322 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  4735.555    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485  4728.070 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843  4729.913    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4730.009 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.847  4731.856    frontpanel_ifat6_inst/inst/wi08/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456  4732.312 f  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/Q
                         net (fo=19, routed)          3.348  4735.661    uut_adc/wi08_ep_dataout[0]
    SLICE_X5Y138         LUT6 (Prop_lut6_I3_O)        0.124  4735.785 r  uut_adc/adc_done_i_3/O
                         net (fo=2, routed)           1.478  4737.263    uut_adc/adc_done_i_3_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I5_O)        0.124  4737.387 r  uut_adc/temp_adc_bit_i_4/O
                         net (fo=2, routed)           2.340  4739.727    uut_adc/p_16_in
    SLICE_X4Y136         LUT5 (Prop_lut5_I0_O)        0.124  4739.851 r  uut_adc/temp_adc_csb_i_1/O
                         net (fo=1, routed)           0.000  4739.851    uut_adc/temp_adc_csb_i_1_n_0
    SLICE_X4Y136         FDRE                                         r  uut_adc/temp_adc_csb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624  4734.958    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438  4731.520 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723  4733.243    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.726  4735.060    uut_adc/CLK
    SLICE_X4Y136         FDRE                                         r  uut_adc/temp_adc_csb_reg/C
                         clock pessimism              0.000  4735.060    
                         clock uncertainty           -0.446  4734.614    
    SLICE_X4Y136         FDRE (Setup_fdre_C_D)        0.029  4734.643    uut_adc/temp_adc_csb_reg
  -------------------------------------------------------------------
                         required time                       4734.643    
                         arrival time                       -4739.852    
  -------------------------------------------------------------------
                         slack                                 -5.209    

Slack (VIOLATED) :        -5.203ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_data_len_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out1_clk_wiz_1 rise@4733.333ns - mmcm0_clk0 rise@4733.328ns)
  Data Path Delay:        7.531ns  (logic 0.704ns (9.348%)  route 6.827ns (90.652%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 4735.061 - 4733.333 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 4731.857 - 4733.328 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994  4734.322 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  4735.555    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485  4728.070 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843  4729.913    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4730.009 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.847  4731.856    frontpanel_ifat6_inst/inst/wi08/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456  4732.312 r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/Q
                         net (fo=19, routed)          2.874  4735.187    uut_adc/wi08_ep_dataout[0]
    SLICE_X3Y137         LUT5 (Prop_lut5_I3_O)        0.124  4735.311 r  uut_adc/adc_data_len[7]_i_4/O
                         net (fo=3, routed)           1.892  4737.203    uut_adc/adc_data_len[7]_i_4_n_0
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.124  4737.327 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           2.061  4739.388    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X4Y137         FDRE                                         r  uut_adc/adc_data_len_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624  4734.958    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438  4731.520 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723  4733.243    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727  4735.061    uut_adc/CLK
    SLICE_X4Y137         FDRE                                         r  uut_adc/adc_data_len_reg[0]/C
                         clock pessimism              0.000  4735.061    
                         clock uncertainty           -0.446  4734.615    
    SLICE_X4Y137         FDRE (Setup_fdre_C_R)       -0.429  4734.186    uut_adc/adc_data_len_reg[0]
  -------------------------------------------------------------------
                         required time                       4734.186    
                         arrival time                       -4739.389    
  -------------------------------------------------------------------
                         slack                                 -5.203    

Slack (VIOLATED) :        -5.203ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_data_len_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out1_clk_wiz_1 rise@4733.333ns - mmcm0_clk0 rise@4733.328ns)
  Data Path Delay:        7.531ns  (logic 0.704ns (9.348%)  route 6.827ns (90.652%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 4735.061 - 4733.333 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 4731.857 - 4733.328 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994  4734.322 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  4735.555    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485  4728.070 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843  4729.913    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4730.009 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.847  4731.856    frontpanel_ifat6_inst/inst/wi08/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456  4732.312 r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/Q
                         net (fo=19, routed)          2.874  4735.187    uut_adc/wi08_ep_dataout[0]
    SLICE_X3Y137         LUT5 (Prop_lut5_I3_O)        0.124  4735.311 r  uut_adc/adc_data_len[7]_i_4/O
                         net (fo=3, routed)           1.892  4737.203    uut_adc/adc_data_len[7]_i_4_n_0
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.124  4737.327 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           2.061  4739.388    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X4Y137         FDRE                                         r  uut_adc/adc_data_len_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624  4734.958    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438  4731.520 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723  4733.243    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727  4735.061    uut_adc/CLK
    SLICE_X4Y137         FDRE                                         r  uut_adc/adc_data_len_reg[5]/C
                         clock pessimism              0.000  4735.061    
                         clock uncertainty           -0.446  4734.615    
    SLICE_X4Y137         FDRE (Setup_fdre_C_R)       -0.429  4734.186    uut_adc/adc_data_len_reg[5]
  -------------------------------------------------------------------
                         required time                       4734.186    
                         arrival time                       -4739.389    
  -------------------------------------------------------------------
                         slack                                 -5.203    

Slack (VIOLATED) :        -5.203ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_data_len_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out1_clk_wiz_1 rise@4733.333ns - mmcm0_clk0 rise@4733.328ns)
  Data Path Delay:        7.531ns  (logic 0.704ns (9.348%)  route 6.827ns (90.652%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 4735.061 - 4733.333 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 4731.857 - 4733.328 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994  4734.322 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  4735.555    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485  4728.070 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843  4729.913    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4730.009 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.847  4731.856    frontpanel_ifat6_inst/inst/wi08/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456  4732.312 r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/Q
                         net (fo=19, routed)          2.874  4735.187    uut_adc/wi08_ep_dataout[0]
    SLICE_X3Y137         LUT5 (Prop_lut5_I3_O)        0.124  4735.311 r  uut_adc/adc_data_len[7]_i_4/O
                         net (fo=3, routed)           1.892  4737.203    uut_adc/adc_data_len[7]_i_4_n_0
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.124  4737.327 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           2.061  4739.388    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X4Y137         FDRE                                         r  uut_adc/adc_data_len_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624  4734.958    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438  4731.520 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723  4733.243    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727  4735.061    uut_adc/CLK
    SLICE_X4Y137         FDRE                                         r  uut_adc/adc_data_len_reg[6]/C
                         clock pessimism              0.000  4735.061    
                         clock uncertainty           -0.446  4734.615    
    SLICE_X4Y137         FDRE (Setup_fdre_C_R)       -0.429  4734.186    uut_adc/adc_data_len_reg[6]
  -------------------------------------------------------------------
                         required time                       4734.186    
                         arrival time                       -4739.389    
  -------------------------------------------------------------------
                         slack                                 -5.203    

Slack (VIOLATED) :        -5.198ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_data_len_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out1_clk_wiz_1 rise@4733.333ns - mmcm0_clk0 rise@4733.328ns)
  Data Path Delay:        7.527ns  (logic 0.704ns (9.353%)  route 6.823ns (90.647%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 4735.061 - 4733.333 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 4731.857 - 4733.328 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994  4734.322 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  4735.555    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485  4728.070 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843  4729.913    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4730.009 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.847  4731.856    frontpanel_ifat6_inst/inst/wi08/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456  4732.312 r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/Q
                         net (fo=19, routed)          2.874  4735.187    uut_adc/wi08_ep_dataout[0]
    SLICE_X3Y137         LUT5 (Prop_lut5_I3_O)        0.124  4735.311 r  uut_adc/adc_data_len[7]_i_4/O
                         net (fo=3, routed)           1.892  4737.203    uut_adc/adc_data_len[7]_i_4_n_0
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.124  4737.327 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           2.057  4739.383    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624  4734.958    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438  4731.520 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723  4733.243    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727  4735.061    uut_adc/CLK
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[1]/C
                         clock pessimism              0.000  4735.061    
                         clock uncertainty           -0.446  4734.615    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429  4734.186    uut_adc/adc_data_len_reg[1]
  -------------------------------------------------------------------
                         required time                       4734.186    
                         arrival time                       -4739.384    
  -------------------------------------------------------------------
                         slack                                 -5.198    

Slack (VIOLATED) :        -5.198ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_data_len_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out1_clk_wiz_1 rise@4733.333ns - mmcm0_clk0 rise@4733.328ns)
  Data Path Delay:        7.527ns  (logic 0.704ns (9.353%)  route 6.823ns (90.647%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 4735.061 - 4733.333 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 4731.857 - 4733.328 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994  4734.322 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  4735.555    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485  4728.070 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843  4729.913    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4730.009 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.847  4731.856    frontpanel_ifat6_inst/inst/wi08/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456  4732.312 r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/Q
                         net (fo=19, routed)          2.874  4735.187    uut_adc/wi08_ep_dataout[0]
    SLICE_X3Y137         LUT5 (Prop_lut5_I3_O)        0.124  4735.311 r  uut_adc/adc_data_len[7]_i_4/O
                         net (fo=3, routed)           1.892  4737.203    uut_adc/adc_data_len[7]_i_4_n_0
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.124  4737.327 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           2.057  4739.383    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624  4734.958    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438  4731.520 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723  4733.243    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727  4735.061    uut_adc/CLK
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[2]/C
                         clock pessimism              0.000  4735.061    
                         clock uncertainty           -0.446  4734.615    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429  4734.186    uut_adc/adc_data_len_reg[2]
  -------------------------------------------------------------------
                         required time                       4734.186    
                         arrival time                       -4739.384    
  -------------------------------------------------------------------
                         slack                                 -5.198    

Slack (VIOLATED) :        -5.198ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_data_len_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out1_clk_wiz_1 rise@4733.333ns - mmcm0_clk0 rise@4733.328ns)
  Data Path Delay:        7.527ns  (logic 0.704ns (9.353%)  route 6.823ns (90.647%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 4735.061 - 4733.333 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 4731.857 - 4733.328 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994  4734.322 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  4735.555    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485  4728.070 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843  4729.913    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4730.009 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.847  4731.856    frontpanel_ifat6_inst/inst/wi08/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456  4732.312 r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/Q
                         net (fo=19, routed)          2.874  4735.187    uut_adc/wi08_ep_dataout[0]
    SLICE_X3Y137         LUT5 (Prop_lut5_I3_O)        0.124  4735.311 r  uut_adc/adc_data_len[7]_i_4/O
                         net (fo=3, routed)           1.892  4737.203    uut_adc/adc_data_len[7]_i_4_n_0
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.124  4737.327 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           2.057  4739.383    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624  4734.958    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438  4731.520 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723  4733.243    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727  4735.061    uut_adc/CLK
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[7]/C
                         clock pessimism              0.000  4735.061    
                         clock uncertainty           -0.446  4734.615    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429  4734.186    uut_adc/adc_data_len_reg[7]
  -------------------------------------------------------------------
                         required time                       4734.186    
                         arrival time                       -4739.384    
  -------------------------------------------------------------------
                         slack                                 -5.198    

Slack (VIOLATED) :        -5.192ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_dout_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out1_clk_wiz_1 rise@4733.333ns - mmcm0_clk0 rise@4733.328ns)
  Data Path Delay:        7.744ns  (logic 0.704ns (9.091%)  route 7.040ns (90.909%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 4735.061 - 4733.333 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 4731.857 - 4733.328 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994  4734.322 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  4735.555    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485  4728.070 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843  4729.913    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4730.009 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.847  4731.856    frontpanel_ifat6_inst/inst/wi08/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456  4732.312 f  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/Q
                         net (fo=19, routed)          3.169  4735.482    uut_adc/wi08_ep_dataout[0]
    SLICE_X4Y136         LUT5 (Prop_lut5_I1_O)        0.124  4735.606 f  uut_adc/temp_adc_bit_i_3/O
                         net (fo=6, routed)           1.820  4737.426    uut_adc/temp_adc_csb133_out
    SLICE_X3Y135         LUT6 (Prop_lut6_I0_O)        0.124  4737.550 r  uut_adc/adc_dout[23]_i_1/O
                         net (fo=24, routed)          2.051  4739.601    uut_adc/adc_dout[23]_i_1_n_0
    SLICE_X3Y136         FDRE                                         r  uut_adc/adc_dout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624  4734.958    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438  4731.520 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723  4733.243    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727  4735.061    uut_adc/CLK
    SLICE_X3Y136         FDRE                                         r  uut_adc/adc_dout_reg[10]/C
                         clock pessimism              0.000  4735.061    
                         clock uncertainty           -0.446  4734.615    
    SLICE_X3Y136         FDRE (Setup_fdre_C_CE)      -0.205  4734.410    uut_adc/adc_dout_reg[10]
  -------------------------------------------------------------------
                         required time                       4734.410    
                         arrival time                       -4739.602    
  -------------------------------------------------------------------
                         slack                                 -5.192    

Slack (VIOLATED) :        -5.192ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_dout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out1_clk_wiz_1 rise@4733.333ns - mmcm0_clk0 rise@4733.328ns)
  Data Path Delay:        7.744ns  (logic 0.704ns (9.091%)  route 7.040ns (90.909%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 4735.061 - 4733.333 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 4731.857 - 4733.328 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994  4734.322 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233  4735.555    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485  4728.070 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843  4729.913    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4730.009 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.847  4731.856    frontpanel_ifat6_inst/inst/wi08/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456  4732.312 f  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/Q
                         net (fo=19, routed)          3.169  4735.482    uut_adc/wi08_ep_dataout[0]
    SLICE_X4Y136         LUT5 (Prop_lut5_I1_O)        0.124  4735.606 f  uut_adc/temp_adc_bit_i_3/O
                         net (fo=6, routed)           1.820  4737.426    uut_adc/temp_adc_csb133_out
    SLICE_X3Y135         LUT6 (Prop_lut6_I0_O)        0.124  4737.550 r  uut_adc/adc_dout[23]_i_1/O
                         net (fo=24, routed)          2.051  4739.601    uut_adc/adc_dout[23]_i_1_n_0
    SLICE_X3Y136         FDRE                                         r  uut_adc/adc_dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624  4734.958    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438  4731.520 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723  4733.243    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.727  4735.061    uut_adc/CLK
    SLICE_X3Y136         FDRE                                         r  uut_adc/adc_dout_reg[1]/C
                         clock pessimism              0.000  4735.061    
                         clock uncertainty           -0.446  4734.615    
    SLICE_X3Y136         FDRE (Setup_fdre_C_CE)      -0.205  4734.410    uut_adc/adc_dout_reg[1]
  -------------------------------------------------------------------
                         required time                       4734.410    
                         arrival time                       -4739.602    
  -------------------------------------------------------------------
                         slack                                 -5.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi0b/ep_dataout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.021ns  (clk_out1_clk_wiz_1 rise@4316.667ns - mmcm0_clk0 rise@4316.688ns)
  Data Path Delay:        4.666ns  (logic 0.418ns (8.959%)  route 4.248ns (91.041%))
  Logic Levels:           0  
  Clock Path Skew:        3.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns = ( 4318.514 - 4316.667 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 4314.559 - 4316.688 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.726  4314.559    frontpanel_ifat6_inst/inst/wi0b/okHE[40]
    SLICE_X6Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wi0b/ep_dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.418  4314.977 r  frontpanel_ifat6_inst/inst/wi0b/ep_dataout_reg[7]/Q
                         net (fo=1, routed)           4.248  4319.224    uut_adc/D[7]
    SLICE_X5Y138         FDRE                                         r  uut_adc/adc_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847  4318.514    uut_adc/CLK
    SLICE_X5Y138         FDRE                                         r  uut_adc/adc_data_reg[7]/C
                         clock pessimism              0.000  4318.514    
                         clock uncertainty            0.446  4318.959    
    SLICE_X5Y138         FDRE (Hold_fdre_C_D)         0.199  4319.159    uut_adc/adc_data_reg[7]
  -------------------------------------------------------------------
                         required time                      -4319.159    
                         arrival time                        4319.224    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi0b/ep_dataout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.021ns  (clk_out1_clk_wiz_1 rise@4316.667ns - mmcm0_clk0 rise@4316.688ns)
  Data Path Delay:        4.732ns  (logic 0.367ns (7.756%)  route 4.365ns (92.244%))
  Logic Levels:           0  
  Clock Path Skew:        3.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns = ( 4318.514 - 4316.667 ) 
    Source Clock Delay      (SCD):    -2.128ns = ( 4314.561 - 4316.688 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.728  4314.561    frontpanel_ifat6_inst/inst/wi0b/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi0b/ep_dataout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.367  4314.928 r  frontpanel_ifat6_inst/inst/wi0b/ep_dataout_reg[5]/Q
                         net (fo=1, routed)           4.365  4319.293    uut_adc/D[5]
    SLICE_X5Y138         FDRE                                         r  uut_adc/adc_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847  4318.514    uut_adc/CLK
    SLICE_X5Y138         FDRE                                         r  uut_adc/adc_data_reg[5]/C
                         clock pessimism              0.000  4318.514    
                         clock uncertainty            0.446  4318.959    
    SLICE_X5Y138         FDRE (Hold_fdre_C_D)         0.179  4319.139    uut_adc/adc_data_reg[5]
  -------------------------------------------------------------------
                         required time                      -4319.139    
                         arrival time                        4319.292    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi0b/ep_dataout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.021ns  (clk_out1_clk_wiz_1 rise@4316.667ns - mmcm0_clk0 rise@4316.688ns)
  Data Path Delay:        2.257ns  (logic 0.164ns (7.267%)  route 2.093ns (92.733%))
  Logic Levels:           0  
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4317.590 - 4316.667 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 4316.011 - 4316.688 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223  4316.911 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440  4317.351    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560  4314.791 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545  4315.335    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  4315.361 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.650  4316.011    frontpanel_ifat6_inst/inst/wi0b/okHE[40]
    SLICE_X6Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wi0b/ep_dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.164  4316.175 r  frontpanel_ifat6_inst/inst/wi0b/ep_dataout_reg[8]/Q
                         net (fo=1, routed)           2.093  4318.268    uut_adc/D[8]
    SLICE_X7Y137         FDRE                                         r  uut_adc/adc_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872  4317.538    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479  4316.059 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579  4316.638    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.924  4317.590    uut_adc/CLK
    SLICE_X7Y137         FDRE                                         r  uut_adc/adc_data_reg[8]/C
                         clock pessimism              0.000  4317.590    
                         clock uncertainty            0.446  4318.036    
    SLICE_X7Y137         FDRE (Hold_fdre_C_D)         0.071  4318.107    uut_adc/adc_data_reg[8]
  -------------------------------------------------------------------
                         required time                      -4318.107    
                         arrival time                        4318.268    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi0b/ep_dataout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.021ns  (clk_out1_clk_wiz_1 rise@4316.667ns - mmcm0_clk0 rise@4316.688ns)
  Data Path Delay:        4.865ns  (logic 0.418ns (8.592%)  route 4.447ns (91.408%))
  Logic Levels:           0  
  Clock Path Skew:        3.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 4318.504 - 4316.667 ) 
    Source Clock Delay      (SCD):    -2.137ns = ( 4314.551 - 4316.688 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.719  4314.551    frontpanel_ifat6_inst/inst/wi0b/okHE[40]
    SLICE_X6Y128         FDRE                                         r  frontpanel_ifat6_inst/inst/wi0b/ep_dataout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.418  4314.969 r  frontpanel_ifat6_inst/inst/wi0b/ep_dataout_reg[16]/Q
                         net (fo=1, routed)           4.447  4319.417    uut_adc/D[16]
    SLICE_X6Y129         FDRE                                         r  uut_adc/adc_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.837  4318.504    uut_adc/CLK
    SLICE_X6Y129         FDRE                                         r  uut_adc/adc_data_reg[16]/C
                         clock pessimism              0.000  4318.504    
                         clock uncertainty            0.446  4318.950    
    SLICE_X6Y129         FDRE (Hold_fdre_C_D)         0.243  4319.193    uut_adc/adc_data_reg[16]
  -------------------------------------------------------------------
                         required time                      -4319.192    
                         arrival time                        4319.417    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_data_len_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.021ns  (clk_out1_clk_wiz_1 rise@4316.667ns - mmcm0_clk0 rise@4316.688ns)
  Data Path Delay:        4.641ns  (logic 0.467ns (10.062%)  route 4.174ns (89.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 4318.513 - 4316.667 ) 
    Source Clock Delay      (SCD):    -2.128ns = ( 4314.561 - 4316.688 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.728  4314.561    frontpanel_ifat6_inst/inst/wi08/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.367  4314.928 r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/Q
                         net (fo=19, routed)          2.428  4317.356    uut_adc/wi08_ep_dataout[0]
    SLICE_X5Y136         LUT4 (Prop_lut4_I3_O)        0.100  4317.456 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           1.746  4319.202    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.846  4318.513    uut_adc/CLK
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[1]/C
                         clock pessimism              0.000  4318.513    
                         clock uncertainty            0.446  4318.958    
    SLICE_X5Y137         FDRE (Hold_fdre_C_R)        -0.020  4318.938    uut_adc/adc_data_len_reg[1]
  -------------------------------------------------------------------
                         required time                      -4318.939    
                         arrival time                        4319.201    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_data_len_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.021ns  (clk_out1_clk_wiz_1 rise@4316.667ns - mmcm0_clk0 rise@4316.688ns)
  Data Path Delay:        4.641ns  (logic 0.467ns (10.062%)  route 4.174ns (89.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 4318.513 - 4316.667 ) 
    Source Clock Delay      (SCD):    -2.128ns = ( 4314.561 - 4316.688 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.728  4314.561    frontpanel_ifat6_inst/inst/wi08/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.367  4314.928 r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/Q
                         net (fo=19, routed)          2.428  4317.356    uut_adc/wi08_ep_dataout[0]
    SLICE_X5Y136         LUT4 (Prop_lut4_I3_O)        0.100  4317.456 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           1.746  4319.202    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.846  4318.513    uut_adc/CLK
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[2]/C
                         clock pessimism              0.000  4318.513    
                         clock uncertainty            0.446  4318.958    
    SLICE_X5Y137         FDRE (Hold_fdre_C_R)        -0.020  4318.938    uut_adc/adc_data_len_reg[2]
  -------------------------------------------------------------------
                         required time                      -4318.939    
                         arrival time                        4319.201    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_data_len_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.021ns  (clk_out1_clk_wiz_1 rise@4316.667ns - mmcm0_clk0 rise@4316.688ns)
  Data Path Delay:        4.641ns  (logic 0.467ns (10.062%)  route 4.174ns (89.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 4318.513 - 4316.667 ) 
    Source Clock Delay      (SCD):    -2.128ns = ( 4314.561 - 4316.688 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.728  4314.561    frontpanel_ifat6_inst/inst/wi08/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.367  4314.928 r  frontpanel_ifat6_inst/inst/wi08/ep_dataout_reg[0]/Q
                         net (fo=19, routed)          2.428  4317.356    uut_adc/wi08_ep_dataout[0]
    SLICE_X5Y136         LUT4 (Prop_lut4_I3_O)        0.100  4317.456 r  uut_adc/adc_data_len[7]_i_1/O
                         net (fo=6, routed)           1.746  4319.202    uut_adc/adc_data_len[7]_i_1_n_0
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.846  4318.513    uut_adc/CLK
    SLICE_X5Y137         FDRE                                         r  uut_adc/adc_data_len_reg[7]/C
                         clock pessimism              0.000  4318.513    
                         clock uncertainty            0.446  4318.958    
    SLICE_X5Y137         FDRE (Hold_fdre_C_R)        -0.020  4318.938    uut_adc/adc_data_len_reg[7]
  -------------------------------------------------------------------
                         required time                      -4318.939    
                         arrival time                        4319.201    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_dout_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.021ns  (clk_out1_clk_wiz_1 rise@4316.667ns - mmcm0_clk0 rise@4316.688ns)
  Data Path Delay:        4.622ns  (logic 0.567ns (12.269%)  route 4.055ns (87.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 4318.513 - 4316.667 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 4314.559 - 4316.688 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.726  4314.559    frontpanel_ifat6_inst/inst/wi0a/okHE[40]
    SLICE_X7Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.367  4314.926 r  frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[1]/Q
                         net (fo=4, routed)           1.507  4316.433    uut_adc/wi0a_ep_dataout[0]
    SLICE_X4Y135         LUT4 (Prop_lut4_I3_O)        0.100  4316.533 r  uut_adc/adc_dout[23]_i_3/O
                         net (fo=1, routed)           1.055  4317.588    uut_adc/adc_dout[23]_i_3_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I1_O)        0.100  4317.688 r  uut_adc/adc_dout[23]_i_1/O
                         net (fo=24, routed)          1.492  4319.180    uut_adc/adc_dout[23]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  uut_adc/adc_dout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.846  4318.513    uut_adc/CLK
    SLICE_X1Y135         FDRE                                         r  uut_adc/adc_dout_reg[3]/C
                         clock pessimism              0.000  4318.513    
                         clock uncertainty            0.446  4318.958    
    SLICE_X1Y135         FDRE (Hold_fdre_C_CE)       -0.045  4318.914    uut_adc/adc_dout_reg[3]
  -------------------------------------------------------------------
                         required time                      -4318.914    
                         arrival time                        4319.180    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_dout_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.021ns  (clk_out1_clk_wiz_1 rise@4316.667ns - mmcm0_clk0 rise@4316.688ns)
  Data Path Delay:        4.622ns  (logic 0.567ns (12.269%)  route 4.055ns (87.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 4318.513 - 4316.667 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 4314.559 - 4316.688 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.726  4314.559    frontpanel_ifat6_inst/inst/wi0a/okHE[40]
    SLICE_X7Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.367  4314.926 r  frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[1]/Q
                         net (fo=4, routed)           1.507  4316.433    uut_adc/wi0a_ep_dataout[0]
    SLICE_X4Y135         LUT4 (Prop_lut4_I3_O)        0.100  4316.533 r  uut_adc/adc_dout[23]_i_3/O
                         net (fo=1, routed)           1.055  4317.588    uut_adc/adc_dout[23]_i_3_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I1_O)        0.100  4317.688 r  uut_adc/adc_dout[23]_i_1/O
                         net (fo=24, routed)          1.492  4319.180    uut_adc/adc_dout[23]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  uut_adc/adc_dout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.846  4318.513    uut_adc/CLK
    SLICE_X1Y135         FDRE                                         r  uut_adc/adc_dout_reg[4]/C
                         clock pessimism              0.000  4318.513    
                         clock uncertainty            0.446  4318.958    
    SLICE_X1Y135         FDRE (Hold_fdre_C_CE)       -0.045  4318.914    uut_adc/adc_dout_reg[4]
  -------------------------------------------------------------------
                         required time                      -4318.914    
                         arrival time                        4319.180    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_adc/adc_dout_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.021ns  (clk_out1_clk_wiz_1 rise@4316.667ns - mmcm0_clk0 rise@4316.688ns)
  Data Path Delay:        4.622ns  (logic 0.567ns (12.269%)  route 4.055ns (87.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 4318.513 - 4316.667 ) 
    Source Clock Delay      (SCD):    -2.130ns = ( 4314.559 - 4316.688 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.726  4314.559    frontpanel_ifat6_inst/inst/wi0a/okHE[40]
    SLICE_X7Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.367  4314.926 r  frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[1]/Q
                         net (fo=4, routed)           1.507  4316.433    uut_adc/wi0a_ep_dataout[0]
    SLICE_X4Y135         LUT4 (Prop_lut4_I3_O)        0.100  4316.533 r  uut_adc/adc_dout[23]_i_3/O
                         net (fo=1, routed)           1.055  4317.588    uut_adc/adc_dout[23]_i_3_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I1_O)        0.100  4317.688 r  uut_adc/adc_dout[23]_i_1/O
                         net (fo=24, routed)          1.492  4319.180    uut_adc/adc_dout[23]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  uut_adc/adc_dout_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.846  4318.513    uut_adc/CLK
    SLICE_X1Y135         FDRE                                         r  uut_adc/adc_dout_reg[5]/C
                         clock pessimism              0.000  4318.513    
                         clock uncertainty            0.446  4318.958    
    SLICE_X1Y135         FDRE (Hold_fdre_C_CE)       -0.045  4318.914    uut_adc/adc_dout_reg[5]
  -------------------------------------------------------------------
                         required time                      -4318.914    
                         arrival time                        4319.180    
  -------------------------------------------------------------------
                         slack                                  0.266    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  clk_out1_clk_wiz_0

Setup :          350  Failing Endpoints,  Worst Slack       -5.534ns,  Total Violation    -1166.438ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.534ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac1/sdi_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_out1_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        8.381ns  (logic 0.704ns (8.400%)  route 7.677ns (91.600%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 191.647 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.551ns = ( 188.417 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   190.962 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.195    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   184.711 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   186.554    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.650 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.767   188.417    frontpanel_ifat6_inst/inst/wi00/okHE[40]
    SLICE_X13Y136        FDRE                                         r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.456   188.873 f  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/Q
                         net (fo=7, routed)           3.793   192.666    uut_dac1/wi00_ep_dataout[0]
    SLICE_X17Y135        LUT5 (Prop_lut5_I3_O)        0.124   192.790 f  uut_dac1/sdi_i_4/O
                         net (fo=5, routed)           1.591   194.381    uut_dac1/sdi_i_4_n_0
    SLICE_X15Y136        LUT6 (Prop_lut6_I2_O)        0.124   194.505 r  uut_dac1/sdi_i_1/O
                         net (fo=1, routed)           2.293   196.799    uut_dac1/sdi5_out
    SLICE_X16Y136        FDRE                                         r  uut_dac1/sdi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972   191.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   187.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   189.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.647   191.647    uut_dac1/clk_out1
    SLICE_X16Y136        FDRE                                         r  uut_dac1/sdi_reg/C
                         clock pessimism              0.000   191.647    
                         clock uncertainty           -0.214   191.433    
    SLICE_X16Y136        FDRE (Setup_fdre_C_CE)      -0.169   191.264    uut_dac1/sdi_reg
  -------------------------------------------------------------------
                         required time                        191.264    
                         arrival time                        -196.799    
  -------------------------------------------------------------------
                         slack                                 -5.534    

Slack (VIOLATED) :        -4.882ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac4/sdi_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_out1_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        7.695ns  (logic 0.704ns (9.148%)  route 6.991ns (90.852%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 191.647 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 188.415 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   190.962 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.195    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   184.711 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   186.554    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.650 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.765   188.415    frontpanel_ifat6_inst/inst/wi00/okHE[40]
    SLICE_X13Y134        FDRE                                         r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y134        FDRE (Prop_fdre_C_Q)         0.456   188.871 r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[3]/Q
                         net (fo=7, routed)           3.696   192.567    uut_dac4/wi00_ep_dataout[0]
    SLICE_X13Y134        LUT4 (Prop_lut4_I1_O)        0.124   192.691 r  uut_dac4/data_len[0]_i_2__2/O
                         net (fo=34, routed)          1.365   194.056    uut_dac4/syncb122_out
    SLICE_X11Y135        LUT6 (Prop_lut6_I0_O)        0.124   194.180 r  uut_dac4/sdi_i_1__2/O
                         net (fo=1, routed)           1.931   196.111    uut_dac4/sdi5_out
    SLICE_X11Y134        FDRE                                         r  uut_dac4/sdi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972   191.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   187.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   189.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.647   191.647    uut_dac4/clk_out1
    SLICE_X11Y134        FDRE                                         r  uut_dac4/sdi_reg/C
                         clock pessimism              0.000   191.647    
                         clock uncertainty           -0.214   191.433    
    SLICE_X11Y134        FDRE (Setup_fdre_C_CE)      -0.205   191.228    uut_dac4/sdi_reg
  -------------------------------------------------------------------
                         required time                        191.228    
                         arrival time                        -196.111    
  -------------------------------------------------------------------
                         slack                                 -4.882    

Slack (VIOLATED) :        -4.730ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac5/sdi_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_out1_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        7.546ns  (logic 0.766ns (10.151%)  route 6.780ns (89.849%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 191.648 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.555ns = ( 188.413 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   190.962 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.195    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   184.711 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   186.554    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.650 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.763   188.413    frontpanel_ifat6_inst/inst/wi00/okHE[40]
    SLICE_X10Y132        FDRE                                         r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132        FDRE (Prop_fdre_C_Q)         0.518   188.931 f  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[4]/Q
                         net (fo=7, routed)           3.842   192.774    uut_dac5/wi00_ep_dataout[0]
    SLICE_X12Y132        LUT5 (Prop_lut5_I3_O)        0.124   192.898 f  uut_dac5/sdi_i_4__3/O
                         net (fo=5, routed)           1.043   193.941    uut_dac5/sdi_i_4__3_n_0
    SLICE_X13Y132        LUT6 (Prop_lut6_I2_O)        0.124   194.065 r  uut_dac5/sdi_i_1__3/O
                         net (fo=1, routed)           1.895   195.959    uut_dac5/sdi5_out
    SLICE_X13Y135        FDRE                                         r  uut_dac5/sdi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972   191.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   187.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   189.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.648   191.648    uut_dac5/clk_out1
    SLICE_X13Y135        FDRE                                         r  uut_dac5/sdi_reg/C
                         clock pessimism              0.000   191.648    
                         clock uncertainty           -0.214   191.434    
    SLICE_X13Y135        FDRE (Setup_fdre_C_CE)      -0.205   191.229    uut_dac5/sdi_reg
  -------------------------------------------------------------------
                         required time                        191.229    
                         arrival time                        -195.959    
  -------------------------------------------------------------------
                         slack                                 -4.730    

Slack (VIOLATED) :        -4.681ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac2/sdi_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_out1_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        7.496ns  (logic 0.704ns (9.392%)  route 6.792ns (90.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 191.647 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.555ns = ( 188.413 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   190.962 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.195    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   184.711 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   186.554    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.650 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.763   188.413    frontpanel_ifat6_inst/inst/wi00/okHE[40]
    SLICE_X13Y132        FDRE                                         r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456   188.869 f  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=7, routed)           3.260   192.129    uut_dac2/wi00_ep_dataout[0]
    SLICE_X14Y132        LUT5 (Prop_lut5_I3_O)        0.124   192.253 f  uut_dac2/sdi_i_4__0/O
                         net (fo=5, routed)           1.419   193.673    uut_dac2/sdi_i_4__0_n_0
    SLICE_X13Y131        LUT6 (Prop_lut6_I2_O)        0.124   193.797 r  uut_dac2/sdi_i_1__0/O
                         net (fo=1, routed)           2.112   195.909    uut_dac2/sdi5_out
    SLICE_X17Y136        FDRE                                         r  uut_dac2/sdi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972   191.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   187.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   189.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.647   191.647    uut_dac2/clk_out1
    SLICE_X17Y136        FDRE                                         r  uut_dac2/sdi_reg/C
                         clock pessimism              0.000   191.647    
                         clock uncertainty           -0.214   191.433    
    SLICE_X17Y136        FDRE (Setup_fdre_C_CE)      -0.205   191.228    uut_dac2/sdi_reg
  -------------------------------------------------------------------
                         required time                        191.228    
                         arrival time                        -195.909    
  -------------------------------------------------------------------
                         slack                                 -4.681    

Slack (VIOLATED) :        -4.563ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac3/sdi_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_out1_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        7.377ns  (logic 0.704ns (9.543%)  route 6.673ns (90.457%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 191.647 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.554ns = ( 188.414 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   190.962 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.195    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   184.711 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   186.554    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.650 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.764   188.414    frontpanel_ifat6_inst/inst/wi00/okHE[40]
    SLICE_X19Y134        FDRE                                         r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y134        FDRE (Prop_fdre_C_Q)         0.456   188.870 f  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=7, routed)           3.760   192.631    uut_dac3/wi00_ep_dataout[0]
    SLICE_X19Y135        LUT5 (Prop_lut5_I3_O)        0.124   192.755 r  uut_dac3/sdi_i_4__1/O
                         net (fo=5, routed)           1.192   193.947    uut_dac3/sdi_i_4__1_n_0
    SLICE_X19Y135        LUT6 (Prop_lut6_I2_O)        0.124   194.071 r  uut_dac3/sdi_i_1__1/O
                         net (fo=1, routed)           1.721   195.792    uut_dac3/sdi5_out
    SLICE_X19Y136        FDRE                                         r  uut_dac3/sdi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972   191.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   187.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   189.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.647   191.647    uut_dac3/clk_out1
    SLICE_X19Y136        FDRE                                         r  uut_dac3/sdi_reg/C
                         clock pessimism              0.000   191.647    
                         clock uncertainty           -0.214   191.433    
    SLICE_X19Y136        FDRE (Setup_fdre_C_CE)      -0.205   191.228    uut_dac3/sdi_reg
  -------------------------------------------------------------------
                         required time                        191.228    
                         arrival time                        -195.792    
  -------------------------------------------------------------------
                         slack                                 -4.563    

Slack (VIOLATED) :        -4.347ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac5/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_out1_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        7.396ns  (logic 0.642ns (8.681%)  route 6.754ns (91.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 191.645 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.555ns = ( 188.413 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   190.962 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.195    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   184.711 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   186.554    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.650 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.763   188.413    frontpanel_ifat6_inst/inst/wi00/okHE[40]
    SLICE_X10Y132        FDRE                                         r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132        FDRE (Prop_fdre_C_Q)         0.518   188.931 r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[4]/Q
                         net (fo=7, routed)           6.754   195.685    uut_dac5/wi00_ep_dataout[0]
    SLICE_X11Y132        LUT6 (Prop_lut6_I3_O)        0.124   195.809 r  uut_dac5/done_i_1__3/O
                         net (fo=1, routed)           0.000   195.809    uut_dac5/done_i_1__3_n_0
    SLICE_X11Y132        FDRE                                         r  uut_dac5/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972   191.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   187.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   189.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.645   191.645    uut_dac5/clk_out1
    SLICE_X11Y132        FDRE                                         r  uut_dac5/done_reg/C
                         clock pessimism              0.000   191.645    
                         clock uncertainty           -0.214   191.431    
    SLICE_X11Y132        FDRE (Setup_fdre_C_D)        0.031   191.462    uut_dac5/done_reg
  -------------------------------------------------------------------
                         required time                        191.462    
                         arrival time                        -195.809    
  -------------------------------------------------------------------
                         slack                                 -4.347    

Slack (VIOLATED) :        -4.325ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac3/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_out1_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        7.373ns  (logic 0.580ns (7.867%)  route 6.793ns (92.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 191.645 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.554ns = ( 188.414 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   190.962 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.195    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   184.711 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   186.554    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.650 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.764   188.414    frontpanel_ifat6_inst/inst/wi00/okHE[40]
    SLICE_X19Y134        FDRE                                         r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y134        FDRE (Prop_fdre_C_Q)         0.456   188.870 r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[2]/Q
                         net (fo=7, routed)           6.793   195.663    uut_dac3/wi00_ep_dataout[0]
    SLICE_X11Y132        LUT6 (Prop_lut6_I2_O)        0.124   195.787 r  uut_dac3/done_i_1__1/O
                         net (fo=1, routed)           0.000   195.787    uut_dac3/done_i_1__1_n_0
    SLICE_X11Y132        FDRE                                         r  uut_dac3/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972   191.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   187.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   189.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.645   191.645    uut_dac3/clk_out1
    SLICE_X11Y132        FDRE                                         r  uut_dac3/done_reg/C
                         clock pessimism              0.000   191.645    
                         clock uncertainty           -0.214   191.431    
    SLICE_X11Y132        FDRE (Setup_fdre_C_D)        0.031   191.462    uut_dac3/done_reg
  -------------------------------------------------------------------
                         required time                        191.462    
                         arrival time                        -195.787    
  -------------------------------------------------------------------
                         slack                                 -4.325    

Slack (VIOLATED) :        -4.276ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac4/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_out1_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        7.401ns  (logic 0.580ns (7.836%)  route 6.821ns (92.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 191.724 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.552ns = ( 188.416 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   190.962 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.195    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   184.711 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   186.554    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.650 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.766   188.416    frontpanel_ifat6_inst/inst/wi0a/okHE[40]
    SLICE_X9Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.456   188.872 f  frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[0]/Q
                         net (fo=15, routed)          6.821   195.694    uut_dac4/wi0a_ep_dataout[0]
    SLICE_X7Y133         LUT6 (Prop_lut6_I0_O)        0.124   195.818 r  uut_dac4/done_i_1__2/O
                         net (fo=1, routed)           0.000   195.818    uut_dac4/done_i_1__2_n_0
    SLICE_X7Y133         FDRE                                         r  uut_dac4/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972   191.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   187.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   189.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.724   191.724    uut_dac4/clk_out1
    SLICE_X7Y133         FDRE                                         r  uut_dac4/done_reg/C
                         clock pessimism              0.000   191.724    
                         clock uncertainty           -0.214   191.510    
    SLICE_X7Y133         FDRE (Setup_fdre_C_D)        0.031   191.541    uut_dac4/done_reg
  -------------------------------------------------------------------
                         required time                        191.541    
                         arrival time                        -195.818    
  -------------------------------------------------------------------
                         slack                                 -4.276    

Slack (VIOLATED) :        -4.257ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac4/dl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_out1_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        7.354ns  (logic 0.580ns (7.886%)  route 6.774ns (92.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 191.647 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 188.415 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   190.962 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.195    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   184.711 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   186.554    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.650 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.765   188.415    frontpanel_ifat6_inst/inst/wi00/okHE[40]
    SLICE_X13Y134        FDRE                                         r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y134        FDRE (Prop_fdre_C_Q)         0.456   188.871 r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[3]/Q
                         net (fo=7, routed)           6.774   195.646    uut_dac4/wi00_ep_dataout[0]
    SLICE_X12Y134        LUT6 (Prop_lut6_I4_O)        0.124   195.770 r  uut_dac4/dl_i_1__2/O
                         net (fo=1, routed)           0.000   195.770    uut_dac4/dl_i_1__2_n_0
    SLICE_X12Y134        FDRE                                         r  uut_dac4/dl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972   191.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   187.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   189.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.647   191.647    uut_dac4/clk_out1
    SLICE_X12Y134        FDRE                                         r  uut_dac4/dl_reg/C
                         clock pessimism              0.000   191.647    
                         clock uncertainty           -0.214   191.433    
    SLICE_X12Y134        FDRE (Setup_fdre_C_D)        0.079   191.512    uut_dac4/dl_reg
  -------------------------------------------------------------------
                         required time                        191.512    
                         arrival time                        -195.770    
  -------------------------------------------------------------------
                         slack                                 -4.257    

Slack (VIOLATED) :        -4.177ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac2/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.032ns  (clk_out1_clk_wiz_0 rise@190.000ns - mmcm0_clk0 rise@189.968ns)
  Data Path Delay:        7.224ns  (logic 0.580ns (8.029%)  route 6.644ns (91.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 191.645 - 190.000 ) 
    Source Clock Delay      (SCD):    -1.552ns = ( 188.416 - 189.968 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   190.962 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   192.195    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   184.711 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   186.554    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   186.650 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.766   188.416    frontpanel_ifat6_inst/inst/wi0a/okHE[40]
    SLICE_X9Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.456   188.872 f  frontpanel_ifat6_inst/inst/wi0a/ep_dataout_reg[0]/Q
                         net (fo=15, routed)          6.644   195.517    uut_dac2/wi0a_ep_dataout[0]
    SLICE_X11Y132        LUT6 (Prop_lut6_I0_O)        0.124   195.641 r  uut_dac2/done_i_1__0/O
                         net (fo=1, routed)           0.000   195.641    uut_dac2/done_i_1__0_n_0
    SLICE_X11Y132        FDRE                                         r  uut_dac2/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.972   191.972    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637   187.335 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574   189.909    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.645   191.645    uut_dac2/clk_out1
    SLICE_X11Y132        FDRE                                         r  uut_dac2/done_reg/C
                         clock pessimism              0.000   191.645    
                         clock uncertainty           -0.214   191.431    
    SLICE_X11Y132        FDRE (Setup_fdre_C_D)        0.032   191.463    uut_dac2/done_reg
  -------------------------------------------------------------------
                         required time                        191.463    
                         arrival time                        -195.641    
  -------------------------------------------------------------------
                         slack                                 -4.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi01/ep_dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac1/sdi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.519ns  (logic 1.006ns (22.262%)  route 3.513ns (77.738%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        3.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 181.766 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.207ns = ( 177.841 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.649   177.841    frontpanel_ifat6_inst/inst/wi01/okHE[40]
    SLICE_X17Y138        FDRE                                         r  frontpanel_ifat6_inst/inst/wi01/ep_dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y138        FDRE (Prop_fdre_C_Q)         0.367   178.208 r  frontpanel_ifat6_inst/inst/wi01/ep_dataout_reg[4]/Q
                         net (fo=1, routed)           0.845   179.054    uut_dac1/wi01_ep_dataout[4]
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.100   179.154 r  uut_dac1/sdi_i_18/O
                         net (fo=1, routed)           0.000   179.154    uut_dac1/sdi_i_18_n_0
    SLICE_X19Y138        MUXF7 (Prop_muxf7_I1_O)      0.198   179.352 r  uut_dac1/sdi_reg_i_12/O
                         net (fo=1, routed)           1.389   180.741    uut_dac1/sdi_reg_i_12_n_0
    SLICE_X16Y136        LUT6 (Prop_lut6_I4_O)        0.241   180.982 r  uut_dac1/sdi_i_7__0/O
                         net (fo=1, routed)           1.278   182.260    uut_dac1/sdi_i_7__0_n_0
    SLICE_X16Y136        LUT6 (Prop_lut6_I2_O)        0.100   182.360 r  uut_dac1/sdi_i_2/O
                         net (fo=1, routed)           0.000   182.360    uut_dac1/sdi0
    SLICE_X16Y136        FDRE                                         r  uut_dac1/sdi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.766   181.766    uut_dac1/clk_out1
    SLICE_X16Y136        FDRE                                         r  uut_dac1/sdi_reg/C
                         clock pessimism              0.000   181.766    
                         clock uncertainty            0.214   181.980    
    SLICE_X16Y136        FDRE (Hold_fdre_C_D)         0.330   182.310    uut_dac1/sdi_reg
  -------------------------------------------------------------------
                         required time                       -182.310    
                         arrival time                         182.360    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi03/ep_dataout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac3/sdi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.469ns  (logic 1.034ns (23.137%)  route 3.435ns (76.863%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        3.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 181.766 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.211ns = ( 177.837 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.645   177.837    frontpanel_ifat6_inst/inst/wi03/okHE[40]
    SLICE_X20Y135        FDRE                                         r  frontpanel_ifat6_inst/inst/wi03/ep_dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_fdre_C_Q)         0.418   178.255 r  frontpanel_ifat6_inst/inst/wi03/ep_dataout_reg[7]/Q
                         net (fo=1, routed)           1.031   179.286    uut_dac3/wi03_ep_dataout[7]
    SLICE_X21Y134        LUT6 (Prop_lut6_I5_O)        0.100   179.386 r  uut_dac3/sdi_i_21__0/O
                         net (fo=1, routed)           0.000   179.386    uut_dac3/sdi_i_21__0_n_0
    SLICE_X21Y134        MUXF7 (Prop_muxf7_I1_O)      0.175   179.561 r  uut_dac3/sdi_reg_i_13__1/O
                         net (fo=1, routed)           1.014   180.575    uut_dac3/sdi_reg_i_13__1_n_0
    SLICE_X20Y136        LUT6 (Prop_lut6_I5_O)        0.241   180.816 r  uut_dac3/sdi_i_7__3/O
                         net (fo=1, routed)           1.390   182.206    uut_dac3/sdi_i_7__3_n_0
    SLICE_X19Y136        LUT6 (Prop_lut6_I2_O)        0.100   182.306 r  uut_dac3/sdi_i_2__1/O
                         net (fo=1, routed)           0.000   182.306    uut_dac3/sdi_i_2__1_n_0
    SLICE_X19Y136        FDRE                                         r  uut_dac3/sdi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.766   181.766    uut_dac3/clk_out1
    SLICE_X19Y136        FDRE                                         r  uut_dac3/sdi_reg/C
                         clock pessimism              0.000   181.766    
                         clock uncertainty            0.214   181.980    
    SLICE_X19Y136        FDRE (Hold_fdre_C_D)         0.269   182.249    uut_dac3/sdi_reg
  -------------------------------------------------------------------
                         required time                       -182.249    
                         arrival time                         182.306    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi05/ep_dataout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac5/sdi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.481ns  (logic 0.718ns (16.024%)  route 3.763ns (83.976%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 181.767 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.215ns = ( 177.833 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.641   177.833    frontpanel_ifat6_inst/inst/wi05/okHE[40]
    SLICE_X8Y130         FDRE                                         r  frontpanel_ifat6_inst/inst/wi05/ep_dataout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.418   178.251 r  frontpanel_ifat6_inst/inst/wi05/ep_dataout_reg[21]/Q
                         net (fo=1, routed)           2.116   180.368    uut_dac5/wi05_ep_dataout[21]
    SLICE_X12Y135        LUT6 (Prop_lut6_I1_O)        0.100   180.468 r  uut_dac5/sdi_i_13/O
                         net (fo=1, routed)           0.693   181.161    uut_dac5/sdi_i_13_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.100   181.261 f  uut_dac5/sdi_i_5__3/O
                         net (fo=1, routed)           0.953   182.214    uut_dac5/sdi_i_5__3_n_0
    SLICE_X13Y135        LUT6 (Prop_lut6_I0_O)        0.100   182.314 r  uut_dac5/sdi_i_2__3/O
                         net (fo=1, routed)           0.000   182.314    uut_dac5/sdi_i_2__3_n_0
    SLICE_X13Y135        FDRE                                         r  uut_dac5/sdi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.767   181.767    uut_dac5/clk_out1
    SLICE_X13Y135        FDRE                                         r  uut_dac5/sdi_reg/C
                         clock pessimism              0.000   181.767    
                         clock uncertainty            0.214   181.981    
    SLICE_X13Y135        FDRE (Hold_fdre_C_D)         0.270   182.251    uut_dac5/sdi_reg
  -------------------------------------------------------------------
                         required time                       -182.251    
                         arrival time                         182.314    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi04/ep_dataout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac4/sdi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.482ns  (logic 0.718ns (16.020%)  route 3.764ns (83.980%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 181.765 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 177.838 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.646   177.838    frontpanel_ifat6_inst/inst/wi04/okHE[40]
    SLICE_X12Y133        FDRE                                         r  frontpanel_ifat6_inst/inst/wi04/ep_dataout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y133        FDRE (Prop_fdre_C_Q)         0.418   178.256 r  frontpanel_ifat6_inst/inst/wi04/ep_dataout_reg[24]/Q
                         net (fo=1, routed)           1.267   179.523    uut_dac4/wi04_ep_dataout[24]
    SLICE_X11Y133        LUT6 (Prop_lut6_I0_O)        0.100   179.623 r  uut_dac4/sdi_i_8__1/O
                         net (fo=1, routed)           1.414   181.037    uut_dac4/sdi_i_8__1_n_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I0_O)        0.100   181.137 f  uut_dac4/sdi_i_5__2/O
                         net (fo=1, routed)           1.084   182.220    uut_dac4/sdi_i_5__2_n_0
    SLICE_X11Y134        LUT6 (Prop_lut6_I0_O)        0.100   182.320 r  uut_dac4/sdi_i_2__2/O
                         net (fo=1, routed)           0.000   182.320    uut_dac4/sdi_i_2__2_n_0
    SLICE_X11Y134        FDRE                                         r  uut_dac4/sdi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.765   181.765    uut_dac4/clk_out1
    SLICE_X11Y134        FDRE                                         r  uut_dac4/sdi_reg/C
                         clock pessimism              0.000   181.765    
                         clock uncertainty            0.214   181.979    
    SLICE_X11Y134        FDRE (Hold_fdre_C_D)         0.269   182.248    uut_dac4/sdi_reg
  -------------------------------------------------------------------
                         required time                       -182.248    
                         arrival time                         182.320    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi02/ep_dataout_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac2/sdi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.502ns  (logic 1.139ns (25.301%)  route 3.363ns (74.699%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        3.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 181.766 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 177.838 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.646   177.838    frontpanel_ifat6_inst/inst/wi02/okHE[40]
    SLICE_X12Y133        FDRE                                         r  frontpanel_ifat6_inst/inst/wi02/ep_dataout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y133        FDRE (Prop_fdre_C_Q)         0.385   178.223 r  frontpanel_ifat6_inst/inst/wi02/ep_dataout_reg[30]/Q
                         net (fo=1, routed)           0.874   179.098    uut_dac2/wi02_ep_dataout[30]
    SLICE_X13Y134        LUT6 (Prop_lut6_I4_O)        0.238   179.336 r  uut_dac2/sdi_i_16__0/O
                         net (fo=1, routed)           0.000   179.336    uut_dac2/sdi_i_16__0_n_0
    SLICE_X13Y134        MUXF7 (Prop_muxf7_I1_O)      0.175   179.511 r  uut_dac2/sdi_reg_i_11__0/O
                         net (fo=1, routed)           1.396   180.906    uut_dac2/sdi_reg_i_11__0_n_0
    SLICE_X15Y136        LUT6 (Prop_lut6_I5_O)        0.241   181.147 f  uut_dac2/sdi_i_5__0/O
                         net (fo=1, routed)           1.093   182.240    uut_dac2/sdi_i_5__0_n_0
    SLICE_X17Y136        LUT6 (Prop_lut6_I0_O)        0.100   182.340 r  uut_dac2/sdi_i_2__0/O
                         net (fo=1, routed)           0.000   182.340    uut_dac2/sdi_i_2__0_n_0
    SLICE_X17Y136        FDRE                                         r  uut_dac2/sdi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.766   181.766    uut_dac2/clk_out1
    SLICE_X17Y136        FDRE                                         r  uut_dac2/sdi_reg/C
                         clock pessimism              0.000   181.766    
                         clock uncertainty            0.214   181.980    
    SLICE_X17Y136        FDRE (Hold_fdre_C_D)         0.271   182.251    uut_dac2/sdi_reg
  -------------------------------------------------------------------
                         required time                       -182.251    
                         arrival time                         182.340    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac1/data_len_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.446ns  (logic 0.467ns (10.505%)  route 3.979ns (89.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 181.760 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 177.840 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.648   177.840    frontpanel_ifat6_inst/inst/wi00/okHE[40]
    SLICE_X13Y136        FDRE                                         r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.367   178.207 r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/Q
                         net (fo=7, routed)           3.003   181.210    uut_dac1/wi00_ep_dataout[0]
    SLICE_X16Y136        LUT3 (Prop_lut3_I1_O)        0.100   181.310 r  uut_dac1/data_len[0]_i_1/O
                         net (fo=34, routed)          0.976   182.286    uut_dac1/syncb0
    SLICE_X18Y131        FDRE                                         r  uut_dac1/data_len_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.760   181.760    uut_dac1/clk_out1
    SLICE_X18Y131        FDRE                                         r  uut_dac1/data_len_reg[4]/C
                         clock pessimism              0.000   181.760    
                         clock uncertainty            0.214   181.974    
    SLICE_X18Y131        FDRE (Hold_fdre_C_R)         0.036   182.010    uut_dac1/data_len_reg[4]
  -------------------------------------------------------------------
                         required time                       -182.010    
                         arrival time                         182.286    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac1/data_len_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.446ns  (logic 0.467ns (10.505%)  route 3.979ns (89.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 181.760 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 177.840 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.648   177.840    frontpanel_ifat6_inst/inst/wi00/okHE[40]
    SLICE_X13Y136        FDRE                                         r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.367   178.207 r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/Q
                         net (fo=7, routed)           3.003   181.210    uut_dac1/wi00_ep_dataout[0]
    SLICE_X16Y136        LUT3 (Prop_lut3_I1_O)        0.100   181.310 r  uut_dac1/data_len[0]_i_1/O
                         net (fo=34, routed)          0.976   182.286    uut_dac1/syncb0
    SLICE_X18Y131        FDSE                                         r  uut_dac1/data_len_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.760   181.760    uut_dac1/clk_out1
    SLICE_X18Y131        FDSE                                         r  uut_dac1/data_len_reg[5]/C
                         clock pessimism              0.000   181.760    
                         clock uncertainty            0.214   181.974    
    SLICE_X18Y131        FDSE (Hold_fdse_C_S)         0.036   182.010    uut_dac1/data_len_reg[5]
  -------------------------------------------------------------------
                         required time                       -182.010    
                         arrival time                         182.286    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac1/data_len_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.446ns  (logic 0.467ns (10.505%)  route 3.979ns (89.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 181.760 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 177.840 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.648   177.840    frontpanel_ifat6_inst/inst/wi00/okHE[40]
    SLICE_X13Y136        FDRE                                         r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.367   178.207 r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/Q
                         net (fo=7, routed)           3.003   181.210    uut_dac1/wi00_ep_dataout[0]
    SLICE_X16Y136        LUT3 (Prop_lut3_I1_O)        0.100   181.310 r  uut_dac1/data_len[0]_i_1/O
                         net (fo=34, routed)          0.976   182.286    uut_dac1/syncb0
    SLICE_X18Y131        FDRE                                         r  uut_dac1/data_len_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.760   181.760    uut_dac1/clk_out1
    SLICE_X18Y131        FDRE                                         r  uut_dac1/data_len_reg[6]/C
                         clock pessimism              0.000   181.760    
                         clock uncertainty            0.214   181.974    
    SLICE_X18Y131        FDRE (Hold_fdre_C_R)         0.036   182.010    uut_dac1/data_len_reg[6]
  -------------------------------------------------------------------
                         required time                       -182.010    
                         arrival time                         182.286    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac1/data_len_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.446ns  (logic 0.467ns (10.505%)  route 3.979ns (89.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 181.760 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 177.840 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.648   177.840    frontpanel_ifat6_inst/inst/wi00/okHE[40]
    SLICE_X13Y136        FDRE                                         r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.367   178.207 r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[0]/Q
                         net (fo=7, routed)           3.003   181.210    uut_dac1/wi00_ep_dataout[0]
    SLICE_X16Y136        LUT3 (Prop_lut3_I1_O)        0.100   181.310 r  uut_dac1/data_len[0]_i_1/O
                         net (fo=34, routed)          0.976   182.286    uut_dac1/syncb0
    SLICE_X18Y131        FDRE                                         r  uut_dac1/data_len_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.760   181.760    uut_dac1/clk_out1
    SLICE_X18Y131        FDRE                                         r  uut_dac1/data_len_reg[7]/C
                         clock pessimism              0.000   181.760    
                         clock uncertainty            0.214   181.974    
    SLICE_X18Y131        FDRE (Hold_fdre_C_R)         0.036   182.010    uut_dac1/data_len_reg[7]
  -------------------------------------------------------------------
                         required time                       -182.010    
                         arrival time                         182.286    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            uut_dac2/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.048ns  (clk_out1_clk_wiz_0 rise@180.000ns - mmcm0_clk0 rise@180.048ns)
  Data Path Delay:        4.804ns  (logic 0.567ns (11.803%)  route 4.237ns (88.197%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 181.765 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.211ns = ( 177.837 - 180.048 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.645   177.837    frontpanel_ifat6_inst/inst/wi00/okHE[40]
    SLICE_X13Y132        FDRE                                         r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.367   178.204 r  frontpanel_ifat6_inst/inst/wi00/ep_dataout_reg[1]/Q
                         net (fo=7, routed)           2.296   180.500    uut_dac2/wi00_ep_dataout[0]
    SLICE_X14Y132        LUT4 (Prop_lut4_I1_O)        0.100   180.600 r  uut_dac2/data_len[0]_i_2__0/O
                         net (fo=34, routed)          1.941   182.541    uut_dac2/syncb122_out
    SLICE_X14Y134        LUT5 (Prop_lut5_I3_O)        0.100   182.641 r  uut_dac2/sclk_i_1__0/O
                         net (fo=1, routed)           0.000   182.641    uut_dac2/sclk_i_1__0_n_0
    SLICE_X14Y134        FDRE                                         r  uut_dac2/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.765   181.765    uut_dac2/clk_out1
    SLICE_X14Y134        FDRE                                         r  uut_dac2/sclk_reg/C
                         clock pessimism              0.000   181.765    
                         clock uncertainty            0.214   181.979    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.331   182.310    uut_dac2/sclk_reg
  -------------------------------------------------------------------
                         required time                       -182.310    
                         arrival time                         182.641    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[14].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.460ns = ( 0.028 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.858     0.028    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y147        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[14].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y147        FDRE (Prop_fdre_C_Q)         0.552     0.580 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[14].regvalid/Q
                         net (fo=1, routed)           0.001     0.581    frontpanel_ifat6_inst/inst/okHI/iob_regs[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.944 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.944    okUHU[14]
    R22                                                               r  okUHU[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[15].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[15]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.460ns = ( 0.028 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.858     0.028    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y148        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[15].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y148        FDRE (Prop_fdre_C_Q)         0.552     0.580 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[15].regvalid/Q
                         net (fo=1, routed)           0.001     0.581    frontpanel_ifat6_inst/inst/okHI/iob_regs[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.944 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.944    okUHU[15]
    P22                                                               r  okUHU[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.460ns = ( 0.028 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.858     0.028    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y102        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        FDRE (Prop_fdre_C_Q)         0.552     0.580 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     0.581    frontpanel_ifat6_inst/inst/okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.944 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.944    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[12].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.461ns = ( 0.027 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.857     0.027    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y145        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[12].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y145        FDRE (Prop_fdre_C_Q)         0.552     0.579 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[12].regvalid/Q
                         net (fo=1, routed)           0.001     0.580    frontpanel_ifat6_inst/inst/okHI/iob_regs[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.943 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.943    okUHU[12]
    R21                                                               r  okUHU[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.461ns = ( 0.027 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.857     0.027    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y146        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y146        FDRE (Prop_fdre_C_Q)         0.552     0.579 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001     0.580    frontpanel_ifat6_inst/inst/okHI/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.943 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.943    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.461ns = ( 0.027 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.857     0.027    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y103        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y103        FDRE (Prop_fdre_C_Q)         0.552     0.579 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     0.580    frontpanel_ifat6_inst/inst/okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.943 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.943    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[10].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.462ns = ( 0.026 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.856     0.026    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y141        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[10].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y141        FDRE (Prop_fdre_C_Q)         0.552     0.578 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[10].regvalid/Q
                         net (fo=1, routed)           0.001     0.579    frontpanel_ifat6_inst/inst/okHI/iob_regs[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.942 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.942    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[11].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.462ns = ( 0.026 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.856     0.026    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y142        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[11].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y142        FDRE (Prop_fdre_C_Q)         0.552     0.578 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[11].regvalid/Q
                         net (fo=1, routed)           0.001     0.579    frontpanel_ifat6_inst/inst/okHI/iob_regs[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.942 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.942    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.462ns = ( 0.026 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.856     0.026    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y107        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y107        FDRE (Prop_fdre_C_Q)         0.552     0.578 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     0.579    frontpanel_ifat6_inst/inst/okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.942 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.942    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.462ns = ( 0.026 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.856     0.026    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y108        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y108        FDRE (Prop_fdre_C_Q)         0.552     0.578 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     0.579    frontpanel_ifat6_inst/inst/okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     2.942 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.942    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  4.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.186ns  (logic 2.185ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.711    -0.657    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y108        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y108        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  frontpanel_ifat6_inst/inst/okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    frontpanel_ifat6_inst/inst/okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      1.705     1.529 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.529    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.711    -0.657    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y107        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y107        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  frontpanel_ifat6_inst/inst/okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    frontpanel_ifat6_inst/inst/okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      1.707     1.531 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.531    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.144ns = ( -0.656 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.712    -0.656    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y103        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y103        FDRE (Prop_fdre_C_Q)         0.480    -0.176 f  frontpanel_ifat6_inst/inst/okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001    -0.175    frontpanel_ifat6_inst/inst/okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      1.708     1.533 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.533    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.143ns = ( -0.655 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.713    -0.655    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y102        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        FDRE (Prop_fdre_C_Q)         0.480    -0.175 f  frontpanel_ifat6_inst/inst/okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001    -0.174    frontpanel_ifat6_inst/inst/okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      1.708     1.534 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.534    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.194ns  (logic 2.193ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.711    -0.657    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y106        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y106        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  frontpanel_ifat6_inst/inst/okHI/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    frontpanel_ifat6_inst/inst/okHI/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      1.713     1.537 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.537    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.206ns  (logic 2.205ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.711    -0.657    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y109        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  frontpanel_ifat6_inst/inst/okHI/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    frontpanel_ifat6_inst/inst/okHI/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      1.725     1.549 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.549    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.207ns  (logic 2.206ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.711    -0.657    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y111        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y111        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  frontpanel_ifat6_inst/inst/okHI/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    frontpanel_ifat6_inst/inst/okHI/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      1.726     1.550 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.550    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.214ns  (logic 2.213ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.711    -0.657    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y140        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y140        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  frontpanel_ifat6_inst/inst/okHI/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    frontpanel_ifat6_inst/inst/okHI/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      1.733     1.557 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.557    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.220ns  (logic 2.219ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.145ns = ( -0.657 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.711    -0.657    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y139        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y139        FDRE (Prop_fdre_C_Q)         0.480    -0.177 f  frontpanel_ifat6_inst/inst/okHI/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001    -0.176    frontpanel_ifat6_inst/inst/okHI/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      1.739     1.563 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.563    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.221ns  (logic 2.220ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -2.144ns = ( -0.656 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.712    -0.656    frontpanel_ifat6_inst/inst/okHI/okClk
    OLOGIC_X0Y146        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y146        FDRE (Prop_fdre_C_Q)         0.480    -0.176 f  frontpanel_ifat6_inst/inst/okHI/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001    -0.175    frontpanel_ifat6_inst/inst/okHI/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatE_obuft_T_O)
                                                      1.740     1.564 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.564    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.893    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  mmcm0_clk0

Setup :           25  Failing Endpoints,  Worst Slack       -5.382ns,  Total Violation     -132.142ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.382ns  (required time - arrival time)
  Source:                 uut_adc/adc_dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (mmcm0_clk0 rise@4316.688ns - clk_out1_clk_wiz_1 rise@4316.667ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.423%)  route 0.351ns (45.577%))
  Logic Levels:           0  
  Clock Path Skew:        -3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 4314.557 - 4316.688 ) 
    Source Clock Delay      (SCD):    1.846ns = ( 4318.513 - 4316.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.846  4318.513    uut_adc/CLK
    SLICE_X1Y135         FDRE                                         r  uut_adc/adc_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.419  4318.932 r  uut_adc/adc_dout_reg[6]/Q
                         net (fo=2, routed)           0.351  4319.283    frontpanel_ifat6_inst/inst/wo22/ep_datain[6]
    SLICE_X1Y133         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.725  4314.558    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X1Y133         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[6]/C
                         clock pessimism              0.000  4314.558    
                         clock uncertainty           -0.444  4314.113    
    SLICE_X1Y133         FDRE (Setup_fdre_C_D)       -0.212  4313.901    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[6]
  -------------------------------------------------------------------
                         required time                       4313.901    
                         arrival time                       -4319.283    
  -------------------------------------------------------------------
                         slack                                 -5.382    

Slack (VIOLATED) :        -5.379ns  (required time - arrival time)
  Source:                 uut_adc/adc_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (mmcm0_clk0 rise@4316.688ns - clk_out1_clk_wiz_1 rise@4316.667ns)
  Data Path Delay:        0.763ns  (logic 0.419ns (54.941%)  route 0.344ns (45.059%))
  Logic Levels:           0  
  Clock Path Skew:        -3.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 4314.562 - 4316.688 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 4318.514 - 4316.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847  4318.514    uut_adc/CLK
    SLICE_X3Y137         FDRE                                         r  uut_adc/adc_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.419  4318.933 r  uut_adc/adc_dout_reg[12]/Q
                         net (fo=2, routed)           0.344  4319.276    frontpanel_ifat6_inst/inst/wo22/ep_datain[12]
    SLICE_X1Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.729  4314.562    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X1Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[12]/C
                         clock pessimism              0.000  4314.562    
                         clock uncertainty           -0.444  4314.117    
    SLICE_X1Y138         FDRE (Setup_fdre_C_D)       -0.219  4313.898    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[12]
  -------------------------------------------------------------------
                         required time                       4313.898    
                         arrival time                       -4319.277    
  -------------------------------------------------------------------
                         slack                                 -5.379    

Slack (VIOLATED) :        -5.378ns  (required time - arrival time)
  Source:                 uut_adc/adc_dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (mmcm0_clk0 rise@4316.688ns - clk_out1_clk_wiz_1 rise@4316.667ns)
  Data Path Delay:        0.917ns  (logic 0.456ns (49.711%)  route 0.461ns (50.289%))
  Logic Levels:           0  
  Clock Path Skew:        -3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 4314.561 - 4316.688 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 4318.514 - 4316.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847  4318.514    uut_adc/CLK
    SLICE_X3Y137         FDRE                                         r  uut_adc/adc_dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.456  4318.970 r  uut_adc/adc_dout_reg[7]/Q
                         net (fo=2, routed)           0.461  4319.431    frontpanel_ifat6_inst/inst/wo22/ep_datain[7]
    SLICE_X2Y137         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.728  4314.561    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X2Y137         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[7]/C
                         clock pessimism              0.000  4314.561    
                         clock uncertainty           -0.444  4314.116    
    SLICE_X2Y137         FDRE (Setup_fdre_C_D)       -0.063  4314.053    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[7]
  -------------------------------------------------------------------
                         required time                       4314.053    
                         arrival time                       -4319.431    
  -------------------------------------------------------------------
                         slack                                 -5.378    

Slack (VIOLATED) :        -5.377ns  (required time - arrival time)
  Source:                 uut_adc/adc_dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (mmcm0_clk0 rise@4316.688ns - clk_out1_clk_wiz_1 rise@4316.667ns)
  Data Path Delay:        0.765ns  (logic 0.419ns (54.781%)  route 0.346ns (45.219%))
  Logic Levels:           0  
  Clock Path Skew:        -3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 4314.560 - 4316.688 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 4318.514 - 4316.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847  4318.514    uut_adc/CLK
    SLICE_X3Y137         FDRE                                         r  uut_adc/adc_dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.419  4318.933 r  uut_adc/adc_dout_reg[8]/Q
                         net (fo=2, routed)           0.346  4319.278    frontpanel_ifat6_inst/inst/wo22/ep_datain[8]
    SLICE_X0Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.727  4314.560    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X0Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[8]/C
                         clock pessimism              0.000  4314.560    
                         clock uncertainty           -0.444  4314.115    
    SLICE_X0Y136         FDRE (Setup_fdre_C_D)       -0.213  4313.902    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[8]
  -------------------------------------------------------------------
                         required time                       4313.902    
                         arrival time                       -4319.278    
  -------------------------------------------------------------------
                         slack                                 -5.377    

Slack (VIOLATED) :        -5.376ns  (required time - arrival time)
  Source:                 uut_adc/adc_dout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (mmcm0_clk0 rise@4316.688ns - clk_out1_clk_wiz_1 rise@4316.667ns)
  Data Path Delay:        0.764ns  (logic 0.419ns (54.866%)  route 0.345ns (45.134%))
  Logic Levels:           0  
  Clock Path Skew:        -3.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 4314.562 - 4316.688 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 4318.514 - 4316.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847  4318.514    uut_adc/CLK
    SLICE_X1Y137         FDRE                                         r  uut_adc/adc_dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.419  4318.933 r  uut_adc/adc_dout_reg[23]/Q
                         net (fo=2, routed)           0.345  4319.277    frontpanel_ifat6_inst/inst/wo22/ep_datain[23]
    SLICE_X1Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.729  4314.562    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X1Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[23]/C
                         clock pessimism              0.000  4314.562    
                         clock uncertainty           -0.444  4314.117    
    SLICE_X1Y138         FDRE (Setup_fdre_C_D)       -0.215  4313.902    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[23]
  -------------------------------------------------------------------
                         required time                       4313.902    
                         arrival time                       -4319.278    
  -------------------------------------------------------------------
                         slack                                 -5.376    

Slack (VIOLATED) :        -5.374ns  (required time - arrival time)
  Source:                 uut_adc/adc_dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (mmcm0_clk0 rise@4316.688ns - clk_out1_clk_wiz_1 rise@4316.667ns)
  Data Path Delay:        0.761ns  (logic 0.419ns (55.057%)  route 0.342ns (44.943%))
  Logic Levels:           0  
  Clock Path Skew:        -3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 4314.560 - 4316.688 ) 
    Source Clock Delay      (SCD):    1.846ns = ( 4318.513 - 4316.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.846  4318.513    uut_adc/CLK
    SLICE_X3Y136         FDRE                                         r  uut_adc/adc_dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.419  4318.932 r  uut_adc/adc_dout_reg[9]/Q
                         net (fo=2, routed)           0.342  4319.273    frontpanel_ifat6_inst/inst/wo22/ep_datain[9]
    SLICE_X0Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.727  4314.560    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X0Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[9]/C
                         clock pessimism              0.000  4314.560    
                         clock uncertainty           -0.444  4314.115    
    SLICE_X0Y136         FDRE (Setup_fdre_C_D)       -0.215  4313.900    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[9]
  -------------------------------------------------------------------
                         required time                       4313.900    
                         arrival time                       -4319.274    
  -------------------------------------------------------------------
                         slack                                 -5.374    

Slack (VIOLATED) :        -5.370ns  (required time - arrival time)
  Source:                 uut_adc/adc_dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (mmcm0_clk0 rise@4316.688ns - clk_out1_clk_wiz_1 rise@4316.667ns)
  Data Path Delay:        0.759ns  (logic 0.419ns (55.189%)  route 0.340ns (44.811%))
  Logic Levels:           0  
  Clock Path Skew:        -3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 4314.560 - 4316.688 ) 
    Source Clock Delay      (SCD):    1.846ns = ( 4318.513 - 4316.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.846  4318.513    uut_adc/CLK
    SLICE_X3Y136         FDRE                                         r  uut_adc/adc_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.419  4318.932 r  uut_adc/adc_dout_reg[2]/Q
                         net (fo=2, routed)           0.340  4319.272    frontpanel_ifat6_inst/inst/wo22/ep_datain[2]
    SLICE_X0Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.727  4314.560    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X0Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[2]/C
                         clock pessimism              0.000  4314.560    
                         clock uncertainty           -0.444  4314.115    
    SLICE_X0Y135         FDRE (Setup_fdre_C_D)       -0.213  4313.902    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[2]
  -------------------------------------------------------------------
                         required time                       4313.902    
                         arrival time                       -4319.272    
  -------------------------------------------------------------------
                         slack                                 -5.370    

Slack (VIOLATED) :        -5.359ns  (required time - arrival time)
  Source:                 uut_adc/adc_dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (mmcm0_clk0 rise@4316.688ns - clk_out1_clk_wiz_1 rise@4316.667ns)
  Data Path Delay:        0.773ns  (logic 0.419ns (54.219%)  route 0.354ns (45.781%))
  Logic Levels:           0  
  Clock Path Skew:        -3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 4314.555 - 4316.688 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 4318.509 - 4316.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.842  4318.509    uut_adc/CLK
    SLICE_X5Y133         FDRE                                         r  uut_adc/adc_dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.419  4318.928 r  uut_adc/adc_dout_reg[16]/Q
                         net (fo=2, routed)           0.354  4319.282    frontpanel_ifat6_inst/inst/wo22/ep_datain[16]
    SLICE_X6Y132         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.723  4314.556    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X6Y132         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[16]/C
                         clock pessimism              0.000  4314.556    
                         clock uncertainty           -0.444  4314.111    
    SLICE_X6Y132         FDRE (Setup_fdre_C_D)       -0.188  4313.923    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[16]
  -------------------------------------------------------------------
                         required time                       4313.923    
                         arrival time                       -4319.282    
  -------------------------------------------------------------------
                         slack                                 -5.359    

Slack (VIOLATED) :        -5.280ns  (required time - arrival time)
  Source:                 uut_adc/adc_dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (mmcm0_clk0 rise@4316.688ns - clk_out1_clk_wiz_1 rise@4316.667ns)
  Data Path Delay:        0.800ns  (logic 0.456ns (56.973%)  route 0.344ns (43.027%))
  Logic Levels:           0  
  Clock Path Skew:        -3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 4314.560 - 4316.688 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 4318.514 - 4316.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.847  4318.514    uut_adc/CLK
    SLICE_X3Y137         FDRE                                         r  uut_adc/adc_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.456  4318.970 r  uut_adc/adc_dout_reg[11]/Q
                         net (fo=2, routed)           0.344  4319.314    frontpanel_ifat6_inst/inst/wo22/ep_datain[11]
    SLICE_X0Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.727  4314.560    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X0Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[11]/C
                         clock pessimism              0.000  4314.560    
                         clock uncertainty           -0.444  4314.115    
    SLICE_X0Y136         FDRE (Setup_fdre_C_D)       -0.081  4314.034    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[11]
  -------------------------------------------------------------------
                         required time                       4314.034    
                         arrival time                       -4319.314    
  -------------------------------------------------------------------
                         slack                                 -5.280    

Slack (VIOLATED) :        -5.276ns  (required time - arrival time)
  Source:                 uut_adc/adc_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo21/wirehold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (mmcm0_clk0 rise@4316.688ns - clk_out1_clk_wiz_1 rise@4316.667ns)
  Data Path Delay:        0.839ns  (logic 0.456ns (54.345%)  route 0.383ns (45.655%))
  Logic Levels:           0  
  Clock Path Skew:        -3.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 4314.561 - 4316.688 ) 
    Source Clock Delay      (SCD):    1.846ns = ( 4318.513 - 4316.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4316.667  4316.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4316.667 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743  4318.410    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648  4314.762 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808  4316.570    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  4316.667 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.846  4318.513    uut_adc/CLK
    SLICE_X7Y137         FDRE                                         r  uut_adc/adc_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456  4318.969 r  uut_adc/adc_done_reg/Q
                         net (fo=10, routed)          0.383  4319.352    frontpanel_ifat6_inst/inst/wo21/ep_datain[0]
    SLICE_X7Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wo21/wirehold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4316.688  4316.688 r  
    W19                                               0.000  4316.688 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4316.688    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860  4317.548 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162  4318.710    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729  4310.981 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760  4312.741    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4312.832 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.728  4314.561    frontpanel_ifat6_inst/inst/wo21/okHE[40]
    SLICE_X7Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wo21/wirehold_reg[0]/C
                         clock pessimism              0.000  4314.561    
                         clock uncertainty           -0.444  4314.116    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)       -0.040  4314.076    frontpanel_ifat6_inst/inst/wo21/wirehold_reg[0]
  -------------------------------------------------------------------
                         required time                       4314.076    
                         arrival time                       -4319.352    
  -------------------------------------------------------------------
                         slack                                 -5.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 uut_adc/adc_dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (mmcm0_clk0 rise@4733.328ns - clk_out1_clk_wiz_1 rise@4733.333ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.677%)  route 0.070ns (33.323%))
  Logic Levels:           0  
  Clock Path Skew:        -1.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 4732.412 - 4733.328 ) 
    Source Clock Delay      (SCD):    0.651ns = ( 4733.984 - 4733.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603  4733.936    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160  4732.776 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531  4733.307    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.651  4733.983    uut_adc/CLK
    SLICE_X1Y135         FDRE                                         r  uut_adc/adc_dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141  4734.125 r  uut_adc/adc_dout_reg[5]/Q
                         net (fo=2, routed)           0.070  4734.195    frontpanel_ifat6_inst/inst/wo22/ep_datain[5]
    SLICE_X0Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412  4733.740 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  4734.220    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355  4730.865 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595  4731.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4731.488 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.924  4732.412    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X0Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[5]/C
                         clock pessimism              0.000  4732.412    
                         clock uncertainty            0.444  4732.856    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.047  4732.903    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[5]
  -------------------------------------------------------------------
                         required time                      -4732.903    
                         arrival time                        4734.195    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 uut_adc/adc_dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (mmcm0_clk0 rise@4733.328ns - clk_out1_clk_wiz_1 rise@4733.333ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        -1.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 4732.412 - 4733.328 ) 
    Source Clock Delay      (SCD):    0.651ns = ( 4733.984 - 4733.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603  4733.936    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160  4732.776 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531  4733.307    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.651  4733.983    uut_adc/CLK
    SLICE_X1Y135         FDRE                                         r  uut_adc/adc_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.128  4734.111 r  uut_adc/adc_dout_reg[4]/Q
                         net (fo=2, routed)           0.075  4734.186    frontpanel_ifat6_inst/inst/wo22/ep_datain[4]
    SLICE_X0Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412  4733.740 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  4734.220    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355  4730.865 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595  4731.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4731.488 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.924  4732.412    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X0Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[4]/C
                         clock pessimism              0.000  4732.412    
                         clock uncertainty            0.444  4732.856    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.022  4732.878    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[4]
  -------------------------------------------------------------------
                         required time                      -4732.878    
                         arrival time                        4734.187    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 uut_adc/adc_dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (mmcm0_clk0 rise@4733.328ns - clk_out1_clk_wiz_1 rise@4733.333ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.625%)  route 0.080ns (38.375%))
  Logic Levels:           0  
  Clock Path Skew:        -1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 4732.415 - 4733.328 ) 
    Source Clock Delay      (SCD):    0.653ns = ( 4733.986 - 4733.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603  4733.936    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160  4732.776 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531  4733.307    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.653  4733.986    uut_adc/CLK
    SLICE_X0Y138         FDRE                                         r  uut_adc/adc_dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.128  4734.114 r  uut_adc/adc_dout_reg[18]/Q
                         net (fo=2, routed)           0.080  4734.193    frontpanel_ifat6_inst/inst/wo22/ep_datain[18]
    SLICE_X1Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412  4733.740 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  4734.220    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355  4730.865 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595  4731.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4731.488 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.927  4732.415    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X1Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[18]/C
                         clock pessimism              0.000  4732.415    
                         clock uncertainty            0.444  4732.859    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.025  4732.884    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[18]
  -------------------------------------------------------------------
                         required time                      -4732.884    
                         arrival time                        4734.194    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 uut_adc/adc_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (mmcm0_clk0 rise@4733.328ns - clk_out1_clk_wiz_1 rise@4733.333ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.919%)  route 0.116ns (45.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 4732.412 - 4733.328 ) 
    Source Clock Delay      (SCD):    0.651ns = ( 4733.984 - 4733.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603  4733.936    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160  4732.776 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531  4733.307    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.651  4733.983    uut_adc/CLK
    SLICE_X3Y136         FDRE                                         r  uut_adc/adc_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141  4734.125 r  uut_adc/adc_dout_reg[10]/Q
                         net (fo=2, routed)           0.116  4734.240    frontpanel_ifat6_inst/inst/wo22/ep_datain[10]
    SLICE_X0Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412  4733.740 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  4734.220    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355  4730.865 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595  4731.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4731.488 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.924  4732.412    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X0Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[10]/C
                         clock pessimism              0.000  4732.412    
                         clock uncertainty            0.444  4732.856    
    SLICE_X0Y136         FDRE (Hold_fdre_C_D)         0.075  4732.932    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[10]
  -------------------------------------------------------------------
                         required time                      -4732.931    
                         arrival time                        4734.241    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 uut_adc/adc_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (mmcm0_clk0 rise@4733.328ns - clk_out1_clk_wiz_1 rise@4733.333ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        -1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 4732.409 - 4733.328 ) 
    Source Clock Delay      (SCD):    0.649ns = ( 4733.982 - 4733.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603  4733.936    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160  4732.776 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531  4733.307    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.649  4733.981    uut_adc/CLK
    SLICE_X5Y133         FDRE                                         r  uut_adc/adc_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.141  4734.123 r  uut_adc/adc_dout_reg[15]/Q
                         net (fo=2, routed)           0.120  4734.243    frontpanel_ifat6_inst/inst/wo22/ep_datain[15]
    SLICE_X4Y133         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412  4733.740 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  4734.220    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355  4730.865 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595  4731.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4731.488 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.921  4732.409    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X4Y133         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[15]/C
                         clock pessimism              0.000  4732.409    
                         clock uncertainty            0.444  4732.853    
    SLICE_X4Y133         FDRE (Hold_fdre_C_D)         0.076  4732.929    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[15]
  -------------------------------------------------------------------
                         required time                      -4732.930    
                         arrival time                        4734.243    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.314ns  (arrival time - required time)
  Source:                 uut_adc/adc_dout_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (mmcm0_clk0 rise@4733.328ns - clk_out1_clk_wiz_1 rise@4733.333ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.402%)  route 0.077ns (37.598%))
  Logic Levels:           0  
  Clock Path Skew:        -1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 4732.415 - 4733.328 ) 
    Source Clock Delay      (SCD):    0.653ns = ( 4733.986 - 4733.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603  4733.936    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160  4732.776 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531  4733.307    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.653  4733.986    uut_adc/CLK
    SLICE_X0Y138         FDRE                                         r  uut_adc/adc_dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.128  4734.114 r  uut_adc/adc_dout_reg[22]/Q
                         net (fo=2, routed)           0.077  4734.191    frontpanel_ifat6_inst/inst/wo22/ep_datain[22]
    SLICE_X1Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412  4733.740 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  4734.220    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355  4730.865 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595  4731.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4731.488 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.927  4732.415    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X1Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[22]/C
                         clock pessimism              0.000  4732.415    
                         clock uncertainty            0.444  4732.859    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.018  4732.877    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[22]
  -------------------------------------------------------------------
                         required time                      -4732.877    
                         arrival time                        4734.191    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (arrival time - required time)
  Source:                 uut_adc/adc_dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (mmcm0_clk0 rise@4733.328ns - clk_out1_clk_wiz_1 rise@4733.333ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.672%)  route 0.122ns (46.328%))
  Logic Levels:           0  
  Clock Path Skew:        -1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 4732.415 - 4733.328 ) 
    Source Clock Delay      (SCD):    0.653ns = ( 4733.986 - 4733.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603  4733.936    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160  4732.776 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531  4733.307    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.653  4733.986    uut_adc/CLK
    SLICE_X0Y138         FDRE                                         r  uut_adc/adc_dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.141  4734.127 r  uut_adc/adc_dout_reg[17]/Q
                         net (fo=2, routed)           0.122  4734.249    frontpanel_ifat6_inst/inst/wo22/ep_datain[17]
    SLICE_X1Y139         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412  4733.740 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  4734.220    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355  4730.865 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595  4731.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4731.488 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.927  4732.415    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X1Y139         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[17]/C
                         clock pessimism              0.000  4732.415    
                         clock uncertainty            0.444  4732.859    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.075  4732.935    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[17]
  -------------------------------------------------------------------
                         required time                      -4732.935    
                         arrival time                        4734.249    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 uut_adc/adc_dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (mmcm0_clk0 rise@4733.328ns - clk_out1_clk_wiz_1 rise@4733.333ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        -1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 4732.412 - 4733.328 ) 
    Source Clock Delay      (SCD):    0.652ns = ( 4733.985 - 4733.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603  4733.936    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160  4732.776 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531  4733.307    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.652  4733.984    uut_adc/CLK
    SLICE_X3Y137         FDRE                                         r  uut_adc/adc_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141  4734.125 r  uut_adc/adc_dout_reg[11]/Q
                         net (fo=2, routed)           0.111  4734.237    frontpanel_ifat6_inst/inst/wo22/ep_datain[11]
    SLICE_X0Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412  4733.740 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  4734.220    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355  4730.865 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595  4731.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4731.488 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.924  4732.412    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X0Y136         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[11]/C
                         clock pessimism              0.000  4732.412    
                         clock uncertainty            0.444  4732.856    
    SLICE_X0Y136         FDRE (Hold_fdre_C_D)         0.066  4732.922    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[11]
  -------------------------------------------------------------------
                         required time                      -4732.922    
                         arrival time                        4734.237    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 uut_adc/adc_dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (mmcm0_clk0 rise@4733.328ns - clk_out1_clk_wiz_1 rise@4733.333ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.618%)  route 0.127ns (47.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 4732.415 - 4733.328 ) 
    Source Clock Delay      (SCD):    0.653ns = ( 4733.986 - 4733.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603  4733.936    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160  4732.776 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531  4733.307    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.653  4733.986    uut_adc/CLK
    SLICE_X0Y138         FDRE                                         r  uut_adc/adc_dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.141  4734.127 r  uut_adc/adc_dout_reg[21]/Q
                         net (fo=2, routed)           0.127  4734.254    frontpanel_ifat6_inst/inst/wo22/ep_datain[21]
    SLICE_X1Y139         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412  4733.740 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  4734.220    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355  4730.865 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595  4731.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4731.488 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.927  4732.415    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X1Y139         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[21]/C
                         clock pessimism              0.000  4732.415    
                         clock uncertainty            0.444  4732.859    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.078  4732.938    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[21]
  -------------------------------------------------------------------
                         required time                      -4732.937    
                         arrival time                        4734.254    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 uut_adc/adc_dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            frontpanel_ifat6_inst/inst/wo22/wirehold_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.005ns  (mmcm0_clk0 rise@4733.328ns - clk_out1_clk_wiz_1 rise@4733.333ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.180%)  route 0.129ns (47.820%))
  Logic Levels:           0  
  Clock Path Skew:        -1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 4732.414 - 4733.328 ) 
    Source Clock Delay      (SCD):    0.652ns = ( 4733.985 - 4733.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.310ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                   4733.333  4733.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  4733.333 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603  4733.936    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160  4732.776 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531  4733.307    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026  4733.333 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.652  4733.984    uut_adc/CLK
    SLICE_X3Y137         FDRE                                         r  uut_adc/adc_dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141  4734.125 r  uut_adc/adc_dout_reg[14]/Q
                         net (fo=2, routed)           0.129  4734.255    frontpanel_ifat6_inst/inst/wo22/ep_datain[14]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                   4733.328  4733.328 r  
    W19                                               0.000  4733.328 r  okUH[0] (IN)
                         net (fo=0)                   0.000  4733.328    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412  4733.740 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480  4734.220    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355  4730.865 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595  4731.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4731.488 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.926  4732.414    frontpanel_ifat6_inst/inst/wo22/okHE[40]
    SLICE_X4Y138         FDRE                                         r  frontpanel_ifat6_inst/inst/wo22/wirehold_reg[14]/C
                         clock pessimism              0.000  4732.414    
                         clock uncertainty            0.444  4732.858    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.078  4732.937    frontpanel_ifat6_inst/inst/wo22/wirehold_reg[14]
  -------------------------------------------------------------------
                         required time                      -4732.937    
                         arrival time                        4734.255    
  -------------------------------------------------------------------
                         slack                                  1.319    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  mmcm0_clk0

Setup :            5  Failing Endpoints,  Worst Slack       -5.031ns,  Total Violation      -24.994ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.031ns  (required time - arrival time)
  Source:                 uut_dac1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontpanel_ifat6_inst/inst/wo20/wirehold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.048ns  (mmcm0_clk0 rise@180.048ns - clk_out1_clk_wiz_0 rise@180.000ns)
  Data Path Delay:        0.852ns  (logic 0.518ns (60.803%)  route 0.334ns (39.197%))
  Logic Levels:           0  
  Clock Path Skew:        -3.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns = ( 177.839 - 180.048 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 181.765 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.765   181.765    uut_dac1/clk_out1
    SLICE_X14Y134        FDRE                                         r  uut_dac1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDRE (Prop_fdre_C_Q)         0.518   182.283 r  uut_dac1/done_reg/Q
                         net (fo=6, routed)           0.334   182.617    frontpanel_ifat6_inst/inst/wo20/ep_datain[0]
    SLICE_X13Y134        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.647   177.839    frontpanel_ifat6_inst/inst/wo20/okHE[40]
    SLICE_X13Y134        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[0]/C
                         clock pessimism              0.000   177.839    
                         clock uncertainty           -0.213   177.626    
    SLICE_X13Y134        FDRE (Setup_fdre_C_D)       -0.040   177.586    frontpanel_ifat6_inst/inst/wo20/wirehold_reg[0]
  -------------------------------------------------------------------
                         required time                        177.586    
                         arrival time                        -182.617    
  -------------------------------------------------------------------
                         slack                                 -5.031    

Slack (VIOLATED) :        -5.012ns  (required time - arrival time)
  Source:                 uut_dac2/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontpanel_ifat6_inst/inst/wo20/wirehold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.048ns  (mmcm0_clk0 rise@180.048ns - clk_out1_clk_wiz_0 rise@180.000ns)
  Data Path Delay:        0.834ns  (logic 0.456ns (54.706%)  route 0.378ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        -3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.210ns = ( 177.838 - 180.048 ) 
    Source Clock Delay      (SCD):    1.763ns = ( 181.763 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.763   181.763    uut_dac2/clk_out1
    SLICE_X11Y132        FDRE                                         r  uut_dac2/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDRE (Prop_fdre_C_Q)         0.456   182.219 r  uut_dac2/done_reg/Q
                         net (fo=6, routed)           0.378   182.597    frontpanel_ifat6_inst/inst/wo20/ep_datain[1]
    SLICE_X11Y133        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.646   177.838    frontpanel_ifat6_inst/inst/wo20/okHE[40]
    SLICE_X11Y133        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[1]/C
                         clock pessimism              0.000   177.838    
                         clock uncertainty           -0.213   177.625    
    SLICE_X11Y133        FDRE (Setup_fdre_C_D)       -0.040   177.585    frontpanel_ifat6_inst/inst/wo20/wirehold_reg[1]
  -------------------------------------------------------------------
                         required time                        177.585    
                         arrival time                        -182.597    
  -------------------------------------------------------------------
                         slack                                 -5.012    

Slack (VIOLATED) :        -4.998ns  (required time - arrival time)
  Source:                 uut_dac4/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontpanel_ifat6_inst/inst/wo20/wirehold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.048ns  (mmcm0_clk0 rise@180.048ns - clk_out1_clk_wiz_0 rise@180.000ns)
  Data Path Delay:        0.819ns  (logic 0.456ns (55.696%)  route 0.363ns (44.304%))
  Logic Levels:           0  
  Clock Path Skew:        -3.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 177.916 - 180.048 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 181.842 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.842   181.842    uut_dac4/clk_out1
    SLICE_X7Y133         FDRE                                         r  uut_dac4/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.456   182.298 r  uut_dac4/done_reg/Q
                         net (fo=6, routed)           0.363   182.661    frontpanel_ifat6_inst/inst/wo20/ep_datain[3]
    SLICE_X4Y133         FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.724   177.916    frontpanel_ifat6_inst/inst/wo20/okHE[40]
    SLICE_X4Y133         FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[3]/C
                         clock pessimism              0.000   177.916    
                         clock uncertainty           -0.213   177.703    
    SLICE_X4Y133         FDRE (Setup_fdre_C_D)       -0.040   177.663    frontpanel_ifat6_inst/inst/wo20/wirehold_reg[3]
  -------------------------------------------------------------------
                         required time                        177.663    
                         arrival time                        -182.661    
  -------------------------------------------------------------------
                         slack                                 -4.998    

Slack (VIOLATED) :        -4.978ns  (required time - arrival time)
  Source:                 uut_dac5/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontpanel_ifat6_inst/inst/wo20/wirehold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.048ns  (mmcm0_clk0 rise@180.048ns - clk_out1_clk_wiz_0 rise@180.000ns)
  Data Path Delay:        0.797ns  (logic 0.456ns (57.219%)  route 0.341ns (42.781%))
  Logic Levels:           0  
  Clock Path Skew:        -3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.210ns = ( 177.838 - 180.048 ) 
    Source Clock Delay      (SCD):    1.763ns = ( 181.763 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.763   181.763    uut_dac5/clk_out1
    SLICE_X11Y132        FDRE                                         r  uut_dac5/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDRE (Prop_fdre_C_Q)         0.456   182.219 r  uut_dac5/done_reg/Q
                         net (fo=6, routed)           0.341   182.560    frontpanel_ifat6_inst/inst/wo20/ep_datain[4]
    SLICE_X11Y133        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.646   177.838    frontpanel_ifat6_inst/inst/wo20/okHE[40]
    SLICE_X11Y133        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[4]/C
                         clock pessimism              0.000   177.838    
                         clock uncertainty           -0.213   177.625    
    SLICE_X11Y133        FDRE (Setup_fdre_C_D)       -0.043   177.582    frontpanel_ifat6_inst/inst/wo20/wirehold_reg[4]
  -------------------------------------------------------------------
                         required time                        177.582    
                         arrival time                        -182.560    
  -------------------------------------------------------------------
                         slack                                 -4.978    

Slack (VIOLATED) :        -4.974ns  (required time - arrival time)
  Source:                 uut_dac3/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontpanel_ifat6_inst/inst/wo20/wirehold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.048ns  (mmcm0_clk0 rise@180.048ns - clk_out1_clk_wiz_0 rise@180.000ns)
  Data Path Delay:        0.819ns  (logic 0.456ns (55.657%)  route 0.363ns (44.343%))
  Logic Levels:           0  
  Clock Path Skew:        -3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.213ns = ( 177.835 - 180.048 ) 
    Source Clock Delay      (SCD):    1.763ns = ( 181.763 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    180.000   180.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   180.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106   182.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   177.207 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   179.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   180.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.763   181.763    uut_dac3/clk_out1
    SLICE_X11Y132        FDRE                                         r  uut_dac3/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDRE (Prop_fdre_C_Q)         0.456   182.219 r  uut_dac3/done_reg/Q
                         net (fo=6, routed)           0.363   182.583    frontpanel_ifat6_inst/inst/wo20/ep_datain[2]
    SLICE_X10Y131        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                    180.048   180.048 r  
    W19                                               0.000   180.048 r  okUH[0] (IN)
                         net (fo=0)                   0.000   180.048    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   180.908 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   182.070    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   174.341 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   176.101    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.192 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.643   177.835    frontpanel_ifat6_inst/inst/wo20/okHE[40]
    SLICE_X10Y131        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[2]/C
                         clock pessimism              0.000   177.835    
                         clock uncertainty           -0.213   177.622    
    SLICE_X10Y131        FDRE (Setup_fdre_C_D)       -0.013   177.609    frontpanel_ifat6_inst/inst/wo20/wirehold_reg[2]
  -------------------------------------------------------------------
                         required time                        177.609    
                         arrival time                        -182.583    
  -------------------------------------------------------------------
                         slack                                 -4.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.574ns  (arrival time - required time)
  Source:                 uut_dac5/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontpanel_ifat6_inst/inst/wo20/wirehold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (mmcm0_clk0 rise@189.968ns - clk_out1_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        -1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 189.020 - 189.968 ) 
    Source Clock Delay      (SCD):    0.621ns = ( 190.621 - 190.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745   190.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683   189.062 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912   189.974    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621   190.621    uut_dac5/clk_out1
    SLICE_X11Y132        FDRE                                         r  uut_dac5/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDRE (Prop_fdre_C_Q)         0.141   190.762 r  uut_dac5/done_reg/Q
                         net (fo=6, routed)           0.122   190.884    frontpanel_ifat6_inst/inst/wo20/ep_datain[4]
    SLICE_X11Y133        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412   190.380 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   190.860    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355   187.505 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595   188.100    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   188.129 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.892   189.020    frontpanel_ifat6_inst/inst/wo20/okHE[40]
    SLICE_X11Y133        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[4]/C
                         clock pessimism              0.000   189.020    
                         clock uncertainty            0.213   189.234    
    SLICE_X11Y133        FDRE (Hold_fdre_C_D)         0.076   189.310    frontpanel_ifat6_inst/inst/wo20/wirehold_reg[4]
  -------------------------------------------------------------------
                         required time                       -189.310    
                         arrival time                         190.884    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 uut_dac1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontpanel_ifat6_inst/inst/wo20/wirehold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (mmcm0_clk0 rise@189.968ns - clk_out1_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.651%)  route 0.111ns (40.349%))
  Logic Levels:           0  
  Clock Path Skew:        -1.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 189.021 - 189.968 ) 
    Source Clock Delay      (SCD):    0.623ns = ( 190.623 - 190.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745   190.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683   189.062 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912   189.974    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.623   190.623    uut_dac1/clk_out1
    SLICE_X14Y134        FDRE                                         r  uut_dac1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDRE (Prop_fdre_C_Q)         0.164   190.787 r  uut_dac1/done_reg/Q
                         net (fo=6, routed)           0.111   190.898    frontpanel_ifat6_inst/inst/wo20/ep_datain[0]
    SLICE_X13Y134        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412   190.380 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   190.860    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355   187.505 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595   188.100    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   188.129 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.893   189.021    frontpanel_ifat6_inst/inst/wo20/okHE[40]
    SLICE_X13Y134        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[0]/C
                         clock pessimism              0.000   189.021    
                         clock uncertainty            0.213   189.235    
    SLICE_X13Y134        FDRE (Hold_fdre_C_D)         0.078   189.313    frontpanel_ifat6_inst/inst/wo20/wirehold_reg[0]
  -------------------------------------------------------------------
                         required time                       -189.313    
                         arrival time                         190.898    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.590ns  (arrival time - required time)
  Source:                 uut_dac4/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontpanel_ifat6_inst/inst/wo20/wirehold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (mmcm0_clk0 rise@189.968ns - clk_out1_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.049%)  route 0.141ns (49.951%))
  Logic Levels:           0  
  Clock Path Skew:        -1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 189.049 - 189.968 ) 
    Source Clock Delay      (SCD):    0.649ns = ( 190.649 - 190.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745   190.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683   189.062 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912   189.974    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.649   190.649    uut_dac4/clk_out1
    SLICE_X7Y133         FDRE                                         r  uut_dac4/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.141   190.790 r  uut_dac4/done_reg/Q
                         net (fo=6, routed)           0.141   190.930    frontpanel_ifat6_inst/inst/wo20/ep_datain[3]
    SLICE_X4Y133         FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412   190.380 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   190.860    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355   187.505 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595   188.100    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   188.129 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.921   189.049    frontpanel_ifat6_inst/inst/wo20/okHE[40]
    SLICE_X4Y133         FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[3]/C
                         clock pessimism              0.000   189.049    
                         clock uncertainty            0.213   189.263    
    SLICE_X4Y133         FDRE (Hold_fdre_C_D)         0.078   189.341    frontpanel_ifat6_inst/inst/wo20/wirehold_reg[3]
  -------------------------------------------------------------------
                         required time                       -189.341    
                         arrival time                         190.930    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.602ns  (arrival time - required time)
  Source:                 uut_dac3/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontpanel_ifat6_inst/inst/wo20/wirehold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (mmcm0_clk0 rise@189.968ns - clk_out1_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.846%)  route 0.136ns (49.154%))
  Logic Levels:           0  
  Clock Path Skew:        -1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 189.018 - 189.968 ) 
    Source Clock Delay      (SCD):    0.621ns = ( 190.621 - 190.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745   190.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683   189.062 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912   189.974    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621   190.621    uut_dac3/clk_out1
    SLICE_X11Y132        FDRE                                         r  uut_dac3/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDRE (Prop_fdre_C_Q)         0.141   190.762 r  uut_dac3/done_reg/Q
                         net (fo=6, routed)           0.136   190.898    frontpanel_ifat6_inst/inst/wo20/ep_datain[2]
    SLICE_X10Y131        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412   190.380 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   190.860    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355   187.505 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595   188.100    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   188.129 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.890   189.018    frontpanel_ifat6_inst/inst/wo20/okHE[40]
    SLICE_X10Y131        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[2]/C
                         clock pessimism              0.000   189.018    
                         clock uncertainty            0.213   189.232    
    SLICE_X10Y131        FDRE (Hold_fdre_C_D)         0.064   189.296    frontpanel_ifat6_inst/inst/wo20/wirehold_reg[2]
  -------------------------------------------------------------------
                         required time                       -189.296    
                         arrival time                         190.898    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 uut_dac2/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frontpanel_ifat6_inst/inst/wo20/wirehold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.032ns  (mmcm0_clk0 rise@189.968ns - clk_out1_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.071%)  route 0.159ns (52.929%))
  Logic Levels:           0  
  Clock Path Skew:        -1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 189.020 - 189.968 ) 
    Source Clock Delay      (SCD):    0.621ns = ( 190.621 - 190.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745   190.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683   189.062 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912   189.974    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   190.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621   190.621    uut_dac2/clk_out1
    SLICE_X11Y132        FDRE                                         r  uut_dac2/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDRE (Prop_fdre_C_Q)         0.141   190.762 r  uut_dac2/done_reg/Q
                         net (fo=6, routed)           0.159   190.920    frontpanel_ifat6_inst/inst/wo20/ep_datain[1]
    SLICE_X11Y133        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                    189.968   189.968 r  
    W19                                               0.000   189.968 r  okUH[0] (IN)
                         net (fo=0)                   0.000   189.968    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412   190.380 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480   190.860    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355   187.505 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595   188.100    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   188.129 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.892   189.020    frontpanel_ifat6_inst/inst/wo20/okHE[40]
    SLICE_X11Y133        FDRE                                         r  frontpanel_ifat6_inst/inst/wo20/wirehold_reg[1]/C
                         clock pessimism              0.000   189.020    
                         clock uncertainty            0.213   189.234    
    SLICE_X11Y133        FDRE (Hold_fdre_C_D)         0.078   189.312    frontpanel_ifat6_inst/inst/wo20/wirehold_reg[1]
  -------------------------------------------------------------------
                         required time                       -189.312    
                         arrival time                         190.920    
  -------------------------------------------------------------------
                         slack                                  1.609    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 1.028ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    frontpanel_ifat6_inst/inst/okHI/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.028     9.028 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.028    frontpanel_ifat6_inst/inst/okHI/iobf0_o_0
    ILOGIC_X0Y129        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.701     9.253    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y129        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.253    
                         clock uncertainty           -0.171     9.082    
    ILOGIC_X0Y129        FDRE (Setup_fdre_C_D)       -0.011     9.071    frontpanel_ifat6_inst/inst/okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 1.020ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    frontpanel_ifat6_inst/inst/okHI/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.020     9.020 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.020    frontpanel_ifat6_inst/inst/okHI/iobf0_o_1
    ILOGIC_X0Y130        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.701     9.253    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y130        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.253    
                         clock uncertainty           -0.171     9.082    
    ILOGIC_X0Y130        FDRE (Setup_fdre_C_D)       -0.011     9.071    frontpanel_ifat6_inst/inst/okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 1.016ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( -0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    frontpanel_ifat6_inst/inst/okHI/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.016     9.016 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.016    frontpanel_ifat6_inst/inst/okHI/iobf0_o_2
    ILOGIC_X0Y131        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.705     9.257    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y131        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.257    
                         clock uncertainty           -0.171     9.086    
    ILOGIC_X0Y131        FDRE (Setup_fdre_C_D)       -0.011     9.075    frontpanel_ifat6_inst/inst/okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.017ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( -0.661 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    frontpanel_ifat6_inst/inst/okHI/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.017     9.017 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.017    frontpanel_ifat6_inst/inst/okHI/iobf0_o_3
    ILOGIC_X0Y133        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.707     9.259    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y133        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.259    
                         clock uncertainty           -0.171     9.088    
    ILOGIC_X0Y133        FDRE (Setup_fdre_C_D)       -0.011     9.077    frontpanel_ifat6_inst/inst/okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 okUHU[5]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[5].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( -0.660 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W22                                               0.000     8.000 r  okUHU[5] (INOUT)
                         net (fo=1, unset)            0.000     8.000    frontpanel_ifat6_inst/inst/okHI/iob_regs[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         1.018     9.018 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.018    frontpanel_ifat6_inst/inst/okHI/iobf0_o_5
    ILOGIC_X0Y135        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[5].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.708     9.260    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y135        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[5].regin0/C
                         clock pessimism              0.000     9.260    
                         clock uncertainty           -0.171     9.089    
    ILOGIC_X0Y135        FDRE (Setup_fdre_C_D)       -0.011     9.078    frontpanel_ifat6_inst/inst/okHI/iob_regs[5].regin0
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 okUHU[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 1.010ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB20                                              0.000     8.000 r  okUHU[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    frontpanel_ifat6_inst/inst/okHI/iob_regs[27].iobf0/IO
    AB20                 IBUF (Prop_ibuf_I_O)         1.010     9.010 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.010    frontpanel_ifat6_inst/inst/okHI/iobf0_o_27
    ILOGIC_X0Y119        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.701     9.253    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y119        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.253    
                         clock uncertainty           -0.171     9.082    
    ILOGIC_X0Y119        FDRE (Setup_fdre_C_D)       -0.011     9.071    frontpanel_ifat6_inst/inst/okHI/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 okUHU[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 1.012ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( -0.663 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y21                                               0.000     8.000 r  okUHU[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    frontpanel_ifat6_inst/inst/okHI/iob_regs[18].iobf0/IO
    Y21                  IBUF (Prop_ibuf_I_O)         1.012     9.012 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.012    frontpanel_ifat6_inst/inst/okHI/iobf0_o_18
    ILOGIC_X0Y132        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.705     9.257    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y132        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.257    
                         clock uncertainty           -0.171     9.086    
    ILOGIC_X0Y132        FDRE (Setup_fdre_C_D)       -0.011     9.075    frontpanel_ifat6_inst/inst/okHI/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( -0.661 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    frontpanel_ifat6_inst/inst/okHI/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.013     9.013 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.013    frontpanel_ifat6_inst/inst/okHI/iobf0_o_4
    ILOGIC_X0Y134        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.707     9.259    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y134        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.259    
                         clock uncertainty           -0.171     9.088    
    ILOGIC_X0Y134        FDRE (Setup_fdre_C_D)       -0.011     9.077    frontpanel_ifat6_inst/inst/okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 okUHU[31]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[31].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 1.010ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( -0.661 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB18                                              0.000     8.000 r  okUHU[31] (INOUT)
                         net (fo=1, unset)            0.000     8.000    frontpanel_ifat6_inst/inst/okHI/iob_regs[31].iobf0/IO
    AB18                 IBUF (Prop_ibuf_I_O)         1.010     9.010 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[31].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.010    frontpanel_ifat6_inst/inst/okHI/iobf0_o_31
    ILOGIC_X0Y115        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[31].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.707     9.259    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y115        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[31].regin0/C
                         clock pessimism              0.000     9.259    
                         clock uncertainty           -0.171     9.088    
    ILOGIC_X0Y115        FDRE (Setup_fdre_C_D)       -0.011     9.077    frontpanel_ifat6_inst/inst/okHI/iob_regs[31].regin0
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 1.006ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( -0.660 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    frontpanel_ifat6_inst/inst/okHI/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.006     9.006 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.006    frontpanel_ifat6_inst/inst/okHI/iobf0_o_6
    ILOGIC_X0Y136        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.708     9.260    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y136        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.260    
                         clock uncertainty           -0.171     9.089    
    ILOGIC_X0Y136        FDRE (Setup_fdre_C_D)       -0.011     9.078    frontpanel_ifat6_inst/inst/okHI/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 okUHU[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.168ns  (logic 0.168ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N17                                               0.000    11.920 r  okUHU[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    frontpanel_ifat6_inst/inst/okHI/iob_regs[21].iobf0/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.168    12.088 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.088    frontpanel_ifat6_inst/inst/okHI/iobf0_o_21
    ILOGIC_X0Y108        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.921    10.489    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y108        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y108        FDRE (Hold_fdre_C_D)         0.068    10.728    frontpanel_ifat6_inst/inst/okHI/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.088    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 okUHU[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.171ns  (logic 0.171ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 0.571 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P16                                               0.000    11.920 r  okUHU[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    frontpanel_ifat6_inst/inst/okHI/iob_regs[24].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.171    12.091 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.091    frontpanel_ifat6_inst/inst/okHI/iobf0_o_24
    ILOGIC_X0Y102        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.923    10.491    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y102        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty            0.171    10.662    
    ILOGIC_X0Y102        FDRE (Hold_fdre_C_D)         0.068    10.730    frontpanel_ifat6_inst/inst/okHI/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -10.730    
                         arrival time                          12.091    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 okUHU[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.170ns  (logic 0.170ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 0.570 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N14                                               0.000    11.920 r  okUHU[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    frontpanel_ifat6_inst/inst/okHI/iob_regs[22].iobf0/IO
    N14                  IBUF (Prop_ibuf_I_O)         0.170    12.090 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.090    frontpanel_ifat6_inst/inst/okHI/iobf0_o_22
    ILOGIC_X0Y103        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.922    10.490    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y103        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.490    
                         clock uncertainty            0.171    10.661    
    ILOGIC_X0Y103        FDRE (Hold_fdre_C_D)         0.068    10.729    frontpanel_ifat6_inst/inst/okHI/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -10.729    
                         arrival time                          12.090    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 okUHU[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.170ns  (logic 0.170ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P17                                               0.000    11.920 r  okUHU[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    frontpanel_ifat6_inst/inst/okHI/iob_regs[19].iobf0/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.170    12.090 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.090    frontpanel_ifat6_inst/inst/okHI/iobf0_o_19
    ILOGIC_X0Y107        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.921    10.489    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y107        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y107        FDRE (Hold_fdre_C_D)         0.068    10.728    frontpanel_ifat6_inst/inst/okHI/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.090    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 okUHU[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.175ns  (logic 0.175ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P15                                               0.000    11.920 r  okUHU[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    frontpanel_ifat6_inst/inst/okHI/iob_regs[28].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.175    12.095 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.095    frontpanel_ifat6_inst/inst/okHI/iobf0_o_28
    ILOGIC_X0Y106        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.921    10.489    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y106        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y106        FDRE (Hold_fdre_C_D)         0.068    10.728    frontpanel_ifat6_inst/inst/okHI/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.095    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 okUHU[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.187ns  (logic 0.187ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T18                                               0.000    11.920 r  okUHU[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    frontpanel_ifat6_inst/inst/okHI/iob_regs[25].iobf0/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.187    12.107 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.107    frontpanel_ifat6_inst/inst/okHI/iobf0_o_25
    ILOGIC_X0Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.921    10.489    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y109        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y109        FDRE (Hold_fdre_C_D)         0.068    10.728    frontpanel_ifat6_inst/inst/okHI/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.107    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 okUHU[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.189ns  (logic 0.189ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R14                                               0.000    11.920 r  okUHU[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    frontpanel_ifat6_inst/inst/okHI/iob_regs[16].iobf0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.189    12.109 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.109    frontpanel_ifat6_inst/inst/okHI/iobf0_o_16
    ILOGIC_X0Y111        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.921    10.489    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y111        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y111        FDRE (Hold_fdre_C_D)         0.068    10.728    frontpanel_ifat6_inst/inst/okHI/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.109    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.196ns  (logic 0.196ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    frontpanel_ifat6_inst/inst/okHI/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.196    12.116 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.116    frontpanel_ifat6_inst/inst/okHI/iobf0_o_9
    ILOGIC_X0Y140        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.921    10.489    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y140        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y140        FDRE (Hold_fdre_C_D)         0.068    10.728    frontpanel_ifat6_inst/inst/okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.116    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.393ns  (arrival time - required time)
  Source:                 okUHU[13]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[13].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 0.570 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P21                                               0.000    11.920 r  okUHU[13] (INOUT)
                         net (fo=1, unset)            0.000    11.920    frontpanel_ifat6_inst/inst/okHI/iob_regs[13].iobf0/IO
    P21                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[13].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    frontpanel_ifat6_inst/inst/okHI/iobf0_o_13
    ILOGIC_X0Y146        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[13].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.922    10.490    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y146        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[13].regin0/C
                         clock pessimism              0.000    10.490    
                         clock uncertainty            0.171    10.661    
    ILOGIC_X0Y146        FDRE (Hold_fdre_C_D)         0.068    10.729    frontpanel_ifat6_inst/inst/okHI/iob_regs[13].regin0
  -------------------------------------------------------------------
                         required time                        -10.729    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 0.569 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    frontpanel_ifat6_inst/inst/okHI/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  frontpanel_ifat6_inst/inst/okHI/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    frontpanel_ifat6_inst/inst/okHI/iobf0_o_8
    ILOGIC_X0Y139        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412    11.820 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.300    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355     8.945 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595     9.540    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.569 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.921    10.489    frontpanel_ifat6_inst/inst/okHI/okClk
    ILOGIC_X0Y139        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.489    
                         clock uncertainty            0.171    10.660    
    ILOGIC_X0Y139        FDRE (Hold_fdre_C_D)         0.068    10.728    frontpanel_ifat6_inst/inst/okHI/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.728    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.394    





---------------------------------------------------------------------------------------------------
From Clock:  dnaclkdiv32
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        2.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - dnaclkdiv32 rise@1.488ns)
  Data Path Delay:        5.376ns  (logic 3.214ns (59.787%)  route 2.162ns (40.213%))
  Logic Levels:           0  
  Clock Path Skew:        -1.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.208ns = ( 9.200 - 11.408 ) 
    Source Clock Delay      (SCD):    0.018ns = ( 1.506 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.748    -0.082    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y125        FDPE (Prop_fdpe_C_Q)         0.518     0.436 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           1.070     1.506    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     4.720 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           2.162     6.882    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X15Y114        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.648     9.200    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y114        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism              0.538     9.738    
                         clock uncertainty           -0.073     9.665    
    SLICE_X15Y114        FDCE (Setup_fdce_C_D)       -0.067     9.598    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  2.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.293ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - dnaclkdiv32 rise@1.488ns)
  Data Path Delay:        2.879ns  (logic 1.862ns (64.680%)  route 1.017ns (35.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns = ( 0.542 - 1.488 ) 
    Source Clock Delay      (SCD):    0.052ns = ( 1.540 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.611     0.772    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y125        FDPE (Prop_fdpe_C_Q)         0.164     0.936 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.604     1.540    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     3.402 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.017     4.418    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X15Y114        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.894     0.542    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y114        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism              0.513     1.055    
    SLICE_X15Y114        FDCE (Hold_fdce_C_D)         0.070     1.125    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           4.418    
  -------------------------------------------------------------------
                         slack                                  3.293    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  dnaclkdiv32

Setup :            0  Failing Endpoints,  Worst Slack        2.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/READ
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (dnaclkdiv32 rise@318.928ns - mmcm0_clk0 rise@309.008ns)
  Data Path Delay:        3.235ns  (logic 0.518ns (16.014%)  route 2.717ns (83.986%))
  Logic Levels:           0  
  Clock Path Skew:        1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.853ns = ( 318.075 - 318.928 ) 
    Source Clock Delay      (SCD):    -1.564ns = ( 307.444 - 309.008 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    309.008   309.008 r  
    W19                                               0.000   309.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000   309.008    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   310.002 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   311.235    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   303.751 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   305.594    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   305.690 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.754   307.444    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y128        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y128        FDCE (Prop_fdce_C_Q)         0.518   307.962 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           2.717   310.679    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                    318.928   318.928 r  
    W19                                               0.000   318.928 r  okUH[0] (IN)
                         net (fo=0)                   0.000   318.928    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   319.788 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   320.950    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   313.221 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   314.981    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   315.072 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.631   316.703    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y125        FDPE (Prop_fdpe_C_Q)         0.418   317.121 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.954   318.075    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.538   318.613    
                         clock uncertainty           -0.073   318.540    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -5.356   313.184    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                        313.184    
                         arrival time                        -310.679    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (dnaclkdiv32 rise@318.928ns - mmcm0_clk0 rise@309.008ns)
  Data Path Delay:        2.890ns  (logic 0.478ns (16.540%)  route 2.412ns (83.460%))
  Logic Levels:           0  
  Clock Path Skew:        1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.853ns = ( 318.075 - 318.928 ) 
    Source Clock Delay      (SCD):    -1.570ns = ( 307.438 - 309.008 ) 
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    309.008   309.008 r  
    W19                                               0.000   309.008 r  okUH[0] (IN)
                         net (fo=0)                   0.000   309.008    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994   310.002 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233   311.235    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485   303.751 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843   305.594    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   305.690 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.748   307.438    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y125        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDCE (Prop_fdce_C_Q)         0.478   307.916 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           2.412   310.328    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                    318.928   318.928 r  
    W19                                               0.000   318.928 r  okUH[0] (IN)
                         net (fo=0)                   0.000   318.928    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860   319.788 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162   320.950    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729   313.221 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760   314.981    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   315.072 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.631   316.703    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y125        FDPE (Prop_fdpe_C_Q)         0.418   317.121 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.954   318.075    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.538   318.613    
                         clock uncertainty           -0.073   318.540    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_SHIFT)
                                                     -5.527   313.013    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                        313.013    
                         arrival time                        -310.328    
  -------------------------------------------------------------------
                         slack                                  2.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dnaclkdiv32 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.358ns  (logic 0.148ns (10.899%)  route 1.210ns (89.101%))
  Logic Levels:           0  
  Clock Path Skew:        1.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.098ns = ( 1.390 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 0.772 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.611     0.772    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y125        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDCE (Prop_fdce_C_Q)         0.148     0.920 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           1.210     2.130    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.880     0.528    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y125        FDPE (Prop_fdpe_C_Q)         0.204     0.732 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.658     1.390    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.513     1.903    
    DNA_PORT_X0Y0        DNA_PORT (Hold_dna_port_CLK_SHIFT)
                                                     -0.053     1.850    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/READ
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dnaclkdiv32 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.468ns  (logic 0.164ns (11.174%)  route 1.304ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.098ns = ( 1.390 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.713ns = ( 0.775 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.614     0.775    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y128        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y128        FDCE (Prop_fdce_C_Q)         0.164     0.939 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           1.304     2.243    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.880     0.528    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X22Y125        FDPE (Prop_fdpe_C_Q)         0.204     0.732 r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=5, routed)           0.658     1.390    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.513     1.903    
    DNA_PORT_X0Y0        DNA_PORT (Hold_dna_port_CLK_READ)
                                                      0.000     1.903    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        5.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.719ns  (logic 0.642ns (17.262%)  route 3.077ns (82.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.559ns = ( -0.071 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.759    -0.071    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.518     0.447 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.621     1.069    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.124     1.193 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.456     3.649    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X14Y110        FDCE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y110        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/C
                         clock pessimism              0.632     9.835    
                         clock uncertainty           -0.073     9.762    
    SLICE_X14Y110        FDCE (Recov_fdce_C_CLR)     -0.319     9.443    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.719ns  (logic 0.642ns (17.262%)  route 3.077ns (82.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.559ns = ( -0.071 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.759    -0.071    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.518     0.447 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.621     1.069    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.124     1.193 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.456     3.649    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X14Y110        FDCE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y110        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/C
                         clock pessimism              0.632     9.835    
                         clock uncertainty           -0.073     9.762    
    SLICE_X14Y110        FDCE (Recov_fdce_C_CLR)     -0.319     9.443    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.432ns  (logic 0.642ns (18.708%)  route 2.790ns (81.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns = ( 9.204 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.559ns = ( -0.071 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.759    -0.071    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.518     0.447 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.621     1.069    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.124     1.193 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.169     3.361    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y108        FDPE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.652     9.204    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y108        FDPE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism              0.632     9.836    
                         clock uncertainty           -0.073     9.763    
    SLICE_X12Y108        FDPE (Recov_fdpe_C_PRE)     -0.361     9.402    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.432ns  (logic 0.642ns (18.708%)  route 2.790ns (81.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns = ( 9.204 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.559ns = ( -0.071 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.759    -0.071    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.518     0.447 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.621     1.069    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.124     1.193 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.169     3.361    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y108        FDPE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.652     9.204    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y108        FDPE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism              0.632     9.836    
                         clock uncertainty           -0.073     9.763    
    SLICE_X12Y108        FDPE (Recov_fdpe_C_PRE)     -0.361     9.402    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.432ns  (logic 0.642ns (18.708%)  route 2.790ns (81.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns = ( 9.204 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.559ns = ( -0.071 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.759    -0.071    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.518     0.447 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.621     1.069    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.124     1.193 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.169     3.361    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y108        FDPE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.652     9.204    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y108        FDPE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/C
                         clock pessimism              0.632     9.836    
                         clock uncertainty           -0.073     9.763    
    SLICE_X12Y108        FDPE (Recov_fdpe_C_PRE)     -0.361     9.402    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.432ns  (logic 0.642ns (18.708%)  route 2.790ns (81.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns = ( 9.204 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.559ns = ( -0.071 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.759    -0.071    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.518     0.447 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.621     1.069    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.124     1.193 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.169     3.361    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y108        FDPE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.652     9.204    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y108        FDPE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/C
                         clock pessimism              0.632     9.836    
                         clock uncertainty           -0.073     9.763    
    SLICE_X12Y108        FDPE (Recov_fdpe_C_PRE)     -0.361     9.402    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.330ns  (logic 0.642ns (19.281%)  route 2.688ns (80.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.559ns = ( -0.071 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.759    -0.071    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.518     0.447 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.621     1.069    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.124     1.193 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.067     3.259    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y109        FDPE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y109        FDPE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/C
                         clock pessimism              0.632     9.835    
                         clock uncertainty           -0.073     9.762    
    SLICE_X12Y109        FDPE (Recov_fdpe_C_PRE)     -0.361     9.401    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.330ns  (logic 0.642ns (19.281%)  route 2.688ns (80.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.559ns = ( -0.071 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.759    -0.071    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.518     0.447 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.621     1.069    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.124     1.193 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.067     3.259    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y109        FDPE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y109        FDPE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/C
                         clock pessimism              0.632     9.835    
                         clock uncertainty           -0.073     9.762    
    SLICE_X12Y109        FDPE (Recov_fdpe_C_PRE)     -0.361     9.401    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.330ns  (logic 0.642ns (19.281%)  route 2.688ns (80.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.559ns = ( -0.071 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.759    -0.071    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.518     0.447 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.621     1.069    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.124     1.193 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.067     3.259    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y109        FDPE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y109        FDPE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/C
                         clock pessimism              0.632     9.835    
                         clock uncertainty           -0.073     9.762    
    SLICE_X12Y109        FDPE (Recov_fdpe_C_PRE)     -0.361     9.401    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.330ns  (logic 0.642ns (19.281%)  route 2.688ns (80.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 9.203 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.559ns = ( -0.071 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.759    -0.071    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.518     0.447 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.621     1.069    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.124     1.193 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.067     3.259    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y109        FDPE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860    12.268 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.430    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     5.701 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760     7.461    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.552 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.651     9.203    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y109        FDPE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism              0.632     9.835    
                         clock uncertainty           -0.073     9.762    
    SLICE_X12Y109        FDPE (Recov_fdpe_C_PRE)     -0.361     9.401    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  6.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.523%)  route 0.414ns (66.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 0.536 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.618     0.779    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     0.943 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.218     1.161    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.206 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.196     1.403    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y120        FDCE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.888     0.536    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y120        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/C
                         clock pessimism              0.256     0.792    
    SLICE_X13Y120        FDCE (Remov_fdce_C_CLR)     -0.092     0.700    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.523%)  route 0.414ns (66.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 0.536 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.618     0.779    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     0.943 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.218     1.161    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.206 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.196     1.403    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y120        FDCE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.888     0.536    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y120        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/C
                         clock pessimism              0.256     0.792    
    SLICE_X13Y120        FDCE (Remov_fdce_C_CLR)     -0.092     0.700    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.523%)  route 0.414ns (66.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 0.536 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.618     0.779    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     0.943 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.218     1.161    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.206 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.196     1.403    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y120        FDCE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.888     0.536    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y120        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/C
                         clock pessimism              0.256     0.792    
    SLICE_X13Y120        FDCE (Remov_fdce_C_CLR)     -0.092     0.700    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.523%)  route 0.414ns (66.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 0.536 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.618     0.779    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     0.943 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.218     1.161    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.206 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.196     1.403    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y120        FDCE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.888     0.536    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y120        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/C
                         clock pessimism              0.256     0.792    
    SLICE_X13Y120        FDCE (Remov_fdce_C_CLR)     -0.092     0.700    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.896%)  route 0.467ns (69.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 0.537 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.618     0.779    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     0.943 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.218     1.161    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.206 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.249     1.456    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y119        FDCE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.889     0.537    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y119        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/C
                         clock pessimism              0.257     0.794    
    SLICE_X13Y119        FDCE (Remov_fdce_C_CLR)     -0.092     0.702    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.896%)  route 0.467ns (69.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 0.537 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.618     0.779    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     0.943 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.218     1.161    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.206 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.249     1.456    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y119        FDCE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.889     0.537    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y119        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/C
                         clock pessimism              0.257     0.794    
    SLICE_X13Y119        FDCE (Remov_fdce_C_CLR)     -0.092     0.702    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.896%)  route 0.467ns (69.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 0.537 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.618     0.779    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     0.943 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.218     1.161    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.206 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.249     1.456    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y119        FDCE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.889     0.537    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y119        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]/C
                         clock pessimism              0.257     0.794    
    SLICE_X13Y119        FDCE (Remov_fdce_C_CLR)     -0.092     0.702    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.896%)  route 0.467ns (69.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 0.537 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.618     0.779    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     0.943 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.218     1.161    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.206 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.249     1.456    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y119        FDCE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.889     0.537    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y119        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]/C
                         clock pessimism              0.257     0.794    
    SLICE_X13Y119        FDCE (Remov_fdce_C_CLR)     -0.092     0.702    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.878%)  route 0.468ns (69.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 0.535 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.618     0.779    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     0.943 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.218     1.161    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.206 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.250     1.456    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y121        FDCE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.887     0.535    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y121        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/C
                         clock pessimism              0.257     0.792    
    SLICE_X13Y121        FDCE (Remov_fdce_C_CLR)     -0.092     0.700    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.878%)  route 0.468ns (69.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 0.535 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 0.779 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.618     0.779    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y120        FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     0.943 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.218     1.161    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X10Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.206 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.250     1.456    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y121        FDCE                                         f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.887     0.535    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y121        FDCE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/C
                         clock pessimism              0.257     0.792    
    SLICE_X13Y121        FDCE (Remov_fdce_C_CLR)     -0.092     0.700    frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.756    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.754ns  (logic 3.339ns (38.149%)  route 5.414ns (61.851%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.772    -0.058    okClk
    SLICE_X11Y145        FDRE                                         r  clk_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.456     0.398 r  clk_1hz_reg/Q
                         net (fo=3, routed)           0.843     1.241    leds_ifat6_inst/inst/led_in[1]
    SLICE_X8Y158         LUT1 (Prop_lut1_I0_O)        0.116     1.357 f  leds_ifat6_inst/inst/genblk1[1].IOBUF_i_i_1/O
                         net (fo=1, routed)           4.571     5.929    leds_ifat6_inst/inst/genblk1[1].IOBUF_i/T
    B13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.767     8.696 r  leds_ifat6_inst/inst/genblk1[1].IOBUF_i/OBUFT/O
                         net (fo=1, unset)            0.000     8.696    led[1]
    B13                                                               r  led[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 3.144ns (42.199%)  route 4.307ns (57.801%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.772    -0.058    okClk
    SLICE_X11Y145        FDRE                                         r  clk_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.456     0.398 r  clk_1hz_reg/Q
                         net (fo=3, routed)           0.843     1.241    leds_ifat6_inst/inst/led_in[0]
    SLICE_X8Y158         LUT1 (Prop_lut1_I0_O)        0.124     1.365 f  leds_ifat6_inst/inst/genblk1[0].IOBUF_i_i_1/O
                         net (fo=1, routed)           3.464     4.829    leds_ifat6_inst/inst/genblk1[0].IOBUF_i/T
    A13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.564     7.393 r  leds_ifat6_inst/inst/genblk1[0].IOBUF_i/OBUFT/O
                         net (fo=1, unset)            0.000     7.393    led[0]
    A13                                                               r  led[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 0.851ns (33.216%)  route 1.712ns (66.784%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.627     0.788    okClk
    SLICE_X11Y145        FDRE                                         r  clk_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.141     0.929 r  clk_1hz_reg/Q
                         net (fo=3, routed)           0.325     1.254    leds_ifat6_inst/inst/led_in[0]
    SLICE_X8Y158         LUT1 (Prop_lut1_I0_O)        0.045     1.299 f  leds_ifat6_inst/inst/genblk1[0].IOBUF_i_i_1/O
                         net (fo=1, routed)           1.387     2.686    leds_ifat6_inst/inst/genblk1[0].IOBUF_i/T
    A13                  OBUFT (TriStatE_obuft_T_O)
                                                      0.665     3.351 r  leds_ifat6_inst/inst/genblk1[0].IOBUF_i/OBUFT/O
                         net (fo=1, unset)            0.000     3.351    led[0]
    A13                                                               r  led[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.157ns  (logic 0.919ns (29.128%)  route 2.237ns (70.872%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.627     0.788    okClk
    SLICE_X11Y145        FDRE                                         r  clk_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.141     0.929 r  clk_1hz_reg/Q
                         net (fo=3, routed)           0.325     1.254    leds_ifat6_inst/inst/led_in[1]
    SLICE_X8Y158         LUT1 (Prop_lut1_I0_O)        0.048     1.302 f  leds_ifat6_inst/inst/genblk1[1].IOBUF_i_i_1/O
                         net (fo=1, routed)           1.912     3.214    leds_ifat6_inst/inst/genblk1[1].IOBUF_i/T
    B13                  OBUFT (TriStatE_obuft_T_O)
                                                      0.730     3.945 r  leds_ifat6_inst/inst/genblk1[1].IOBUF_i/OBUFT/O
                         net (fo=1, unset)            0.000     3.945    led[1]
    B13                                                               r  led[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROBE_CLK_DAC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.458ns  (logic 2.465ns (15.948%)  route 12.992ns (84.052%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     7.106    clk_dac_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     2.207 f  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     4.904    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         2.287     7.287    clk_dac
    SLICE_X14Y142        LUT2 (Prop_lut2_I0_O)        0.124     7.411 f  PROBE_CLK_DAC_OBUF_inst_i_1/O
                         net (fo=1, routed)           8.008    15.419    PROBE_CLK_DAC_OBUF
    U5                   OBUF (Prop_obuf_I_O)         2.245    17.664 f  PROBE_CLK_DAC_OBUF_inst/O
                         net (fo=0)                   0.000    17.664    PROBE_CLK_DAC
    U5                                                                f  PROBE_CLK_DAC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac1/sdi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 4.069ns (47.900%)  route 4.425ns (52.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.766     1.766    uut_dac1/clk_out1
    SLICE_X16Y136        FDRE                                         r  uut_dac1/sdi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y136        FDRE (Prop_fdre_C_Q)         0.518     2.284 r  uut_dac1/sdi_reg/Q
                         net (fo=1, routed)           4.425     6.710    DAC1_SDI_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.551    10.260 r  DAC1_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    10.260    DAC1_SDI
    V14                                                               r  DAC1_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac2/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.441ns  (logic 4.217ns (49.961%)  route 4.224ns (50.039%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.765     1.765    uut_dac2/clk_out1
    SLICE_X14Y134        FDRE                                         r  uut_dac2/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDRE (Prop_fdre_C_Q)         0.518     2.283 r  uut_dac2/sclk_reg/Q
                         net (fo=2, routed)           0.970     3.253    uut_dac1/dac2_sclk
    SLICE_X8Y131         LUT5 (Prop_lut5_I2_O)        0.124     3.377 r  uut_dac1/DAC_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.254     6.631    DAC_SCLK_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         3.575    10.207 r  DAC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.207    DAC_SCLK
    AA14                                                              r  DAC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac4/sdi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC4_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.268ns  (logic 4.003ns (48.415%)  route 4.265ns (51.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.765     1.765    uut_dac4/clk_out1
    SLICE_X11Y134        FDRE                                         r  uut_dac4/sdi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDRE (Prop_fdre_C_Q)         0.456     2.221 r  uut_dac4/sdi_reg/Q
                         net (fo=1, routed)           4.265     6.486    DAC4_SDI_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.547    10.033 r  DAC4_SDI_OBUF_inst/O
                         net (fo=0)                   0.000    10.033    DAC4_SDI
    T15                                                               r  DAC4_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac5/syncb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC5_SYNCB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 4.059ns (50.740%)  route 3.940ns (49.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.762     1.762    uut_dac5/clk_out1
    SLICE_X8Y132         FDRE                                         r  uut_dac5/syncb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.518     2.280 r  uut_dac5/syncb_reg/Q
                         net (fo=8, routed)           3.940     6.221    DAC5_SYNCB_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.541     9.761 r  DAC5_SYNCB_OBUF_inst/O
                         net (fo=0)                   0.000     9.761    DAC5_SYNCB
    U15                                                               r  DAC5_SYNCB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac4/syncb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC4_SYNCB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.840ns  (logic 4.005ns (51.083%)  route 3.835ns (48.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.842     1.842    uut_dac4/clk_out1
    SLICE_X7Y133         FDRE                                         r  uut_dac4/syncb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.456     2.298 r  uut_dac4/syncb_reg/Q
                         net (fo=8, routed)           3.835     6.133    DAC4_SYNCB_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.549     9.682 r  DAC4_SYNCB_OBUF_inst/O
                         net (fo=0)                   0.000     9.682    DAC4_SYNCB
    T14                                                               r  DAC4_SYNCB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac3/sdi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC3_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.791ns  (logic 4.027ns (51.686%)  route 3.764ns (48.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.766     1.766    uut_dac3/clk_out1
    SLICE_X19Y136        FDRE                                         r  uut_dac3/sdi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.456     2.222 r  uut_dac3/sdi_reg/Q
                         net (fo=1, routed)           3.764     5.986    DAC3_SDI_OBUF
    AA15                 OBUF (Prop_obuf_I_O)         3.571     9.557 r  DAC3_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     9.557    DAC3_SDI
    AA15                                                              r  DAC3_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac3/syncb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC3_SYNCB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.794ns  (logic 4.094ns (52.531%)  route 3.700ns (47.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.760     1.760    uut_dac3/clk_out1
    SLICE_X12Y130        FDRE                                         r  uut_dac3/syncb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_fdre_C_Q)         0.518     2.278 r  uut_dac3/syncb_reg/Q
                         net (fo=8, routed)           3.700     5.978    DAC3_SYNCB_OBUF
    AB17                 OBUF (Prop_obuf_I_O)         3.576     9.554 r  DAC3_SYNCB_OBUF_inst/O
                         net (fo=0)                   0.000     9.554    DAC3_SYNCB
    AB17                                                              r  DAC3_SYNCB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac2/sdi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC2_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.530ns  (logic 4.038ns (53.629%)  route 3.492ns (46.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.766     1.766    uut_dac2/clk_out1
    SLICE_X17Y136        FDRE                                         r  uut_dac2/sdi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.456     2.222 r  uut_dac2/sdi_reg/Q
                         net (fo=1, routed)           3.492     5.714    DAC2_SDI_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         3.582     9.296 r  DAC2_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     9.296    DAC2_SDI
    AA13                                                              r  DAC2_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac1/syncb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1_SYNCB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.514ns  (logic 4.035ns (53.699%)  route 3.479ns (46.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     2.106    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         1.766     1.766    uut_dac1/clk_out1
    SLICE_X17Y135        FDRE                                         r  uut_dac1/syncb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_fdre_C_Q)         0.456     2.222 r  uut_dac1/syncb_reg/Q
                         net (fo=8, routed)           3.479     5.701    DAC1_SYNCB_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.579     9.280 r  DAC1_SYNCB_OBUF_inst/O
                         net (fo=0)                   0.000     9.280    DAC1_SYNCB
    Y14                                                               r  DAC1_SYNCB (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_dac5/sdi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC5_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.409ns (56.362%)  route 1.091ns (43.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.623     0.623    uut_dac5/clk_out1
    SLICE_X13Y135        FDRE                                         r  uut_dac5/sdi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141     0.764 r  uut_dac5/sdi_reg/Q
                         net (fo=1, routed)           1.091     1.854    DAC5_SDI_OBUF
    AA16                 OBUF (Prop_obuf_I_O)         1.268     3.122 r  DAC5_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.122    DAC5_SDI
    AA16                                                              r  DAC5_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac2/syncb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC2_SYNCB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.443ns (57.687%)  route 1.058ns (42.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621     0.621    uut_dac2/clk_out1
    SLICE_X8Y132         FDRE                                         r  uut_dac2/syncb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.164     0.785 r  uut_dac2/syncb_reg/Q
                         net (fo=8, routed)           1.058     1.843    DAC2_SYNCB_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         1.279     3.122 r  DAC2_SYNCB_OBUF_inst/O
                         net (fo=0)                   0.000     3.122    DAC2_SYNCB
    Y13                                                               r  DAC2_SYNCB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac1/syncb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1_SYNCB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.420ns (54.348%)  route 1.193ns (45.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621     0.621    uut_dac1/clk_out1
    SLICE_X17Y135        FDRE                                         r  uut_dac1/syncb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_fdre_C_Q)         0.141     0.762 r  uut_dac1/syncb_reg/Q
                         net (fo=8, routed)           1.193     1.955    DAC1_SYNCB_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         1.279     3.234 r  DAC1_SYNCB_OBUF_inst/O
                         net (fo=0)                   0.000     3.234    DAC1_SYNCB
    Y14                                                               r  DAC1_SYNCB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac2/sdi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC2_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.424ns (54.142%)  route 1.206ns (45.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621     0.621    uut_dac2/clk_out1
    SLICE_X17Y136        FDRE                                         r  uut_dac2/sdi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.141     0.762 r  uut_dac2/sdi_reg/Q
                         net (fo=1, routed)           1.206     1.967    DAC2_SDI_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         1.283     3.250 r  DAC2_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.250    DAC2_SDI
    AA13                                                              r  DAC2_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac4/syncb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC4_SYNCB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 1.391ns (52.011%)  route 1.283ns (47.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.649     0.649    uut_dac4/clk_out1
    SLICE_X7Y133         FDRE                                         r  uut_dac4/syncb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.141     0.790 r  uut_dac4/syncb_reg/Q
                         net (fo=8, routed)           1.283     2.073    DAC4_SYNCB_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.250     3.322 r  DAC4_SYNCB_OBUF_inst/O
                         net (fo=0)                   0.000     3.322    DAC4_SYNCB
    T14                                                               r  DAC4_SYNCB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac3/syncb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC3_SYNCB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.441ns (53.194%)  route 1.268ns (46.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.619     0.619    uut_dac3/clk_out1
    SLICE_X12Y130        FDRE                                         r  uut_dac3/syncb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_fdre_C_Q)         0.164     0.783 r  uut_dac3/syncb_reg/Q
                         net (fo=8, routed)           1.268     2.050    DAC3_SYNCB_OBUF
    AB17                 OBUF (Prop_obuf_I_O)         1.277     3.327 r  DAC3_SYNCB_OBUF_inst/O
                         net (fo=0)                   0.000     3.327    DAC3_SYNCB
    AB17                                                              r  DAC3_SYNCB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac3/sdi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC3_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.412ns (52.144%)  route 1.296ns (47.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621     0.621    uut_dac3/clk_out1
    SLICE_X19Y136        FDRE                                         r  uut_dac3/sdi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.141     0.762 r  uut_dac3/sdi_reg/Q
                         net (fo=1, routed)           1.296     2.058    DAC3_SDI_OBUF
    AA15                 OBUF (Prop_obuf_I_O)         1.271     3.329 r  DAC3_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.329    DAC3_SDI
    AA15                                                              r  DAC3_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac4/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.485ns (53.069%)  route 1.313ns (46.931%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.623     0.623    uut_dac4/clk_out1
    SLICE_X12Y134        FDRE                                         r  uut_dac4/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y134        FDRE (Prop_fdre_C_Q)         0.164     0.787 r  uut_dac4/sclk_reg/Q
                         net (fo=2, routed)           0.227     1.014    uut_dac1/dac4_sclk
    SLICE_X8Y131         LUT5 (Prop_lut5_I4_O)        0.045     1.059 r  uut_dac1/DAC_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.086     2.145    DAC_SCLK_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         1.276     3.420 r  DAC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.420    DAC_SCLK
    AA14                                                              r  DAC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac5/syncb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC5_SYNCB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.405ns (49.985%)  route 1.406ns (50.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.621     0.621    uut_dac5/clk_out1
    SLICE_X8Y132         FDRE                                         r  uut_dac5/syncb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.164     0.785 r  uut_dac5/syncb_reg/Q
                         net (fo=8, routed)           1.406     2.191    DAC5_SYNCB_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.241     3.432 r  DAC5_SYNCB_OBUF_inst/O
                         net (fo=0)                   0.000     3.432    DAC5_SYNCB
    U15                                                               r  DAC5_SYNCB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_dac4/sdi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC4_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.893ns  (logic 1.389ns (48.005%)  route 1.504ns (51.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkout1_buf/O
                         net (fo=186, routed)         0.623     0.623    uut_dac4/clk_out1
    SLICE_X11Y134        FDRE                                         r  uut_dac4/sdi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDRE (Prop_fdre_C_Q)         0.141     0.764 r  uut_dac4/sdi_reg/Q
                         net (fo=1, routed)           1.504     2.268    DAC4_SDI_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.248     3.515 r  DAC4_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     3.515    DAC4_SDI
    T15                                                               r  DAC4_SDI (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PROBE_CLK_ADC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.355ns  (logic 2.468ns (17.195%)  route 11.887ns (82.805%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      8.333     8.333 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 f  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743    10.077    clk_adc_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648     6.429 f  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808     8.237    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.333 f  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         2.415    10.749    clk_adc
    SLICE_X20Y135        LUT2 (Prop_lut2_I1_O)        0.124    10.873 f  PROBE_CLK_ADC_OBUF_inst_i_1/O
                         net (fo=1, routed)           7.663    18.536    PROBE_CLK_ADC_OBUF
    T5                   OBUF (Prop_obuf_I_O)         2.248    20.784 f  PROBE_CLK_ADC_OBUF_inst/O
                         net (fo=0)                   0.000    20.784    PROBE_CLK_ADC
    T5                                                                f  PROBE_CLK_ADC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_adc/temp_adc_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ADC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.174ns  (logic 3.977ns (48.658%)  route 4.197ns (51.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.845     1.845    uut_adc/CLK
    SLICE_X4Y136         FDRE                                         r  uut_adc/temp_adc_sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.456     2.301 r  uut_adc/temp_adc_sclk_reg/Q
                         net (fo=5, routed)           4.197     6.498    ADC_SCLK_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.521    10.019 r  ADC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.019    ADC_SCLK
    U16                                                               r  ADC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_adc/temp_adc_csb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ADC_CSb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.870ns  (logic 4.010ns (50.959%)  route 3.859ns (49.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.845     1.845    uut_adc/CLK
    SLICE_X4Y136         FDRE                                         r  uut_adc/temp_adc_csb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.456     2.301 r  uut_adc/temp_adc_csb_reg/Q
                         net (fo=15, routed)          3.859     6.161    ADC_CSb_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.554     9.715 r  ADC_CSb_OBUF_inst/O
                         net (fo=0)                   0.000     9.715    ADC_CSb
    V13                                                               r  ADC_CSb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_adc/temp_adc_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ADC_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.221ns  (logic 3.976ns (55.066%)  route 3.244ns (44.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.845     1.845    uut_adc/CLK
    SLICE_X5Y136         FDRE                                         r  uut_adc/temp_adc_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.456     2.301 r  uut_adc/temp_adc_bit_reg/Q
                         net (fo=1, routed)           3.244     5.546    ADC_SDI_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.520     9.066 r  ADC_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     9.066    ADC_SDI
    T16                                                               r  ADC_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            wr_en_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.978ns  (logic 0.456ns (46.607%)  route 0.522ns (53.393%))
  Logic Levels:           0  
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743     1.743    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.648    -1.904 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -0.096    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.769     1.769    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/clk
    SLICE_X17Y140        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y140        FDRE (Prop_fdre_C_Q)         0.456     2.225 f  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg/Q
                         net (fo=1, routed)           0.522     2.748    wr_ack
    SLICE_X17Y141        FDCE                                         f  wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            wr_en_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.069%)  route 0.186ns (56.931%))
  Logic Levels:           0  
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.624     0.624    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/clk
    SLICE_X17Y140        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y140        FDRE (Prop_fdre_C_Q)         0.141     0.765 f  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg/Q
                         net (fo=1, routed)           0.186     0.951    wr_ack
    SLICE_X17Y141        FDCE                                         f  wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_adc/temp_adc_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ADC_SDI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.362ns (58.672%)  route 0.959ns (41.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.650     0.650    uut_adc/CLK
    SLICE_X5Y136         FDRE                                         r  uut_adc/temp_adc_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.141     0.791 r  uut_adc/temp_adc_bit_reg/Q
                         net (fo=1, routed)           0.959     1.750    ADC_SDI_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.221     2.971 r  ADC_SDI_OBUF_inst/O
                         net (fo=0)                   0.000     2.971    ADC_SDI
    T16                                                               r  ADC_SDI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_adc/temp_adc_csb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ADC_CSb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.396ns (51.053%)  route 1.338ns (48.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.650     0.650    uut_adc/CLK
    SLICE_X4Y136         FDRE                                         r  uut_adc/temp_adc_csb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.141     0.791 r  uut_adc/temp_adc_csb_reg/Q
                         net (fo=15, routed)          1.338     2.129    ADC_CSb_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.255     3.384 r  ADC_CSb_OBUF_inst/O
                         net (fo=0)                   0.000     3.384    ADC_CSb
    V13                                                               r  ADC_CSb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_adc/temp_adc_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ADC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.817ns  (logic 1.363ns (48.394%)  route 1.454ns (51.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.650     0.650    uut_adc/CLK
    SLICE_X4Y136         FDRE                                         r  uut_adc/temp_adc_sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.141     0.791 r  uut_adc/temp_adc_sclk_reg/Q
                         net (fo=5, routed)           1.454     2.244    ADC_SCLK_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.222     3.466 r  ADC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.466    ADC_SCLK
    U16                                                               r  ADC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PROBE_CLK_ADC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.663ns  (logic 0.832ns (14.692%)  route 4.831ns (85.308%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.843     0.843    clk_adc
    SLICE_X20Y135        LUT2 (Prop_lut2_I1_O)        0.045     0.888 r  PROBE_CLK_ADC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.457     4.345    PROBE_CLK_ADC_OBUF
    T5                   OBUF (Prop_obuf_I_O)         0.761     5.106 r  PROBE_CLK_ADC_OBUF_inst/O
                         net (fo=0)                   0.000     5.106    PROBE_CLK_ADC
    T5                                                                r  PROBE_CLK_ADC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_2_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_300M_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_2_1'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROBE_CLK_300M
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.597ns  (logic 2.465ns (16.884%)  route 12.133ns (83.116%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 f  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.936     3.936    clk_300M_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.184    -0.247 f  clk_300M_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.151     1.904    clk_300M_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.000 f  clk_300M_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.933     3.933    clk_300M
    SLICE_X14Y142        LUT2 (Prop_lut2_I1_O)        0.124     4.057 f  PROBE_CLK_300M_OBUF_inst_i_1/O
                         net (fo=1, routed)           8.048    12.105    PROBE_CLK_300M_OBUF
    R4                   OBUF (Prop_obuf_I_O)         2.245    14.350 f  PROBE_CLK_300M_OBUF_inst/O
                         net (fo=0)                   0.000    14.350    PROBE_CLK_300M
    R4                                                                f  PROBE_CLK_300M (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_300M_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_2_1'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROBE_CLK_300M
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.835ns  (logic 0.828ns (14.198%)  route 5.006ns (85.802%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.677     0.677    clk_300M_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.401    -0.724 r  clk_300M_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.698    -0.026    clk_300M_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_300M_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.684     0.684    clk_300M
    SLICE_X14Y142        LUT2 (Prop_lut2_I1_O)        0.045     0.729 r  PROBE_CLK_300M_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.624     4.354    PROBE_CLK_300M_OBUF
    R4                   OBUF (Prop_obuf_I_O)         0.757     5.111 r  PROBE_CLK_300M_OBUF_inst/O
                         net (fo=0)                   0.000     5.111    PROBE_CLK_300M
    R4                                                                r  PROBE_CLK_300M (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_dac_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dac_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        2.106     7.106    clk_dac_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900     2.207 f  clk_dac_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697     4.904    clk_dac_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_dac_inst/inst/clkf_buf/O
                         net (fo=1, routed)           2.106     7.106    clk_dac_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_dac_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_dac_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dac_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.745     0.745    clk_dac_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.938 r  clk_dac_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.026    clk_dac_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_dac_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.745    clk_dac_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_dac_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_adc_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_adc_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.648ns  (logic 0.096ns (2.632%)  route 3.552ns (97.368%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 f  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.743    26.743    clk_adc_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.648    23.096 f  clk_adc_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.808    24.904    clk_adc_inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    25.000 f  clk_adc_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.743    26.743    clk_adc_inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_adc_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_adc_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_adc_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.160ns  (logic 0.026ns (2.242%)  route 1.133ns (97.758%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.603     0.603    clk_adc_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.160    -0.557 r  clk_adc_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.026    clk_adc_inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_adc_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.603     0.603    clk_adc_inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_adc_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_2_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_300M_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_2_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_300M_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.184ns  (logic 0.096ns (2.295%)  route 4.088ns (97.705%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_2_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.936     6.936    clk_300M_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.184     2.753 f  clk_300M_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.151     4.904    clk_300M_inst/inst/clkfbout_clk_wiz_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_300M_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.936     6.936    clk_300M_inst/inst/clkfbout_buf_clk_wiz_2
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_300M_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_300M_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_2_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_300M_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.401ns  (logic 0.026ns (1.856%)  route 1.375ns (98.144%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.677     0.677    clk_300M_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.401    -0.724 r  clk_300M_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.698    -0.026    clk_300M_inst/inst/clkfbout_clk_wiz_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_300M_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.677     0.677    clk_300M_inst/inst/clkfbout_buf_clk_wiz_2
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_300M_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            PROBE_CLK_300M
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.645ns  (logic 2.887ns (24.788%)  route 8.759ns (75.212%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.771    -0.059    frontpanel_ifat6_inst/inst/wi0c/okHE[40]
    SLICE_X14Y142        FDRE                                         r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142        FDRE (Prop_fdre_C_Q)         0.518     0.459 r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[3]/Q
                         net (fo=1, routed)           0.710     1.170    wi0c_ep_dataout[3]
    SLICE_X14Y142        LUT2 (Prop_lut2_I0_O)        0.124     1.294 r  PROBE_CLK_300M_OBUF_inst_i_1/O
                         net (fo=1, routed)           8.048     9.342    PROBE_CLK_300M_OBUF
    R4                   OBUF (Prop_obuf_I_O)         2.245    11.587 r  PROBE_CLK_300M_OBUF_inst/O
                         net (fo=0)                   0.000    11.587    PROBE_CLK_300M
    R4                                                                r  PROBE_CLK_300M (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            PROBE_CLK_DAC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.548ns  (logic 2.887ns (25.001%)  route 8.661ns (74.999%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.771    -0.059    frontpanel_ifat6_inst/inst/wi0c/okHE[40]
    SLICE_X14Y142        FDRE                                         r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142        FDRE (Prop_fdre_C_Q)         0.518     0.459 r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[2]/Q
                         net (fo=1, routed)           0.653     1.113    wi0c_ep_dataout[2]
    SLICE_X14Y142        LUT2 (Prop_lut2_I1_O)        0.124     1.237 r  PROBE_CLK_DAC_OBUF_inst_i_1/O
                         net (fo=1, routed)           8.008     9.244    PROBE_CLK_DAC_OBUF
    U5                   OBUF (Prop_obuf_I_O)         2.245    11.490 r  PROBE_CLK_DAC_OBUF_inst/O
                         net (fo=0)                   0.000    11.490    PROBE_CLK_DAC
    U5                                                                r  PROBE_CLK_DAC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            INPUT_DATA14
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.261ns  (logic 2.682ns (23.819%)  route 8.579ns (76.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.842     0.012    frontpanel_ifat6_inst/inst/wi0c/okHE[40]
    SLICE_X4Y133         FDRE                                         r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.456     0.468 r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[18]/Q
                         net (fo=1, routed)           8.579     9.047    INPUT_DATA14_OBUF
    H3                   OBUF (Prop_obuf_I_O)         2.226    11.273 r  INPUT_DATA14_OBUF_inst/O
                         net (fo=0)                   0.000    11.273    INPUT_DATA14
    H3                                                                r  INPUT_DATA14 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            PROBE_CLK_ADC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.262ns  (logic 2.890ns (25.665%)  route 8.371ns (74.335%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.765    -0.065    frontpanel_ifat6_inst/inst/wi0c/okHE[40]
    SLICE_X20Y135        FDRE                                         r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_fdre_C_Q)         0.518     0.453 r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[1]/Q
                         net (fo=1, routed)           0.708     1.162    wi0c_ep_dataout[1]
    SLICE_X20Y135        LUT2 (Prop_lut2_I0_O)        0.124     1.286 r  PROBE_CLK_ADC_OBUF_inst_i_1/O
                         net (fo=1, routed)           7.663     8.949    PROBE_CLK_ADC_OBUF
    T5                   OBUF (Prop_obuf_I_O)         2.248    11.197 r  PROBE_CLK_ADC_OBUF_inst/O
                         net (fo=0)                   0.000    11.197    PROBE_CLK_ADC
    T5                                                                r  PROBE_CLK_ADC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            INPUT_DATA16
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.151ns  (logic 2.698ns (24.197%)  route 8.453ns (75.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.758    -0.072    frontpanel_ifat6_inst/inst/wi0c/okHE[40]
    SLICE_X11Y128        FDRE                                         r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.456     0.384 r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[20]/Q
                         net (fo=1, routed)           8.453     8.837    INPUT_DATA16_OBUF
    E2                   OBUF (Prop_obuf_I_O)         2.242    11.079 r  INPUT_DATA16_OBUF_inst/O
                         net (fo=0)                   0.000    11.079    INPUT_DATA16
    E2                                                                r  INPUT_DATA16 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            INPUT_DATA13
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.041ns  (logic 2.759ns (24.990%)  route 8.282ns (75.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.759    -0.071    frontpanel_ifat6_inst/inst/wi0c/okHE[40]
    SLICE_X10Y129        FDRE                                         r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     0.447 r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[17]/Q
                         net (fo=1, routed)           8.282     8.729    INPUT_DATA13_OBUF
    J1                   OBUF (Prop_obuf_I_O)         2.241    10.971 r  INPUT_DATA13_OBUF_inst/O
                         net (fo=0)                   0.000    10.971    INPUT_DATA13
    J1                                                                r  INPUT_DATA13 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            INPUT_DATA20
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.027ns  (logic 2.720ns (24.665%)  route 8.307ns (75.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.758    -0.072    frontpanel_ifat6_inst/inst/wi0c/okHE[40]
    SLICE_X17Y129        FDRE                                         r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y129        FDRE (Prop_fdre_C_Q)         0.456     0.384 r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[24]/Q
                         net (fo=1, routed)           8.307     8.692    INPUT_DATA20_OBUF
    B1                   OBUF (Prop_obuf_I_O)         2.264    10.955 r  INPUT_DATA20_OBUF_inst/O
                         net (fo=0)                   0.000    10.955    INPUT_DATA20
    B1                                                                r  INPUT_DATA20 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            INPUT_DATA_REQ
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.004ns  (logic 2.815ns (25.580%)  route 8.189ns (74.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.759    -0.071    frontpanel_ifat6_inst/inst/wi0c/okHE[40]
    SLICE_X10Y129        FDRE                                         r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     0.447 r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[28]/Q
                         net (fo=1, routed)           8.189     8.637    INPUT_DATA_REQ_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         2.297    10.934 r  INPUT_DATA_REQ_OBUF_inst/O
                         net (fo=0)                   0.000    10.934    INPUT_DATA_REQ
    AB2                                                               r  INPUT_DATA_REQ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            INPUT_DATA17
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.874ns  (logic 2.704ns (24.862%)  route 8.171ns (75.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.758    -0.072    frontpanel_ifat6_inst/inst/wi0c/okHE[40]
    SLICE_X17Y129        FDRE                                         r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y129        FDRE (Prop_fdre_C_Q)         0.456     0.384 r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[21]/Q
                         net (fo=1, routed)           8.171     8.555    INPUT_DATA17_OBUF
    D2                   OBUF (Prop_obuf_I_O)         2.248    10.803 r  INPUT_DATA17_OBUF_inst/O
                         net (fo=0)                   0.000    10.803    INPUT_DATA17
    D2                                                                r  INPUT_DATA17 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            INPUT_DATA15
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.860ns  (logic 2.748ns (25.305%)  route 8.112ns (74.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.994     2.482 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.715    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -3.769 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.843    -1.926    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.830 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.759    -0.071    frontpanel_ifat6_inst/inst/wi0c/okHE[40]
    SLICE_X8Y130         FDRE                                         r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     0.447 r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[19]/Q
                         net (fo=1, routed)           8.112     8.559    INPUT_DATA15_OBUF
    G3                   OBUF (Prop_obuf_I_O)         2.230    10.789 r  INPUT_DATA15_OBUF_inst/O
                         net (fo=0)                   0.000    10.789    INPUT_DATA15
    G3                                                                r  INPUT_DATA15 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okAA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 0.939ns (57.923%)  route 0.682ns (42.077%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.653     0.814    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y110         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.955 f  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/Q
                         net (fo=2, routed)           0.682     1.637    frontpanel_ifat6_inst/inst/okHI/tbuf/T
    N13                  OBUFT (TriStatE_obuft_T_O)
                                                      0.798     2.435 r  frontpanel_ifat6_inst/inst/okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.435    okAA
    N13                                                               r  okAA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC2_LDACB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.421ns (63.849%)  route 0.805ns (36.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.652     0.813    frontpanel_ifat6_inst/inst/wi06/okHE[40]
    SLICE_X2Y137         FDRE                                         r  frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.164     0.977 r  frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[1]/Q
                         net (fo=1, routed)           0.805     1.782    DAC2_LDACB_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.257     3.039 r  DAC2_LDACB_OBUF_inst/O
                         net (fo=0)                   0.000     3.039    DAC2_LDACB
    Y16                                                               r  DAC2_LDACB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC5_LDACB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.404ns (58.076%)  route 1.013ns (41.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.650     0.811    frontpanel_ifat6_inst/inst/wi06/okHE[40]
    SLICE_X6Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.164     0.975 r  frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[4]/Q
                         net (fo=1, routed)           1.013     1.988    DAC5_LDACB_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.240     3.228 r  DAC5_LDACB_OBUF_inst/O
                         net (fo=0)                   0.000     3.228    DAC5_LDACB
    W16                                                               r  DAC5_LDACB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC4_LDACB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.405ns (58.011%)  route 1.017ns (41.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.653     0.814    frontpanel_ifat6_inst/inst/wi06/okHE[40]
    SLICE_X2Y139         FDRE                                         r  frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164     0.978 r  frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[3]/Q
                         net (fo=1, routed)           1.017     1.995    DAC4_LDACB_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.241     3.237 r  DAC4_LDACB_OBUF_inst/O
                         net (fo=0)                   0.000     3.237    DAC4_LDACB
    V15                                                               r  DAC4_LDACB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi07/ep_dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC2_CLRB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.426ns (55.098%)  route 1.162ns (44.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.625     0.786    frontpanel_ifat6_inst/inst/wi07/okHE[40]
    SLICE_X11Y139        FDRE                                         r  frontpanel_ifat6_inst/inst/wi07/ep_dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.141     0.927 r  frontpanel_ifat6_inst/inst/wi07/ep_dataout_reg[1]/Q
                         net (fo=1, routed)           1.162     2.089    DAC2_CLRB_OBUF
    AB13                 OBUF (Prop_obuf_I_O)         1.285     3.374 r  DAC2_CLRB_OBUF_inst/O
                         net (fo=0)                   0.000     3.374    DAC2_CLRB
    AB13                                                              r  DAC2_CLRB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi07/ep_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC4_CLRB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.436ns (55.077%)  route 1.171ns (44.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.625     0.786    frontpanel_ifat6_inst/inst/wi07/okHE[40]
    SLICE_X12Y139        FDRE                                         r  frontpanel_ifat6_inst/inst/wi07/ep_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDRE (Prop_fdre_C_Q)         0.164     0.950 r  frontpanel_ifat6_inst/inst/wi07/ep_dataout_reg[3]/Q
                         net (fo=1, routed)           1.171     2.121    DAC4_CLRB_OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.272     3.393 r  DAC4_CLRB_OBUF_inst/O
                         net (fo=0)                   0.000     3.393    DAC4_CLRB
    W14                                                               r  DAC4_CLRB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3_LDACB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.460ns (55.914%)  route 1.151ns (44.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.624     0.785    frontpanel_ifat6_inst/inst/wi06/okHE[40]
    SLICE_X9Y137         FDRE                                         r  frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.128     0.913 r  frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[2]/Q
                         net (fo=1, routed)           1.151     2.064    DAC3_LDACB_OBUF
    AB16                 OBUF (Prop_obuf_I_O)         1.332     3.396 r  DAC3_LDACB_OBUF_inst/O
                         net (fo=0)                   0.000     3.396    DAC3_LDACB
    AB16                                                              r  DAC3_LDACB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi07/ep_dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC3_CLRB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.421ns (53.524%)  route 1.234ns (46.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.625     0.786    frontpanel_ifat6_inst/inst/wi07/okHE[40]
    SLICE_X11Y139        FDRE                                         r  frontpanel_ifat6_inst/inst/wi07/ep_dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDRE (Prop_fdre_C_Q)         0.141     0.927 r  frontpanel_ifat6_inst/inst/wi07/ep_dataout_reg[2]/Q
                         net (fo=1, routed)           1.234     2.161    DAC3_CLRB_OBUF
    AB15                 OBUF (Prop_obuf_I_O)         1.280     3.440 r  DAC3_CLRB_OBUF_inst/O
                         net (fo=0)                   0.000     3.440    DAC3_CLRB
    AB15                                                              r  DAC3_CLRB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            INPUT_DATA5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.775ns  (logic 0.895ns (32.273%)  route 1.879ns (67.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.627     0.788    frontpanel_ifat6_inst/inst/wi0c/okHE[40]
    SLICE_X14Y143        FDRE                                         r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y143        FDRE (Prop_fdre_C_Q)         0.164     0.952 r  frontpanel_ifat6_inst/inst/wi0c/ep_dataout_reg[9]/Q
                         net (fo=1, routed)           1.879     2.831    INPUT_DATA5_OBUF
    L4                   OBUF (Prop_obuf_I_O)         0.731     3.563 r  INPUT_DATA5_OBUF_inst/O
                         net (fo=0)                   0.000     3.563    INPUT_DATA5
    L4                                                                r  INPUT_DATA5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            DAC1_LDACB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.801ns  (logic 1.414ns (50.468%)  route 1.388ns (49.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.223     1.711 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.151    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -0.409 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.545     0.135    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.161 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.624     0.785    frontpanel_ifat6_inst/inst/wi06/okHE[40]
    SLICE_X9Y137         FDRE                                         r  frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.141     0.926 r  frontpanel_ifat6_inst/inst/wi06/ep_dataout_reg[0]/Q
                         net (fo=1, routed)           1.388     2.314    DAC1_LDACB_OBUF
    Y12                  OBUF (Prop_obuf_I_O)         1.273     3.586 r  DAC1_LDACB_OBUF_inst/O
                         net (fo=0)                   0.000     3.586    DAC1_LDACB
    Y12                                                               r  DAC1_LDACB (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.502ns  (logic 0.029ns (1.931%)  route 1.473ns (98.070%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                      4.960     4.960 f  
    W19                                               0.000     4.960 f  okUH[0] (IN)
                         net (fo=0)                   0.000     4.960    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     5.372 f  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     5.852    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.355     2.497 f  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.595     3.092    frontpanel_ifat6_inst/inst/okHI/mmcm0_clkfb
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     3.121 f  frontpanel_ifat6_inst/inst/okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.879     3.999    frontpanel_ifat6_inst/inst/okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 0.091ns (2.604%)  route 3.403ns (97.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  okUH[0] (IN)
                         net (fo=0)                   0.000     0.000    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     0.860 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     2.022    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.729    -5.707 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.760    -3.947    frontpanel_ifat6_inst/inst/okHI/mmcm0_clkfb
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -3.856 r  frontpanel_ifat6_inst/inst/okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.643    -2.213    frontpanel_ifat6_inst/inst/okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            uut_adc/adc_dout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.035ns  (logic 2.770ns (27.605%)  route 7.265ns (72.395%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           5.330     6.453    uut_adc/ADC_SDO_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  uut_adc/adc_dout[4]_i_3/O
                         net (fo=1, routed)           0.000     6.577    uut_adc/adc_dout[4]_i_3_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.090 r  uut_adc/adc_dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    uut_adc/adc_dout_reg[4]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  uut_adc/adc_dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.207    uut_adc/adc_dout_reg[8]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  uut_adc/adc_dout_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    uut_adc/adc_dout_reg[12]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  uut_adc/adc_dout_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.441    uut_adc/adc_dout_reg[16]_i_2_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  uut_adc/adc_dout_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.558    uut_adc/adc_dout_reg[20]_i_2_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.777 r  uut_adc/adc_dout_reg[23]_i_5/O[0]
                         net (fo=2, routed)           1.300     9.077    uut_adc/adc_dout1[20]
    SLICE_X1Y137         LUT4 (Prop_lut4_I2_O)        0.323     9.400 r  uut_adc/adc_dout[20]_i_1/O
                         net (fo=1, routed)           0.635    10.035    uut_adc/adc_dout[20]_i_1_n_0
    SLICE_X3Y138         FDRE                                         r  uut_adc/adc_dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624     1.624    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    -1.814 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -0.091    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.729     1.729    uut_adc/CLK
    SLICE_X3Y138         FDRE                                         r  uut_adc/adc_dout_reg[20]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            uut_adc/adc_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 2.651ns (27.766%)  route 6.897ns (72.234%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           5.330     6.453    uut_adc/ADC_SDO_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  uut_adc/adc_dout[4]_i_3/O
                         net (fo=1, routed)           0.000     6.577    uut_adc/adc_dout[4]_i_3_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.090 r  uut_adc/adc_dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    uut_adc/adc_dout_reg[4]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  uut_adc/adc_dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.207    uut_adc/adc_dout_reg[8]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  uut_adc/adc_dout_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    uut_adc/adc_dout_reg[12]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.647 r  uut_adc/adc_dout_reg[16]_i_2/O[1]
                         net (fo=2, routed)           0.801     8.448    uut_adc/adc_dout1[13]
    SLICE_X3Y138         LUT4 (Prop_lut4_I0_O)        0.334     8.782 r  uut_adc/adc_dout[14]_i_1/O
                         net (fo=1, routed)           0.767     9.549    uut_adc/adc_dout[14]_i_1_n_0
    SLICE_X3Y137         FDRE                                         r  uut_adc/adc_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624     1.624    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    -1.814 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -0.091    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.728     1.728    uut_adc/CLK
    SLICE_X3Y137         FDRE                                         r  uut_adc/adc_dout_reg[14]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            uut_adc/adc_dout_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.266ns  (logic 2.651ns (28.611%)  route 6.615ns (71.389%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           5.330     6.453    uut_adc/ADC_SDO_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  uut_adc/adc_dout[4]_i_3/O
                         net (fo=1, routed)           0.000     6.577    uut_adc/adc_dout[4]_i_3_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.090 r  uut_adc/adc_dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    uut_adc/adc_dout_reg[4]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  uut_adc/adc_dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.207    uut_adc/adc_dout_reg[8]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  uut_adc/adc_dout_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    uut_adc/adc_dout_reg[12]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  uut_adc/adc_dout_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.441    uut_adc/adc_dout_reg[16]_i_2_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.680 r  uut_adc/adc_dout_reg[20]_i_2/O[2]
                         net (fo=2, routed)           1.286     8.965    uut_adc/adc_dout1[18]
    SLICE_X1Y137         LUT4 (Prop_lut4_I0_O)        0.301     9.266 r  uut_adc/adc_dout[19]_i_1/O
                         net (fo=1, routed)           0.000     9.266    uut_adc/adc_dout[19]_i_1_n_0
    SLICE_X1Y137         FDRE                                         r  uut_adc/adc_dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624     1.624    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    -1.814 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -0.091    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.728     1.728    uut_adc/CLK
    SLICE_X1Y137         FDRE                                         r  uut_adc/adc_dout_reg[19]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            uut_adc/adc_dout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.171ns  (logic 2.878ns (31.384%)  route 6.293ns (68.616%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           5.330     6.453    uut_adc/ADC_SDO_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  uut_adc/adc_dout[4]_i_3/O
                         net (fo=1, routed)           0.000     6.577    uut_adc/adc_dout[4]_i_3_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.090 r  uut_adc/adc_dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    uut_adc/adc_dout_reg[4]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  uut_adc/adc_dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.207    uut_adc/adc_dout_reg[8]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  uut_adc/adc_dout_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    uut_adc/adc_dout_reg[12]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  uut_adc/adc_dout_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.441    uut_adc/adc_dout_reg[16]_i_2_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  uut_adc/adc_dout_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.558    uut_adc/adc_dout_reg[20]_i_2_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.873 r  uut_adc/adc_dout_reg[23]_i_5/O[3]
                         net (fo=1, routed)           0.963     8.836    uut_adc/adc_dout1[23]
    SLICE_X1Y137         LUT4 (Prop_lut4_I2_O)        0.335     9.171 r  uut_adc/adc_dout[23]_i_2/O
                         net (fo=1, routed)           0.000     9.171    uut_adc/adc_dout[23]_i_2_n_0
    SLICE_X1Y137         FDRE                                         r  uut_adc/adc_dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624     1.624    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    -1.814 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -0.091    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.728     1.728    uut_adc/CLK
    SLICE_X1Y137         FDRE                                         r  uut_adc/adc_dout_reg[23]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            uut_adc/adc_dout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.131ns  (logic 2.644ns (28.959%)  route 6.487ns (71.041%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           5.330     6.453    uut_adc/ADC_SDO_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  uut_adc/adc_dout[4]_i_3/O
                         net (fo=1, routed)           0.000     6.577    uut_adc/adc_dout[4]_i_3_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.090 r  uut_adc/adc_dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    uut_adc/adc_dout_reg[4]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  uut_adc/adc_dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.207    uut_adc/adc_dout_reg[8]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  uut_adc/adc_dout_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    uut_adc/adc_dout_reg[12]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.639 r  uut_adc/adc_dout_reg[16]_i_2/O[3]
                         net (fo=2, routed)           1.157     8.796    uut_adc/adc_dout1[15]
    SLICE_X5Y133         LUT4 (Prop_lut4_I0_O)        0.335     9.131 r  uut_adc/adc_dout[16]_i_1/O
                         net (fo=1, routed)           0.000     9.131    uut_adc/adc_dout[16]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  uut_adc/adc_dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624     1.624    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    -1.814 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -0.091    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.724     1.724    uut_adc/CLK
    SLICE_X5Y133         FDRE                                         r  uut_adc/adc_dout_reg[16]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            uut_adc/adc_dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.103ns  (logic 2.616ns (28.740%)  route 6.487ns (71.260%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           5.330     6.453    uut_adc/ADC_SDO_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  uut_adc/adc_dout[4]_i_3/O
                         net (fo=1, routed)           0.000     6.577    uut_adc/adc_dout[4]_i_3_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.090 r  uut_adc/adc_dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    uut_adc/adc_dout_reg[4]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  uut_adc/adc_dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.207    uut_adc/adc_dout_reg[8]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  uut_adc/adc_dout_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    uut_adc/adc_dout_reg[12]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.639 r  uut_adc/adc_dout_reg[16]_i_2/O[3]
                         net (fo=2, routed)           1.157     8.796    uut_adc/adc_dout1[15]
    SLICE_X5Y133         LUT4 (Prop_lut4_I2_O)        0.307     9.103 r  uut_adc/adc_dout[15]_i_1/O
                         net (fo=1, routed)           0.000     9.103    uut_adc/adc_dout[15]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  uut_adc/adc_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624     1.624    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    -1.814 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -0.091    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.724     1.724    uut_adc/CLK
    SLICE_X5Y133         FDRE                                         r  uut_adc/adc_dout_reg[15]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            uut_adc/adc_dout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.084ns  (logic 2.768ns (30.473%)  route 6.316ns (69.527%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           5.330     6.453    uut_adc/ADC_SDO_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  uut_adc/adc_dout[4]_i_3/O
                         net (fo=1, routed)           0.000     6.577    uut_adc/adc_dout[4]_i_3_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.090 r  uut_adc/adc_dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    uut_adc/adc_dout_reg[4]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  uut_adc/adc_dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.207    uut_adc/adc_dout_reg[8]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  uut_adc/adc_dout_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    uut_adc/adc_dout_reg[12]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  uut_adc/adc_dout_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.441    uut_adc/adc_dout_reg[16]_i_2_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.764 r  uut_adc/adc_dout_reg[20]_i_2/O[1]
                         net (fo=2, routed)           0.986     8.750    uut_adc/adc_dout1[17]
    SLICE_X0Y138         LUT4 (Prop_lut4_I0_O)        0.334     9.084 r  uut_adc/adc_dout[18]_i_1/O
                         net (fo=1, routed)           0.000     9.084    uut_adc/adc_dout[18]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  uut_adc/adc_dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624     1.624    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    -1.814 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -0.091    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.729     1.729    uut_adc/CLK
    SLICE_X0Y138         FDRE                                         r  uut_adc/adc_dout_reg[18]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            uut_adc/adc_dout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.056ns  (logic 2.740ns (30.258%)  route 6.316ns (69.742%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           5.330     6.453    uut_adc/ADC_SDO_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  uut_adc/adc_dout[4]_i_3/O
                         net (fo=1, routed)           0.000     6.577    uut_adc/adc_dout[4]_i_3_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.090 r  uut_adc/adc_dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    uut_adc/adc_dout_reg[4]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  uut_adc/adc_dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.207    uut_adc/adc_dout_reg[8]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  uut_adc/adc_dout_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    uut_adc/adc_dout_reg[12]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  uut_adc/adc_dout_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.441    uut_adc/adc_dout_reg[16]_i_2_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.764 r  uut_adc/adc_dout_reg[20]_i_2/O[1]
                         net (fo=2, routed)           0.986     8.750    uut_adc/adc_dout1[17]
    SLICE_X0Y138         LUT4 (Prop_lut4_I2_O)        0.306     9.056 r  uut_adc/adc_dout[17]_i_1/O
                         net (fo=1, routed)           0.000     9.056    uut_adc/adc_dout[17]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  uut_adc/adc_dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624     1.624    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    -1.814 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -0.091    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.729     1.729    uut_adc/CLK
    SLICE_X0Y138         FDRE                                         r  uut_adc/adc_dout_reg[17]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            uut_adc/adc_dout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.955ns  (logic 2.793ns (31.192%)  route 6.162ns (68.808%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           5.330     6.453    uut_adc/ADC_SDO_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  uut_adc/adc_dout[4]_i_3/O
                         net (fo=1, routed)           0.000     6.577    uut_adc/adc_dout[4]_i_3_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.090 r  uut_adc/adc_dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    uut_adc/adc_dout_reg[4]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  uut_adc/adc_dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.207    uut_adc/adc_dout_reg[8]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  uut_adc/adc_dout_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    uut_adc/adc_dout_reg[12]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  uut_adc/adc_dout_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.441    uut_adc/adc_dout_reg[16]_i_2_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  uut_adc/adc_dout_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.558    uut_adc/adc_dout_reg[20]_i_2_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.797 r  uut_adc/adc_dout_reg[23]_i_5/O[2]
                         net (fo=2, routed)           0.832     8.629    uut_adc/adc_dout1[22]
    SLICE_X0Y138         LUT4 (Prop_lut4_I2_O)        0.326     8.955 r  uut_adc/adc_dout[22]_i_1/O
                         net (fo=1, routed)           0.000     8.955    uut_adc/adc_dout[22]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  uut_adc/adc_dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624     1.624    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    -1.814 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -0.091    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.729     1.729    uut_adc/CLK
    SLICE_X0Y138         FDRE                                         r  uut_adc/adc_dout_reg[22]/C

Slack:                    inf
  Source:                 ADC_SDO
                            (input port)
  Destination:            uut_adc/adc_dout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.892ns  (logic 2.742ns (30.839%)  route 6.150ns (69.161%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  ADC_SDO (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDO
    AB8                  IBUF (Prop_ibuf_I_O)         1.123     1.123 r  ADC_SDO_IBUF_inst/O
                         net (fo=1, routed)           5.330     6.453    uut_adc/ADC_SDO_IBUF
    SLICE_X2Y134         LUT2 (Prop_lut2_I1_O)        0.124     6.577 r  uut_adc/adc_dout[4]_i_3/O
                         net (fo=1, routed)           0.000     6.577    uut_adc/adc_dout[4]_i_3_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.090 r  uut_adc/adc_dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    uut_adc/adc_dout_reg[4]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  uut_adc/adc_dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.207    uut_adc/adc_dout_reg[8]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  uut_adc/adc_dout_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    uut_adc/adc_dout_reg[12]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  uut_adc/adc_dout_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.441    uut_adc/adc_dout_reg[16]_i_2_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  uut_adc/adc_dout_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.558    uut_adc/adc_dout_reg[20]_i_2_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.777 r  uut_adc/adc_dout_reg[23]_i_5/O[0]
                         net (fo=2, routed)           0.820     8.597    uut_adc/adc_dout1[20]
    SLICE_X0Y138         LUT4 (Prop_lut4_I0_O)        0.295     8.892 r  uut_adc/adc_dout[21]_i_1/O
                         net (fo=1, routed)           0.000     8.892    uut_adc/adc_dout[21]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  uut_adc/adc_dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.624     1.624    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.438    -1.814 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -0.091    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         1.729     1.729    uut_adc/CLK
    SLICE_X0Y138         FDRE                                         r  uut_adc/adc_dout_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.496%)  route 0.273ns (59.504%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  wr_en_reg/Q
                         net (fo=5, routed)           0.157     0.298    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/wr_en
    SLICE_X17Y140        LUT4 (Prop_lut4_I2_O)        0.045     0.343 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.116     0.459    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2_n_0
    SLICE_X17Y140        FDSE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.897     0.897    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X17Y140        FDSE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.190ns (39.491%)  route 0.291ns (60.508%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wr_en_reg/Q
                         net (fo=5, routed)           0.157     0.298    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/wr_en
    SLICE_X17Y140        LUT3 (Prop_lut3_I0_O)        0.049     0.347 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.134     0.481    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X17Y140        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.897     0.897    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X17Y140        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.190ns (39.491%)  route 0.291ns (60.508%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wr_en_reg/Q
                         net (fo=5, routed)           0.157     0.298    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/wr_en
    SLICE_X17Y140        LUT3 (Prop_lut3_I0_O)        0.049     0.347 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.134     0.481    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X17Y140        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.897     0.897    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X17Y140        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C

Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.183ns (38.031%)  route 0.298ns (61.969%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wr_en_reg/Q
                         net (fo=5, routed)           0.168     0.309    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X17Y141        LUT4 (Prop_lut4_I1_O)        0.042     0.351 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[13]_i_1/O
                         net (fo=14, routed)          0.130     0.481    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/gsym_dc.cntr_en
    SLICE_X16Y143        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.898     0.898    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X16Y143        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/C

Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.183ns (38.031%)  route 0.298ns (61.969%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wr_en_reg/Q
                         net (fo=5, routed)           0.168     0.309    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X17Y141        LUT4 (Prop_lut4_I1_O)        0.042     0.351 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[13]_i_1/O
                         net (fo=14, routed)          0.130     0.481    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/gsym_dc.cntr_en
    SLICE_X16Y143        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.898     0.898    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X16Y143        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/C

Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.183ns (38.031%)  route 0.298ns (61.969%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wr_en_reg/Q
                         net (fo=5, routed)           0.168     0.309    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X17Y141        LUT4 (Prop_lut4_I1_O)        0.042     0.351 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[13]_i_1/O
                         net (fo=14, routed)          0.130     0.481    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/gsym_dc.cntr_en
    SLICE_X16Y143        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.898     0.898    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X16Y143        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/C

Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.183ns (38.031%)  route 0.298ns (61.969%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wr_en_reg/Q
                         net (fo=5, routed)           0.168     0.309    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X17Y141        LUT4 (Prop_lut4_I1_O)        0.042     0.351 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[13]_i_1/O
                         net (fo=14, routed)          0.130     0.481    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/gsym_dc.cntr_en
    SLICE_X16Y143        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.898     0.898    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X16Y143        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/C

Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.799%)  route 0.334ns (64.201%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  wr_en_reg/Q
                         net (fo=5, routed)           0.157     0.298    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/wr_en
    SLICE_X17Y140        LUT4 (Prop_lut4_I2_O)        0.045     0.343 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.176     0.520    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2_n_0
    SLICE_X16Y140        FDSE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.897     0.897    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X16Y140        FDSE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C

Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.565%)  route 0.337ns (64.435%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wr_en_reg/Q
                         net (fo=5, routed)           0.156     0.297    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X17Y140        LUT2 (Prop_lut2_I0_O)        0.045     0.342 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=29, routed)          0.181     0.523    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/E[0]
    SLICE_X17Y140        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.897     0.897    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/clk
    SLICE_X17Y140        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg/C

Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.183ns (33.521%)  route 0.363ns (66.479%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDCE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X17Y141        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wr_en_reg/Q
                         net (fo=5, routed)           0.168     0.309    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X17Y141        LUT4 (Prop_lut4_I1_O)        0.042     0.351 r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[13]_i_1/O
                         net (fo=14, routed)          0.195     0.546    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/gsym_dc.cntr_en
    SLICE_X16Y144        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.872     0.872    clk_adc_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clk_adc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clk_adc_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_adc_inst/inst/clkout1_buf/O
                         net (fo=137, routed)         0.898     0.898    fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X16Y144        FDRE                                         r  fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OUTPUT_DATA_REQ
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.730ns  (logic 1.093ns (11.238%)  route 8.636ns (88.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( -0.644 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  OUTPUT_DATA_REQ (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA_REQ
    G1                   IBUF (Prop_ibuf_I_O)         1.093     1.093 r  OUTPUT_DATA_REQ_IBUF_inst/O
                         net (fo=1, routed)           8.636     9.730    frontpanel_ifat6_inst/inst/wo25/ep_datain[14]
    SLICE_X4Y133         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.724    -0.644    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X4Y133         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[14]/C

Slack:                    inf
  Source:                 OUTPUT_DATA1
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.232ns  (logic 1.104ns (11.962%)  route 8.128ns (88.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( -0.647 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  OUTPUT_DATA1 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA1
    E1                   IBUF (Prop_ibuf_I_O)         1.104     1.104 r  OUTPUT_DATA1_IBUF_inst/O
                         net (fo=1, routed)           8.128     9.232    frontpanel_ifat6_inst/inst/wo25/ep_datain[1]
    SLICE_X6Y131         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.721    -0.647    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X6Y131         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[1]/C

Slack:                    inf
  Source:                 OUTPUT_DATA4
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.139ns  (logic 1.114ns (12.187%)  route 8.025ns (87.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( -0.647 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  OUTPUT_DATA4 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA4
    B2                   IBUF (Prop_ibuf_I_O)         1.114     1.114 r  OUTPUT_DATA4_IBUF_inst/O
                         net (fo=1, routed)           8.025     9.139    frontpanel_ifat6_inst/inst/wo25/ep_datain[4]
    SLICE_X7Y131         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.721    -0.647    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X7Y131         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[4]/C

Slack:                    inf
  Source:                 OUTPUT_DATA3
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.846ns  (logic 1.102ns (16.099%)  route 5.744ns (83.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( -0.643 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  OUTPUT_DATA3 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA3
    C2                   IBUF (Prop_ibuf_I_O)         1.102     1.102 r  OUTPUT_DATA3_IBUF_inst/O
                         net (fo=1, routed)           5.744     6.846    frontpanel_ifat6_inst/inst/wo25/ep_datain[3]
    SLICE_X7Y134         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.725    -0.643    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X7Y134         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[3]/C

Slack:                    inf
  Source:                 OUTPUT_DATA2
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.606ns  (logic 1.106ns (16.748%)  route 5.500ns (83.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( -0.647 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  OUTPUT_DATA2 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA2
    D1                   IBUF (Prop_ibuf_I_O)         1.106     1.106 r  OUTPUT_DATA2_IBUF_inst/O
                         net (fo=1, routed)           5.500     6.606    frontpanel_ifat6_inst/inst/wo25/ep_datain[2]
    SLICE_X6Y131         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.721    -0.647    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X6Y131         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[2]/C

Slack:                    inf
  Source:                 OUTPUT_DATA6
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.480ns  (logic 1.085ns (16.750%)  route 5.394ns (83.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( -0.647 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  OUTPUT_DATA6 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA6
    L3                   IBUF (Prop_ibuf_I_O)         1.085     1.085 r  OUTPUT_DATA6_IBUF_inst/O
                         net (fo=1, routed)           5.394     6.480    frontpanel_ifat6_inst/inst/wo25/ep_datain[6]
    SLICE_X7Y131         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.721    -0.647    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X7Y131         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[6]/C

Slack:                    inf
  Source:                 OUTPUT_DATA10
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.196ns  (logic 1.098ns (17.727%)  route 5.097ns (82.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( -0.642 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  OUTPUT_DATA10 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA10
    M3                   IBUF (Prop_ibuf_I_O)         1.098     1.098 r  OUTPUT_DATA10_IBUF_inst/O
                         net (fo=1, routed)           5.097     6.196    frontpanel_ifat6_inst/inst/wo25/ep_datain[10]
    SLICE_X5Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.726    -0.642    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X5Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[10]/C

Slack:                    inf
  Source:                 OUTPUT_DATA9
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.142ns  (logic 1.092ns (17.779%)  route 5.050ns (82.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( -0.643 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  OUTPUT_DATA9 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA9
    M2                   IBUF (Prop_ibuf_I_O)         1.092     1.092 r  OUTPUT_DATA9_IBUF_inst/O
                         net (fo=1, routed)           5.050     6.142    frontpanel_ifat6_inst/inst/wo25/ep_datain[9]
    SLICE_X6Y134         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.725    -0.643    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X6Y134         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[9]/C

Slack:                    inf
  Source:                 OUTPUT_DATA8
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.137ns  (logic 1.084ns (17.662%)  route 5.053ns (82.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( -0.647 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K6                                                0.000     0.000 r  OUTPUT_DATA8 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA8
    K6                   IBUF (Prop_ibuf_I_O)         1.084     1.084 r  OUTPUT_DATA8_IBUF_inst/O
                         net (fo=1, routed)           5.053     6.137    frontpanel_ifat6_inst/inst/wo25/ep_datain[8]
    SLICE_X7Y131         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.721    -0.647    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X7Y131         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[8]/C

Slack:                    inf
  Source:                 OUTPUT_DATA5
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.042ns  (logic 1.086ns (17.973%)  route 4.956ns (82.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( -0.642 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  OUTPUT_DATA5 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA5
    K3                   IBUF (Prop_ibuf_I_O)         1.086     1.086 r  OUTPUT_DATA5_IBUF_inst/O
                         net (fo=1, routed)           4.956     6.042    frontpanel_ifat6_inst/inst/wo25/ep_datain[5]
    SLICE_X5Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.860     2.348 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.510    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.219 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.368 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        1.726    -0.642    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X5Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okAA
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.176ns (28.837%)  route 0.435ns (71.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 0.576 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  okAA (INOUT)
                         net (fo=1, unset)            0.000     0.000    frontpanel_ifat6_inst/inst/okHI/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  frontpanel_ifat6_inst/inst/okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.435     0.611    frontpanel_ifat6_inst/inst/okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X2Y109         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.928     0.576    frontpanel_ifat6_inst/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y109         FDRE                                         r  frontpanel_ifat6_inst/inst/okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 INPUT_DATA_ACK
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo24/wirehold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.266ns (13.627%)  route 1.683ns (86.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 0.543 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  INPUT_DATA_ACK (IN)
                         net (fo=0)                   0.000     0.000    INPUT_DATA_ACK
    AB3                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  INPUT_DATA_ACK_IBUF_inst/O
                         net (fo=1, routed)           1.683     1.949    frontpanel_ifat6_inst/inst/wo24/ep_datain[0]
    SLICE_X9Y137         FDRE                                         r  frontpanel_ifat6_inst/inst/wo24/wirehold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.895     0.543    frontpanel_ifat6_inst/inst/wo24/okHE[40]
    SLICE_X9Y137         FDRE                                         r  frontpanel_ifat6_inst/inst/wo24/wirehold_reg[0]/C

Slack:                    inf
  Source:                 OUTPUT_DATA12
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.206ns  (logic 0.235ns (10.652%)  route 1.971ns (89.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 0.570 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  OUTPUT_DATA12 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA12
    R1                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  OUTPUT_DATA12_IBUF_inst/O
                         net (fo=1, routed)           1.971     2.206    frontpanel_ifat6_inst/inst/wo25/ep_datain[12]
    SLICE_X7Y134         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.922     0.570    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X7Y134         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[12]/C

Slack:                    inf
  Source:                 OUTPUT_DATA0
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.294ns  (logic 0.223ns (9.715%)  route 2.071ns (90.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 0.576 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  OUTPUT_DATA0 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA0
    F1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  OUTPUT_DATA0_IBUF_inst/O
                         net (fo=1, routed)           2.071     2.294    frontpanel_ifat6_inst/inst/wo25/ep_datain[0]
    SLICE_X7Y143         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.928     0.576    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X7Y143         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[0]/C

Slack:                    inf
  Source:                 OUTPUT_DATA13
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.323ns  (logic 0.216ns (9.282%)  route 2.108ns (90.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 0.570 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  OUTPUT_DATA13 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA13
    N2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  OUTPUT_DATA13_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.323    frontpanel_ifat6_inst/inst/wo25/ep_datain[13]
    SLICE_X6Y134         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.922     0.570    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X6Y134         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[13]/C

Slack:                    inf
  Source:                 OUTPUT_DATA7
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.377ns  (logic 0.209ns (8.803%)  route 2.168ns (91.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 0.571 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  OUTPUT_DATA7 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA7
    J6                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  OUTPUT_DATA7_IBUF_inst/O
                         net (fo=1, routed)           2.168     2.377    frontpanel_ifat6_inst/inst/wo25/ep_datain[7]
    SLICE_X5Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.923     0.571    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X5Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[7]/C

Slack:                    inf
  Source:                 OUTPUT_DATA11
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.408ns  (logic 0.224ns (9.291%)  route 2.184ns (90.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 0.571 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  OUTPUT_DATA11 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA11
    P1                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  OUTPUT_DATA11_IBUF_inst/O
                         net (fo=1, routed)           2.184     2.408    frontpanel_ifat6_inst/inst/wo25/ep_datain[11]
    SLICE_X5Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.923     0.571    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X5Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[11]/C

Slack:                    inf
  Source:                 OUTPUT_DATA5
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.438ns  (logic 0.210ns (8.606%)  route 2.228ns (91.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 0.571 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  OUTPUT_DATA5 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA5
    K3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  OUTPUT_DATA5_IBUF_inst/O
                         net (fo=1, routed)           2.228     2.438    frontpanel_ifat6_inst/inst/wo25/ep_datain[5]
    SLICE_X5Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.923     0.571    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X5Y135         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[5]/C

Slack:                    inf
  Source:                 OUTPUT_DATA9
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.458ns  (logic 0.216ns (8.779%)  route 2.242ns (91.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 0.570 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  OUTPUT_DATA9 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA9
    M2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  OUTPUT_DATA9_IBUF_inst/O
                         net (fo=1, routed)           2.242     2.458    frontpanel_ifat6_inst/inst/wo25/ep_datain[9]
    SLICE_X6Y134         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.922     0.570    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X6Y134         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[9]/C

Slack:                    inf
  Source:                 OUTPUT_DATA8
                            (input port)
  Destination:            frontpanel_ifat6_inst/inst/wo25/wirehold_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.461ns  (logic 0.208ns (8.444%)  route 2.253ns (91.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns = ( 0.567 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K6                                                0.000     0.000 r  OUTPUT_DATA8 (IN)
                         net (fo=0)                   0.000     0.000    OUTPUT_DATA8
    K6                   IBUF (Prop_ibuf_I_O)         0.208     0.208 r  OUTPUT_DATA8_IBUF_inst/O
                         net (fo=1, routed)           2.253     2.461    frontpanel_ifat6_inst/inst/wo25/ep_datain[8]
    SLICE_X7Y131         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    frontpanel_ifat6_inst/inst/okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.412     1.900 r  frontpanel_ifat6_inst/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.380    frontpanel_ifat6_inst/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -0.975 r  frontpanel_ifat6_inst/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.595    -0.380    frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.351 r  frontpanel_ifat6_inst/inst/okHI/mmcm0_bufg/O
                         net (fo=1381, routed)        0.919     0.567    frontpanel_ifat6_inst/inst/wo25/okHE[40]
    SLICE_X7Y131         FDRE                                         r  frontpanel_ifat6_inst/inst/wo25/wirehold_reg[8]/C





