Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Mon Oct 30 19:06:34 2017
| Host              : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.23 12-12-2016
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.678        0.000                      0                 7513        0.026        0.000                      0                 7513        0.666        0.000                       0                  4104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
default_sysclk_300_clk_p         {0.000 1.666}        3.333           300.030         
  clk_out1_design_1_clk_wiz_0_0  {0.000 4.999}        9.999           100.010         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.999}        9.999           100.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
default_sysclk_300_clk_p                                                                                                                                                           0.666        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        3.678        0.000                      0                 7513        0.026        0.000                      0                 7513        4.145        0.000                       0                  4100  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    8.620        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  default_sysclk_300_clk_p
  To Clock:  default_sysclk_300_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_sysclk_300_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { default_sysclk_300_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.262ns (4.384%)  route 5.714ns (95.616%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 8.981 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.084ns, distribution 1.634ns)
  Clock Net Delay (Destination): 2.345ns (routing 0.998ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -3.789 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.386    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.303 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.718    -0.585    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X67Y40         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.471 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/Q
                         net (fo=65, routed)          1.739     1.268    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[0]_rep__1
    SLICE_X52Y37         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     1.342 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[26][31]_i_3/O
                         net (fo=44, routed)          1.783     3.125    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]_rep__1_0
    SLICE_X67Y28         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.074     3.199 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[18][31]_i_1/O
                         net (fo=32, routed)          2.192     5.391    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_7[0]
    SLICE_X51Y41         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     6.216 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.561    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.345     8.981    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X51Y41         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][2]/C
                         clock pessimism              0.209     9.190    
                         clock uncertainty           -0.074     9.116    
    SLICE_X51Y41         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     9.069    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][2]
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 0.373ns (6.440%)  route 5.419ns (93.560%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 9.006 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.084ns, distribution 1.634ns)
  Clock Net Delay (Destination): 2.370ns (routing 0.998ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -3.789 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.386    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.303 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.718    -0.585    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X67Y40         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.471 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/Q
                         net (fo=65, routed)          1.739     1.268    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[0]_rep__1
    SLICE_X52Y37         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     1.342 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[26][31]_i_3/O
                         net (fo=44, routed)          1.631     2.973    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]_rep__1_0
    SLICE_X65Y28         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185     3.158 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[2][31]_i_1/O
                         net (fo=32, routed)          2.049     5.207    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_13[0]
    SLICE_X54Y25         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     6.216 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.561    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.370     9.006    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X54Y25         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[2][12]/C
                         clock pessimism              0.208     9.215    
                         clock uncertainty           -0.074     9.141    
    SLICE_X54Y25         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     9.094    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[2][12]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -5.207    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 0.262ns (4.527%)  route 5.525ns (95.473%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 9.033 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.084ns, distribution 1.634ns)
  Clock Net Delay (Destination): 2.397ns (routing 0.998ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -3.789 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.386    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.303 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.718    -0.585    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X67Y40         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.471 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/Q
                         net (fo=65, routed)          1.739     1.268    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[0]_rep__1
    SLICE_X52Y37         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     1.342 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[26][31]_i_3/O
                         net (fo=44, routed)          1.783     3.125    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]_rep__1_0
    SLICE_X67Y28         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.074     3.199 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[18][31]_i_1/O
                         net (fo=32, routed)          2.003     5.202    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_7[0]
    SLICE_X59Y42         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     6.216 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.561    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.397     9.033    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X59Y42         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][28]/C
                         clock pessimism              0.208     9.241    
                         clock uncertainty           -0.074     9.168    
    SLICE_X59Y42         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     9.121    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][28]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 0.262ns (4.557%)  route 5.488ns (95.443%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 9.019 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.084ns, distribution 1.634ns)
  Clock Net Delay (Destination): 2.383ns (routing 0.998ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -3.789 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.386    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.303 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.718    -0.585    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X67Y40         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.471 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/Q
                         net (fo=65, routed)          1.739     1.268    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[0]_rep__1
    SLICE_X52Y37         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     1.342 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[26][31]_i_3/O
                         net (fo=44, routed)          1.783     3.125    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]_rep__1_0
    SLICE_X67Y28         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.074     3.199 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[18][31]_i_1/O
                         net (fo=32, routed)          1.966     5.165    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_7[0]
    SLICE_X55Y42         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     6.216 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.561    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.383     9.019    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X55Y42         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][31]/C
                         clock pessimism              0.208     9.228    
                         clock uncertainty           -0.074     9.154    
    SLICE_X55Y42         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     9.107    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][31]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 0.262ns (4.560%)  route 5.484ns (95.440%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 9.019 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.084ns, distribution 1.634ns)
  Clock Net Delay (Destination): 2.383ns (routing 0.998ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -3.789 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.386    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.303 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.718    -0.585    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X67Y40         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.471 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/Q
                         net (fo=65, routed)          1.739     1.268    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[0]_rep__1
    SLICE_X52Y37         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     1.342 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[26][31]_i_3/O
                         net (fo=44, routed)          1.783     3.125    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]_rep__1_0
    SLICE_X67Y28         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.074     3.199 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[18][31]_i_1/O
                         net (fo=32, routed)          1.962     5.161    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_7[0]
    SLICE_X56Y42         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     6.216 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.561    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.383     9.019    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X56Y42         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][30]/C
                         clock pessimism              0.208     9.228    
                         clock uncertainty           -0.074     9.154    
    SLICE_X56Y42         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     9.107    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][30]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[2][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 0.373ns (6.578%)  route 5.297ns (93.422%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 9.003 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.084ns, distribution 1.634ns)
  Clock Net Delay (Destination): 2.367ns (routing 0.998ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -3.789 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.386    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.303 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.718    -0.585    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X67Y40         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.471 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/Q
                         net (fo=65, routed)          1.739     1.268    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[0]_rep__1
    SLICE_X52Y37         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     1.342 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[26][31]_i_3/O
                         net (fo=44, routed)          1.631     2.973    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]_rep__1_0
    SLICE_X65Y28         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185     3.158 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[2][31]_i_1/O
                         net (fo=32, routed)          1.927     5.085    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_13[0]
    SLICE_X53Y27         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     6.216 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.561    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.367     9.003    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X53Y27         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[2][13]/C
                         clock pessimism              0.208     9.212    
                         clock uncertainty           -0.074     9.138    
    SLICE_X53Y27         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     9.091    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[2][13]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.262ns (4.657%)  route 5.364ns (95.343%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 8.980 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.084ns, distribution 1.634ns)
  Clock Net Delay (Destination): 2.344ns (routing 0.998ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -3.789 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.386    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.303 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.718    -0.585    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X67Y40         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.471 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/Q
                         net (fo=65, routed)          1.739     1.268    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[0]_rep__1
    SLICE_X52Y37         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     1.342 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[26][31]_i_3/O
                         net (fo=44, routed)          1.783     3.125    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]_rep__1_0
    SLICE_X67Y28         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.074     3.199 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[18][31]_i_1/O
                         net (fo=32, routed)          1.842     5.041    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_7[0]
    SLICE_X49Y38         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     6.216 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.561    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.344     8.980    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X49Y38         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][0]/C
                         clock pessimism              0.209     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X49Y38         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     9.068    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[18][0]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[2][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.373ns (6.619%)  route 5.262ns (93.381%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 9.002 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.084ns, distribution 1.634ns)
  Clock Net Delay (Destination): 2.366ns (routing 0.998ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -3.789 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.386    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.303 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.718    -0.585    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X67Y40         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.471 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/Q
                         net (fo=65, routed)          1.739     1.268    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[0]_rep__1
    SLICE_X52Y37         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     1.342 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[26][31]_i_3/O
                         net (fo=44, routed)          1.631     2.973    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]_rep__1_0
    SLICE_X65Y28         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185     3.158 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[2][31]_i_1/O
                         net (fo=32, routed)          1.892     5.050    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_13[0]
    SLICE_X54Y29         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[2][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     6.216 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.561    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.366     9.002    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X54Y29         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[2][17]/C
                         clock pessimism              0.208     9.211    
                         clock uncertainty           -0.074     9.137    
    SLICE_X54Y29         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     9.090    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[2][17]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[26][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 0.330ns (5.701%)  route 5.458ns (94.299%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 9.033 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.685ns (routing 1.084ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.397ns (routing 0.998ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -3.789 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.386    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.303 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.685    -0.618    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X69Y41         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y41         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113    -0.505 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[3]_rep__0/Q
                         net (fo=102, routed)         3.110     2.605    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[3]_rep__0
    SLICE_X52Y40         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043     2.648 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[30][31]_i_6/O
                         net (fo=92, routed)          2.326     4.974    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[30][31]_i_6_n_0
    SLICE_X59Y16         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     5.148 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[26][5]_i_1/O
                         net (fo=1, routed)           0.022     5.170    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/load_finish_reg_0[5]
    SLICE_X59Y16         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[26][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     6.216 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.561    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.397     9.033    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X59Y16         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[26][5]/C
                         clock pessimism              0.208     9.242    
                         clock uncertainty           -0.074     9.168    
    SLICE_X59Y16         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     9.227    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[26][5]
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[26][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.231ns (4.100%)  route 5.403ns (95.900%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 9.027 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.084ns, distribution 1.634ns)
  Clock Net Delay (Destination): 2.391ns (routing 0.998ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -3.789 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.386    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.303 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.718    -0.585    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X67Y40         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.471 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]_rep__1/Q
                         net (fo=65, routed)          1.739     1.268    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[0]_rep__1
    SLICE_X52Y37         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     1.342 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[26][31]_i_3/O
                         net (fo=44, routed)          1.702     3.044    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]_rep__1_0
    SLICE_X66Y27         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.043     3.087 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[26][31]_i_1/O
                         net (fo=32, routed)          1.962     5.049    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_2[0]
    SLICE_X58Y45         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[26][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     6.216 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.561    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.636 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        2.391     9.027    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X58Y45         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[26][28]/C
                         clock pessimism              0.208     9.236    
                         clock uncertainty           -0.074     9.162    
    SLICE_X58Y45         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     9.115    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[26][28]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  4.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/pc_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.078ns (43.820%)  route 0.100ns (56.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Net Delay (Source):      1.222ns (routing 0.517ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.572ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -1.978 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.812    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.785 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.222    -0.563    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X64Y46         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/pc_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.515 r  design_1_i/top_wrapper_0/inst/t1/d1/pc_mode_reg[0]/Q
                         net (fo=12, routed)          0.088    -0.427    design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_mode_reg[1][0]
    SLICE_X63Y46         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030    -0.397 r  design_1_i/top_wrapper_0/inst/t1/d1/pc/pc[7]_i_1/O
                         net (fo=1, routed)           0.012    -0.385    design_1_i/top_wrapper_0/inst/t1/d1/pc/p_0_in[7]
    SLICE_X63Y46         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.290 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.051 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.431    -0.620    design_1_i/top_wrapper_0/inst/t1/d1/pc/clk
    SLICE_X63Y46         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[7]/C
                         clock pessimism              0.154    -0.466    
    SLICE_X63Y46         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056    -0.410    design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/pc_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.078ns (43.575%)  route 0.101ns (56.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Net Delay (Source):      1.222ns (routing 0.517ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.572ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -1.978 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.812    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.785 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.222    -0.563    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X64Y46         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/pc_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.515 r  design_1_i/top_wrapper_0/inst/t1/d1/pc_mode_reg[0]/Q
                         net (fo=12, routed)          0.089    -0.426    design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_mode_reg[1][0]
    SLICE_X63Y46         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.030    -0.396 r  design_1_i/top_wrapper_0/inst/t1/d1/pc/pc[6]_i_1/O
                         net (fo=1, routed)           0.012    -0.384    design_1_i/top_wrapper_0/inst/t1/d1/pc/p_0_in[6]
    SLICE_X63Y46         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.290 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.051 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.431    -0.620    design_1_i/top_wrapper_0/inst/t1/d1/pc/clk
    SLICE_X63Y46         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[6]/C
                         clock pessimism              0.154    -0.466    
    SLICE_X63Y46         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056    -0.410    design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.048ns (25.000%)  route 0.144ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Net Delay (Source):      1.217ns (routing 0.517ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.572ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -1.978 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.812    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.785 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.217    -0.568    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X61Y42         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.520 r  design_1_i/top_wrapper_0/inst/t1/d1/wdata_reg[0]/Q
                         net (fo=1, routed)           0.144    -0.376    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X6Y8          RAMB36E2                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.290 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.051 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.462    -0.589    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y8          RAMB36E2                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.154    -0.435    
    RAMB36_X6Y8          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                      0.029    -0.406    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpu_in_valid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/fpu_wrapper_0/inst/f1/fsqrt_in_valid_a_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.094ns (50.811%)  route 0.091ns (49.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      1.188ns (routing 0.517ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.572ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -1.978 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.812    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.785 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.188    -0.597    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X54Y15         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpu_in_valid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.549 r  design_1_i/top_wrapper_0/inst/t1/d1/fpu_in_valid_reg[5]/Q
                         net (fo=2, routed)           0.079    -0.470    design_1_i/fpu_wrapper_0/inst/f1/fpu_in_valid[5]
    SLICE_X55Y15         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.046    -0.424 r  design_1_i/fpu_wrapper_0/inst/f1/fsqrt_in_valid_a_i_1/O
                         net (fo=1, routed)           0.012    -0.412    design_1_i/fpu_wrapper_0/inst/f1/fsqrt_in_valid_a_i_1_n_0
    SLICE_X55Y15         FDRE                                         r  design_1_i/fpu_wrapper_0/inst/f1/fsqrt_in_valid_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.290 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.051 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.399    -0.652    design_1_i/fpu_wrapper_0/inst/f1/clk
    SLICE_X55Y15         FDRE                                         r  design_1_i/fpu_wrapper_0/inst/f1/fsqrt_in_valid_a_reg/C
                         clock pessimism              0.153    -0.499    
    SLICE_X55Y15         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056    -0.443    design_1_i/fpu_wrapper_0/inst/f1/fsqrt_in_valid_a_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/gpr_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.080ns (44.199%)  route 0.101ns (55.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Net Delay (Source):      1.225ns (routing 0.517ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.572ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -1.978 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.812    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.785 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.225    -0.560    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X63Y39         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048    -0.512 r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_out_reg[26]/Q
                         net (fo=29, routed)          0.085    -0.427    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/gpr_out_reg[31][26]
    SLICE_X64Y39         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032    -0.395 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[17][26]_i_1/O
                         net (fo=1, routed)           0.016    -0.379    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[2][26]
    SLICE_X64Y39         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.290 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.051 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.430    -0.621    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X64Y39         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][26]/C
                         clock pessimism              0.154    -0.467    
    SLICE_X64Y39         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.411    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][26]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Net Delay (Source):      1.199ns (routing 0.517ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.572ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -1.978 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.812    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.785 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.199    -0.586    design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X56Y3          FDRE                                         r  design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    -0.538 r  design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_tdata_reg[9]/Q
                         net (fo=4, routed)           0.098    -0.440    design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/gen_no_z_tready.reg1_b_tdata_reg[22][9]
    SLICE_X56Y2          FDRE                                         r  design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.290 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.051 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.402    -0.649    design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X56Y2          FDRE                                         r  design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.120    -0.529    
    SLICE_X56Y2          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    -0.473    design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/pc_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.093ns (48.947%)  route 0.097ns (51.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Net Delay (Source):      1.222ns (routing 0.517ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.572ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -1.978 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.812    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.785 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.222    -0.563    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X64Y46         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/pc_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048    -0.515 r  design_1_i/top_wrapper_0/inst/t1/d1/pc_mode_reg[1]/Q
                         net (fo=12, routed)          0.081    -0.434    design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_mode_reg[1][1]
    SLICE_X63Y46         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045    -0.389 r  design_1_i/top_wrapper_0/inst/t1/d1/pc/pc[2]_i_1/O
                         net (fo=1, routed)           0.016    -0.373    design_1_i/top_wrapper_0/inst/t1/d1/pc/p_0_in[2]
    SLICE_X63Y46         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.290 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.051 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.434    -0.617    design_1_i/top_wrapper_0/inst/t1/d1/pc/clk
    SLICE_X63Y46         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[2]/C
                         clock pessimism              0.154    -0.463    
    SLICE_X63Y46         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.407    design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/pc_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.093ns (48.947%)  route 0.097ns (51.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Net Delay (Source):      1.222ns (routing 0.517ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.572ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -1.978 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.812    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.785 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.222    -0.563    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X64Y46         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/pc_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048    -0.515 r  design_1_i/top_wrapper_0/inst/t1/d1/pc_mode_reg[1]/Q
                         net (fo=12, routed)          0.081    -0.434    design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_mode_reg[1][1]
    SLICE_X63Y46         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.045    -0.389 r  design_1_i/top_wrapper_0/inst/t1/d1/pc/pc[4]_i_1/O
                         net (fo=1, routed)           0.016    -0.373    design_1_i/top_wrapper_0/inst/t1/d1/pc/p_0_in[4]
    SLICE_X63Y46         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.290 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.051 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.434    -0.617    design_1_i/top_wrapper_0/inst/t1/d1/pc/clk
    SLICE_X63Y46         FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[4]/C
                         clock pessimism              0.154    -0.463    
    SLICE_X63Y46         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.407    design_1_i/top_wrapper_0/inst/t1/d1/pc/pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/fpu_wrapper_0/inst/f1/fcmp_in_valid_b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/floating_point_6/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.512%)  route 0.092ns (53.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      1.196ns (routing 0.517ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.572ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -1.978 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.812    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.785 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.196    -0.589    design_1_i/fpu_wrapper_0/inst/f1/clk
    SLICE_X55Y17         FDRE                                         r  design_1_i/fpu_wrapper_0/inst/f1/fcmp_in_valid_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049    -0.540 r  design_1_i/fpu_wrapper_0/inst/f1/fcmp_in_valid_b_reg/Q
                         net (fo=3, routed)           0.076    -0.464    design_1_i/floating_point_6/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/s_axis_b_tvalid
    SLICE_X54Y17         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.031    -0.433 r  design_1_i/floating_point_6/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_valid_i_1/O
                         net (fo=1, routed)           0.016    -0.417    design_1_i/floating_point_6/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/reg1_b_valid_nxt
    SLICE_X54Y17         FDRE                                         r  design_1_i/floating_point_6/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.290 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.051 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.390    -0.661    design_1_i/floating_point_6/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/aclk
    SLICE_X54Y17         FDRE                                         r  design_1_i/floating_point_6/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_valid_reg/C
                         clock pessimism              0.153    -0.508    
    SLICE_X54Y17         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.452    design_1_i/floating_point_6/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_valid_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.048ns (32.215%)  route 0.101ns (67.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Net Delay (Source):      1.199ns (routing 0.517ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.572ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -1.978 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.812    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.785 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.199    -0.586    design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X56Y3          FDRE                                         r  design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.538 r  design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_tdata_reg[0]/Q
                         net (fo=4, routed)           0.101    -0.437    design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/gen_no_z_tready.reg1_b_tdata_reg[22][0]
    SLICE_X56Y2          FDRE                                         r  design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.290 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.082    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.051 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=4131, routed)        1.402    -0.649    design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X56Y2          FDRE                                         r  design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.120    -0.529    
    SLICE_X56Y2          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055    -0.474    design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         9.999       8.290      RAMB36_X7Y9    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         9.999       8.290      RAMB36_X7Y9    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         9.999       8.290      RAMB36_X6Y8    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         9.999       8.290      RAMB36_X6Y8    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         9.999       8.620      BUFGCE_X0Y38   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP_OUTPUT/CLK      n/a            1.250         9.999       8.749      DSP48E2_X9Y0   design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            1.250         9.999       8.749      DSP48E2_X8Y0   design_1_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            1.250         9.999       8.749      DSP48E2_X10Y3  design_1_i/floating_point_2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         9.999       8.883      SLICE_X64Y22   design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         9.999       8.883      SLICE_X57Y14   design_1_i/floating_point_3/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         4.999       4.145      RAMB36_X6Y8    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.999       4.145      RAMB36_X6Y8    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y9    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y9    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y8    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y8    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y9    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y9    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         4.999       4.441      SLICE_X64Y22   design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         4.999       4.441      SLICE_X64Y22   design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl2/CLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.999       4.145      RAMB36_X6Y8    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y9    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y9    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y9    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y9    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y8    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y8    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y8    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         4.999       4.441      SLICE_X61Y15   design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         4.999       4.441      SLICE_X61Y15   design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         9.999       8.620      BUFGCE_X0Y44     design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBIN



