
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015768                       # Number of seconds simulated
sim_ticks                                 15767941000                       # Number of ticks simulated
final_tick                                15767941000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150206                       # Simulator instruction rate (inst/s)
host_op_rate                                   150206                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              104919834                       # Simulator tick rate (ticks/s)
host_mem_usage                                 173112                       # Number of bytes of host memory used
host_seconds                                   150.29                       # Real time elapsed on the host
sim_insts                                    22573809                       # Number of instructions simulated
sim_ops                                      22573809                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15767941000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           45504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           60736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             106240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        45504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         3712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            58                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 58                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2885856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            3851866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6737722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2885856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2885856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          235414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               235414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          235414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2885856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           3851866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6973136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        316                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1661                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      316                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 105344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   18560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  106304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                20224                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               33                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   15767919000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  316                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    311.111111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.809096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.620945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          141     35.61%     35.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           86     21.72%     57.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           51     12.88%     70.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           34      8.59%     78.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      4.04%     82.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      2.53%     85.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.52%     86.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.77%     88.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           45     11.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          396                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           18                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      90.722222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.748248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.205624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             8     44.44%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             4     22.22%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      5.56%     72.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      5.56%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      5.56%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      5.56%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      5.56%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      5.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            18                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.111111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.105039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.471405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               17     94.44%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      5.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            18                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     15068500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                45931000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9154.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27904.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         6.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1332                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     205                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    7975679.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1610280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   878625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6591000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                1108080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1029834000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            405637650                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           9104627250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            10550286885                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            669.119577                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  15146685000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     526500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      94746000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1383480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   754875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 6162000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 771120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1029834000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            427077630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           9085820250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            10551803355                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            669.215754                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  15114840750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     526500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     126089250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15767941000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2014797                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1884180                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117280                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1888575                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1867703                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.894828                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   10334                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              92                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               88                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           40                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      4963194                       # DTB read hits
system.cpu.dtb.read_misses                         23                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  4963217                       # DTB read accesses
system.cpu.dtb.write_hits                       46860                       # DTB write hits
system.cpu.dtb.write_misses                       109                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   46969                       # DTB write accesses
system.cpu.dtb.data_hits                      5010054                       # DTB hits
system.cpu.dtb.data_misses                        132                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  5010186                       # DTB accesses
system.cpu.itb.fetch_hits                     7861932                       # ITB hits
system.cpu.itb.fetch_misses                        39                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 7861971                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   20                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     15767941000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         31535883                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            7879804                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       25573867                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2014797                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1878041                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      23487505                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  234761                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1572                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   7861932                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                116130                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           31486296                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.812222                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.295513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 19716509     62.62%     62.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4840309     15.37%     77.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3397645     10.79%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   189064      0.60%     89.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3342769     10.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             31486296                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.063889                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.810945                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3692566                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15906457                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   4104982                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7665201                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 117090                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               119015                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   299                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               23473130                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   357                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 117090                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5515286                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9710313                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         278468                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7173033                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8692106                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               23298242                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               5001062                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                   3476                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            20965590                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              36823833                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         36666561                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            150001                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              20628228                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   337362                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              29064                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            104                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10838338                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4963528                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               47015                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                81                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               20                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22750845                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 189                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22642162                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            108570                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          177225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       167770                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      31486296                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.719112                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.643864                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12190671     38.72%     38.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            15949088     50.65%     89.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3346537     10.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31486296                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5534920     99.81%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1463      0.03%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     9      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  7961      0.14%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  828      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14447      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14243055     62.91%     62.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3265543     14.42%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               59986      0.26%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                2213      0.01%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               26832      0.12%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              11557      0.05%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                7960      0.04%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4963580     21.92%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               46989      0.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22642162                       # Type of FU issued
system.cpu.iq.rate                           0.717981                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5545181                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.244905                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           82083743                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          22763037                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     22475250                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              340628                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             165225                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       165170                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               27997452                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  175444                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               19                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          741                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          189                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 117090                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   58757                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    84                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            23122184                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1277                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4963528                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                47015                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                104                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    83                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         109334                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7668                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               117002                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22640885                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4963218                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1277                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        371150                       # number of nop insts executed
system.cpu.iew.exec_refs                      5010187                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1901396                       # Number of branches executed
system.cpu.iew.exec_stores                      46969                       # Number of stores executed
system.cpu.iew.exec_rate                     0.717940                       # Inst execution rate
system.cpu.iew.wb_sent                       22640640                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22640420                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7947870                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9586053                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.717926                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.829108                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          184538                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            116990                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     31310808                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.732578                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.792589                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15140870     48.36%     48.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9402278     30.03%     78.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6767660     21.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     31310808                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             22937598                       # Number of instructions committed
system.cpu.commit.committedOps               22937598                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5009613                       # Number of memory references committed
system.cpu.commit.loads                       4962787                       # Number of loads committed
system.cpu.commit.membars                          84                       # Number of memory barriers committed
system.cpu.commit.branches                    1893933                       # Number of branches committed
system.cpu.commit.fp_insts                     165165                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  22375571                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 9753                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       378236      1.65%      1.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14175683     61.80%     63.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3265440     14.24%     77.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          59981      0.26%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           2213      0.01%     77.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          26830      0.12%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         11557      0.05%     78.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           7960      0.03%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4962871     21.64%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          46827      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22937598                       # Class of committed instruction
system.cpu.commit.bw_lim_events               6767660                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     47664036                       # The number of ROB reads
system.cpu.rob.rob_writes                    46419760                       # The number of ROB writes
system.cpu.timesIdled                             568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           49587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    22573809                       # Number of Instructions Simulated
system.cpu.committedOps                      22573809                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.397012                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.397012                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.715813                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.715813                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 36213347                       # number of integer regfile reads
system.cpu.int_regfile_writes                20558623                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    149963                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   121662                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   37477                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   7392                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15767941000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               131                       # number of replacements
system.cpu.dcache.tags.tagsinuse           697.737262                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 492                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               131                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.755725                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   697.737262                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.681384                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.681384                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          667                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10020941                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10020941                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15767941000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4962366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4962366                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        43664                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43664                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           81                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           84                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       5006030                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5006030                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      5006030                       # number of overall hits
system.cpu.dcache.overall_hits::total         5006030                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          720                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           720                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3078                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3078                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3798                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3798                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3798                       # number of overall misses
system.cpu.dcache.overall_misses::total          3798                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     43658500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     43658500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    150223499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    150223499                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       214500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       214500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    193881999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    193881999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    193881999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    193881999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4963086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4963086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        46742                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46742                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           84                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           84                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      5009828                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5009828                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      5009828                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5009828                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.065851                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.065851                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000758                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000758                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000758                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000758                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60636.805556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60636.805556                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48805.555231                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48805.555231                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        71500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51048.446288                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51048.446288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51048.446288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51048.446288                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          228                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           58                       # number of writebacks
system.cpu.dcache.writebacks::total                58                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          316                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         2535                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2535                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2851                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2851                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2851                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2851                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          404                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          543                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          947                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     24411000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24411000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     32633000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32633000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       130000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       130000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     57044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     57044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     57044000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     57044000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.023810                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.023810                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000189                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000189                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60423.267327                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60423.267327                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60097.605893                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60097.605893                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        65000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 60236.536431                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60236.536431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 60236.536431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60236.536431                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15767941000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               258                       # number of replacements
system.cpu.icache.tags.tagsinuse           404.352982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7487716                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               258                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29022.155039                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   404.352982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.789752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.789752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          263                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15724575                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15724575                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15767941000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      7861059                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7861059                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       7861059                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7861059                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      7861059                       # number of overall hits
system.cpu.icache.overall_hits::total         7861059                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          873                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           873                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          873                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            873                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          873                       # number of overall misses
system.cpu.icache.overall_misses::total           873                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     48956000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48956000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     48956000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48956000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     48956000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48956000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      7861932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7861932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      7861932                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7861932                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      7861932                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7861932                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000111                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000111                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000111                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000111                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000111                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000111                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56077.892325                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56077.892325                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56077.892325                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56077.892325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56077.892325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56077.892325                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          258                       # number of writebacks
system.cpu.icache.writebacks::total               258                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          161                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          161                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          161                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          161                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          161                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          712                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          712                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          712                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          712                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          712                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          712                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     40964000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40964000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     40964000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40964000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     40964000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40964000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57533.707865                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57533.707865                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57533.707865                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57533.707865                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57533.707865                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57533.707865                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2050                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15767941000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1117                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           58                       # Transaction distribution
system.membus.trans_dist::WritebackClean          258                       # Transaction distribution
system.membus.trans_dist::CleanEvict               73                       # Transaction distribution
system.membus.trans_dist::ReadExReq               543                       # Transaction distribution
system.membus.trans_dist::ReadExResp              543                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            712                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           406                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        62016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  126464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1661                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1661    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1661                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3560000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3776500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            4998500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
