#### Collin Bauer

## Operating Systems

---

## gcc Debugger

```
gcc -g -o path/to/compiled path/to/source.c
gdp /path/to/compiled
```

***Common gdp commands***
- `b #` - break at line #
- `run` - run the code with any set parameters
- For child processes:
  - By default, it a fork is hit, it will report that the process is detached.
  - `set follow-fork-mode child` - debugger will follow through the fork
- `c` - continue running

---

## Paging

### See [memory.c](./examples/02-03/memory.c)

Rule of thumb: smaller cells are easier to manage than larger ones. This is why paging exists.

***Paging***
- dividing a an operating system's memory into equal (fixed) sized pages
- In Linux, this size is 4k, but this varies by operating system.

```
   0k +----------+
      | P1-Hp    |
   4  |----------|
      |          |
   8  |----------|
      | P1-C(1)  |
  12  |----------|
      |          |
  16  |----------|
      | P1-St    |
  20  |----------|
      | P1-C(2)  |
  24  |----------|
      |          |
  20  |----------|
      |          |
      ....etc

```
P1 Virtual address Translation
- Code - 0x0000 -> 0x17FF
- Heap - 0x0000 -> 0x07FF
- Stack - 

P1 Page Table
| Section | VPN | | Map |
|-|-|-|-|
| Code | 0 | -> | 3 |
|  | 1 | -> | 7 |
| Heap | 0 | -> | 0 |
| Stack | 0 | -> | 5 |

### Key Terms
- Page Table
- Address Translation
- Virtual Page Number

```
Virtual Address
|____________________|____________|
      VPN (20)         Offset (12)
        |                  |
        v                  |
  +-------------+          |
  | Address     |          |
  | Translation |          |
  | Page table  |          |
  +-------------+          |
        |                  |
        v                  v
Physical Address
|____________________|____________|
 Page Form Number

```

### Page Table Size

32 bits / 4k page size  
-> 2<sup>20</sup> pages=  1M x 4bytes/enemy?  
= 4M


Linus uses 48-bit address
48 bits / 4k page size  
-> 2<sup>36</sup> ~= 68G x4 bytes  
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; = 412 G

VPN (Virtual Page Number)

```
+--------------------+
|                    |
|                    |
|--------------------|
|                    |
|                    |
├─────────┬─┬──┬─┬─┬─┤
│ PFN     │V│r/│S│D│?│ See special bits below
│         │l│w/│w│r│ │
│         │i│x │a│t│ │
│         │d│  │p│y│ │
├─────────┴─┴──┴─┴─┴─┤
|                    |
|                    |
|--------------------|
|                    |

```
*VPN is defined by hardware in CISC, and by software in RSIC.*

***Special bits***
- Valid bit - check to see if program is allowed to access page
  - segmentation faults
- Protection bit - checks permissions
  - read
  - write
  - execute
- Swap bit
- Dirty bit - Is data or program closed?
- P????
---

*My attention span started breaking apart. He mentioned how things work in a loop and pulled up some assembly code...I got kind of lost.*

### Caching

***How many CPU cycles does it take to read memory?***
- Normal memory - 100 cycles
- L2 Cache - 5-10 cycles
- L1 cache - 1 cycle

```
            CPU
+--------------------------------------+
|  +-----+  +-----+  +-----+  +-----+  |
|  |  1  |  |  2  |  |  3  |  |  4  |  |
|  |     |  |     |  |     |  |     |  |
|  +-----+  +-----+  +-----+  +-----+  |
|  +-----+  +-----+  +-----+  +-----+  |
|  | L1  |  | L1  |  | L1  |  | L1  |  |
|  +-----+  +-----+  +-----+  +-----+  |
|  +--------------------------------+  |
|  |          L2 Cache              |  |
|  +--------------------------------+  |
+--------------------------------------+
                   |
                   |
+--------------------------------------+
|                                      |
|                Memory                |
|                                      |
+--------------------------------------+
```

### Translation Lockaside Buffer (TLB)

Cache for address ????

Different architecture styles
- CISC - Complex Instruction Set
  - x86
  - x86-64
    - AMD64
    - Intel 64
- RISC - Reduced Instruction Set
  - ARM
  - MIPS

***TLB Entry***

| VPM | PFN | V | rwx | D | R | ASN |
