#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd92a00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd92b90 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0xd93470 .functor NOT 1, L_0xdd3040, C4<0>, C4<0>, C4<0>;
L_0xdd2dd0 .functor XOR 1, L_0xdd2c00, L_0xdd2d30, C4<0>, C4<0>;
L_0xdd2f30 .functor XOR 1, L_0xdd2dd0, L_0xdd2e90, C4<0>, C4<0>;
v0xdc0800_0 .net *"_ivl_10", 0 0, L_0xdd2e90;  1 drivers
v0xdc0900_0 .net *"_ivl_12", 0 0, L_0xdd2f30;  1 drivers
v0xdc09e0_0 .net *"_ivl_2", 0 0, L_0xdd2b60;  1 drivers
v0xdc0aa0_0 .net *"_ivl_4", 0 0, L_0xdd2c00;  1 drivers
v0xdc0b80_0 .net *"_ivl_6", 0 0, L_0xdd2d30;  1 drivers
v0xdc0cb0_0 .net *"_ivl_8", 0 0, L_0xdd2dd0;  1 drivers
v0xdc0d90_0 .var "clk", 0 0;
v0xdc0e30_0 .net "reset", 0 0, v0xdbf360_0;  1 drivers
v0xdc0ed0_0 .net "shift_ena_dut", 0 0, L_0xdd2980;  1 drivers
v0xdc0f70_0 .net "shift_ena_ref", 0 0, L_0xdd2030;  1 drivers
v0xdc1010_0 .var/2u "stats1", 159 0;
v0xdc10b0_0 .var/2u "strobe", 0 0;
v0xdc1170_0 .net "tb_match", 0 0, L_0xdd3040;  1 drivers
v0xdc1230_0 .net "tb_mismatch", 0 0, L_0xd93470;  1 drivers
L_0xdd2b60 .concat [ 1 0 0 0], L_0xdd2030;
L_0xdd2c00 .concat [ 1 0 0 0], L_0xdd2030;
L_0xdd2d30 .concat [ 1 0 0 0], L_0xdd2980;
L_0xdd2e90 .concat [ 1 0 0 0], L_0xdd2030;
L_0xdd3040 .cmp/eeq 1, L_0xdd2b60, L_0xdd2f30;
S_0xd92d20 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0xd92b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0xd7ab00 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0xd7ab40 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0xd7ab80 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0xd7abc0 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0xd7ac00 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0xd8ae80 .functor OR 1, L_0xdd14b0, L_0xdd1760, C4<0>, C4<0>;
L_0xdd1c60 .functor OR 1, L_0xd8ae80, L_0xdd1ae0, C4<0>, C4<0>;
L_0xdd2030 .functor OR 1, L_0xdd1c60, L_0xdd1ea0, C4<0>, C4<0>;
v0xd8b000_0 .net *"_ivl_0", 31 0, L_0xdc1340;  1 drivers
L_0x7fa8e2ed60a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd8b0a0_0 .net *"_ivl_11", 28 0, L_0x7fa8e2ed60a8;  1 drivers
L_0x7fa8e2ed60f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xd881b0_0 .net/2u *"_ivl_12", 31 0, L_0x7fa8e2ed60f0;  1 drivers
v0xdbdf50_0 .net *"_ivl_14", 0 0, L_0xdd1760;  1 drivers
v0xdbe010_0 .net *"_ivl_17", 0 0, L_0xd8ae80;  1 drivers
v0xdbe120_0 .net *"_ivl_18", 31 0, L_0xdd19a0;  1 drivers
L_0x7fa8e2ed6138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdbe200_0 .net *"_ivl_21", 28 0, L_0x7fa8e2ed6138;  1 drivers
L_0x7fa8e2ed6180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xdbe2e0_0 .net/2u *"_ivl_22", 31 0, L_0x7fa8e2ed6180;  1 drivers
v0xdbe3c0_0 .net *"_ivl_24", 0 0, L_0xdd1ae0;  1 drivers
v0xdbe480_0 .net *"_ivl_27", 0 0, L_0xdd1c60;  1 drivers
v0xdbe540_0 .net *"_ivl_28", 31 0, L_0xdd1d70;  1 drivers
L_0x7fa8e2ed6018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdbe620_0 .net *"_ivl_3", 28 0, L_0x7fa8e2ed6018;  1 drivers
L_0x7fa8e2ed61c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdbe700_0 .net *"_ivl_31", 28 0, L_0x7fa8e2ed61c8;  1 drivers
L_0x7fa8e2ed6210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xdbe7e0_0 .net/2u *"_ivl_32", 31 0, L_0x7fa8e2ed6210;  1 drivers
v0xdbe8c0_0 .net *"_ivl_34", 0 0, L_0xdd1ea0;  1 drivers
L_0x7fa8e2ed6060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdbe980_0 .net/2u *"_ivl_4", 31 0, L_0x7fa8e2ed6060;  1 drivers
v0xdbea60_0 .net *"_ivl_6", 0 0, L_0xdd14b0;  1 drivers
v0xdbeb20_0 .net *"_ivl_8", 31 0, L_0xdd1620;  1 drivers
v0xdbec00_0 .net "clk", 0 0, v0xdc0d90_0;  1 drivers
v0xdbecc0_0 .var "next", 2 0;
v0xdbeda0_0 .net "reset", 0 0, v0xdbf360_0;  alias, 1 drivers
v0xdbee60_0 .net "shift_ena", 0 0, L_0xdd2030;  alias, 1 drivers
v0xdbef20_0 .var "state", 2 0;
E_0xd8dfb0 .event posedge, v0xdbec00_0;
E_0xd8e200 .event anyedge, v0xdbef20_0;
L_0xdc1340 .concat [ 3 29 0 0], v0xdbef20_0, L_0x7fa8e2ed6018;
L_0xdd14b0 .cmp/eq 32, L_0xdc1340, L_0x7fa8e2ed6060;
L_0xdd1620 .concat [ 3 29 0 0], v0xdbef20_0, L_0x7fa8e2ed60a8;
L_0xdd1760 .cmp/eq 32, L_0xdd1620, L_0x7fa8e2ed60f0;
L_0xdd19a0 .concat [ 3 29 0 0], v0xdbef20_0, L_0x7fa8e2ed6138;
L_0xdd1ae0 .cmp/eq 32, L_0xdd19a0, L_0x7fa8e2ed6180;
L_0xdd1d70 .concat [ 3 29 0 0], v0xdbef20_0, L_0x7fa8e2ed61c8;
L_0xdd1ea0 .cmp/eq 32, L_0xdd1d70, L_0x7fa8e2ed6210;
S_0xdbf080 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0xd92b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0xdbf2a0_0 .net "clk", 0 0, v0xdc0d90_0;  alias, 1 drivers
v0xdbf360_0 .var "reset", 0 0;
E_0xd8ed10/0 .event negedge, v0xdbec00_0;
E_0xd8ed10/1 .event posedge, v0xdbec00_0;
E_0xd8ed10 .event/or E_0xd8ed10/0, E_0xd8ed10/1;
S_0xdbf450 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0xd92b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
L_0xdd2400 .functor OR 1, L_0xdd2220, L_0xdd22c0, C4<0>, C4<0>;
L_0xdd2600 .functor OR 1, L_0xdd2400, L_0xdd2510, C4<0>, C4<0>;
L_0xdd2870 .functor OR 1, L_0xdd2600, L_0xdd2710, C4<0>, C4<0>;
L_0x7fa8e2ed6258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xdbf660_0 .net/2u *"_ivl_0", 2 0, L_0x7fa8e2ed6258;  1 drivers
L_0x7fa8e2ed62e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0xdbf740_0 .net/2u *"_ivl_10", 2 0, L_0x7fa8e2ed62e8;  1 drivers
v0xdbf820_0 .net *"_ivl_12", 0 0, L_0xdd2510;  1 drivers
v0xdbf8f0_0 .net *"_ivl_15", 0 0, L_0xdd2600;  1 drivers
L_0x7fa8e2ed6330 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0xdbf9b0_0 .net/2u *"_ivl_16", 2 0, L_0x7fa8e2ed6330;  1 drivers
v0xdbfae0_0 .net *"_ivl_18", 0 0, L_0xdd2710;  1 drivers
v0xdbfba0_0 .net *"_ivl_2", 0 0, L_0xdd2220;  1 drivers
v0xdbfc60_0 .net *"_ivl_21", 0 0, L_0xdd2870;  1 drivers
L_0x7fa8e2ed6378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xdbfd20_0 .net/2u *"_ivl_22", 0 0, L_0x7fa8e2ed6378;  1 drivers
L_0x7fa8e2ed63c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xdbfe00_0 .net/2u *"_ivl_24", 0 0, L_0x7fa8e2ed63c0;  1 drivers
L_0x7fa8e2ed62a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xdbfee0_0 .net/2u *"_ivl_4", 2 0, L_0x7fa8e2ed62a0;  1 drivers
v0xdbffc0_0 .net *"_ivl_6", 0 0, L_0xdd22c0;  1 drivers
v0xdc0080_0 .net *"_ivl_9", 0 0, L_0xdd2400;  1 drivers
v0xdc0140_0 .net "clk", 0 0, v0xdc0d90_0;  alias, 1 drivers
v0xdc01e0_0 .net "reset", 0 0, v0xdbf360_0;  alias, 1 drivers
v0xdc02d0_0 .net "shift_ena", 0 0, L_0xdd2980;  alias, 1 drivers
v0xdc0390_0 .var "state", 2 0;
L_0xdd2220 .cmp/eq 3, v0xdc0390_0, L_0x7fa8e2ed6258;
L_0xdd22c0 .cmp/eq 3, v0xdc0390_0, L_0x7fa8e2ed62a0;
L_0xdd2510 .cmp/eq 3, v0xdc0390_0, L_0x7fa8e2ed62e8;
L_0xdd2710 .cmp/eq 3, v0xdc0390_0, L_0x7fa8e2ed6330;
L_0xdd2980 .functor MUXZ 1, L_0x7fa8e2ed63c0, L_0x7fa8e2ed6378, L_0xdd2870, C4<>;
S_0xdc0600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0xd92b90;
 .timescale -12 -12;
E_0xd779f0 .event anyedge, v0xdc10b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdc10b0_0;
    %nor/r;
    %assign/vec4 v0xdc10b0_0, 0;
    %wait E_0xd779f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdbf080;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd8ed10;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xdbf360_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xd92d20;
T_2 ;
Ewait_0 .event/or E_0xd8e200, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xdbef20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xdbecc0_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xdbecc0_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xdbecc0_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xdbecc0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xdbecc0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xd92d20;
T_3 ;
    %wait E_0xd8dfb0;
    %load/vec4 v0xdbeda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xdbef20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xdbecc0_0;
    %assign/vec4 v0xdbef20_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xdbf450;
T_4 ;
    %wait E_0xd8dfb0;
    %load/vec4 v0xdc01e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xdc0390_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xdc0390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xdc0390_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0xdc02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xdc0390_0, 0;
T_4.8 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0xdc02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xdc0390_0, 0;
T_4.10 ;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0xdc02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xdc0390_0, 0;
T_4.12 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0xdc02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xdc0390_0, 0;
T_4.14 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd92b90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdc0d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdc10b0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xd92b90;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xdc0d90_0;
    %inv;
    %store/vec4 v0xdc0d90_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0xd92b90;
T_7 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdbf2a0_0, v0xdc1230_0, v0xdc0d90_0, v0xdc0e30_0, v0xdc0f70_0, v0xdc0ed0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xd92b90;
T_8 ;
    %load/vec4 v0xdc1010_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xdc1010_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdc1010_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.1 ;
    %load/vec4 v0xdc1010_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdc1010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdc1010_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdc1010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0xd92b90;
T_9 ;
    %wait E_0xd8ed10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdc1010_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc1010_0, 4, 32;
    %load/vec4 v0xdc1170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xdc1010_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc1010_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdc1010_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc1010_0, 4, 32;
T_9.0 ;
    %load/vec4 v0xdc0f70_0;
    %load/vec4 v0xdc0f70_0;
    %load/vec4 v0xdc0ed0_0;
    %xor;
    %load/vec4 v0xdc0f70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0xdc1010_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc1010_0, 4, 32;
T_9.6 ;
    %load/vec4 v0xdc1010_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc1010_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/machine/review2015_fsmshift/iter0/response0/top_module.sv";
