
---------- Begin Simulation Statistics ----------
final_tick                                 4638074000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 361189                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698968                       # Number of bytes of host memory used
host_op_rate                                   361183                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.44                       # Real time elapsed on the host
host_tick_rate                              372825873                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4493176                       # Number of instructions simulated
sim_ops                                       4493176                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004638                       # Number of seconds simulated
sim_ticks                                  4638074000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.765809                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  346340                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               347153                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8732                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            341834                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9936                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10617                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              681                       # Number of indirect misses.
system.cpu.branchPred.lookups                  372900                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          755                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7389                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     349855                       # Number of branches committed
system.cpu.commit.bw_lim_events                314919                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           65889                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4493176                       # Number of instructions committed
system.cpu.commit.committedOps                4493176                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4552954                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.986871                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.217934                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3244911     71.27%     71.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       600042     13.18%     84.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       208745      4.58%     89.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        30762      0.68%     89.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        26040      0.57%     90.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        13176      0.29%     90.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       106547      2.34%     92.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7812      0.17%     93.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       314919      6.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4552954                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          7                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                20795                       # Number of function calls committed.
system.cpu.commit.int_insts                   4486030                       # Number of committed integer instructions.
system.cpu.commit.loads                       1518960                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2012893     44.80%     44.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          532573     11.85%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              109      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1518959     33.81%     90.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         428628      9.54%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            1      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4493176                       # Class of committed instruction
system.cpu.commit.refs                        1947588                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4493176                       # Number of Instructions Simulated
system.cpu.committedOps                       4493176                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.032249                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.032249                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3014271                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1365                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               336225                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                4614367                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   343893                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    887380                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   9286                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2791                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                312367                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      372900                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    177352                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4258004                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1584                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        4709354                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   21258                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.080400                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             298469                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             356276                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.015368                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4567197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.031126                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.469218                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1767475     38.70%     38.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1921796     42.08%     80.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   617635     13.52%     94.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    55508      1.22%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21446      0.47%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29564      0.65%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    34715      0.76%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8594      0.19%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   110464      2.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4567197                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         6                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        8                       # number of floating regfile writes
system.cpu.idleCycles                           70879                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 7525                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   355239                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.627065                       # Inst execution rate
system.cpu.iew.exec_refs                      4979702                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     429278                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  189506                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1541208                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 43                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6653                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               432760                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4557968                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4550424                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8602                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               7546453                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  14646                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1025875                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   9286                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1048600                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        340342                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3164                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         2239                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        22248                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4132                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           2239                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1313                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6212                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3531670                       # num instructions consuming a value
system.cpu.iew.wb_count                       4518656                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.874679                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3089079                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.974252                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4518939                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9684191                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3745221                       # number of integer regfile writes
system.cpu.ipc                               0.968759                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.968759                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                40      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2038026     26.98%     26.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               533101      7.06%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   111      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     34.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4554325     60.28%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              429441      5.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7555055                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                      11                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  22                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses           10                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                 15                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      655741                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.086795                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1684      0.26%      0.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  29580      4.51%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       4      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 624410     95.22%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    63      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8210745                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           20339360                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4518646                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4624982                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4557925                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   7555055                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  43                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           64791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6334                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        50100                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4567197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.654200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.906851                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1960346     42.92%     42.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              769182     16.84%     59.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              479759     10.50%     70.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              300411      6.58%     76.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              565223     12.38%     89.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              343711      7.53%     96.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              105258      2.30%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               32329      0.71%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               10978      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4567197                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.628920                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            104030                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           298179                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1541208                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              432760                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      62                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                          4638076                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1380701                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3725371                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 440776                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   477684                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                1380137                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    25                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               6746439                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4582316                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3799328                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1048764                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6353                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   9286                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1649649                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    73957                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 8                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          6746431                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1113                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 44                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1753093                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             44                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      8796450                       # The number of ROB reads
system.cpu.rob.rob_writes                     9132373                       # The number of ROB writes
system.cpu.timesIdled                            5969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         61933                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       430458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       860933                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             53                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              29421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7211                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23691                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1608                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1608                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29421                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        92962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  92962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2447360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2447360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31031                       # Request fanout histogram
system.membus.reqLayer0.occupancy            90777000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          162200000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            410186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43807                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6584                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          411023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20266                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6593                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       403594                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           22                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           22                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        19769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1271638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1291407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       843264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29469120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30312384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           30956                       # Total snoops (count)
system.tol2bus.snoopTraffic                    461568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           461431                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000115                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010717                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 461378     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     53      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             461431                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          947291000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1271603998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            27.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          19800975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 5995                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               393429                       # number of demand (read+write) hits
system.l2.demand_hits::total                   399424                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5995                       # number of overall hits
system.l2.overall_hits::.cpu.data              393429                       # number of overall hits
system.l2.overall_hits::total                  399424                       # number of overall hits
system.l2.demand_misses::.cpu.inst                598                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              30431                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31029                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               598                       # number of overall misses
system.l2.overall_misses::.cpu.data             30431                       # number of overall misses
system.l2.overall_misses::total                 31029                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     58322000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2964983000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3023305000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     58322000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2964983000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3023305000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423860                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               430453                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423860                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              430453                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.090702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.071795                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072085                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.090702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.071795                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072085                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97528.428094                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97432.979527                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97434.819040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97528.428094                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97432.979527                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97434.819040                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                7212                       # number of writebacks
system.l2.writebacks::total                      7212                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         30431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31029                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        30431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31029                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46362000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2356363000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2402725000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46362000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2356363000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2402725000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.090702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.071795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072085                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.090702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.071795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072085                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77528.428094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77432.979527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77434.819040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77528.428094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77432.979527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77434.819040                       # average overall mshr miss latency
system.l2.replacements                          30956                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36595                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36595                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36595                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36595                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6584                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6584                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6584                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6584                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             18658                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18658                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1608                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1608                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    163858000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     163858000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         20266                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20266                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.079345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.079345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101901.741294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101901.741294                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1608                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1608                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    131698000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    131698000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.079345                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.079345                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81901.741294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81901.741294                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5995                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5995                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     58322000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58322000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.090702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.090702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97528.428094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97528.428094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46362000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46362000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.090702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.090702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77528.428094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77528.428094                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        374771                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            374771                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        28823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2801125000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2801125000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       403594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        403594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.071416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97183.672761                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97183.672761                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        28823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2224665000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2224665000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77183.672761                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77183.672761                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                20                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.090909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.090909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.090909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   127.785854                       # Cycle average of tags in use
system.l2.tags.total_refs                      860931                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31104                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.679109                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.223151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.368070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       124.194633                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.026313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998327                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6918568                       # Number of tag accesses
system.l2.tags.data_accesses                  6918568                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          38272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1947584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1985856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       461504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          461504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           30431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         7211                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7211                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           8251701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         419912231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             428163932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      8251701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8251701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99503371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99503371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99503371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          8251701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        419912231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            527667303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      7201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001313554250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          404                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          404                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               69811                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6781                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31029                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7211                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31029                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7211                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              784                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    229612250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  154980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               810787250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7407.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26157.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26796                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6490                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31029                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7211                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    500.438794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   400.777513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.400564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          234      4.80%      4.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          800     16.40%     21.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          271      5.56%     26.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1173     24.05%     50.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1259     25.82%     76.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          131      2.69%     79.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          148      3.03%     82.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          185      3.79%     86.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          676     13.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4877                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      76.695545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.720315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    254.397900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            381     94.31%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2      0.50%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      0.74%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.25%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.25%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.25%     96.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           13      3.22%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           404                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.762376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.724218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.160974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               94     23.27%     23.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      4.21%     27.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              213     52.72%     80.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53     13.12%     93.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      6.44%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           404                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1983744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  459264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1985856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               461504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       427.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    428.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4638000000                       # Total gap between requests
system.mem_ctrls.avgGap                     121286.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1945472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       459264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 8251701.029349682853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 419456869.381557941437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99020412.352196201682                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        30431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         7211                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15659500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    795127750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 111586170000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26186.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26128.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15474437.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             27774600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             14747370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           185604300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           31789800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     365710800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1671452610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        373481760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2670561240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.790994                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    956075500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    154700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3527298500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7111440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3760845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35707140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5668920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     365710800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1021648050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        920685600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2360292795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.895027                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2382369000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    154700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2101005000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       169912                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           169912                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       169912                       # number of overall hits
system.cpu.icache.overall_hits::total          169912                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7438                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7438                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7438                       # number of overall misses
system.cpu.icache.overall_misses::total          7438                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    244995000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    244995000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    244995000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    244995000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       177350                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       177350                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       177350                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       177350                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.041940                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041940                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.041940                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041940                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32938.289863                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32938.289863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32938.289863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32938.289863                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          227                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6584                       # number of writebacks
system.cpu.icache.writebacks::total              6584                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          845                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          845                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          845                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          845                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6593                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6593                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6593                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6593                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    210204000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    210204000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    210204000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    210204000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.037175                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037175                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.037175                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037175                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31882.906113                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31882.906113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31882.906113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31882.906113                       # average overall mshr miss latency
system.cpu.icache.replacements                   6584                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       169912                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          169912                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7438                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7438                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    244995000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    244995000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       177350                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       177350                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.041940                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041940                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32938.289863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32938.289863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          845                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          845                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    210204000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    210204000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.037175                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037175                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31882.906113                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31882.906113                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.999107                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              176504                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6592                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.775485                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.999107                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            361292                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           361292                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1180646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1180646                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1180646                       # number of overall hits
system.cpu.dcache.overall_hits::total         1180646                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       772163                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         772163                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       772163                       # number of overall misses
system.cpu.dcache.overall_misses::total        772163                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23367446044                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23367446044                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23367446044                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23367446044                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1952809                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1952809                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1952809                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1952809                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.395411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.395411                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.395411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.395411                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30262.322909                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30262.322909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30262.322909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30262.322909                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2285369                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           76                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            345735                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.610175                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           38                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36595                       # number of writebacks
system.cpu.dcache.writebacks::total             36595                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       348281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       348281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       348281                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       348281                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       423882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       423882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423882                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423882                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13201468101                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13201468101                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13201468101                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13201468101                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.217063                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.217063                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.217063                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.217063                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31144.205465                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31144.205465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31144.205465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31144.205465                       # average overall mshr miss latency
system.cpu.dcache.replacements                 423874                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       857269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          857269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       666912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        666912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19179362000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19179362000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1524181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1524181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.437554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.437554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28758.459887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28758.459887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       263288                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       263288                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       403624                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       403624                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12106326000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12106326000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.264814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.264814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29994.068737                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29994.068737                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       323377                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         323377                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       105251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       105251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4188084044                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4188084044                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       428628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       428628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.245553                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.245553                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39791.394324                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39791.394324                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        84993                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        84993                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        20258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1095142101                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1095142101                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.047262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54059.734475                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54059.734475                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.997902                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1604528                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423882                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.785318                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            426000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.997902                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4329500                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4329500                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4638074000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4638074000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
