{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 11:03:52 2006 " "Info: Processing started: Thu Mar 16 11:03:52 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex8_2 -c ex8_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ex8_2 -c ex8_2" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex8_2 EP1C12F256C7 " "Info: Selected device EP1C12F256C7 for design \"ex8_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6F256C7 " "Info: Device EP1C6F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6F256I7 " "Info: Device EP1C6F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F256I7 " "Info: Device EP1C12F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "50MHz Global clock in PIN G16 " "Info: Automatically promoted signal \"50MHz\" to use Global clock in PIN G16" {  } { { "ex8_2.bdf" "" { Schematic "C:/altera/FPGA_course/ex8/ex8_2/ex8_2.bdf" { { 64 -8 160 80 "50MHz" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 0 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_START" "" "Info: Starting physical synthesis optimizations" {  } {  } 0 0 "Starting physical synthesis optimizations" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis 1 " "Info: Starting physical synthesis algorithm combinational resynthesis 1" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "combinational resynthesis 1 0 " "Info: Physical synthesis algorithm combinational resynthesis 1 complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis 1 " "Info: Starting physical synthesis algorithm combinational resynthesis 1" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "combinational resynthesis 1 0 " "Info: Physical synthesis algorithm combinational resynthesis 1 complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "logic and register replication 0 " "Info: Physical synthesis algorithm logic and register replication complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_END" "00:00:08 " "Info: Physical synthesis optimizations complete: elapsed time is 00:00:08" {  } {  } 0 0 "Physical synthesis optimizations complete: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_START" "" "Info: Starting physical synthesis optimizations" {  } {  } 0 0 "Starting physical synthesis optimizations" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis 1 " "Info: Starting physical synthesis algorithm combinational resynthesis 1" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "combinational resynthesis 1 0 " "Info: Physical synthesis algorithm combinational resynthesis 1 complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "logic and register replication 0 " "Info: Physical synthesis algorithm logic and register replication complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register unpacking " "Info: Starting physical synthesis algorithm register unpacking" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END" "register unpacking 0 " "Info: Physical synthesis algorithm register unpacking complete: estimated performance improvement of up to 0 percent" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated performance improvement of up to %2!d! percent" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_END" "00:00:00 " "Info: Physical synthesis optimizations complete: elapsed time is 00:00:00" {  } {  } 0 0 "Physical synthesis optimizations complete: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.953 ns register register " "Info: Estimated most critical path is register to register delay of 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pulse_generator:inst\|counter\[8\] 1 REG LAB_X38_Y16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X38_Y16; Fanout = 3; REG Node = 'pulse_generator:inst\|counter\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "" { pulse_generator:inst|counter[8] } "NODE_NAME" } "" } } { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.741 ns) 1.775 ns pulse_generator:inst\|add~518 2 COMB LAB_X37_Y17 6 " "Info: 2: + IC(1.034 ns) + CELL(0.741 ns) = 1.775 ns; Loc. = LAB_X37_Y17; Fanout = 6; COMB Node = 'pulse_generator:inst\|add~518'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "1.775 ns" { pulse_generator:inst|counter[8] pulse_generator:inst|add~518 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.120 ns) 1.895 ns pulse_generator:inst\|add~488 3 COMB LAB_X37_Y16 6 " "Info: 3: + IC(0.000 ns) + CELL(0.120 ns) = 1.895 ns; Loc. = LAB_X37_Y16; Fanout = 6; COMB Node = 'pulse_generator:inst\|add~488'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "0.120 ns" { pulse_generator:inst|add~518 pulse_generator:inst|add~488 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.120 ns) 2.015 ns pulse_generator:inst\|add~468 4 COMB LAB_X37_Y16 6 " "Info: 4: + IC(0.000 ns) + CELL(0.120 ns) = 2.015 ns; Loc. = LAB_X37_Y16; Fanout = 6; COMB Node = 'pulse_generator:inst\|add~468'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "0.120 ns" { pulse_generator:inst|add~488 pulse_generator:inst|add~468 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.601 ns) 2.616 ns pulse_generator:inst\|add~461 5 COMB LAB_X37_Y15 1 " "Info: 5: + IC(0.000 ns) + CELL(0.601 ns) = 2.616 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'pulse_generator:inst\|add~461'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "0.601 ns" { pulse_generator:inst|add~468 pulse_generator:inst|add~461 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.653 ns) 3.953 ns pulse_generator:inst\|counter\[19\] 6 REG LAB_X38_Y16 4 " "Info: 6: + IC(0.684 ns) + CELL(0.653 ns) = 3.953 ns; Loc. = LAB_X38_Y16; Fanout = 4; REG Node = 'pulse_generator:inst\|counter\[19\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "1.337 ns" { pulse_generator:inst|add~461 pulse_generator:inst|counter[19] } "NODE_NAME" } "" } } { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex8/ex8_2/pulse_generator.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.235 ns ( 56.54 % ) " "Info: Total cell delay = 2.235 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.718 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.718 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex8_2" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex8/ex8_2/db/ex8_2.quartus_db" { Floorplan "C:/altera/FPGA_course/ex8/ex8_2/" "" "3.953 ns" { pulse_generator:inst|counter[8] pulse_generator:inst|add~518 pulse_generator:inst|add~488 pulse_generator:inst|add~468 pulse_generator:inst|add~461 pulse_generator:inst|counter[19] } "NODE_NAME" } "" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 0 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 0%" {  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 11:04:12 2006 " "Info: Processing ended: Thu Mar 16 11:04:12 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
