/** Based on ST MicroElectronics LIS2DH datasheet
http://www.st.com/web/en/resource/technical/document/datasheet/DM00042751.pdf
* 18/06/2014 by Conor Forde <me@conorforde.com>
* Modified for RuuviTag by Ruuvi community (check git log)
*

*/

#ifndef _LIS2DH12REG_H_
#define _LIS2DH12REG_H_

// Registers
#define LIS2DH12_STATUS_REG_AUX 0x07
#define LIS2DH12_OUT_TEMP_L 0x0C
#define LIS2DH12_OUT_TEMP_H 0x0D
#define LIS2DH12_WHO_AM_I 0x0F
#define LIS2DH12_TEMP_CFG_REG 0x1F /*rw */
#define LIS2DH12_CTRL_REG1 0x20    /*rw */
#define LIS2DH12_CTRL_REG2 0x21    /*rw */
#define LIS2DH12_CTRL_REG3 0x22    /*rw */
#define LIS2DH12_CTRL_REG4 0x23    /*rw */
#define LIS2DH12_CTRL_REG5 0x24    /*rw */
#define LIS2DH12_CTRL_REG6 0x25    /*rw */
#define LIS2DH12_REFERENCE 0x26    /*rw */
#define LIS2DH12_STATUS_REG 0x27
#define LIS2DH12_OUT_X_L 0x28
#define LIS2DH12_OUT_X_H 0x29
#define LIS2DH12_OUT_Y_L 0x2A
#define LIS2DH12_OUT_Y_H 0x2B
#define LIS2DH12_OUT_Z_L 0x2C
#define LIS2DH12_OUT_Z_H 0x2D
#define LIS2DH12_FIFO_CTRL_REG 0x2E /*rw */
#define LIS2DH12_FIFO_SRC_REG 0x2F
#define LIS2DH12_INT1_CFG 0x30 /*rw */
#define LIS2DH12_INT1_SOURCE 0x31
#define LIS2DH12_INT1_THS 0x32      /*rw */
#define LIS2DH12_INT1_DURATION 0x33 /*rw */
#define LIS2DH12_INT2_CFG 0x34      /*rw */
#define LIS2DH12_INT2_SOURCE 0x35
#define LIS2DH12_INT2_THS 0x36      /*rw */
#define LIS2DH12_INT2_DURATION 0x37 /*rw */
#define LIS2DH12_CLICK_CFG 0x38     /*rw */
#define LIS2DH12_CLICK_SRC 0x39
#define LIS2DH12_CLICK_THS 0x3A    /*rw */
#define LIS2DH12_TIME_LIMIT 0x3B   /*rw */
#define LIS2DH12_TIME_LATENCY 0x3C /*rw */
#define LIS2DH12_TIME_WINDOW 0x3D  /*rw */
#define LIS2DH12_ACT_THS 0x3E      /*rw */
#define LIS2DH12_ACT_DUR 0x3F      /*rw */

// Register Masks

// STATUS_AUX_REG masks
#define LIS2DH12_TOR_MASK 0x40
#define LIS2DH12_TDA_MASK 0x04

// WHO_AM_I masks
#define LIS2DH12_ID 0x33

// TEMP_CFG_REG masks
#define LIS2DH12_TEMP_EN_MASK 0xC0

// CTRL_REG1 masks
#define LIS2DH12_ODR_MASK 0xF0
#define LIS2DH12_ODR_MASK_PWR_DWN 0x00  /*HR / Normal / Low Power */
#define LIS2DH12_ODR_MASK_1HZ 0x10      /*HR / Normal / Low Power */
#define LIS2DH12_ODR_MASK_10HZ 0x20     /*HR / Normal / Low Power */
#define LIS2DH12_ODR_MASK_25HZ 0x30     /*HR / Normal / Low Power */
#define LIS2DH12_ODR_MASK_50HZ 0x40     /*HR / Normal / Low Power */
#define LIS2DH12_ODR_MASK_100HZ 0x50    /*HR / Normal / Low Power */
#define LIS2DH12_ODR_MASK_200HZ 0x60    /*HR / Normal / Low Power */
#define LIS2DH12_ODR_MASK_400HZ 0x70    /*HR / Normal / Low Power */
#define LIS2DH12_ODR_MASK_1620HZ 0x80   /* Low Power Mode only */
#define LIS2DH12_ODR_MASK_HIGH_RES 0x90 /* in HR+Normal: 1344Hz, in Low Power 5376Hz */
#define LIS2DH12_LPEN_MASK 0x08
#define LIS2DH12_Z_EN_MASK 0x04
#define LIS2DH12_Y_EN_MASK 0x02
#define LIS2DH12_X_EN_MASK 0x01
#define LIS2DH12_XYZ_EN_MASK 0x07

// CTRL_REG2 masks
#define LIS2DH12_HPM_MASK 0xC0
#define LIS2DH12_HPCF_MASK 0x30
#define LIS2DH12_FDS_MASK 0x08
#define LIS2DH12_HPCLICK_MASK 0x04
#define LIS2DH12_HPIS2_MASK 0x02
#define LIS2DH12_HPIS1_MASK 0x01

// CTRL_REG3 masks
#define LIS2DH12_I1_CLICK 0x80
#define LIS2DH12_I1_IA1 0x40
#define LIS2DH12_I1_IA2 0x20
#define LIS2DH12_I1_DRDY 0x10
#define LIS2DH12_I1_WTM 0x04
#define LIS2DH12_I1_OVERRUN 0x02

// CTRL_REG4 masks
#define LIS2DH12_BDU_MASK 0x80
#define LIS2DH12_BLE_MASK 0x40
#define LIS2DH12_FS_MASK 0x30
#define LIS2DH12_FS_2G 0x00
#define LIS2DH12_FS_4G 0x10
#define LIS2DH12_FS_8G 0x20
#define LIS2DH12_FS_16G 0x30
#define LIS2DH12_HR_MASK 0x08
#define LIS2DH12_ST_MASK 0x06
#define LIS2DH12_SIM_MASK 0x01

// CTRL_REG5 masks
#define LIS2DH12_BOOT_MASK 0x80
#define LIS2DH12_FIFO_EN_MASK 0x40
#define LIS2DH12_LIR_INT1_MASK 0x08
#define LIS2DH12_D4D_INT1_MASK 0x04
#define LIS2DH12_LIR_INT2_MASK 0x02
#define LIS2DH12_D4D_INT2_MASK 0x01

// CTRL_REG6 masks
#define LIS2DH12_I2C_CCK_EN_MASK 0x80
#define LIS2DH12_I2C_INT1_MASK 0x40
#define LIS2DH12_I2C_INT2_MASK 0x20
#define LIS2DH12_BOOT_I2_MASK 0x10
#define LIS2DH12_P2_ACT_MASK 0x08
#define LIS2DH12_H_LACTIVE_MASK 0x02

// REF masks
// none

// STATUS_REG masks
#define LIS2DH12_ZYXOR_MASK 0x80
#define LIS2DH12_ZOR_MASK 0x40
#define LIS2DH12_YOR_MASK 0x20
#define LIS2DH12_XOR_MASK 0x10
#define LIS2DH12_ZYXDA_MASK 0x08
#define LIS2DH12_ZDA_MASK 0x04
#define LIS2DH12_YDA_MASK 0x02
#define LIS2DH12_XDA_MASK 0x01

// FIFO_CTRL_REG masks
#define LIS2DH12_FM_MASK 0xC0
#define LIS2DH12_FM_FIFO ((0x01) << 6)
#define LIS2DH12_FM_STREAM ((0x01) << 7)
#define LIS2DH12_TR_MASK 0x20
#define LIS2DH12_FTH_MASK 0x1F

// FIFO_SRC_REG masks
#define LIS2DH12_WTM_MASK 0x80
#define LIS2DH12_OVRN_FIFO_MASK 0x40
#define LIS2DH12_EMPTY_MASK 0x20
#define LIS2DH12_FSS_MASK 0x1F

// INT1/2_CFG masks
#define LIS2DH12_AOI_MASK 0x80
#define LIS2DH12_6D_MASK 0x40
#define LIS2DH12_ZHIE_MASK 0x20
#define LIS2DH12_ZLIE_MASK 0x10
#define LIS2DH12_YHIE_MASK 0x08
#define LIS2DH12_YLIE_MASK 0x04
#define LIS2DH12_XHIE_MASK 0x02
#define LIS2DH12_XLIE_MASK 0x01

// INT1/2_SRC masks
#define LIS2DH12_INT_IA_MASK 0x40
#define LIS2DH12_ZH_MASK 0x20
#define LIS2DH12_ZL_MASK 0x10
#define LIS2DH12_YH_MASK 0x08
#define LIS2DH12_YL_MASK 0x04
#define LIS2DH12_XH_MASK 0x02
#define LIS2DH12_XL_MASK 0x01

// INT1/2_THS masks
#define LIS2DH12_THS_MASK 0x4F

// INT1/2_DURATION masks
#define LIS2DH12_D_MASK 0x4F

// CLICK_CFG masks
#define LIS2DH12_ZD_MASK 0x20
#define LIS2DH12_ZS_MASK 0x10
#define LIS2DH12_YD_MASK 0x08
#define LIS2DH12_YS_MASK 0x04
#define LIS2DH12_XD_MASK 0x02
#define LIS2DH12_XS_MASK 0x01

// CLICK_SRC masks
#define LIS2DH12_CLK_IA_MASK 0x40
#define LIS2DH12_DCLICK_MASK 0x20
#define LIS2DH12_SCLICK_MASK 0x10
#define LIS2DH12_SIGN_MASK 0x08
#define LIS2DH12_Z_CLICK_MASK 0x04
#define LIS2DH12_Y_CLICK_MASK 0x02
#define LIS2DH12_X_CLICK_MASK 0x01

// CLICK_THS masks
#define LIS2DH12_CLK_THS_MASK 0x7F

// TIME_LIMIT masks
#define LIS2DH12_TLI_MASK 0x7F

// TIME_LATENCY masks
// none

// TIME_WINDOW masks
// none

// ACT_THS masks
#define LIS2DH12_ACTH_MASK 0x7F

// ACT_DUR masks
// None

// SPI interface masks
#define SPI_MASK (0 << 7)
#define SPI_READ (0x80)
#define SPI_ADR_INC (0x40)

#endif /* _LIS2DH12REG_H_ */
