command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4937092	File	/home/p4ultr4n/workplace/ReVeal/raw_code/init_thread_0.c								
ANR	4937093	Function	init_thread	1:0:0:487							
ANR	4937094	FunctionDef	"init_thread (struct target_pt_regs * regs , struct image_info * infop)"		4937093	0					
ANR	4937095	CompoundStatement		3:0:87:487	4937093	0					
ANR	4937096	IdentifierDeclStatement	target_long * stack = ( void * ) infop -> start_stack ;	5:4:94:141	4937093	0	True				
ANR	4937097	IdentifierDecl	* stack = ( void * ) infop -> start_stack		4937093	0					
ANR	4937098	IdentifierDeclType	target_long *		4937093	0					
ANR	4937099	Identifier	stack		4937093	1					
ANR	4937100	AssignmentExpression	* stack = ( void * ) infop -> start_stack		4937093	2		=			
ANR	4937101	Identifier	stack		4937093	0					
ANR	4937102	CastExpression	( void * ) infop -> start_stack		4937093	1					
ANR	4937103	CastTarget	void *		4937093	0					
ANR	4937104	PtrMemberAccess	infop -> start_stack		4937093	1					
ANR	4937105	Identifier	infop		4937093	0					
ANR	4937106	Identifier	start_stack		4937093	1					
ANR	4937107	ExpressionStatement	"memset ( regs , 0 , sizeof ( * regs ) )"	7:4:148:178	4937093	1	True				
ANR	4937108	CallExpression	"memset ( regs , 0 , sizeof ( * regs ) )"		4937093	0					
ANR	4937109	Callee	memset		4937093	0					
ANR	4937110	Identifier	memset		4937093	0					
ANR	4937111	ArgumentList	regs		4937093	1					
ANR	4937112	Argument	regs		4937093	0					
ANR	4937113	Identifier	regs		4937093	0					
ANR	4937114	Argument	0		4937093	1					
ANR	4937115	PrimaryExpression	0		4937093	0					
ANR	4937116	Argument	sizeof ( * regs )		4937093	2					
ANR	4937117	SizeofExpression	sizeof ( * regs )		4937093	0					
ANR	4937118	Sizeof	sizeof		4937093	0					
ANR	4937119	UnaryOperationExpression	* regs		4937093	1					
ANR	4937120	UnaryOperator	*		4937093	0					
ANR	4937121	Identifier	regs		4937093	1					
ANR	4937122	ExpressionStatement	regs -> ARM_cpsr = 0x10	9:4:185:206	4937093	2	True				
ANR	4937123	AssignmentExpression	regs -> ARM_cpsr = 0x10		4937093	0		=			
ANR	4937124	PtrMemberAccess	regs -> ARM_cpsr		4937093	0					
ANR	4937125	Identifier	regs		4937093	0					
ANR	4937126	Identifier	ARM_cpsr		4937093	1					
ANR	4937127	PrimaryExpression	0x10		4937093	1					
ANR	4937128	ExpressionStatement	regs -> ARM_pc = infop -> entry	11:4:213:240	4937093	3	True				
ANR	4937129	AssignmentExpression	regs -> ARM_pc = infop -> entry		4937093	0		=			
ANR	4937130	PtrMemberAccess	regs -> ARM_pc		4937093	0					
ANR	4937131	Identifier	regs		4937093	0					
ANR	4937132	Identifier	ARM_pc		4937093	1					
ANR	4937133	PtrMemberAccess	infop -> entry		4937093	1					
ANR	4937134	Identifier	infop		4937093	0					
ANR	4937135	Identifier	entry		4937093	1					
ANR	4937136	ExpressionStatement	regs -> ARM_sp = infop -> start_stack	13:4:247:280	4937093	4	True				
ANR	4937137	AssignmentExpression	regs -> ARM_sp = infop -> start_stack		4937093	0		=			
ANR	4937138	PtrMemberAccess	regs -> ARM_sp		4937093	0					
ANR	4937139	Identifier	regs		4937093	0					
ANR	4937140	Identifier	ARM_sp		4937093	1					
ANR	4937141	PtrMemberAccess	infop -> start_stack		4937093	1					
ANR	4937142	Identifier	infop		4937093	0					
ANR	4937143	Identifier	start_stack		4937093	1					
ANR	4937144	ExpressionStatement	regs -> ARM_r2 = tswapl ( stack [ 2 ] )	15:4:287:318	4937093	5	True				
ANR	4937145	AssignmentExpression	regs -> ARM_r2 = tswapl ( stack [ 2 ] )		4937093	0		=			
ANR	4937146	PtrMemberAccess	regs -> ARM_r2		4937093	0					
ANR	4937147	Identifier	regs		4937093	0					
ANR	4937148	Identifier	ARM_r2		4937093	1					
ANR	4937149	CallExpression	tswapl ( stack [ 2 ] )		4937093	1					
ANR	4937150	Callee	tswapl		4937093	0					
ANR	4937151	Identifier	tswapl		4937093	0					
ANR	4937152	ArgumentList	stack [ 2 ]		4937093	1					
ANR	4937153	Argument	stack [ 2 ]		4937093	0					
ANR	4937154	ArrayIndexing	stack [ 2 ]		4937093	0					
ANR	4937155	Identifier	stack		4937093	0					
ANR	4937156	PrimaryExpression	2		4937093	1					
ANR	4937157	ExpressionStatement	regs -> ARM_r1 = tswapl ( stack [ 1 ] )	17:4:336:367	4937093	6	True				
ANR	4937158	AssignmentExpression	regs -> ARM_r1 = tswapl ( stack [ 1 ] )		4937093	0		=			
ANR	4937159	PtrMemberAccess	regs -> ARM_r1		4937093	0					
ANR	4937160	Identifier	regs		4937093	0					
ANR	4937161	Identifier	ARM_r1		4937093	1					
ANR	4937162	CallExpression	tswapl ( stack [ 1 ] )		4937093	1					
ANR	4937163	Callee	tswapl		4937093	0					
ANR	4937164	Identifier	tswapl		4937093	0					
ANR	4937165	ArgumentList	stack [ 1 ]		4937093	1					
ANR	4937166	Argument	stack [ 1 ]		4937093	0					
ANR	4937167	ArrayIndexing	stack [ 1 ]		4937093	0					
ANR	4937168	Identifier	stack		4937093	0					
ANR	4937169	PrimaryExpression	1		4937093	1					
ANR	4937170	ReturnType	static inline void		4937093	1					
ANR	4937171	Identifier	init_thread		4937093	2					
ANR	4937172	ParameterList	"struct target_pt_regs * regs , struct image_info * infop"		4937093	3					
ANR	4937173	Parameter	struct target_pt_regs * regs	1:31:31:57	4937093	0	True				
ANR	4937174	ParameterType	struct target_pt_regs *		4937093	0					
ANR	4937175	Identifier	regs		4937093	1					
ANR	4937176	Parameter	struct image_info * infop	1:60:60:83	4937093	1	True				
ANR	4937177	ParameterType	struct image_info *		4937093	0					
ANR	4937178	Identifier	infop		4937093	1					
ANR	4937179	CFGEntryNode	ENTRY		4937093		True				
ANR	4937180	CFGExitNode	EXIT		4937093		True				
ANR	4937181	Symbol	infop -> start_stack		4937093						
ANR	4937182	Symbol	regs -> ARM_pc		4937093						
ANR	4937183	Symbol	stack		4937093						
ANR	4937184	Symbol	regs		4937093						
ANR	4937185	Symbol	regs -> ARM_cpsr		4937093						
ANR	4937186	Symbol	regs -> ARM_sp		4937093						
ANR	4937187	Symbol	regs -> ARM_r1		4937093						
ANR	4937188	Symbol	regs -> ARM_r2		4937093						
ANR	4937189	Symbol	* regs		4937093						
ANR	4937190	Symbol	* infop		4937093						
ANR	4937191	Symbol	infop		4937093						
ANR	4937192	Symbol	* stack		4937093						
ANR	4937193	Symbol	infop -> entry		4937093						
ANR	4937194	Symbol	tswapl		4937093						
