// Seed: 771410481
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_2.id_15 = 0;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4
  );
  output logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_2 #(
    parameter id_15 = 32'd99,
    parameter id_26 = 32'd17
) (
    input wor id_0,
    input uwire id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    output supply1 id_5,
    output supply1 id_6,
    input wand id_7,
    input uwire id_8,
    input supply1 id_9,
    input wire id_10,
    output wire id_11,
    input wand id_12,
    output supply0 id_13,
    output supply1 id_14,
    output supply0 _id_15,
    output supply1 id_16,
    input supply1 id_17,
    input tri id_18,
    input tri id_19,
    input uwire id_20,
    input wire id_21,
    output wor id_22,
    input wire id_23,
    input tri1 id_24,
    input supply1 id_25,
    output wor _id_26
);
  logic [id_26 : id_15] id_28;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28,
      id_28
  );
endmodule
