#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000143f55a4900 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000143f55a4a90 .scope module, "rv32i_sc_tb" "rv32i_sc_tb" 3 1;
 .timescale 0 0;
v00000143f55c3550_0 .net "DataAdr", 31 0, v00000143f55bef20_0;  1 drivers
v00000143f55c3c30_0 .net "MemWrite", 0 0, v00000143f5612420_0;  1 drivers
v00000143f55c3f50_0 .net "WriteData", 31 0, L_00000143f566d5d0;  1 drivers
v00000143f55c4d10_0 .var "clk", 0 0;
v00000143f55c3cd0_0 .var "reset", 0 0;
E_00000143f5581610 .event negedge, v00000143f55919f0_0;
S_00000143f555f970 .scope module, "dut" "top" 3 8, 4 1 0, S_00000143f55a4a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v00000143f55c3690_0 .net "DataAdr", 31 0, v00000143f55bef20_0;  alias, 1 drivers
v00000143f55c43b0_0 .net "Instr", 31 0, L_00000143f55859a0;  1 drivers
v00000143f55c4450_0 .net "MemWrite", 0 0, v00000143f5612420_0;  alias, 1 drivers
v00000143f55c49f0_0 .net "PC", 31 0, v00000143f55bfe20_0;  1 drivers
v00000143f55c44f0_0 .net "ReadData", 31 0, L_00000143f5585af0;  1 drivers
v00000143f55c50d0_0 .net "WriteData", 31 0, L_00000143f566d5d0;  alias, 1 drivers
v00000143f55c34b0_0 .net "clk", 0 0, v00000143f55c4d10_0;  1 drivers
v00000143f55c3b90_0 .net "rst_n", 0 0, v00000143f55c3cd0_0;  1 drivers
S_00000143f555fb00 .scope module, "dmem" "dmem" 4 12, 5 1 0, S_00000143f555f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_00000143f5585af0 .functor BUFZ 32, L_00000143f55c7ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143f55923f0_0 .net *"_ivl_0", 31 0, L_00000143f55c7ed0;  1 drivers
v00000143f5592d50_0 .net *"_ivl_3", 29 0, L_00000143f55c8150;  1 drivers
v00000143f5591950_0 .net "a", 31 0, v00000143f55bef20_0;  alias, 1 drivers
v00000143f55919f0_0 .net "clk", 0 0, v00000143f55c4d10_0;  alias, 1 drivers
v00000143f5591a90 .array "mem", 0 63, 31 0;
v00000143f5591b30_0 .net "rd", 31 0, L_00000143f5585af0;  alias, 1 drivers
v00000143f5591c70_0 .net "wd", 31 0, L_00000143f566d5d0;  alias, 1 drivers
v00000143f5592df0_0 .net "we", 0 0, v00000143f5612420_0;  alias, 1 drivers
E_00000143f5581fd0 .event posedge, v00000143f55919f0_0;
L_00000143f55c7ed0 .array/port v00000143f5591a90, L_00000143f55c8150;
L_00000143f55c8150 .part v00000143f55bef20_0, 2, 30;
S_00000143f555d0d0 .scope module, "imem" "imem" 4 10, 6 1 0, S_00000143f555f970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_00000143f55859a0 .functor BUFZ 32, L_00000143f55c88d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143f5592f30_0 .net *"_ivl_0", 31 0, L_00000143f55c88d0;  1 drivers
v00000143f5591270_0 .net *"_ivl_3", 29 0, L_00000143f55c7e30;  1 drivers
v00000143f5591310_0 .net "a", 31 0, v00000143f55bfe20_0;  alias, 1 drivers
v00000143f55913b0 .array "mem", 0 63, 31 0;
v00000143f5591d10_0 .net "rd", 31 0, L_00000143f55859a0;  alias, 1 drivers
L_00000143f55c88d0 .array/port v00000143f55913b0, L_00000143f55c7e30;
L_00000143f55c7e30 .part v00000143f55bfe20_0, 2, 30;
S_00000143f555d260 .scope module, "rvsingle" "rv32i_sc" 4 7, 7 1 0, S_00000143f555f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "ReadData";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "PC";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 32 "ALUResult";
    .port_info 7 /OUTPUT 32 "WriteData";
v00000143f55c3eb0_0 .net "ALUControl", 3 0, v00000143f5591db0_0;  1 drivers
v00000143f55c4630_0 .net "ALUResult", 31 0, v00000143f55bef20_0;  alias, 1 drivers
v00000143f55c4a90_0 .net "ALUSrc", 0 0, v00000143f5613640_0;  1 drivers
v00000143f55c46d0_0 .net "ImmSrc", 2 0, v00000143f5612380_0;  1 drivers
v00000143f55c35f0_0 .net "MemWrite", 0 0, v00000143f5612420_0;  alias, 1 drivers
v00000143f55c3870_0 .net "PC", 31 0, v00000143f55bfe20_0;  alias, 1 drivers
v00000143f55c41d0_0 .net "PCSrc", 0 0, L_00000143f55862d0;  1 drivers
v00000143f55c3910_0 .net "ReadData", 31 0, L_00000143f5585af0;  alias, 1 drivers
v00000143f55c5030_0 .net "RegWrite", 0 0, v00000143f5612a60_0;  1 drivers
v00000143f55c39b0_0 .net "ResultSrc", 1 0, v00000143f5612b00_0;  1 drivers
v00000143f55c4bd0_0 .net "WriteData", 31 0, L_00000143f566d5d0;  alias, 1 drivers
v00000143f55c4270_0 .net "Zero", 0 0, L_00000143f55c7890;  1 drivers
v00000143f55c3a50_0 .net "clk", 0 0, v00000143f55c4d10_0;  alias, 1 drivers
v00000143f55c3410_0 .net "instr", 31 0, L_00000143f55859a0;  alias, 1 drivers
v00000143f55c4b30_0 .net "rst_n", 0 0, v00000143f55c3cd0_0;  alias, 1 drivers
L_00000143f55c5170 .part L_00000143f55859a0, 0, 7;
L_00000143f55c3d70 .part L_00000143f55859a0, 12, 3;
L_00000143f55c4db0 .part L_00000143f55859a0, 30, 1;
S_00000143f5550b90 .scope module, "c" "controller" 7 16, 8 1 0, S_00000143f555d260;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 3 "ImmSrc";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "PCSrc";
    .port_info 10 /OUTPUT 4 "ALUControl";
L_00000143f5586260 .functor XOR 1, L_00000143f55c7890, L_00000143f55c4950, C4<0>, C4<0>;
L_00000143f55858c0 .functor AND 1, L_00000143f5586260, v00000143f56133c0_0, C4<1>, C4<1>;
L_00000143f55862d0 .functor OR 1, L_00000143f55858c0, v00000143f5613c80_0, C4<0>, C4<0>;
v00000143f5612560_0 .net "ALUControl", 3 0, v00000143f5591db0_0;  alias, 1 drivers
v00000143f5612880_0 .net "ALUOp", 1 0, v00000143f56122e0_0;  1 drivers
v00000143f56124c0_0 .net "ALUSrc", 0 0, v00000143f5613640_0;  alias, 1 drivers
v00000143f5612740_0 .net "Branch", 0 0, v00000143f56133c0_0;  1 drivers
v00000143f5612600_0 .net "Branch_Taken", 0 0, L_00000143f5586260;  1 drivers
v00000143f5612d80_0 .net "ImmSrc", 2 0, v00000143f5612380_0;  alias, 1 drivers
v00000143f5613be0_0 .net "Jump", 0 0, v00000143f5613c80_0;  1 drivers
v00000143f56126a0_0 .net "MemWrite", 0 0, v00000143f5612420_0;  alias, 1 drivers
v00000143f5612e20_0 .net "PCSrc", 0 0, L_00000143f55862d0;  alias, 1 drivers
v00000143f56127e0_0 .net "RegWrite", 0 0, v00000143f5612a60_0;  alias, 1 drivers
v00000143f5613140_0 .net "ResultSrc", 1 0, v00000143f5612b00_0;  alias, 1 drivers
v00000143f5612920_0 .net "Zero", 0 0, L_00000143f55c7890;  alias, 1 drivers
v00000143f56131e0_0 .net *"_ivl_3", 0 0, L_00000143f55c4950;  1 drivers
v00000143f56136e0_0 .net *"_ivl_6", 0 0, L_00000143f55858c0;  1 drivers
v00000143f56129c0_0 .net "funct3", 2 0, L_00000143f55c3d70;  1 drivers
v00000143f5613f00_0 .net "funct7_5", 0 0, L_00000143f55c4db0;  1 drivers
v00000143f5613460_0 .net "opcode", 6 0, L_00000143f55c5170;  1 drivers
L_00000143f55c4810 .part L_00000143f55c5170, 5, 1;
L_00000143f55c4950 .part L_00000143f55c3d70, 0, 1;
S_00000143f5550d20 .scope module, "ad" "alu_decoder" 8 23, 9 1 0, S_00000143f5550b90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "op5";
    .port_info 3 /INPUT 1 "funct7_5";
    .port_info 4 /OUTPUT 4 "ALUControl";
v00000143f5591db0_0 .var "ALUControl", 3 0;
v00000143f5591ef0_0 .net "ALUOp", 1 0, v00000143f56122e0_0;  alias, 1 drivers
v00000143f55920d0_0 .net "funct3", 2 0, L_00000143f55c3d70;  alias, 1 drivers
v00000143f5592170_0 .net "funct7_5", 0 0, L_00000143f55c4db0;  alias, 1 drivers
v00000143f5613320_0 .net "op5", 0 0, L_00000143f55c4810;  1 drivers
v00000143f5612240_0 .net "op5func7_5_concat", 1 0, L_00000143f55c4770;  1 drivers
E_00000143f5581450 .event anyedge, v00000143f5591ef0_0, v00000143f55920d0_0, v00000143f5612240_0, v00000143f5592170_0;
L_00000143f55c4770 .concat [ 1 1 0 0], L_00000143f55c4db0, L_00000143f55c4810;
S_00000143f5547b20 .scope module, "md" "main_decoder" 8 20, 10 1 0, S_00000143f5550b90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 3 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v00000143f56122e0_0 .var "ALUOp", 1 0;
v00000143f5613640_0 .var "ALUSrc", 0 0;
v00000143f56133c0_0 .var "Branch", 0 0;
v00000143f5612380_0 .var "ImmSrc", 2 0;
v00000143f5613c80_0 .var "Jump", 0 0;
v00000143f5612420_0 .var "MemWrite", 0 0;
v00000143f5612a60_0 .var "RegWrite", 0 0;
v00000143f5612b00_0 .var "ResultSrc", 1 0;
v00000143f5613b40_0 .net "opcode", 6 0, L_00000143f55c5170;  alias, 1 drivers
E_00000143f5581850 .event anyedge, v00000143f5613b40_0;
S_00000143f5547cb0 .scope module, "dp" "datapath" 7 20, 11 1 0, S_00000143f555d260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 3 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ResultSrc";
    .port_info 7 /INPUT 1 "PCSrc";
    .port_info 8 /INPUT 32 "ReadData";
    .port_info 9 /INPUT 4 "ALUControl";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /OUTPUT 1 "Zero";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
v00000143f55c1540_0 .net "ALUControl", 3 0, v00000143f5591db0_0;  alias, 1 drivers
v00000143f55c12c0_0 .net "ALUResult", 31 0, v00000143f55bef20_0;  alias, 1 drivers
v00000143f55c1360_0 .net "ALUSrc", 0 0, v00000143f5613640_0;  alias, 1 drivers
v00000143f55c14a0_0 .net "ImmSrc", 2 0, v00000143f5612380_0;  alias, 1 drivers
v00000143f55c19a0_0 .net "PC", 31 0, v00000143f55bfe20_0;  alias, 1 drivers
v00000143f55c1b80_0 .net "PCNext", 31 0, L_00000143f55c74d0;  1 drivers
v00000143f55c1c20_0 .net "PCPlus4", 31 0, L_00000143f55c4e50;  1 drivers
v00000143f55c15e0_0 .net "PCSrc", 0 0, L_00000143f55862d0;  alias, 1 drivers
v00000143f55c1ea0_0 .net "PCTarget", 31 0, L_00000143f55c4ef0;  1 drivers
v00000143f55c1f40_0 .net "ReadData", 31 0, L_00000143f5585af0;  alias, 1 drivers
v00000143f55c4c70_0 .net "RegWrite", 0 0, v00000143f5612a60_0;  alias, 1 drivers
v00000143f55c48b0_0 .net "Result", 31 0, L_00000143f55c77f0;  1 drivers
v00000143f55c3e10_0 .net "ResultSrc", 1 0, v00000143f5612b00_0;  alias, 1 drivers
v00000143f55c3ff0_0 .net "SrcA", 31 0, L_00000143f566dd50;  1 drivers
v00000143f55c4590_0 .net "SrcB", 31 0, L_00000143f566df30;  1 drivers
v00000143f55c3af0_0 .net "WriteData", 31 0, L_00000143f566d5d0;  alias, 1 drivers
v00000143f55c4310_0 .net "Zero", 0 0, L_00000143f55c7890;  alias, 1 drivers
v00000143f55c3730_0 .net "clk", 0 0, v00000143f55c4d10_0;  alias, 1 drivers
v00000143f55c4090_0 .net "immext", 31 0, L_00000143f566c8b0;  1 drivers
v00000143f55c37d0_0 .net "instr", 31 0, L_00000143f55859a0;  alias, 1 drivers
v00000143f55c4130_0 .net "rst_n", 0 0, v00000143f55c3cd0_0;  alias, 1 drivers
L_00000143f566d530 .part L_00000143f55859a0, 7, 25;
L_00000143f566d670 .part L_00000143f55859a0, 15, 5;
L_00000143f566ddf0 .part L_00000143f55859a0, 20, 5;
L_00000143f566de90 .part L_00000143f55859a0, 7, 5;
S_00000143f55475f0 .scope module, "ImmExt" "imm_extend" 11 23, 12 1 0, S_00000143f5547cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "in";
    .port_info 1 /INPUT 3 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v00000143f5613500_0 .net "ImmExt", 31 0, L_00000143f566c8b0;  alias, 1 drivers
v00000143f5612ba0_0 .net "ImmSrc", 2 0, v00000143f5612380_0;  alias, 1 drivers
v00000143f56121a0_0 .net *"_ivl_11", 0 0, L_00000143f566c090;  1 drivers
v00000143f5613780_0 .net *"_ivl_13", 5 0, L_00000143f566d710;  1 drivers
v00000143f5612ec0_0 .net *"_ivl_15", 3 0, L_00000143f566cb30;  1 drivers
L_00000143f5614070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000143f5612f60_0 .net/2u *"_ivl_16", 0 0, L_00000143f5614070;  1 drivers
v00000143f5613820_0 .net *"_ivl_21", 0 0, L_00000143f566c310;  1 drivers
v00000143f5613000_0 .net *"_ivl_23", 7 0, L_00000143f566dad0;  1 drivers
v00000143f5612c40_0 .net *"_ivl_25", 0 0, L_00000143f566d7b0;  1 drivers
v00000143f5612ce0_0 .net *"_ivl_27", 9 0, L_00000143f566d210;  1 drivers
L_00000143f56140b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000143f56130a0_0 .net/2u *"_ivl_28", 0 0, L_00000143f56140b8;  1 drivers
v00000143f5613280_0 .net *"_ivl_3", 6 0, L_00000143f55c32d0;  1 drivers
v00000143f56138c0_0 .net *"_ivl_33", 19 0, L_00000143f566c630;  1 drivers
L_00000143f5614100 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000143f5613960_0 .net/2u *"_ivl_36", 2 0, L_00000143f5614100;  1 drivers
v00000143f5613aa0_0 .net *"_ivl_38", 0 0, L_00000143f566d8f0;  1 drivers
v00000143f5613a00_0 .net *"_ivl_41", 0 0, L_00000143f566c770;  1 drivers
v00000143f5613d20_0 .net *"_ivl_42", 19 0, L_00000143f566d490;  1 drivers
v00000143f5613dc0_0 .net *"_ivl_44", 31 0, L_00000143f566cf90;  1 drivers
L_00000143f5614148 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000143f5612060_0 .net/2u *"_ivl_46", 2 0, L_00000143f5614148;  1 drivers
v00000143f5613e60_0 .net *"_ivl_48", 0 0, L_00000143f566c810;  1 drivers
v00000143f5612100_0 .net *"_ivl_5", 4 0, L_00000143f55c3370;  1 drivers
v00000143f55be480_0 .net *"_ivl_51", 0 0, L_00000143f566d030;  1 drivers
v00000143f55be520_0 .net *"_ivl_52", 19 0, L_00000143f566c3b0;  1 drivers
v00000143f55be8e0_0 .net *"_ivl_54", 31 0, L_00000143f566d990;  1 drivers
L_00000143f5614190 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000143f55bf420_0 .net/2u *"_ivl_56", 2 0, L_00000143f5614190;  1 drivers
v00000143f55bf600_0 .net *"_ivl_58", 0 0, L_00000143f566c590;  1 drivers
v00000143f55bf380_0 .net *"_ivl_61", 0 0, L_00000143f566c1d0;  1 drivers
v00000143f55be700_0 .net *"_ivl_62", 18 0, L_00000143f566c450;  1 drivers
v00000143f55bf4c0_0 .net *"_ivl_64", 31 0, L_00000143f566dc10;  1 drivers
L_00000143f56141d8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000143f55be3e0_0 .net/2u *"_ivl_66", 2 0, L_00000143f56141d8;  1 drivers
v00000143f55bfc40_0 .net *"_ivl_68", 0 0, L_00000143f566c270;  1 drivers
v00000143f55bf560_0 .net *"_ivl_71", 0 0, L_00000143f566d850;  1 drivers
v00000143f55bf2e0_0 .net *"_ivl_72", 10 0, L_00000143f566d0d0;  1 drivers
v00000143f55bf060_0 .net *"_ivl_74", 31 0, L_00000143f566c950;  1 drivers
L_00000143f5614220 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000143f55bf6a0_0 .net/2u *"_ivl_76", 11 0, L_00000143f5614220;  1 drivers
v00000143f55bede0_0 .net *"_ivl_78", 31 0, L_00000143f566c6d0;  1 drivers
v00000143f55bf740_0 .net *"_ivl_80", 31 0, L_00000143f566d170;  1 drivers
v00000143f55be7a0_0 .net *"_ivl_82", 31 0, L_00000143f566dcb0;  1 drivers
v00000143f55be980_0 .net *"_ivl_84", 31 0, L_00000143f566c4f0;  1 drivers
v00000143f55bf7e0_0 .net *"_ivl_9", 0 0, L_00000143f566ce50;  1 drivers
v00000143f55be5c0_0 .net "immB", 12 0, L_00000143f566cbd0;  1 drivers
v00000143f55bf880_0 .net "immI", 11 0, L_00000143f55c4f90;  1 drivers
v00000143f55bf920_0 .net "immJ", 20 0, L_00000143f566d2b0;  1 drivers
v00000143f55bf100_0 .net "immS", 11 0, L_00000143f566cef0;  1 drivers
v00000143f55bf1a0_0 .net "immU", 19 0, L_00000143f566db70;  1 drivers
v00000143f55bf9c0_0 .net "in", 31 7, L_00000143f566d530;  1 drivers
L_00000143f55c4f90 .part L_00000143f566d530, 13, 12;
L_00000143f55c32d0 .part L_00000143f566d530, 18, 7;
L_00000143f55c3370 .part L_00000143f566d530, 0, 5;
L_00000143f566cef0 .concat [ 5 7 0 0], L_00000143f55c3370, L_00000143f55c32d0;
L_00000143f566ce50 .part L_00000143f566d530, 24, 1;
L_00000143f566c090 .part L_00000143f566d530, 0, 1;
L_00000143f566d710 .part L_00000143f566d530, 18, 6;
L_00000143f566cb30 .part L_00000143f566d530, 1, 4;
LS_00000143f566cbd0_0_0 .concat [ 1 4 6 1], L_00000143f5614070, L_00000143f566cb30, L_00000143f566d710, L_00000143f566c090;
LS_00000143f566cbd0_0_4 .concat [ 1 0 0 0], L_00000143f566ce50;
L_00000143f566cbd0 .concat [ 12 1 0 0], LS_00000143f566cbd0_0_0, LS_00000143f566cbd0_0_4;
L_00000143f566c310 .part L_00000143f566d530, 24, 1;
L_00000143f566dad0 .part L_00000143f566d530, 5, 8;
L_00000143f566d7b0 .part L_00000143f566d530, 13, 1;
L_00000143f566d210 .part L_00000143f566d530, 14, 10;
LS_00000143f566d2b0_0_0 .concat [ 1 10 1 8], L_00000143f56140b8, L_00000143f566d210, L_00000143f566d7b0, L_00000143f566dad0;
LS_00000143f566d2b0_0_4 .concat [ 1 0 0 0], L_00000143f566c310;
L_00000143f566d2b0 .concat [ 20 1 0 0], LS_00000143f566d2b0_0_0, LS_00000143f566d2b0_0_4;
L_00000143f566c630 .part L_00000143f566d530, 5, 20;
L_00000143f566db70 .concat [ 20 0 0 0], L_00000143f566c630;
L_00000143f566d8f0 .cmp/eq 3, v00000143f5612380_0, L_00000143f5614100;
L_00000143f566c770 .part L_00000143f55c4f90, 11, 1;
LS_00000143f566d490_0_0 .concat [ 1 1 1 1], L_00000143f566c770, L_00000143f566c770, L_00000143f566c770, L_00000143f566c770;
LS_00000143f566d490_0_4 .concat [ 1 1 1 1], L_00000143f566c770, L_00000143f566c770, L_00000143f566c770, L_00000143f566c770;
LS_00000143f566d490_0_8 .concat [ 1 1 1 1], L_00000143f566c770, L_00000143f566c770, L_00000143f566c770, L_00000143f566c770;
LS_00000143f566d490_0_12 .concat [ 1 1 1 1], L_00000143f566c770, L_00000143f566c770, L_00000143f566c770, L_00000143f566c770;
LS_00000143f566d490_0_16 .concat [ 1 1 1 1], L_00000143f566c770, L_00000143f566c770, L_00000143f566c770, L_00000143f566c770;
LS_00000143f566d490_1_0 .concat [ 4 4 4 4], LS_00000143f566d490_0_0, LS_00000143f566d490_0_4, LS_00000143f566d490_0_8, LS_00000143f566d490_0_12;
LS_00000143f566d490_1_4 .concat [ 4 0 0 0], LS_00000143f566d490_0_16;
L_00000143f566d490 .concat [ 16 4 0 0], LS_00000143f566d490_1_0, LS_00000143f566d490_1_4;
L_00000143f566cf90 .concat [ 12 20 0 0], L_00000143f55c4f90, L_00000143f566d490;
L_00000143f566c810 .cmp/eq 3, v00000143f5612380_0, L_00000143f5614148;
L_00000143f566d030 .part L_00000143f566cef0, 11, 1;
LS_00000143f566c3b0_0_0 .concat [ 1 1 1 1], L_00000143f566d030, L_00000143f566d030, L_00000143f566d030, L_00000143f566d030;
LS_00000143f566c3b0_0_4 .concat [ 1 1 1 1], L_00000143f566d030, L_00000143f566d030, L_00000143f566d030, L_00000143f566d030;
LS_00000143f566c3b0_0_8 .concat [ 1 1 1 1], L_00000143f566d030, L_00000143f566d030, L_00000143f566d030, L_00000143f566d030;
LS_00000143f566c3b0_0_12 .concat [ 1 1 1 1], L_00000143f566d030, L_00000143f566d030, L_00000143f566d030, L_00000143f566d030;
LS_00000143f566c3b0_0_16 .concat [ 1 1 1 1], L_00000143f566d030, L_00000143f566d030, L_00000143f566d030, L_00000143f566d030;
LS_00000143f566c3b0_1_0 .concat [ 4 4 4 4], LS_00000143f566c3b0_0_0, LS_00000143f566c3b0_0_4, LS_00000143f566c3b0_0_8, LS_00000143f566c3b0_0_12;
LS_00000143f566c3b0_1_4 .concat [ 4 0 0 0], LS_00000143f566c3b0_0_16;
L_00000143f566c3b0 .concat [ 16 4 0 0], LS_00000143f566c3b0_1_0, LS_00000143f566c3b0_1_4;
L_00000143f566d990 .concat [ 12 20 0 0], L_00000143f566cef0, L_00000143f566c3b0;
L_00000143f566c590 .cmp/eq 3, v00000143f5612380_0, L_00000143f5614190;
L_00000143f566c1d0 .part L_00000143f566cbd0, 12, 1;
LS_00000143f566c450_0_0 .concat [ 1 1 1 1], L_00000143f566c1d0, L_00000143f566c1d0, L_00000143f566c1d0, L_00000143f566c1d0;
LS_00000143f566c450_0_4 .concat [ 1 1 1 1], L_00000143f566c1d0, L_00000143f566c1d0, L_00000143f566c1d0, L_00000143f566c1d0;
LS_00000143f566c450_0_8 .concat [ 1 1 1 1], L_00000143f566c1d0, L_00000143f566c1d0, L_00000143f566c1d0, L_00000143f566c1d0;
LS_00000143f566c450_0_12 .concat [ 1 1 1 1], L_00000143f566c1d0, L_00000143f566c1d0, L_00000143f566c1d0, L_00000143f566c1d0;
LS_00000143f566c450_0_16 .concat [ 1 1 1 0], L_00000143f566c1d0, L_00000143f566c1d0, L_00000143f566c1d0;
LS_00000143f566c450_1_0 .concat [ 4 4 4 4], LS_00000143f566c450_0_0, LS_00000143f566c450_0_4, LS_00000143f566c450_0_8, LS_00000143f566c450_0_12;
LS_00000143f566c450_1_4 .concat [ 3 0 0 0], LS_00000143f566c450_0_16;
L_00000143f566c450 .concat [ 16 3 0 0], LS_00000143f566c450_1_0, LS_00000143f566c450_1_4;
L_00000143f566dc10 .concat [ 13 19 0 0], L_00000143f566cbd0, L_00000143f566c450;
L_00000143f566c270 .cmp/eq 3, v00000143f5612380_0, L_00000143f56141d8;
L_00000143f566d850 .part L_00000143f566d2b0, 20, 1;
LS_00000143f566d0d0_0_0 .concat [ 1 1 1 1], L_00000143f566d850, L_00000143f566d850, L_00000143f566d850, L_00000143f566d850;
LS_00000143f566d0d0_0_4 .concat [ 1 1 1 1], L_00000143f566d850, L_00000143f566d850, L_00000143f566d850, L_00000143f566d850;
LS_00000143f566d0d0_0_8 .concat [ 1 1 1 0], L_00000143f566d850, L_00000143f566d850, L_00000143f566d850;
L_00000143f566d0d0 .concat [ 4 4 3 0], LS_00000143f566d0d0_0_0, LS_00000143f566d0d0_0_4, LS_00000143f566d0d0_0_8;
L_00000143f566c950 .concat [ 21 11 0 0], L_00000143f566d2b0, L_00000143f566d0d0;
L_00000143f566c6d0 .concat [ 12 20 0 0], L_00000143f5614220, L_00000143f566db70;
L_00000143f566d170 .functor MUXZ 32, L_00000143f566c6d0, L_00000143f566c950, L_00000143f566c270, C4<>;
L_00000143f566dcb0 .functor MUXZ 32, L_00000143f566d170, L_00000143f566dc10, L_00000143f566c590, C4<>;
L_00000143f566c4f0 .functor MUXZ 32, L_00000143f566dcb0, L_00000143f566d990, L_00000143f566c810, C4<>;
L_00000143f566c8b0 .functor MUXZ 32, L_00000143f566c4f0, L_00000143f566cf90, L_00000143f566d8f0, C4<>;
S_00000143f5544d60 .scope module, "PC_Next_Reg" "ff_r" 11 27, 13 1 0, S_00000143f5547cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000143f55812d0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v00000143f55be340_0 .net "clk", 0 0, v00000143f55c4d10_0;  alias, 1 drivers
v00000143f55be660_0 .net "d", 31 0, L_00000143f55c74d0;  alias, 1 drivers
v00000143f55bfce0_0 .net "q", 31 0, v00000143f55bfe20_0;  alias, 1 drivers
v00000143f55bfe20_0 .var "q_reg", 31 0;
v00000143f55bee80_0 .net "rst_n", 0 0, v00000143f55c3cd0_0;  alias, 1 drivers
E_00000143f5581510/0 .event negedge, v00000143f55bee80_0;
E_00000143f5581510/1 .event posedge, v00000143f55919f0_0;
E_00000143f5581510 .event/or E_00000143f5581510/0, E_00000143f5581510/1;
S_00000143f5544ef0 .scope module, "alu" "alu" 11 32, 14 1 0, S_00000143f5547cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "Zero";
v00000143f55bfa60_0 .net "ALUControl", 3 0, v00000143f5591db0_0;  alias, 1 drivers
v00000143f55be840_0 .net "Zero", 0 0, L_00000143f55c7890;  alias, 1 drivers
L_00000143f5614580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143f55bfb00_0 .net/2u *"_ivl_2", 31 0, L_00000143f5614580;  1 drivers
v00000143f55bea20_0 .net "a", 31 0, L_00000143f566dd50;  alias, 1 drivers
v00000143f55bfba0_0 .net "b", 31 0, L_00000143f566df30;  alias, 1 drivers
v00000143f55bfd80_0 .net "shamt", 4 0, L_00000143f55c8d30;  1 drivers
v00000143f55bef20_0 .var "y", 31 0;
E_00000143f55819d0 .event anyedge, v00000143f5591db0_0, v00000143f55bea20_0, v00000143f55bfba0_0, v00000143f55bfd80_0;
L_00000143f55c8d30 .part L_00000143f566df30, 0, 5;
L_00000143f55c7890 .cmp/eq 32, v00000143f55bef20_0, L_00000143f5614580;
S_00000143f55424c0 .scope module, "mux_PCNext" "mux2_1" 11 30, 15 1 0, S_00000143f5547cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v00000143f55bf240_0 .net "a", 31 0, L_00000143f55c4e50;  alias, 1 drivers
v00000143f55beac0_0 .net "b", 31 0, L_00000143f55c4ef0;  alias, 1 drivers
v00000143f55bff60_0 .net "s", 0 0, L_00000143f55862d0;  alias, 1 drivers
v00000143f55c0000_0 .net "y", 31 0, L_00000143f55c74d0;  alias, 1 drivers
L_00000143f55c74d0 .functor MUXZ 32, L_00000143f55c4e50, L_00000143f55c4ef0, L_00000143f55862d0, C4<>;
S_00000143f5542650 .scope module, "mux_PCPlus4" "adder" 11 20, 16 1 0, S_00000143f5547cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000143f55bed40_0 .net "a", 31 0, v00000143f55bfe20_0;  alias, 1 drivers
L_00000143f5614028 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000143f55bfec0_0 .net "b", 31 0, L_00000143f5614028;  1 drivers
v00000143f55c00a0_0 .net "y", 31 0, L_00000143f55c4e50;  alias, 1 drivers
L_00000143f55c4e50 .arith/sum 32, v00000143f55bfe20_0, L_00000143f5614028;
S_00000143f55c10c0 .scope module, "mux_PCTarget" "adder" 11 21, 16 1 0, S_00000143f5547cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000143f55beb60_0 .net "a", 31 0, v00000143f55bfe20_0;  alias, 1 drivers
v00000143f55c0140_0 .net "b", 31 0, L_00000143f566c8b0;  alias, 1 drivers
v00000143f55bec00_0 .net "y", 31 0, L_00000143f55c4ef0;  alias, 1 drivers
L_00000143f55c4ef0 .arith/sum 32, v00000143f55bfe20_0, L_00000143f566c8b0;
S_00000143f55c0f30 .scope module, "mux_Result" "mux4_1" 11 29, 17 1 0, S_00000143f5547cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 32 "y";
L_00000143f56144a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000143f55be2a0_0 .net/2u *"_ivl_0", 1 0, L_00000143f56144a8;  1 drivers
v00000143f55beca0_0 .net *"_ivl_10", 0 0, L_00000143f55c8010;  1 drivers
v00000143f55befc0_0 .net *"_ivl_12", 31 0, L_00000143f55c80b0;  1 drivers
v00000143f55c2260_0 .net *"_ivl_14", 31 0, L_00000143f55c7750;  1 drivers
v00000143f55c1ae0_0 .net *"_ivl_2", 0 0, L_00000143f566c130;  1 drivers
L_00000143f56144f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000143f55c2a80_0 .net/2u *"_ivl_4", 1 0, L_00000143f56144f0;  1 drivers
v00000143f55c2580_0 .net *"_ivl_6", 0 0, L_00000143f55c7430;  1 drivers
L_00000143f5614538 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000143f55c2760_0 .net/2u *"_ivl_8", 1 0, L_00000143f5614538;  1 drivers
v00000143f55c1720_0 .net "a", 31 0, v00000143f55bef20_0;  alias, 1 drivers
v00000143f55c1680_0 .net "b", 31 0, L_00000143f5585af0;  alias, 1 drivers
v00000143f55c24e0_0 .net "c", 31 0, L_00000143f55c4e50;  alias, 1 drivers
v00000143f55c21c0_0 .net "d", 31 0, L_00000143f566c8b0;  alias, 1 drivers
v00000143f55c2b20_0 .net "s", 1 0, v00000143f5612b00_0;  alias, 1 drivers
v00000143f55c2c60_0 .net "y", 31 0, L_00000143f55c77f0;  alias, 1 drivers
L_00000143f566c130 .cmp/eq 2, v00000143f5612b00_0, L_00000143f56144a8;
L_00000143f55c7430 .cmp/eq 2, v00000143f5612b00_0, L_00000143f56144f0;
L_00000143f55c8010 .cmp/eq 2, v00000143f5612b00_0, L_00000143f5614538;
L_00000143f55c80b0 .functor MUXZ 32, L_00000143f566c8b0, L_00000143f55c4e50, L_00000143f55c8010, C4<>;
L_00000143f55c7750 .functor MUXZ 32, L_00000143f55c80b0, L_00000143f5585af0, L_00000143f55c7430, C4<>;
L_00000143f55c77f0 .functor MUXZ 32, L_00000143f55c7750, v00000143f55bef20_0, L_00000143f566c130, C4<>;
S_00000143f55c02b0 .scope module, "mux_SrcB" "mux2_1" 11 28, 15 1 0, S_00000143f5547cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v00000143f55c28a0_0 .net "a", 31 0, L_00000143f566d5d0;  alias, 1 drivers
v00000143f55c2080_0 .net "b", 31 0, L_00000143f566c8b0;  alias, 1 drivers
v00000143f55c1fe0_0 .net "s", 0 0, v00000143f5613640_0;  alias, 1 drivers
v00000143f55c2800_0 .net "y", 31 0, L_00000143f566df30;  alias, 1 drivers
L_00000143f566df30 .functor MUXZ 32, L_00000143f566d5d0, L_00000143f566c8b0, v00000143f5613640_0, C4<>;
S_00000143f55c0760 .scope module, "rf" "regfile" 11 25, 18 1 0, S_00000143f5547cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000143f55c1cc0_0 .net "RegWrite", 0 0, v00000143f5612a60_0;  alias, 1 drivers
v00000143f55c23a0_0 .net *"_ivl_0", 31 0, L_00000143f566c9f0;  1 drivers
v00000143f55c1860_0 .net *"_ivl_10", 6 0, L_00000143f566cc70;  1 drivers
L_00000143f56142f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000143f55c2300_0 .net *"_ivl_13", 1 0, L_00000143f56142f8;  1 drivers
L_00000143f5614340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143f55c1d60_0 .net/2u *"_ivl_14", 31 0, L_00000143f5614340;  1 drivers
v00000143f55c17c0_0 .net *"_ivl_18", 31 0, L_00000143f566cd10;  1 drivers
L_00000143f5614388 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143f55c2440_0 .net *"_ivl_21", 26 0, L_00000143f5614388;  1 drivers
L_00000143f56143d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143f55c1400_0 .net/2u *"_ivl_22", 31 0, L_00000143f56143d0;  1 drivers
v00000143f55c2d00_0 .net *"_ivl_24", 0 0, L_00000143f566da30;  1 drivers
v00000143f55c2940_0 .net *"_ivl_26", 31 0, L_00000143f566cdb0;  1 drivers
v00000143f55c2620_0 .net *"_ivl_28", 6 0, L_00000143f566d3f0;  1 drivers
L_00000143f5614268 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143f55c1e00_0 .net *"_ivl_3", 26 0, L_00000143f5614268;  1 drivers
L_00000143f5614418 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000143f55c2120_0 .net *"_ivl_31", 1 0, L_00000143f5614418;  1 drivers
L_00000143f5614460 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143f55c29e0_0 .net/2u *"_ivl_32", 31 0, L_00000143f5614460;  1 drivers
L_00000143f56142b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143f55c26c0_0 .net/2u *"_ivl_4", 31 0, L_00000143f56142b0;  1 drivers
v00000143f55c1a40_0 .net *"_ivl_6", 0 0, L_00000143f566d350;  1 drivers
v00000143f55c2da0_0 .net *"_ivl_8", 31 0, L_00000143f566ca90;  1 drivers
v00000143f55c2bc0_0 .net "a1", 4 0, L_00000143f566d670;  1 drivers
v00000143f55c2e40_0 .net "a2", 4 0, L_00000143f566ddf0;  1 drivers
v00000143f55c1900_0 .net "a3", 4 0, L_00000143f566de90;  1 drivers
v00000143f55c2ee0_0 .net "clk", 0 0, v00000143f55c4d10_0;  alias, 1 drivers
v00000143f55c2f80_0 .net "rd1", 31 0, L_00000143f566dd50;  alias, 1 drivers
v00000143f55c3020_0 .net "rd2", 31 0, L_00000143f566d5d0;  alias, 1 drivers
v00000143f55c30c0 .array "rf", 0 31, 31 0;
v00000143f55c3160_0 .net "wd3", 31 0, L_00000143f55c77f0;  alias, 1 drivers
L_00000143f566c9f0 .concat [ 5 27 0 0], L_00000143f566d670, L_00000143f5614268;
L_00000143f566d350 .cmp/ne 32, L_00000143f566c9f0, L_00000143f56142b0;
L_00000143f566ca90 .array/port v00000143f55c30c0, L_00000143f566cc70;
L_00000143f566cc70 .concat [ 5 2 0 0], L_00000143f566d670, L_00000143f56142f8;
L_00000143f566dd50 .functor MUXZ 32, L_00000143f5614340, L_00000143f566ca90, L_00000143f566d350, C4<>;
L_00000143f566cd10 .concat [ 5 27 0 0], L_00000143f566ddf0, L_00000143f5614388;
L_00000143f566da30 .cmp/ne 32, L_00000143f566cd10, L_00000143f56143d0;
L_00000143f566cdb0 .array/port v00000143f55c30c0, L_00000143f566d3f0;
L_00000143f566d3f0 .concat [ 5 2 0 0], L_00000143f566ddf0, L_00000143f5614418;
L_00000143f566d5d0 .functor MUXZ 32, L_00000143f5614460, L_00000143f566cdb0, L_00000143f566da30, C4<>;
    .scope S_00000143f5547b20;
T_0 ;
Ewait_0 .event/or E_00000143f5581850, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000143f5613b40_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 4095, 4095, 12;
    %split/vec4 1;
    %store/vec4 v00000143f5613c80_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f56122e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f56133c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f5612b00_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f5612420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143f5613640_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000143f5612380_0, 0, 3;
    %store/vec4 v00000143f5612a60_0, 0, 1;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 2192, 0, 12;
    %split/vec4 1;
    %store/vec4 v00000143f5613c80_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f56122e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f56133c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f5612b00_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f5612420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143f5613640_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000143f5612380_0, 0, 3;
    %store/vec4 v00000143f5612a60_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 496, 48, 12;
    %split/vec4 1;
    %store/vec4 v00000143f5613c80_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f56122e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f56133c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f5612b00_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f5612420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143f5613640_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000143f5612380_0, 0, 3;
    %store/vec4 v00000143f5612a60_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 3844, 1792, 12;
    %split/vec4 1;
    %store/vec4 v00000143f5613c80_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f56122e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f56133c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f5612b00_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f5612420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143f5613640_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000143f5612380_0, 0, 3;
    %store/vec4 v00000143f5612a60_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 570, 48, 12;
    %split/vec4 1;
    %store/vec4 v00000143f5613c80_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f56122e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f56133c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f5612b00_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f5612420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143f5613640_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000143f5612380_0, 0, 3;
    %store/vec4 v00000143f5612a60_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 2180, 0, 12;
    %split/vec4 1;
    %store/vec4 v00000143f5613c80_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f56122e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f56133c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f5612b00_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f5612420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143f5613640_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000143f5612380_0, 0, 3;
    %store/vec4 v00000143f5612a60_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 2983, 134, 12;
    %split/vec4 1;
    %store/vec4 v00000143f5613c80_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f56122e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f56133c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f5612b00_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f5612420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143f5613640_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000143f5612380_0, 0, 3;
    %store/vec4 v00000143f5612a60_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 3254, 134, 12;
    %split/vec4 1;
    %store/vec4 v00000143f5613c80_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f56122e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f56133c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000143f5612b00_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000143f5612420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143f5613640_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v00000143f5612380_0, 0, 3;
    %store/vec4 v00000143f5612a60_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000143f5550d20;
T_1 ;
Ewait_1 .event/or E_00000143f5581450, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000143f5591ef0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000143f5591db0_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000143f5591ef0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000143f5591db0_0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000143f55920d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000143f5591db0_0, 0, 4;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v00000143f5612240_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_1.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000143f5612240_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_1.16;
    %jmp/1 T_1.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000143f5612240_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_1.15;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000143f5591db0_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v00000143f5612240_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000143f5591db0_0, 0, 4;
T_1.17 ;
T_1.14 ;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000143f5591db0_0, 0, 4;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000143f5591db0_0, 0, 4;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000143f5591db0_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000143f5591db0_0, 0, 4;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000143f5591db0_0, 0, 4;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v00000143f5592170_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v00000143f5591db0_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000143f55c0760;
T_2 ;
    %wait E_00000143f5581fd0;
    %load/vec4 v00000143f55c1cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v00000143f55c1900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000143f55c3160_0;
    %load/vec4 v00000143f55c1900_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143f55c30c0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000143f5544d60;
T_3 ;
    %wait E_00000143f5581510;
    %load/vec4 v00000143f55bee80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000143f55bfe20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000143f55be660_0;
    %assign/vec4 v00000143f55bfe20_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000143f5544ef0;
T_4 ;
Ewait_2 .event/or E_00000143f55819d0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v00000143f55bfa60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000143f55bef20_0, 0, 32;
    %jmp T_4.10;
T_4.0 ;
    %load/vec4 v00000143f55bea20_0;
    %load/vec4 v00000143f55bfba0_0;
    %add;
    %store/vec4 v00000143f55bef20_0, 0, 32;
    %jmp T_4.10;
T_4.1 ;
    %load/vec4 v00000143f55bea20_0;
    %load/vec4 v00000143f55bfba0_0;
    %sub;
    %store/vec4 v00000143f55bef20_0, 0, 32;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v00000143f55bea20_0;
    %load/vec4 v00000143f55bfba0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v00000143f55bef20_0, 0, 32;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v00000143f55bea20_0;
    %load/vec4 v00000143f55bfba0_0;
    %or;
    %store/vec4 v00000143f55bef20_0, 0, 32;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v00000143f55bea20_0;
    %load/vec4 v00000143f55bfba0_0;
    %and;
    %store/vec4 v00000143f55bef20_0, 0, 32;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v00000143f55bea20_0;
    %load/vec4 v00000143f55bfba0_0;
    %xor;
    %store/vec4 v00000143f55bef20_0, 0, 32;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v00000143f55bea20_0;
    %ix/getv 4, v00000143f55bfd80_0;
    %shiftl 4;
    %store/vec4 v00000143f55bef20_0, 0, 32;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v00000143f55bea20_0;
    %ix/getv 4, v00000143f55bfd80_0;
    %shiftr 4;
    %store/vec4 v00000143f55bef20_0, 0, 32;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v00000143f55bea20_0;
    %ix/getv 4, v00000143f55bfd80_0;
    %shiftr/s 4;
    %store/vec4 v00000143f55bef20_0, 0, 32;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000143f555d0d0;
T_5 ;
    %vpi_call/w 6 7 "$readmemh", "lui_test.txt", v00000143f55913b0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000143f555fb00;
T_6 ;
    %wait E_00000143f5581fd0;
    %load/vec4 v00000143f5592df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000143f5591c70_0;
    %load/vec4 v00000143f5591950_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143f5591a90, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000143f55a4a90;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143f55c3cd0_0, 0;
    %delay 22, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143f55c3cd0_0, 0;
    %end;
    .thread T_7;
    .scope S_00000143f55a4a90;
T_8 ;
    %vpi_call/w 3 17 "$monitor", "[%0t] a1=0x%08x, rs1=0x%08x, a2=0x%08x, rs2=0x%08x, a3=0x%08x, rd=0x%08x", $time, v00000143f55c2bc0_0, v00000143f55c2f80_0, v00000143f55c2e40_0, v00000143f55c3020_0, v00000143f55c1900_0, v00000143f55c3160_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000143f55a4a90;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143f55c4d10_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143f55c4d10_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_00000143f55a4a90;
T_10 ;
    %delay 10000, 0;
    %vpi_call/w 3 29 "$display", "Simulation finished by timeout" {0 0 0};
    %vpi_call/w 3 30 "$writememh", "rf_dump.hex", v00000143f55c30c0 {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000143f55a4a90;
T_11 ;
    %wait E_00000143f5581610;
    %load/vec4 v00000143f55c3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000143f55c3550_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_11.4, 6;
    %load/vec4 v00000143f55c3f50_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call/w 3 38 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 39 "$stop" {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000143f55c3550_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_11.5, 6;
    %vpi_call/w 3 42 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 43 "$stop" {0 0 0};
T_11.5 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000143f55a4a90;
T_12 ;
    %vpi_call/w 3 50 "$dumpfile", "rv32i_sc_tb.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000143f55a4a90 {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000143f55c0760 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "rv32i_sc_tb.sv";
    "top.sv";
    "dmem.sv";
    "imem.sv";
    "rv32i_sc.sv";
    "controller.sv";
    "alu_decoder.sv";
    "main_decoder.sv";
    "datapath.sv";
    "imm_extend.sv";
    "ff_r.sv";
    "alu.sv";
    "mux2_1.sv";
    "adder.sv";
    "mux4_1.sv";
    "regfile.sv";
