

================================================================
== Vitis HLS Report for 'aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2'
================================================================
* Date:           Mon Jan 17 11:00:04 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.001 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40002|    40002|  0.133 ms|  0.133 ms|  40002|  40002|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_75_1_VITIS_LOOP_76_2  |    40000|    40000|         2|          1|          1|  40000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     126|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|       51|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       51|     198|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln75_3_fu_110_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln75_fu_122_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln76_fu_150_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln77_2_fu_202_p2     |         +|   0|  0|  16|          16|          16|
    |add_ln77_fu_193_p2       |         +|   0|  0|  16|          16|          16|
    |icmp_ln75_fu_104_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln76_fu_128_p2      |      icmp|   0|  0|  10|           7|           7|
    |select_ln75_2_fu_142_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln75_fu_134_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 126|          90|          70|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |i_fu_60                               |   9|          2|    9|         18|
    |indvar_flatten_fu_64                  |   9|          2|   16|         32|
    |j_fu_56                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   66|        132|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_60                  |   9|   0|    9|          0|
    |indvar_flatten_fu_64     |  16|   0|   16|          0|
    |j_fu_56                  |   7|   0|    7|          0|
    |select_ln75_2_reg_242    |   9|   0|    9|          0|
    |select_ln75_reg_237      |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  51|   0|   51|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ssquare_V_address1  |  out|   16|   ap_memory|                                          ssquare_V|         array|
|ssquare_V_ce1       |  out|    1|   ap_memory|                                          ssquare_V|         array|
|ssquare_V_we1       |  out|    1|   ap_memory|                                          ssquare_V|         array|
|ssquare_V_d1        |  out|   32|   ap_memory|                                          ssquare_V|         array|
+--------------------+-----+-----+------------+---------------------------------------------------+--------------+

