/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 360 208)
	(text "clockmod2" (rect 5 0 69 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "manual_clock_sig" (rect 0 0 103 19)(font "Intel Clear" (font_size 8)))
		(text "manual_clock_sig" (rect 21 27 124 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "clock_reg_input[15..0]" (rect 0 0 132 19)(font "Intel Clear" (font_size 8)))
		(text "clock_reg_input[15..0]" (rect 21 43 153 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "clock_reg_update" (rect 0 0 105 19)(font "Intel Clear" (font_size 8)))
		(text "clock_reg_update" (rect 21 59 126 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "s1" (rect 0 0 14 19)(font "Intel Clear" (font_size 8)))
		(text "s1" (rect 21 75 35 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "s2" (rect 0 0 14 19)(font "Intel Clear" (font_size 8)))
		(text "s2" (rect 21 91 35 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "s0" (rect 0 0 14 19)(font "Intel Clear" (font_size 8)))
		(text "s0" (rect 21 107 35 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "s3" (rect 0 0 14 19)(font "Intel Clear" (font_size 8)))
		(text "s3" (rect 21 123 35 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "CLOCK_50" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "CLOCK_50" (rect 21 139 85 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "generala" (rect 0 0 50 19)(font "Intel Clear" (font_size 8)))
		(text "generala" (rect 21 155 71 174)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 344 32)
		(output)
		(text "main_clock" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "main_clock" (rect 257 27 323 46)(font "Intel Clear" (font_size 8)))
		(line (pt 344 32)(pt 328 32))
	)
	(port
		(pt 344 48)
		(output)
		(text "frequency_set[15..0]" (rect 0 0 122 19)(font "Intel Clear" (font_size 8)))
		(text "frequency_set[15..0]" (rect 201 43 323 62)(font "Intel Clear" (font_size 8)))
		(line (pt 344 48)(pt 328 48)(line_width 3))
	)
	(port
		(pt 344 64)
		(output)
		(text "current_clock_speed[15..0]" (rect 0 0 160 19)(font "Intel Clear" (font_size 8)))
		(text "current_clock_speed[15..0]" (rect 163 59 323 78)(font "Intel Clear" (font_size 8)))
		(line (pt 344 64)(pt 328 64)(line_width 3))
	)
	(port
		(pt 344 80)
		(output)
		(text "main_clock_output1" (rect 0 0 120 19)(font "Intel Clear" (font_size 8)))
		(text "main_clock_output1" (rect 203 75 323 94)(font "Intel Clear" (font_size 8)))
		(line (pt 344 80)(pt 328 80))
	)
	(port
		(pt 344 96)
		(output)
		(text "enableset2[15..0]" (rect 0 0 105 19)(font "Intel Clear" (font_size 8)))
		(text "enableset2[15..0]" (rect 218 91 323 110)(font "Intel Clear" (font_size 8)))
		(line (pt 344 96)(pt 328 96)(line_width 3))
	)
	(port
		(pt 344 112)
		(output)
		(text "enableset1[15..0]" (rect 0 0 105 19)(font "Intel Clear" (font_size 8)))
		(text "enableset1[15..0]" (rect 218 107 323 126)(font "Intel Clear" (font_size 8)))
		(line (pt 344 112)(pt 328 112)(line_width 3))
	)
	(port
		(pt 344 128)
		(output)
		(text "generalc" (rect 0 0 49 19)(font "Intel Clear" (font_size 8)))
		(text "generalc" (rect 274 123 323 142)(font "Intel Clear" (font_size 8)))
		(line (pt 344 128)(pt 328 128))
	)
	(drawing
		(rectangle (rect 16 16 328 176))
	)
)
