EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:Allegro_ACS759
LIBS:acs712
LIBS:txs0104e
LIBS:less
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 11 20
Title "PIVI"
Date "Mon 27 Jul 2015"
Rev "2.0"
Comp "Copyright (C) LESS industries S.A. 2014,2015"
Comment1 "Share alike attribution non-commercial 4.0"
Comment2 "License: Creative Commons "
Comment3 "Measurement front end for 3 phases"
Comment4 ""
$EndDescr
$Sheet
S 1765 903  1025 1025
U 55B216B6
F0 "voltage1" 60
F1 "voltage.sch" 60
F2 "Voltage_AD" O R 2790 1673 60 
F3 "Neutral_Filtered" I L 1765 1328 60 
F4 "Phase_Line" I L 1765 1078 60 
$EndSheet
$Sheet
S 4977 931  990  965 
U 55B266EE
F0 "current_1" 60
F1 "current.sch" 60
F2 "CT_1" I L 4977 1071 60 
F3 "CT_2" I L 4977 1296 60 
F4 "CURRENT_AD" I R 5967 1721 60 
$EndSheet
Text HLabel 1690 1078 0    60   Input ~ 0
Phase_Line_1
Text HLabel 4842 1071 0    60   Input ~ 0
CT1_1
Text HLabel 4842 1296 0    60   Input ~ 0
CT1_2
Text HLabel 6092 1721 2    60   Input ~ 0
CURRENT_AD_1
$Sheet
S 4977 2461 990  965 
U 55B3A3F6
F0 "current_2" 60
F1 "current.sch" 60
F2 "CT_1" I L 4977 2601 60 
F3 "CT_2" I L 4977 2826 60 
F4 "CURRENT_AD" I R 5967 3251 60 
$EndSheet
Text HLabel 4842 2601 0    60   Input ~ 0
CT2_1
Text HLabel 4842 2826 0    60   Input ~ 0
CT2_2
Text HLabel 6092 3251 2    60   Input ~ 0
CURRENT_AD_2
$Sheet
S 4947 3911 990  965 
U 55B3A74F
F0 "current_3" 60
F1 "current.sch" 60
F2 "CT_1" I L 4947 4051 60 
F3 "CT_2" I L 4947 4276 60 
F4 "CURRENT_AD" I R 5937 4701 60 
$EndSheet
Text HLabel 4812 4051 0    60   Input ~ 0
CT3_1
Text HLabel 4812 4276 0    60   Input ~ 0
CT3_2
Text HLabel 6062 4701 2    60   Input ~ 0
CURRENT_AD_3
$Sheet
S 8417 936  990  965 
U 55B3BD6E
F0 "current_4" 60
F1 "current.sch" 60
F2 "CT_1" I L 8417 1076 60 
F3 "CT_2" I L 8417 1301 60 
F4 "CURRENT_AD" I R 9407 1726 60 
$EndSheet
Text HLabel 8282 1076 0    60   Input ~ 0
CT4_1
Text HLabel 8282 1301 0    60   Input ~ 0
CT4_2
Text HLabel 9532 1726 2    60   Input ~ 0
CURRENT_AD_4
$Sheet
S 8417 2466 990  965 
U 55B3BD79
F0 "current_5" 60
F1 "current.sch" 60
F2 "CT_1" I L 8417 2606 60 
F3 "CT_2" I L 8417 2831 60 
F4 "CURRENT_AD" I R 9407 3256 60 
$EndSheet
Text HLabel 8282 2606 0    60   Input ~ 0
CT5_1
Text HLabel 8282 2831 0    60   Input ~ 0
CT5_2
Text HLabel 9532 3256 2    60   Input ~ 0
CURRENT_AD_5
$Sheet
S 8387 3916 990  965 
U 55B3BD84
F0 "current_6" 60
F1 "current.sch" 60
F2 "CT_1" I L 8387 4056 60 
F3 "CT_2" I L 8387 4281 60 
F4 "CURRENT_AD" I R 9377 4706 60 
$EndSheet
Text HLabel 8252 4056 0    60   Input ~ 0
CT6_1
Text HLabel 8252 4281 0    60   Input ~ 0
CT6_2
Text HLabel 9502 4706 2    60   Input ~ 0
CURRENT_AD_6
Text HLabel 2865 1673 2    60   Input ~ 0
Voltage_AD_1
Wire Wire Line
	1690 1078 1765 1078
Wire Wire Line
	1690 1328 1765 1328
Wire Wire Line
	4977 1071 4842 1071
Wire Wire Line
	4842 1296 4977 1296
Wire Wire Line
	5967 1721 6092 1721
Wire Wire Line
	4977 2601 4842 2601
Wire Wire Line
	4842 2826 4977 2826
Wire Wire Line
	5967 3251 6092 3251
Wire Wire Line
	4947 4051 4812 4051
Wire Wire Line
	4812 4276 4947 4276
Wire Wire Line
	5937 4701 6062 4701
Wire Wire Line
	8417 1076 8282 1076
Wire Wire Line
	8282 1301 8417 1301
Wire Wire Line
	9407 1726 9532 1726
Wire Wire Line
	8417 2606 8282 2606
Wire Wire Line
	8282 2831 8417 2831
Wire Wire Line
	9407 3256 9532 3256
Wire Wire Line
	8387 4056 8252 4056
Wire Wire Line
	8252 4281 8387 4281
Wire Wire Line
	9377 4706 9502 4706
Wire Wire Line
	2790 1673 2865 1673
Text HLabel 1690 1328 0    60   Input ~ 0
Neutral_Filtered
$Sheet
S 1760 2419 1025 1025
U 55B9EDA2
F0 "voltage2" 60
F1 "voltage.sch" 60
F2 "Voltage_AD" O R 2785 3189 60 
F3 "Neutral_Filtered" I L 1760 2844 60 
F4 "Phase_Line" I L 1760 2594 60 
$EndSheet
Text HLabel 1685 2594 0    60   Input ~ 0
Phase_Line_2
Text HLabel 2860 3189 2    60   Input ~ 0
Voltage_AD_2
Wire Wire Line
	1685 2594 1760 2594
Wire Wire Line
	1685 2844 1760 2844
Wire Wire Line
	2785 3189 2860 3189
Text HLabel 1685 2844 0    60   Input ~ 0
Neutral_Filtered
$Sheet
S 1786 3929 1025 1025
U 55BA09A0
F0 "voltage3" 60
F1 "voltage.sch" 60
F2 "Voltage_AD" O R 2811 4699 60 
F3 "Neutral_Filtered" I L 1786 4354 60 
F4 "Phase_Line" I L 1786 4104 60 
$EndSheet
Text HLabel 1711 4104 0    60   Input ~ 0
Phase_Line_3
Text HLabel 2886 4699 2    60   Input ~ 0
Voltage_AD_3
Wire Wire Line
	1711 4104 1786 4104
Wire Wire Line
	1711 4354 1786 4354
Wire Wire Line
	2811 4699 2886 4699
Text HLabel 1711 4354 0    60   Input ~ 0
Neutral_Filtered
$EndSCHEMATC
