# 0 "arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero2.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero2.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero.dtsi" 1
# 9 "arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero.dtsi"
# 1 "arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 7 "arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun50i-h616-ccu.h" 1
# 8 "arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun50i-h6-r-ccu.h" 1
# 9 "arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun6i-rtc.h" 1
# 10 "arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun8i-de2.h" 1
# 11 "arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun8i-tcon-top.h" 1
# 12 "arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/sun50i-h616-ccu.h" 1
# 13 "arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/sun50i-h6-r-ccu.h" 1
# 14 "arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/sun8i-de2.h" 1
# 15 "arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 16 "arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <0>;
   enable-method = "psci";
   clocks = <&ccu 21>;
   clock-latency-ns = <244144>;
   #cooling-cells = <2>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <1>;
   enable-method = "psci";
   clocks = <&ccu 21>;
   clock-latency-ns = <244144>;
   #cooling-cells = <2>;
  };

  cpu2: cpu@2 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <2>;
   enable-method = "psci";
   clocks = <&ccu 21>;
   clock-latency-ns = <244144>;
   #cooling-cells = <2>;
  };

  cpu3: cpu@3 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <3>;
   enable-method = "psci";
   clocks = <&ccu 21>;
   clock-latency-ns = <244144>;
   #cooling-cells = <2>;
  };
 };

 de: display-engine {
  compatible = "allwinner,sun50i-h6-display-engine";
  allwinner,pipelines = <&mixer0>;
  status = "disabled";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;






  secmon@40000000 {
   reg = <0x0 0x40000000 0x0 0x80000>;
   no-map;
  };
 };

 osc24M: osc24M-clk {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
  clock-output-names = "osc24M";
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <0 140 4>,
        <0 141 4>,
        <0 142 4>,
        <0 143 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  arm,no-tick-in-suspend;
  interrupts = <1 13
   ((((1 << (4)) - 1) << 8) | 4)>,
        <1 14
   ((((1 << (4)) - 1) << 8) | 4)>,
        <1 11
   ((((1 << (4)) - 1) << 8) | 4)>,
        <1 10
   ((((1 << (4)) - 1) << 8) | 4)>;
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0x40000000>;

  bus@1000000 {
   compatible = "allwinner,sun50i-h616-de33",
         "allwinner,sun50i-a64-de2";
   reg = <0x1000000 0x400000>;
   allwinner,sram = <&de3_sram 1>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x1000000 0x400000>;

   display_clocks: clock@8000 {
    compatible = "allwinner,sun50i-h616-de33-clk";
    reg = <0x8000 0x100>;
    clocks = <&ccu 29>, <&ccu 30>;
    clock-names = "mod", "bus";
    resets = <&ccu 1>;
    #clock-cells = <1>;
    #reset-cells = <1>;
   };

   mixer0: mixer@100000 {
    compatible = "allwinner,sun50i-h616-de33-mixer-0";
    reg = <0x100000 0x100000>,
          <0x8100 0x40>,
          <0x280000 0x20000>;
    clocks = <&display_clocks 0>,
      <&display_clocks 6>;
    clock-names = "bus", "mod";
    resets = <&display_clocks 0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     mixer0_out: port@1 {
      reg = <1>;

      mixer0_out_tcon_top_mixer0: endpoint {
       remote-endpoint = <&tcon_top_mixer0_in_mixer0>;
      };
     };
    };
   };
  };

  dma: dma-controller@3002000 {
   compatible = "allwinner,sun50i-h6-dma";
   reg = <0x03002000 0x1000>;
   interrupts = <0 42 4>;
   clocks = <&ccu 42>, <&ccu 50>;
   clock-names = "bus", "mbus";
   dma-channels = <16>;
   dma-requests = <49>;
   resets = <&ccu 6>;
   #dma-cells = <1>;
  };

                codec: codec@05096000 {
                        #sound-dai-cells = <0>;
                        compatible = "allwinner,sun50i-h616-codec";
                        reg = <0x05096000 0x31c>;
                        interrupts = <0 58 4>;
                        clocks = <&ccu 93>,
                                 <&ccu 91>,
                                 <&ccu 92>;
                        clock-names = "apb", "audio-codec-1x", "audio-codec-4x";
                        resets = <&ccu 36>;
                        dmas = <&dma 6>;
                        dma-names = "tx";
                        status = "disabled";
                };

                ahub_dam_plat:ahub_dam_plat@5097000 {
                        #sound-dai-cells = <0>;

                        compatible = "allwinner,sunxi-snd-plat-ahub_dam";
                        reg = <0x05097000 0x1000>;
                        resets = <&ccu 37>;
                        clocks = <&ccu 91>,
                                          <&ccu 92>,
                                          <&ccu 94>,
                                          <&ccu 95>;
                        clock-names = "clk_pll_audio",
                                          "clk_pll_audio_4x",
                                          "clk_audio_hub",
                                          "clk_bus_audio_hub";
                        status = "disabled";
                };

                ahub1_plat:ahub1_plat {
                        #sound-dai-cells = <0>;
                        compatible = "allwinner,sunxi-snd-plat-ahub";
                        apb_num = <1>;
                        dmas = <&dma 4>, <&dma 4>;
                        dma-names = "tx", "rx";
                        playback_cma = <128>;
                        capture_cma = <128>;
                        tx_fifo_size = <128>;
                        rx_fifo_size = <128>;

                        tdm_num = <1>;
                        tx_pin = <0>;
                        rx_pin = <0>;
                        status = "disabled";
                };

                ahub1_mach:ahub1_mach {
                        compatible = "allwinner,sunxi-snd-mach";
                        soundcard-mach,name = "HDMI";

                        soundcard-mach,format = "i2s";
                        soundcard-mach,frame-master = <&ahub1_cpu>;
                        soundcard-mach,bitclock-master = <&ahub1_cpu>;


                        soundcard-mach,slot-num = <2>;
                        soundcard-mach,slot-width = <32>;
                        status = "disabled";
                        ahub1_cpu: soundcard-mach,cpu {
                                sound-dai = <&ahub1_plat>;
                                soundcard-mach,pll-fs = <4>;
                                soundcard-mach,mclk-fs = <0>;
                        };

                        ahub1_codec: soundcard-mach,codec {
                                sound-dai = <&hdmi>;
                        };
                };

  gpu: gpu@1800000 {
   compatible = "allwinner,sun50i-h616-mali",
         "arm,mali-bifrost";
   reg = <0x1800000 0x40000>;
   interrupts = <0 95 4>,
         <0 96 4>,
         <0 97 4>;
   interrupt-names = "job", "mmu", "gpu";
   clocks = <&ccu 35>, <&ccu 36>;
   clock-names = "core", "bus";
   resets = <&ccu 3>;
   status = "disabled";
  };

  video-codec@1c0e000 {
   compatible = "allwinner,sun50i-h616-video-engine";
   reg = <0x01c0e000 0x2000>;
   clocks = <&ccu 41>, <&ccu 40>,
     <&ccu 51>;
   clock-names = "ahb", "mod", "ram";
   resets = <&ccu 5>;
   interrupts = <0 93 4>;
   allwinner,sram = <&ve_sram 1>;
  };

  syscon: syscon@3000000 {
   compatible = "allwinner,sun50i-h616-system-control";
   reg = <0x03000000 0x30>,<0x03000038 0x0fc8>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   sram_a2: sram@100000 {
    compatible = "mmio-sram";
    reg = <0x00100000 0x18000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x00100000 0x18000>;

    scpi_sram: scpi-sram@17c00 {
     compatible = "arm,scp-shmem";
     reg = <0x17c00 0x200>;
    };
   };

   sram_c: sram@28000 {
    compatible = "mmio-sram";
    reg = <0x00028000 0x30000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x00028000 0x30000>;

    de3_sram: sram-section@0 {
     compatible = "allwinner,sun50i-h616-sram-c",
           "allwinner,sun50i-a64-sram-c";
     reg = <0x0000 0x1e000>;
    };
   };

   sram_c1: sram@1a00000 {
    compatible = "mmio-sram";
    reg = <0x01a00000 0x200000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x01a00000 0x200000>;

    ve_sram: sram-section@0 {
     compatible = "allwinner,sun50i-h616-sram-c1";
     reg = <0x000000 0x200000>;
    };
   };
  };

  ccu: clock@3001000 {
   compatible = "allwinner,sun50i-h616-ccu";
   reg = <0x03001000 0x1000>;
   clocks = <&osc24M>, <&rtc 0>, <&rtc 2>;
   clock-names = "hosc", "losc", "iosc";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  sid: efuse@3006000 {
   compatible = "allwinner,sun50i-h616-sid";
   reg = <0x03006000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;

   cpu_speed_grade: cpu-speed-grade@0 {
    reg = <0x00 0x02>;
   };

   ths_calibration: thermal-sensor-calibration@14 {
    reg = <0x14 0x8>;
   };
  };

  watchdog: watchdog@30090a0 {
   compatible = "allwinner,sun50i-h616-wdt",
         "allwinner,sun6i-a31-wdt";
   reg = <0x030090a0 0x20>;
   interrupts = <0 50 4>;
   clocks = <&osc24M>;
  };

  pio: pinctrl@300b000 {
   compatible = "allwinner,sun50i-h616-pinctrl";
   reg = <0x0300b000 0x400>;
   interrupts = <0 51 4>,
         <0 52 4>,
         <0 53 4>,
         <0 43 4>,
         <0 54 4>,
         <0 55 4>,
         <0 56 4>,
         <0 57 4>;
   clocks = <&ccu 26>, <&osc24M>, <&rtc 0>;
   clock-names = "apb", "hosc", "losc";
   gpio-controller;
   #gpio-cells = <3>;
   interrupt-controller;
   #interrupt-cells = <3>;

   ext_rgmii_pins: rgmii-pins {
    pins = "PI0", "PI1", "PI2", "PI3", "PI4",
           "PI5", "PI7", "PI8", "PI9", "PI10",
           "PI11", "PI12", "PI13", "PI14", "PI15",
           "PI16";
    function = "emac0";
    drive-strength = <40>;
   };

   i2c0_pins: i2c0-pins {
    pins = "PI6", "PI7";
    function = "i2c0";
   };

   i2c2_ph_pins: i2c2-ph-pins {
    pins = "PH2", "PH3";
    function = "i2c2";
   };

   i2c3_ph_pins: i2c3-ph-pins {
    pins = "PH4", "PH5";
    function = "i2c3";
   };

   i2c4_ph_pins: i2c4-ph-pins {
    pins = "PH6", "PH7";
    function = "i2c4";
   };

   /omit-if-no-ref/
   i2c3_pg_pins: i2c3-pg-pins {
    pins = "PG17", "PG18";
    function = "i2c3";
   };

   /omit-if-no-ref/
   i2c4_pg_pins: i2c4-pg-pins {
    pins = "PG15", "PG16";
    function = "i2c4";
   };

   ir_rx_pin: ir-rx-pin {
    pins = "PH10";
    function = "ir_rx";
   };

   mmc0_pins: mmc0-pins {
    pins = "PF0", "PF1", "PF2", "PF3",
           "PF4", "PF5";
    function = "mmc0";
    drive-strength = <30>;
    bias-pull-up;
   };

   /omit-if-no-ref/
   mmc1_pins: mmc1-pins {
    pins = "PG0", "PG1", "PG2", "PG3",
           "PG4", "PG5";
    function = "mmc1";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc2_pins: mmc2-pins {
    pins = "PC0", "PC1", "PC5", "PC6",
           "PC8", "PC9", "PC10", "PC11",
           "PC13", "PC14", "PC15", "PC16";
    function = "mmc2";
    drive-strength = <30>;
    bias-pull-up;
   };

   rmii_pins: rmii-pins {
    pins = "PA0", "PA1", "PA2", "PA3", "PA4",
           "PA5", "PA6", "PA7", "PA8", "PA9";
    function = "emac1";
    drive-strength = <40>;
   };

   /omit-if-no-ref/
   spi0_pins: spi0-pins {
    pins = "PC0", "PC2", "PC4";
    function = "spi0";
   };

   /omit-if-no-ref/
   spi0_cs0_pin: spi0-cs0-pin {
    pins = "PC3";
    function = "spi0";
   };

   spi1_pins: spi1-pins {
    pins = "PH6", "PH7", "PH8";
    function = "spi1";
   };

   /omit-if-no-ref/
   spi1_cs0_pin: spi1-cs0-pin {
    pins = "PH5";
    function = "spi1";
   };

   /omit-if-no-ref/
   spi1_cs1_pin: spi1-cs1-pin {
    pins = "PH9";
    function = "spi1";
   };

   uart0_ph_pins: uart0-ph-pins {
    pins = "PH0", "PH1";
    function = "uart0";
   };

   /omit-if-no-ref/
   uart1_pins: uart1-pins {
    pins = "PG6", "PG7";
    function = "uart1";
   };

   /omit-if-no-ref/
   uart1_rts_cts_pins: uart1-rts-cts-pins {
    pins = "PG8", "PG9";
    function = "uart1";
   };

   uart2_pins: uart2-pins {
    pins = "PH5", "PH6";
    function = "uart2";
   };

   uart2_rts_cts_pins: uart2-rts-cts-pins {
    pins = "PH7", "PH8";
    function = "uart2";
   };

   uart5_pins: uart5-pins {
    pins = "PH2", "PH3";
    function = "uart5";
   };
  };

  gic: interrupt-controller@3021000 {
   compatible = "arm,gic-400";
   reg = <0x03021000 0x1000>,
         <0x03022000 0x2000>,
         <0x03024000 0x2000>,
         <0x03026000 0x2000>;
   interrupts = <1 9 ((((1 << (4)) - 1) << 8) | 4)>;
   interrupt-controller;
   #interrupt-cells = <3>;
  };

                iommu: iommu@30f0000 {
                        compatible = "allwinner,sun50i-h616-iommu",
                                     "allwinner,sun50i-h6-iommu";
                        reg = <0x030f0000 0x10000>;
                        interrupts = <0 61 4>;
                        clocks = <&ccu 48>;
                        resets = <&ccu 11>;
                        #iommu-cells = <1>;
                        status = "okay";
                };

  mmc0: mmc@4020000 {
   compatible = "allwinner,sun50i-h616-mmc",
         "allwinner,sun50i-a100-mmc";
   reg = <0x04020000 0x1000>;
   clocks = <&ccu 63>, <&ccu 60>;
   clock-names = "ahb", "mmc";
   resets = <&ccu 14>;
   reset-names = "ahb";
   interrupts = <0 35 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&mmc0_pins>;
   status = "disabled";
   max-frequency = <150000000>;
   cap-sd-highspeed;
   cap-mmc-highspeed;
   mmc-ddr-3_3v;
   cap-sdio-irq;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc1: mmc@4021000 {
   compatible = "allwinner,sun50i-h616-mmc",
         "allwinner,sun50i-a100-mmc";
   reg = <0x04021000 0x1000>;
   clocks = <&ccu 64>, <&ccu 61>;
   clock-names = "ahb", "mmc";
   resets = <&ccu 15>;
   reset-names = "ahb";
   interrupts = <0 36 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&mmc1_pins>;
   status = "disabled";
   max-frequency = <150000000>;
   cap-sd-highspeed;
   cap-mmc-highspeed;
   mmc-ddr-3_3v;
   cap-sdio-irq;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc2: mmc@4022000 {
   compatible = "allwinner,sun50i-h616-emmc",
         "allwinner,sun50i-a100-emmc";
   reg = <0x04022000 0x1000>;
   clocks = <&ccu 65>, <&ccu 62>;
   clock-names = "ahb", "mmc";
   resets = <&ccu 16>;
   reset-names = "ahb";
   interrupts = <0 37 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&mmc2_pins>;
   status = "disabled";
   max-frequency = <150000000>;
   cap-sd-highspeed;
   cap-mmc-highspeed;
   mmc-ddr-3_3v;
   cap-sdio-irq;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  uart0: serial@5000000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x05000000 0x400>;
   interrupts = <0 0 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 66>;
   resets = <&ccu 17>;
   status = "disabled";
  };

  uart1: serial@5000400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x05000400 0x400>;
   interrupts = <0 1 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 67>;
   resets = <&ccu 18>;
   status = "disabled";
  };

  uart2: serial@5000800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x05000800 0x400>;
   interrupts = <0 2 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 68>;
   resets = <&ccu 19>;
   status = "disabled";
  };

  uart3: serial@5000c00 {
   compatible = "snps,dw-apb-uart";
   reg = <0x05000c00 0x400>;
   interrupts = <0 3 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 69>;
   resets = <&ccu 20>;
   status = "disabled";
  };

  uart4: serial@5001000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x05001000 0x400>;
   interrupts = <0 4 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 70>;
   resets = <&ccu 21>;
   status = "disabled";
  };

  uart5: serial@5001400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x05001400 0x400>;
   interrupts = <0 5 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 71>;
   resets = <&ccu 22>;
   status = "disabled";
  };

  i2c0: i2c@5002000 {
   compatible = "allwinner,sun50i-h616-i2c",
         "allwinner,sun8i-v536-i2c",
         "allwinner,sun6i-a31-i2c";
   reg = <0x05002000 0x400>;
   interrupts = <0 6 4>;
   clocks = <&ccu 72>;
   resets = <&ccu 23>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c0_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c1: i2c@5002400 {
   compatible = "allwinner,sun50i-h616-i2c",
         "allwinner,sun8i-v536-i2c",
         "allwinner,sun6i-a31-i2c";
   reg = <0x05002400 0x400>;
   interrupts = <0 7 4>;
   clocks = <&ccu 73>;
   resets = <&ccu 24>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c2: i2c@5002800 {
   compatible = "allwinner,sun50i-h616-i2c",
         "allwinner,sun8i-v536-i2c",
         "allwinner,sun6i-a31-i2c";
   reg = <0x05002800 0x400>;
   interrupts = <0 8 4>;
   clocks = <&ccu 74>;
   resets = <&ccu 25>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c3: i2c@5002c00 {
   compatible = "allwinner,sun50i-h616-i2c",
         "allwinner,sun8i-v536-i2c",
         "allwinner,sun6i-a31-i2c";
   reg = <0x05002c00 0x400>;
   interrupts = <0 9 4>;
   clocks = <&ccu 75>;
   resets = <&ccu 26>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c4: i2c@5003000 {
   compatible = "allwinner,sun50i-h616-i2c",
         "allwinner,sun8i-v536-i2c",
         "allwinner,sun6i-a31-i2c";
   reg = <0x05003000 0x400>;
   interrupts = <0 10 4>;
   clocks = <&ccu 76>;
   resets = <&ccu 27>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  spi0: spi@5010000 {
   compatible = "allwinner,sun50i-h616-spi",
         "allwinner,sun8i-h3-spi";
   reg = <0x05010000 0x1000>;
   interrupts = <0 12 4>;
   clocks = <&ccu 79>, <&ccu 77>;
   clock-names = "ahb", "mod";
   dmas = <&dma 22>, <&dma 22>;
   dma-names = "rx", "tx";
   resets = <&ccu 28>;
   pinctrl-names = "default";
   pinctrl-0 = <&spi0_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  spi1: spi@5011000 {
   compatible = "allwinner,sun50i-h616-spi",
         "allwinner,sun8i-h3-spi";
   reg = <0x05011000 0x1000>;
   interrupts = <0 13 4>;
   clocks = <&ccu 80>, <&ccu 78>;
   clock-names = "ahb", "mod";
   dmas = <&dma 23>, <&dma 23>;
   dma-names = "rx", "tx";
   resets = <&ccu 29>;
   pinctrl-names = "default";
   pinctrl-0 = <&spi1_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  emac0: ethernet@5020000 {
   compatible = "allwinner,sun50i-h616-emac0",
         "allwinner,sun50i-a64-emac";
   reg = <0x05020000 0x10000>;
   interrupts = <0 14 4>;
   interrupt-names = "macirq";
   clocks = <&ccu 82>;
   clock-names = "stmmaceth";
   resets = <&ccu 30>;
   reset-names = "stmmaceth";
   syscon = <&syscon>;
   status = "disabled";

   mdio0: mdio {
    compatible = "snps,dwmac-mdio";
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  emac1: ethernet@5030000 {
   compatible = "allwinner,sunxi-gmac";
   reg = <0x05030000 0x10000>,
         <0x03000034 0x4>;
   reg-names = "gmac1_reg","ephy_reg";
   interrupts = <0 15 4>;
   interrupt-names = "gmacirq";
   resets = <&ccu 31>;
   reset-names = "stmmaceth";
   clocks = <&ccu 83>,<&ccu 81>;
   clock-names = "bus-emac1","emac-25m";
   pinctrl-0 = <&rmii_pins>;
   pinctrl-names = "default";
   tx-delay = <7>;
   rx-delay = <31>;
   phy-rst;
   gmac-power0;
   gmac-power1;
   gmac-power2;
   status = "disabled";

   mdio1: mdio {
    compatible = "ethernet-phy-ieee802.3-c22";
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  usbotg: usb@5100000 {
   compatible = "allwinner,sun50i-h616-musb",
         "allwinner,sun8i-h3-musb";
   reg = <0x05100000 0x0400>;
   clocks = <&ccu 112>;
   resets = <&ccu 50>;
   interrupts = <0 25 4>;
   interrupt-names = "mc";
   phys = <&usbphy 0>;
   phy-names = "usb";
   extcon = <&usbphy 0>;
   status = "disabled";
  };

  usbphy: phy@5100400 {
   compatible = "allwinner,sun50i-h616-usb-phy";
   reg = <0x05100400 0x24>,
         <0x05101800 0x14>,
         <0x05200800 0x14>,
         <0x05310800 0x14>,
         <0x05311800 0x14>;
   reg-names = "phy_ctrl",
        "pmu0",
        "pmu1",
        "pmu2",
        "pmu3";
   clocks = <&ccu 97>,
     <&ccu 99>,
     <&ccu 101>,
     <&ccu 103>,
     <&ccu 110>;
   clock-names = "usb0_phy",
          "usb1_phy",
          "usb2_phy",
          "usb3_phy",
          "pmu2_clk";
   resets = <&ccu 38>,
     <&ccu 39>,
     <&ccu 40>,
     <&ccu 41>;
   reset-names = "usb0_reset",
          "usb1_reset",
          "usb2_reset",
          "usb3_reset";
   status = "disabled";
   #phy-cells = <1>;
  };

  ehci0: usb@5101000 {
   compatible = "allwinner,sun50i-h616-ehci",
         "generic-ehci";
   reg = <0x05101000 0x100>;
   interrupts = <0 26 4>;
   clocks = <&ccu 104>,
     <&ccu 108>,
     <&ccu 96>;
   resets = <&ccu 42>,
     <&ccu 46>;
   phys = <&usbphy 0>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci0: usb@5101400 {
   compatible = "allwinner,sun50i-h616-ohci",
         "generic-ohci";
   reg = <0x05101400 0x100>;
   interrupts = <0 27 4>;
   clocks = <&ccu 104>,
     <&ccu 96>;
   resets = <&ccu 42>;
   phys = <&usbphy 0>;
   phy-names = "usb";
   status = "disabled";
  };

  ehci1: usb@5200000 {
   compatible = "allwinner,sun50i-h616-ehci",
         "generic-ehci";
   reg = <0x05200000 0x100>;
   interrupts = <0 28 4>;
   clocks = <&ccu 105>,
     <&ccu 109>,
     <&ccu 98>;
   resets = <&ccu 43>,
     <&ccu 47>;
   phys = <&usbphy 1>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci1: usb@5200400 {
   compatible = "allwinner,sun50i-h616-ohci",
         "generic-ohci";
   reg = <0x05200400 0x100>;
   interrupts = <0 29 4>;
   clocks = <&ccu 105>,
     <&ccu 98>;
   resets = <&ccu 43>;
   phys = <&usbphy 1>;
   phy-names = "usb";
   status = "disabled";
  };

  ehci2: usb@5310000 {
   compatible = "allwinner,sun50i-h616-ehci",
         "generic-ehci";
   reg = <0x05310000 0x100>;
   interrupts = <0 30 4>;
   clocks = <&ccu 106>,
     <&ccu 110>,
     <&ccu 100>;
   resets = <&ccu 44>,
     <&ccu 48>;
   phys = <&usbphy 2>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci2: usb@5310400 {
   compatible = "allwinner,sun50i-h616-ohci",
         "generic-ohci";
   reg = <0x05310400 0x100>;
   interrupts = <0 31 4>;
   clocks = <&ccu 106>,
     <&ccu 100>;
   resets = <&ccu 44>;
   phys = <&usbphy 2>;
   phy-names = "usb";
   status = "disabled";
  };

  ehci3: usb@5311000 {
   compatible = "allwinner,sun50i-h616-ehci",
         "generic-ehci";
   reg = <0x05311000 0x100>;
   interrupts = <0 32 4>;
   clocks = <&ccu 107>,
     <&ccu 111>,
     <&ccu 102>;
   resets = <&ccu 45>,
     <&ccu 49>;
   phys = <&usbphy 3>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci3: usb@5311400 {
   compatible = "allwinner,sun50i-h616-ohci",
         "generic-ohci";
   reg = <0x05311400 0x100>;
   interrupts = <0 33 4>;
   clocks = <&ccu 107>,
     <&ccu 102>;
   resets = <&ccu 45>;
   phys = <&usbphy 3>;
   phy-names = "usb";
   status = "disabled";
  };

  hdmi: hdmi@6000000 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun50i-h616-dw-hdmi",
         "allwinner,sun50i-h6-dw-hdmi";
   reg = <0x06000000 0x10000>;
   reg-io-width = <1>;
   interrupts = <0 63 4>;
   clocks = <&ccu 117>, <&ccu 115>,
     <&ccu 114>, <&ccu 116>,
     <&ccu 126>, <&ccu 127>;
   clock-names = "iahb", "isfr", "tmds", "cec", "hdcp",
          "hdcp-bus";
   resets = <&ccu 51>, <&ccu 58>;
   reset-names = "ctrl", "hdcp";
   phys = <&hdmi_phy>;
   phy-names = "phy";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    hdmi_in: port@0 {
     reg = <0>;

     hdmi_in_tcon_top: endpoint {
      remote-endpoint = <&tcon_top_hdmi_out_hdmi>;
     };
    };

    hdmi_out: port@1 {
     reg = <1>;
    };
   };
  };

  hdmi_phy: hdmi-phy@6010000 {
   compatible = "allwinner,sun50i-h616-hdmi-phy";
   reg = <0x06010000 0x10000>;
   clocks = <&ccu 117>, <&ccu 115>;
   clock-names = "bus", "mod";
   resets = <&ccu 52>;
   reset-names = "phy";
   #phy-cells = <0>;
  };

  tcon_top: tcon-top@6510000 {
   compatible = "allwinner,sun50i-h6-tcon-top";
   reg = <0x06510000 0x1000>;
   clocks = <&ccu 118>,
     <&ccu 119>;
   clock-names = "bus",
          "tcon-tv0";
   clock-output-names = "tcon-top-tv0";
   resets = <&ccu 53>;
   #clock-cells = <1>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    tcon_top_mixer0_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     tcon_top_mixer0_in_mixer0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&mixer0_out_tcon_top_mixer0>;
     };
    };

    tcon_top_mixer0_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     tcon_top_mixer0_out_tcon_tv: endpoint@2 {
      reg = <2>;
      remote-endpoint = <&tcon_tv_in_tcon_top_mixer0>;
     };
    };

    tcon_top_hdmi_in: port@4 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <4>;

     tcon_top_hdmi_in_tcon_tv: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&tcon_tv_out_tcon_top>;
     };
    };

    tcon_top_hdmi_out: port@5 {
     reg = <5>;

     tcon_top_hdmi_out_hdmi: endpoint {
      remote-endpoint = <&hdmi_in_tcon_top>;
     };
    };
   };
  };

  tcon_tv: lcd-controller@6515000 {
   compatible = "allwinner,sun50i-h6-tcon-tv",
         "allwinner,sun8i-r40-tcon-tv";
   reg = <0x06515000 0x1000>;
   interrupts = <0 66 4>;
   clocks = <&ccu 121>,
     <&tcon_top 0>;
   clock-names = "ahb",
          "tcon-ch1";
   resets = <&ccu 54>;
   reset-names = "lcd";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    tcon_tv_in: port@0 {
     reg = <0>;

     tcon_tv_in_tcon_top_mixer0: endpoint {
      remote-endpoint = <&tcon_top_mixer0_out_tcon_tv>;
     };
    };

    tcon_tv_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     tcon_tv_out_tcon_top: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&tcon_top_hdmi_in_tcon_tv>;
     };
    };
   };
  };

  rtc: rtc@7000000 {
   compatible = "allwinner,sun50i-h616-rtc";
   reg = <0x07000000 0x400>;
   interrupts = <0 104 4>;
   clocks = <&r_ccu 14>, <&osc24M>,
     <&ccu 128>;
   clock-names = "bus", "hosc",
          "pll-32k";
   #clock-cells = <1>;
  };

  r_ccu: clock@7010000 {
   compatible = "allwinner,sun50i-h616-r-ccu";
   reg = <0x07010000 0x210>;
   clocks = <&osc24M>, <&rtc 0>, <&rtc 2>,
     <&ccu 4>;
   clock-names = "hosc", "losc", "iosc", "pll-periph";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  r_pio: pinctrl@7022000 {
   compatible = "allwinner,sun50i-h616-r-pinctrl";
   reg = <0x07022000 0x400>;
   interrupts = <0 143 4>;
   clocks = <&r_ccu 2>, <&osc24M>,
     <&rtc 0>;
   clock-names = "apb", "hosc", "losc";
   gpio-controller;
   #gpio-cells = <3>;
   interrupt-controller;
   #interrupt-cells = <3>;

   /omit-if-no-ref/
   r_i2c_pins: r-i2c-pins {
    pins = "PL0", "PL1";
    function = "s_i2c";
   };

   r_rsb_pins: r-rsb-pins {
    pins = "PL0", "PL1";
    function = "s_rsb";
   };
  };

  ir: ir@7040000 {
   compatible = "allwinner,sun50i-h616-ir",
         "allwinner,sun6i-a31-ir";
   reg = <0x07040000 0x400>;
   interrupts = <0 106 4>;
   clocks = <&r_ccu 9>,
     <&r_ccu 11>;
   clock-names = "apb", "ir";
   resets = <&r_ccu 5>;
   pinctrl-names = "default";
   pinctrl-0 = <&ir_rx_pin>;
   status = "disabled";
  };

  r_i2c: i2c@7081400 {
   compatible = "allwinner,sun50i-h616-i2c",
         "allwinner,sun8i-v536-i2c",
         "allwinner,sun6i-a31-i2c";
   reg = <0x07081400 0x400>;
   interrupts = <0 105 4>;
   clocks = <&r_ccu 8>;
   resets = <&r_ccu 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  r_rsb: rsb@7083000 {
   compatible = "allwinner,sun50i-h616-rsb",
         "allwinner,sun8i-a23-rsb";
   reg = <0x07083000 0x400>;
   interrupts = <0 109 4>;
   clocks = <&r_ccu 13>;
   clock-frequency = <3000000>;
   resets = <&r_ccu 7>;
   pinctrl-names = "default";
   pinctrl-0 = <&r_rsb_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  ths: thermal-sensor@5070400 {
   compatible = "allwinner,sun50i-h616-ths";
   reg = <0x05070400 0x400>;
   interrupts = <0 19 4>;
   clocks = <&ccu 86>;
   clock-names = "bus";
   resets = <&ccu 33>;
   nvmem-cells = <&ths_calibration>;
   nvmem-cell-names = "calibration";
   #thermal-sensor-cells = <1>;
  };

  dump_reg: dump_reg@20000 {
   compatible = "allwinner,sunxi-dump-reg";
   reg = <0x0 0x03001000 0x0 0x0f20>;
   status = "okay";
  };

  sunxi-info {
   compatible = "allwinner,sun50i-h616-sys-info";
   status = "okay";
  };

  addr_mgt: addr-mgt {
   compatible = "allwinner,sunxi-addr_mgt";
   type_addr_wifi = <0x2>;
   type_addr_bt = <0x2>;
   type_addr_eth = <0x2>;
   status = "okay";
  };
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <500>;
   polling-delay = <1000>;
   thermal-sensors = <&ths 2>;
   sustainable-power = <1000>;
   k_po = <20>;
   k_pu = <40>;
   k_i = <0>;

   trips {
    cpu_threshold: trip-point@0 {
     temperature = <60000>;
     type = "passive";
     hysteresis = <0>;
    };
    cpu_target: trip-point@1 {
     temperature = <70000>;
     type = "passive";
     hysteresis = <0>;
    };
    cpu_temp_critical: trip-point@2 {
     temperature = <110000>;
     type = "critical";
     hysteresis = <0>;
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_target>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };
  };

  gpu-thermal {
   polling-delay-passive = <500>;
   polling-delay = <1000>;
   thermal-sensors = <&ths 0>;
   sustainable-power = <1100>;

   trips {
    gpu_temp_critical: trip-point@0 {
     temperature = <110000>;
     type = "critical";
     hysteresis = <0>;
    };
   };
  };

  ve-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&ths 1>;

   trips {
    ve_temp_critical: trip-point@0 {
     temperature = <110000>;
     type = "critical";
     hysteresis = <0>;
    };
   };
  };

  ddr-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&ths 3>;

   trips {
    ddr_temp_critical: trip-point@0 {
     temperature = <110000>;
     type = "critical";
     hysteresis = <0>;
    };
   };
  };
 };
};
# 10 "arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero.dtsi" 2
# 1 "arch/arm64/boot/dts/allwinner/sun50i-h616-cpu-opp.dtsi" 1




/ {
 cpu_opp_table: opp-table-cpu {
  compatible = "allwinner,sun50i-h616-operating-points";
  nvmem-cells = <&cpu_speed_grade>;
  opp-shared;

  opp-480000000 {
   clock-latency-ns = <244144>;
   opp-hz = /bits/ 64 <480000000>;
   opp-microvolt-speed0 = <820000 820000 1100000>;
   opp-microvolt-speed1 = <880000 880000 1100000>;
   opp-microvolt-speed2 = <880000 880000 1100000>;
  };

  opp-600000000 {
   clock-latency-ns = <244144>;
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt-speed0 = <820000 820000 1100000>;
   opp-microvolt-speed1 = <880000 880000 1100000>;
   opp-microvolt-speed2 = <880000 880000 1100000>;
  };

  opp-792000000 {
   clock-latency-ns = <244144>;
   opp-hz = /bits/ 64 <792000000>;
          opp-microvolt-speed0 = <860000 860000 1100000>;
   opp-microvolt-speed1 = <940000 940000 1100000>;
   opp-microvolt-speed2 = <940000 940000 1100000>;
  };

  opp-1008000000 {
   clock-latency-ns = <244144>;
   opp-hz = /bits/ 64 <1008000000>;
   opp-microvolt-speed0 = <900000 900000 1100000>;
   opp-microvolt-speed1 = <1020000 1020000 1100000>;
   opp-microvolt-speed2 = <1020000 1020000 1100000>;
  };

  opp-1200000000 {
   clock-latency-ns = <244144>;
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt-speed0 = <960000 960000 1100000>;
   opp-microvolt-speed1 = <1100000 1100000 1100000>;
   opp-microvolt-speed2 = <1100000 1100000 1100000>;
  };

  opp-1512000000 {
   clock-latency-ns = <244144>;
   opp-hz = /bits/ 64 <1512000000>;
   opp-microvolt-speed0 = <1100000 1100000 1100000>;
   opp-microvolt-speed1 = <1100000 1100000 1100000>;
   opp-microvolt-speed2 = <1100000 1100000 1100000>;
  };
 };
};

&cpu0 {
 operating-points-v2 = <&cpu_opp_table>;
};

&cpu1 {
 operating-points-v2 = <&cpu_opp_table>;
};

&cpu2 {
 operating-points-v2 = <&cpu_opp_table>;
};

&cpu3 {
 operating-points-v2 = <&cpu_opp_table>;
};
# 11 "arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 13 "arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 15 "arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero.dtsi" 2

/ {
 aliases {
  ethernet0 = &emac0;
  serial0 = &uart0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 connector {
  compatible = "hdmi-connector";
  type = "d";

  port {
   hdmi_con_in: endpoint {
    remote-endpoint = <&hdmi_out_con>;
   };
  };
 };

 leds {
  compatible = "gpio-leds";

  led-0 {
   function = "status";
   color = <1>;
   gpios = <&pio 2 12 0>;
   linux,default-trigger = "heartbeat";
  };

  led-1 {
   function = "power";
   color = <2>;
   gpios = <&pio 2 13 0>;
   default-state = "on";
  };
 };

 reg_vcc5v: vcc5v {

  compatible = "regulator-fixed";
  regulator-name = "vcc-5v";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
 };

 reg_usb1_vbus: regulator-usb1-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usb1-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  vin-supply = <&reg_vcc5v>;
  enable-active-high;
  gpio = <&pio 2 16 0>;
  status = "okay";
 };

 reg_vcc33_wifi: vcc33-wifi {

  compatible = "regulator-fixed";
  regulator-name = "vcc33-wifi";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
  vin-supply = <&reg_vcc5v>;
 };

 reg_vcc_wifi_io: vcc-wifi-io {

  compatible = "regulator-fixed";
  regulator-name = "vcc-wifi-io";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  regulator-always-on;
  vin-supply = <&reg_vcc33_wifi>;
 };

 wifi_pwrseq: wifi-pwrseq {
  compatible = "mmc-pwrseq-simple";
  clocks = <&rtc 1>;
  clock-names = "osc32k-out";
  reset-gpios = <&pio 6 18 1>;
  post-power-on-delay-ms = <200>;
 };
};

&de {
 status = "okay";
};

&codec {
        allwinner,audio-routing =
                "Line Out", "LINEOUT";
        status = "okay";
};

&ahub_dam_plat {
        status = "okay";
};

&ahub1_plat {
        status = "okay";
};

&ahub1_mach {
        status = "okay";
};

&ehci1 {
 status = "okay";
};


&ehci2 {
 status = "okay";
};

&ehci3 {
 status = "okay";
};

&emac0 {
 pinctrl-names = "default";
 pinctrl-0 = <&ext_rgmii_pins>;
 phy-handle = <&ext_rgmii_phy>;
 status = "okay";
};

&hdmi {
 status = "okay";
};

&hdmi_out {
 hdmi_out_con: endpoint {
  remote-endpoint = <&hdmi_con_in>;
 };
};

&mdio0 {
 ext_rgmii_phy: ethernet-phy@1 {
  compatible = "ethernet-phy-ieee802.3-c22";
  reg = <1>;
 };
};

&mmc0 {
 cd-gpios = <&pio 5 6 1>;
 bus-width = <4>;
 status = "okay";
};

&mmc1 {
 vmmc-supply = <&reg_vcc33_wifi>;
 vqmmc-supply = <&reg_vcc_wifi_io>;
 mmc-pwrseq = <&wifi_pwrseq>;
 bus-width = <4>;
 non-removable;
 mmc-ddr-1_8v;
 status = "okay";
};

&ohci1 {
 status = "okay";
};

&ohci2 {
 status = "okay";
};

&ohci3 {
 status = "okay";
};

&spi0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&spi0_pins>, <&spi0_cs0_pin>;

 flash@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <40000000>;
 };
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_ph_pins>;
 status = "okay";
};

&usbotg {
# 223 "arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero.dtsi"
 dr_mode = "peripheral";
 status = "okay";
};

&usbphy {
 usb1_vbus-supply = <&reg_usb1_vbus>;
 status = "okay";
};
# 9 "arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero2.dts" 2

/ {
 model = "OrangePi Zero2";
 compatible = "xunlong,orangepi-zero2", "allwinner,sun50i-h616";
};

&cpu0 {
 cpu-supply = <&reg_dcdca>;
 status = "okay";
};

&emac0 {
 allwinner,rx-delay-ps = <3100>;
 allwinner,tx-delay-ps = <700>;
 phy-mode = "rgmii";
 phy-supply = <&reg_dcdce>;
};

&gpu {
 mali-supply = <&reg_dcdcc>;
 status = "okay";
};

&hdmi {
 hvcc-supply = <&reg_bldo1>;
};

&mmc0 {
 vmmc-supply = <&reg_dcdce>;
};

&r_rsb {
 status = "okay";

 axp305: pmic@745 {
  compatible = "x-powers,axp305", "x-powers,axp805",
        "x-powers,axp806";
  interrupt-controller;
  #interrupt-cells = <1>;
  reg = <0x745>;

  x-powers,self-working-mode;
  vina-supply = <&reg_vcc5v>;
  vinb-supply = <&reg_vcc5v>;
  vinc-supply = <&reg_vcc5v>;
  vind-supply = <&reg_vcc5v>;
  vine-supply = <&reg_vcc5v>;
  aldoin-supply = <&reg_vcc5v>;
  bldoin-supply = <&reg_vcc5v>;
  cldoin-supply = <&reg_vcc5v>;

  regulators {
   reg_aldo1: aldo1 {
    regulator-always-on;
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-name = "vcc-sys";
   };

   reg_aldo2: aldo2 {
    regulator-always-on;
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-name = "vcc3v3-ext";
   };

   reg_aldo3: aldo3 {
    regulator-always-on;
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-name = "vcc3v3-ext2";
   };

   reg_bldo1: bldo1 {
    regulator-always-on;
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-name = "vcc1v8";
   };

   bldo2 {

   };

   bldo3 {

   };

   bldo4 {

   };

   cldo1 {

   };

   cldo2 {

   };

   cldo3 {

   };

   reg_dcdca: dcdca {
    regulator-always-on;
    regulator-min-microvolt = <810000>;
    regulator-max-microvolt = <1100000>;
    regulator-name = "vdd-cpu";
   };

   reg_dcdcc: dcdcc {
    regulator-always-on;
    regulator-min-microvolt = <810000>;
    regulator-max-microvolt = <990000>;
    regulator-name = "vdd-gpu-sys";
   };

   reg_dcdcd: dcdcd {
    regulator-always-on;
    regulator-min-microvolt = <1500000>;
    regulator-max-microvolt = <1500000>;
    regulator-name = "vdd-dram";
   };

   reg_dcdce: dcdce {
    regulator-always-on;
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-name = "vcc-eth-mmc";
   };

   sw {

   };
  };
 };
};

&pio {
 vcc-pc-supply = <&reg_aldo1>;
 vcc-pf-supply = <&reg_aldo1>;
 vcc-pg-supply = <&reg_bldo1>;
 vcc-ph-supply = <&reg_aldo1>;
 vcc-pi-supply = <&reg_aldo1>;
};
