{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {
    "tags": []
   },
   "source": [
    "# DDS AD9959 ESP32 WiFi control\n",
    "\n",
    "Author: Ivan Herrera Benzaquen\n",
    "\n",
    "Date: 06/07/2020\n",
    "\n",
    "Swinburne University of Technology\n",
    "\n",
    "\n",
    "This document form part of a system to control a AD9959 (eval_board) with Python and/or Labscript using a ESP32 microcontroller via WiFi. \n",
    "\n",
    "The class DDS_ESP32 contains functions to comunicate with the ucontroller (computer and ESP32 must be in the same network). \n",
    "Functions to obtain the code to write into register to get the target state of the DDS, all the registers, but some of the are not parameterisated, are hard coded.  \n",
    "Simplified funtions for: DDS_core settings, waveform settings, modulations and ramps.\n",
    "Funtions to write a list of commands into the ucontroller to be triggered during a sequence.\n",
    "\n",
    "At the end are some examples of using these functions.\n",
    "\n",
    "For full documentation of the DDS go to Analog Devices.\n",
    "https://www.analog.com/en/products/ad9959.html#)\n",
    "\n",
    "Bear in mind that this is a project on development, bugs may appear.\n",
    "\n",
    "### Settings\n",
    "#### Packages importation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import socket\n",
    "import time\n",
    "import numpy as np"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### DDS class "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "class DDS_ESP32():\n",
    "\n",
    "    def __init__(self, IP, port=80, clock=50E6, pll=10):\n",
    "        self.IP= IP                # IP and port of the ESP32\n",
    "        self.port = port \n",
    "        self.clock = clock         # Reference clock of the DDS\n",
    "        self.pll = pll             # PPL multiplier\n",
    "        self.ESP32timeout = 5000   # Timeout time for the comunications with the ucontroller\n",
    "        \n",
    "        global AFP_select\n",
    "        AFP_select = 0b00       \n",
    "    \n",
    "    # Communications functions with the ESP32: \n",
    "    \n",
    "    def transfer_ESP32(self, out):\n",
    "        \"\"\"Transfer the data to the ESP32 via socket\"\"\"\n",
    "        if len(out) > 0:\n",
    "            with socket.socket(socket.AF_INET, socket.SOCK_STREAM) as s:\n",
    "                s.settimeout(1000)\n",
    "                s.connect((str(self.IP),int(self.port)))\n",
    "                s.send(bytes(out,\"utf-8\"))\n",
    "        else:\n",
    "            print(\"empty data input\")\n",
    "        #print(out)\n",
    "            \n",
    "    def initialise(self):\n",
    "        \"\"\"initilise the DDS with the default values stored in the ESP32 non-volatile memory\"\"\"\n",
    "        self.transfer_ESP32(\"i\")\n",
    "        \n",
    "    def check(self):\n",
    "        \"\"\"check if the DDS its online \"\"\"\n",
    "        try:\n",
    "            with socket.socket(socket.AF_INET, socket.SOCK_STREAM) as s:\n",
    "                s.settimeout(self.ESP32timeout)\n",
    "                s.connect((str(self.IP),int(self.port)))\n",
    "                s.send(bytes(\"?\",\"utf-8\"))\n",
    "                msg = s.recv(1024)\n",
    "                msg = msg.decode(\"utf-8\")\n",
    "                if (msg != \"O\"):\n",
    "                    raise socket.error(\"Device not responding correctly\")\n",
    "                if (msg == \"O\"):\n",
    "                    print(\"Device responding correctly\")\n",
    "        except (TimeoutError, socket.timeout, socket.error):\n",
    "            print(\"Device not responding, check WiFi connections\")\n",
    "            time.sleep(0.5)\n",
    "        \n",
    "    def reset(self):\n",
    "        \"\"\"pulse the reset pin of the DDS, this completly reset DDS to default values\"\"\"\n",
    "        self.transfer_ESP32(\"r\") \n",
    "        \n",
    "    def syncronise(self):\n",
    "        \"\"\"re-syncronise communications by pulsing the sync pin\"\"\"\n",
    "        self.transfer_ESP32(\"c\")  \n",
    "\n",
    "    def update(self):\n",
    "        \"\"\"update the register by pulsing the IO_update pin\"\"\"\n",
    "        self.transfer_ESP32(self, \"u\")  \n",
    "        \n",
    "    def direct_spi(self, spi_data):\n",
    "        \"\"\" send data to the ESP32 that will be imediatly transmited to the DDS via SPi\n",
    "            64bit MAX length.\n",
    "        \"\"\"\n",
    "        if type(spi_data) is str and spi_data[1]==\"x\" : # command must be a hexadecimal string\n",
    "            out = \"d{}\\n\".format(spi_data)\n",
    "        else:\n",
    "            out = \"\"\n",
    "        self.transfer_ESP32(out)\n",
    "    \n",
    "    def list_length(self, list_length):\n",
    "        \"\"\"sets the length of the list to go through\"\"\"\n",
    "        if list_length <+ 10000:\n",
    "            out = \"n{}\\n\".format(int(list_length))\n",
    "            self.transfer_ESP32(out)\n",
    "        else:\n",
    "            print(\"list lenght has to be less or equal to 1000\")\n",
    "            \n",
    "    def list_maxtime(self, list_maxtime):\n",
    "        \"\"\"sets the maximun time the ucontroller will be in list mode, in milisenconds\"\"\"\n",
    "        if (type(list_length) == type(120000)) and (list_length > 0) :\n",
    "            out = \"t{}\\n\".format(int(list_maxtime))\n",
    "            self.transfer_ESP32(out)\n",
    "        else:\n",
    "            print(\"max time must be an integer larger than zero\")\n",
    "            \n",
    "    def memory_storage(self, list_spic):     \n",
    "        \"\"\" storing a list of spi commands in to the memory of the ESP332 \"\"\"\n",
    "        if all([type(i) is str for i in list_spic]) and all([i[1]==\"x\" for i in list_spic]) : # all command must be a hexadecimal string\n",
    "            list = [str(i)+\"n\"+j +\"w\" for i,j in enumerate(list_spic)]\n",
    "            list = \"\".join(list)\n",
    "            out = \"m\" + list + \"\\n\"\n",
    "        else:\n",
    "            print(\"input list in the wrong format, each command must be a hexadeciaml string\")\n",
    "            out = \"\"\n",
    "        self.transfer_ESP32(out)\n",
    "        time.sleep(0.05)\n",
    "                    \n",
    "    def list_reset(self):\n",
    "        \"\"\" clear the list and set the variable number or list elements to zero\n",
    "        \"\"\"\n",
    "        self.transfer_ESP32(\"k\")\n",
    "            \n",
    "    def list_mode(self):\n",
    "        \"\"\" sets the ESP32 in list mode, listen to the io_update pin to iterate througth the list.\n",
    "        \"\"\"\n",
    "        self.transfer_ESP32(\"l\")\n",
    "    \n",
    "    # AD9959 register functions\n",
    "    \n",
    "    def CSR_register(self, ch_0=0b0, ch_1=0b0, ch_2=0b0, ch_3=0b0):\n",
    "        \"\"\"Return a number to write into the Channel Select Register (CSR) register.\n",
    "        The CSR determines if channels are enabled or disabled by the status of the four channel enable bits. \n",
    "        All four channels are enabled by their default state. The CSR also determines \n",
    "        which serial mode of operation is selected. In addition, the CSR offers a choice of MSB first\n",
    "        or LSB first format.\"\"\"\n",
    "        \n",
    "        CSR = 0x20<< 8 # Channel Select Register (CSR)—Address 0x00. \n",
    "                       # The ESP32 will be transfer as 0x00, 0x20 its to flag it. \n",
    "\n",
    "        \"\"\"Bits are active immediately after being written. They do not require an I/O update to take effect.\n",
    "        There are four sets of channel registers and profile (channel word) registers, one per channel. This\n",
    "        is not shown in the channel register map or the profile register map. The addresses of all channel\n",
    "        registers and profile registers are the same for each channel. Therefore, the channel enable bits\n",
    "        distinguish the channel registers and profile registers values of each channel. For example,\n",
    "        1001 = only Channel 3 and Channel 0 receive commands from the channel registers and profile\n",
    "        registers.\n",
    "        0010 = only Channel 1 receives commands from the channel registers and profile registers.\n",
    "        \"\"\"\n",
    "        ch_3 = ( ch_3 & 0b1 ) << 7\n",
    "        ch_2 = ( ch_2 & 0b1 ) << 6\n",
    "        ch_1 = ( ch_1 & 0b1 ) << 5 \n",
    "        ch_0 = ( ch_0 & 0b1 ) << 4\n",
    "        Open = 0b0 << 3 # must be 0\n",
    "        # Modes of communications with the DDS, for the momment only the 1st one is possible at the moment.\n",
    "        singlebit_2wire = 0b00 << 1\n",
    "        singlebit_3wire = 0b01 << 1\n",
    "        Serial_2bit = 0b10 << 1\n",
    "        Serial_3bit = 0b11 << 1\n",
    "        # Order of communications with the DDS, the ESP32 is transmiting in default.\n",
    "        MSB = 0b0 # default, most significant bit protocol\n",
    "        LSB = 0b1\n",
    "        \n",
    "        # composition of the command.\n",
    "        out_CSR = CSR | ch_3 | ch_2 | ch_1 | ch_0 | Open |singlebit_2wire | MSB   \n",
    "        return(out_CSR)\n",
    "\n",
    "    def FR1_register(self, PLL_div, Mod_level=0b00):\n",
    "        \"\"\"Return a number to write into the Function Register 1 (FR1) register.\n",
    "        Three bytes are assigned to this register. FR1 is used to control the mode of operation of the chip.\n",
    "        \n",
    "        \"\"\"\n",
    "        \n",
    "        FR1 = 0x01 << 24                     # Function Register 1 (FR1)—Address 0x01\n",
    "        VCO_gain = 0b1 << 23                 # 0 = the low range (system clock below 160 MHz) (default).\n",
    "                                             # 1 = the high range (system clock above 255 MHz).\n",
    "        PLL_div = PLL_div << 18              # If the value is 4 or 20 (decimal) or between 4 and 20, the PLL is enabled and the value sets the\n",
    "                                             # multiplication factor. If the value is outside of 4 and 20 (decimal), the PLL is disabled.\n",
    "        Pump_75uA  = 0b00 << 16              # 00 (default) = the charge pump current is 75 μA\n",
    "        Pump_100uA = 0b01 << 16              # 01 (default) = the charge pump current is 100 μA\n",
    "        Pump_125uA = 0b10 << 16              # 10 (default) = the charge pump current is 125 μA\n",
    "        Pump_150uA = 0b11 << 16              # 11 (default) = the charge pump current is 150 μA\n",
    "        Open1 = 0b0 << 15                    # open\n",
    "        PPC_conf = 0b000  << 12              # The profile pin configuration bits control the configuration of the data and SDIO_x pins for the\n",
    "                                             # different modulation modes. \n",
    "        RU_RD = 0b00 << 10                   # The RU/RD bits control the amplitude ramp-up/ramp-down time of a channel.\n",
    "        Mod_level = (Mod_level & 0b00) << 8  # 00 = 2-level modulation\n",
    "                                             # 01 = 4-level modulation\n",
    "                                             # 10 = 8-level modulation\n",
    "                                             # 11 = 16-level modulation\n",
    "        Ref_clock = 0b0 << 7                 # 0 = the clock input circuitry is enabled for operation (default).\n",
    "                                             # 1 = the clock input circuitry is disabled and is in a low power dissipation state. \n",
    "        Pow_mode = 0b0 << 6                  # 0 = the external power-down mode is in fast recovery power-down mode (default). In this mode,\n",
    "                                             # when the PWR_DWN_CTL input pin is high, the digital logic and the DAC digital logic are \n",
    "                                             # powered down. The DAC bias circuitry, PLL, oscillator, and clock input circuitry are not powered down.\n",
    "                                             # 1 = the external power-down mode is in full power-down mode. In this mode, when the\n",
    "                                             # PWR_DWN_CTL input pin is high, all functions are powered down. This includes the DAC and PLL,\n",
    "                                             # which take a significant amount of time to power up\n",
    "        Sync_clock = 0b0 << 5                # 0 = the SYNC_CLK pin is active (default).\n",
    "                                             # 1 = the SYNC_CLK pin assumes a static Logic 0 state (disabled). In this state, the pin drive logic is\n",
    "                                             # shut down. However, the synchronization circuitry remains active internally to maintain normal\n",
    "                                             # device operation.\n",
    "        DAC_ref = 0b0 << 4                   # 0 = DAC reference is enabled (default).\n",
    "                                             # 1 = DAC reference is powered down  \n",
    "        Open2 = 0b00 << 2                    # open   \n",
    "        Man_hard_sync =  0b0 << 1            # 0 = the manual hardware synchronization feature of multiple devices is inactive (default).\n",
    "                                             # 1 = the manual hardware synchronization feature of multiple devices is active\n",
    "        Man_soft_sync = 0b0                  # 0 = the manual software synchronization feature of multiple devices is inactive (default).\n",
    "                                             # 1 = the manual software synchronization feature of multiple devices is active\n",
    "            \n",
    "        # composition of the command.\n",
    "        out_FR1 = (FR1 | VCO_gain | PLL_div | Pump_150uA | Open1 | PPC_conf | Mod_level | Ref_clock | Pow_mode | Sync_clock \n",
    "                   | DAC_ref | Open2 | Man_hard_sync | Man_soft_sync )\n",
    "        return(out_FR1)\n",
    "\n",
    "    def FR2_register(self):\n",
    "        \"\"\"Return a number to write into the Function Register 2 (FR2) register.\n",
    "        Two bytes are assigned to this register. The FR2 is used to control the various functions, features, and modes of the AD9959\"\"\"\n",
    "        \n",
    "        FR2 = 0x02 << 16                 # Function Register 2 (FR2)—Address 0x02\n",
    "        Autoclear_sweep = 0b0 << 15      # 0 = a new delta word is applied to the input, as in normal operation, but not loaded into the accumulator (default).\n",
    "                                         # 1 = this bit automatically and synchronously clears (loads 0s into) the sweep accumulator for one-\n",
    "                                         # -cycle upon reception of the I/O_UPDATE sequence indicator on all four channels.\n",
    "        Clear_sweep = 0b0 << 14          # 0 = the sweep accumulator functions as normal (default)\n",
    "                                         # 1 = the sweep accumulator memory elements for all four channels are asynchronously cleared\n",
    "        Autoclear_phase = 0b0 << 13      # 0 = a new frequency tuning word is applied to the inputs of the phase accumulator, but not loaded into the accumulator (default).\n",
    "                                         # 1 = this bit automatically and synchronously clears (loads 0s into) the phase accumulator for one\n",
    "                                         # cycle upon receipt of the I/O update sequence indicator on all four channels\n",
    "        Clear_phase = 0b0 << 12          # 0 = the phase accumulator functions as normal (default).\n",
    "                                         # 1 = the phase accumulator memory elements for all four channels are asynchronously cleared.\n",
    "        Open = 0b00 << 8\n",
    "        Auto_sync_enable = 0b0 << 7\n",
    "        Sync_master_enable = 0b0 << 6    \n",
    "        Sync_status = 0b0 << 5\n",
    "        Sync_mask = 0b0 << 4\n",
    "        Open = 0b00 << 2\n",
    "        Clock_off = 0b0\n",
    "\n",
    "        # composition of the command.\n",
    "        out_FR2 = (FR2 | Autoclear_sweep | Clear_sweep | Autoclear_phase | Clear_phase | Open | Auto_sync_enable \n",
    "                   | Sync_master_enable | Sync_status | Sync_mask | Open | Clock_off)\n",
    "        return(out_FR2)\n",
    "\n",
    "    def CFR_register(self, AFP_select=0b00, Sweep_nodwell=0b0, Sweep_enable=0b0, SRR_IOupdate=0b0):\n",
    "        \"\"\"Return a number to write into the Channel Function Register (CFR) register.\n",
    "        Three bytes are assigned to this register, \n",
    "        AFP_select:  Afects mod type of EACH channel.\n",
    "        # 00 modulation disable\n",
    "        # 01 Amplitude modulation\n",
    "        # 10 Frequency modulation\n",
    "        # 11 Phase modulation\n",
    "        Sweep_nodwell:  Afects different setting of EACH channel. \n",
    "        # 0 = the linear sweep no-dwell function is inactive (default)\n",
    "        # 1 = the linear sweep no-dwell function is active. If CFR[15] is active, the linear sweep no-dwell function is activated. \n",
    "            See the Linear Sweep Mode section for details. If CFR[14] is clear, this bit is don’t care.\n",
    "        Sweep_enable:  Afects different setting of EACH channel. \n",
    "        # 0 = the linear sweep capability is inactive (default).\n",
    "        # 1 = the linear sweep capability is enabled. When enabled, the delta frequency tuning word is applied to \n",
    "            the frequency accumulator at the programmed ramp rate.\n",
    "        SRR_IOupdate:  Afects different setting of EACH channel. \n",
    "        # 0 = the linear sweep ramp rate timer is loaded only upon timeout (timer = 1)\n",
    "        # 1= the linear sweep ramp rate timer is loaded upon timeout (timer = 1) or at the time of an I/O_UPDATE.\n",
    "        Setting the Slope of the Linear Sweep\n",
    "        The slope of the linear sweep is set by the intermediate step size\n",
    "        (delta-tuning word) between S0 (memory 0 or actual value) and E0 (memory 1 see CW_register) and the time spent\n",
    "        (sweep ramp rate word) at each step. The resolution of the\n",
    "        delta-tuning word is 32 bits for frequency, 14 bits for phase, and\n",
    "        10 bits for amplitude. The resolution for the delta ramp rate\n",
    "        word is eight bits\n",
    "\n",
    "        \"\"\"\n",
    "        \n",
    "        CFR = 0x03 << 24                          # Channel Function Register (CFR)—Address 0x03\n",
    "        AFP_select = (AFP_select & 0b11) << 22    # Controls what type of modulation is to be performed for that channel. See the Modulation Mode section for details\n",
    "                                                  # 00 modulation disable\n",
    "                                                  # 01 Amplitude modulation\n",
    "                                                  # 10 Frequency modulation\n",
    "                                                  # 11 Phase modulation\n",
    "        Open1 = 0b000000 << 16                    # open\n",
    "        Sweep_nodwell  = Sweep_nodwell << 15      # 0 = the linear sweep no-dwell function is inactive (default)\n",
    "                                                  # 1 = the linear sweep no-dwell function is active. If CFR[15] is active, the linear sweep no-dwell function is-\n",
    "                                                  # -activated. See the Linear Sweep Mode section for details. If CFR[14] is clear, this bit is don’t care.\n",
    "        Sweep_enable = (Sweep_enable & 0b1) << 14 # 0 = the linear sweep capability is inactive (default).\n",
    "                                                  # 1 = the linear sweep capability is enabled. When enabled, the delta frequency tuning word is applied to-\n",
    "                                                  # -the frequency accumulator at the programmed ramp rate.\n",
    "        SRR_IOupdate = SRR_IOupdate << 13         # 0 = the linear sweep ramp rate timer is loaded only upon timeout (timer = 1)\n",
    "                                                  # 1 = the linear sweep ramp rate timer is loaded upon timeout (timer = 1) or at the time of an I/O_UPDATE-\n",
    "                                                  # -input signal.\n",
    "        Open2 = 0b00 << 11                        # open\n",
    "        Open3 = 0b00 << 10                        # must be zero\n",
    "        DACfull_scale = 0b11 << 8                 # 11 = the DAC is at the largest LSB value (default).\n",
    "        Power_Down = 0b0 << 7                     # 0 = the digital core is enabled for operation (default).\n",
    "                                                  # 1 = the digital core is disabled and is in its lowest power dissipation state.\n",
    "        DACPower_Down = 0b0 << 6                  # 0 = the DAC is enabled for operation (default).\n",
    "                                                  # 1 = the DAC is disabled and is in its lowest power dissipation state.\n",
    "        Pipe_delay = 0b0 << 5                     # 0 = matched pipe delay mode is inactive (default).\n",
    "                                                  # 1 = matched pipe delay mode is active.\n",
    "        Autoclear_sweep = 0b0 << 4                # 0 = the current state of the sweep accumulator is not impacted by receipt of an I/O_UPDATE signal default).\n",
    "                                                  # 1 = the sweep accumulator is cleared for one cycle upon receipt of an I/O_UPDATE signal.\n",
    "        Clear_sweep = 0b0 << 3                    # 0 = the sweep accumulator functions as normal (default).\n",
    "                                                  # 1 = the sweep accumulator memory elements are asynchronously cleared.\n",
    "        Autoclear_phase = 0b0 << 2                # 0 = the current state of the phase accumulator is not impacted by receipt of an I/O_UPDATE signal (default).\n",
    "                                                  # 1 = the phase accumulator is cleared for one cycle upon receipt of an I/O_UPDATE signal.\n",
    "        Clear_phase = 0b0 << 1                    # 0 = the phase accumulator functions as normal (default).\n",
    "                                                  # 1 = the phase accumulator memory elements are asynchronously cleared.\n",
    "        Sin_wave = 0b0                            # 0 = the angle-to-amplitude conversion logic employs a cosine function (default).\n",
    "                                                  # 1 = the angle-to-amplitude conversion logic employs a sine function.\n",
    "\n",
    "        # composition of the command.\n",
    "        out_CFR = ( CFR | AFP_select | Open1 | Sweep_nodwell | Sweep_enable | SRR_IOupdate | Open2 | Open3 | DACfull_scale | Power_Down | DACPower_Down \n",
    "                   | Pipe_delay | Autoclear_sweep | Clear_sweep | Autoclear_phase | Clear_phase | Sin_wave )\n",
    "        return(out_CFR)\n",
    "\n",
    "\n",
    "    def CFTW_register(self, frequency):\n",
    "        \"\"\"Return a number to write into the Channel Frequency Tuning Word (CFTW0) register.\n",
    "        Four bytes are assigned to this register, the frequency word its calculated in function of\n",
    "        the core clock frequency, reciprocal, PLL multiplier times input clock frequency.\n",
    "        frequency: frequency in Hz, max=clock x PLL, min = (clock x PLL)/ (2^32)\n",
    "        \"\"\"\n",
    "\n",
    "        CFTW = 0x04 << 32                                   # Channel Frequency Tuning Word 0 (CFTW0)—Address 0x04\n",
    "        core_clock = self.pll*self.clock\n",
    "        CFTW_value = (0xFFFFFFFF+1)*frequency/(core_clock)  # calculation of the reciprocal frequency\n",
    "        CFTW_value = int(CFTW_value) & 0xFFFFFFFF           # the input frequency must be a 32 bit word\n",
    "\n",
    "        # composition of the command.\n",
    "        out_CFRW = CFTW | CFTW_value\n",
    "        return(out_CFRW)\n",
    "    \n",
    "    def CPOW_register(self, phase):\n",
    "        \"\"\"Return a number to write into the Channel Phase Offset Word (CFTW0) register.\n",
    "        Two bytes are assigned to this register.\n",
    "        phase: phase in degree, max=360, min = (360)/ (2^14)\n",
    "        \"\"\"\n",
    "\n",
    "        CPOW = 0x05 << 16                        # Channel Phase Tuning Word 0 (CPOW0)—Address 0x05\n",
    "        Open = 0b00 << 14                        # open\n",
    "        CPOW_value = (0x3FFF+1)*phase/(360)      # calculation of the reciprocal phase\n",
    "        CPOW_value = int(CPOW_value) & 0x3FFF    # phase offset word for each channel\n",
    "\n",
    "        # composition of the command.\n",
    "        out_CPOW = CPOW | Open | CPOW_value\n",
    "        return(out_CPOW)\n",
    "\n",
    "    def ACR_register(self, Mul_enable=0b1, amplitude=0):\n",
    "        \"\"\"Return a number to write into the Amplitude Control Register (ACR) register.\n",
    "        Three bytes are assigned to this register.\n",
    "        amplitude: amplitude of the output wave, max 1023, 10bit word\n",
    "        \"\"\"\n",
    "\n",
    "        ACR = 0x06 << 24                          # Amplitude Control Register (ACR)—Address0x06\n",
    "        ARR = 0x00 << 15                          # Amplitude ramp rate value.\n",
    "        Rstep_size = 0b00 << 14                   # Amplitude increment/decrement step size.\n",
    "        Open = 0b0 << 13                          # Open\n",
    "        Mul_enable = int(Mul_enable) << 12        # 0 = amplitude multiplier is disabled. The clocks to this scaling function (auto RU/RD) are stoppe\n",
    "                                                  # for power saving, and the data from the DDS core is routed around the multipliers (default)\n",
    "        Ramp_enable = 0b0 << 11                   # This bit is valid only when ACR[12] is active high.\n",
    "                                                  # 0 = when ACR[12] is active, Logic 0 on ACR[11] enables the manual RU/RD operation. See the\n",
    "                                                  # Output Amplitude Control Mode section for details (default).\n",
    "                                                  # 1 = if ACR[12] is active, a Logic 1 on ACR[11] enables the auto RU/RD operation. \n",
    "        ARR_atIOupdate = 0b0 << 10                # 0 = the amplitude ramp rate timer is loaded only upon timeout (timer = 1) and is not loaded due\n",
    "                                                  # to an I/O_UPDATE input signal (default).\n",
    "                                                  # 1 = the amplitude ramp rate timer is loaded upon timeout (timer = 1) or at the time of an\n",
    "                                                  # I/O_UPDATE input signal.\n",
    "        amplitude = int(amplitude) & 0x3FF \n",
    "\n",
    "        # composition of the command.\n",
    "        out_ACR = ACR | ARR | Rstep_size | Open | Mul_enable | Ramp_enable | ARR_atIOupdate | amplitude  \n",
    "        return(out_ACR)\n",
    "\n",
    "    \n",
    "    def LSRR_register(self, FallingRR, RisingRR):\n",
    "        \"\"\"Return a number to write into the Linear Sweep Ramp Rate (LSRR) register.\n",
    "        Sets the rate of the slope, falling or rising side.\n",
    "        FallingRR: the step size in time of the falling linear sweep in seconds. (max:2.048E-6 s min:8.0E-9 s)\n",
    "        RisingRR: the step size in time of the rising linear sweep in seconds. (max:2.048E-6 s min:8.0E-9 s)\n",
    "        Two bytes are assigned to this register.\n",
    "        \"\"\"\n",
    "\n",
    "        LSRR = 0x07 << 16                                  # LinearSweep Ramp rate (LSRR)—Address 0x07\n",
    "        SYNC_CLK = self.pll*self.clock/4                   # calculation of the Sync clock\n",
    "        if(FallingRR > 0xFF/SYNC_CLK): \n",
    "            print(\"max time interval 2.048 microseconds\")\n",
    "            FallingRR = 0xFF/SYNC_CLK\n",
    "        if(FallingRR < 1/SYNC_CLK): \n",
    "            print(\"min time interval 8.0 nanoseconds\")\n",
    "            FallingRR = 1/SYNC_CLK\n",
    "        FRR = FallingRR*SYNC_CLK                           # calculation of the delta time of the falling linear sweep\n",
    "        FRR = (int(FRR) << 8)                              # delta time of the falling linear sweep for each channel\n",
    "        if(RisingRR > 0xFF/SYNC_CLK): \n",
    "            print(\"max time interval 2.048 microseconds\")\n",
    "            RisingRR = 0xFF/SYNC_CLK\n",
    "        if(RisingRR < 1/SYNC_CLK): \n",
    "            print(\"min time interval 8.0 nanoseconds\")\n",
    "            RisingRR = SYNC_CLK\n",
    "        RRR = RisingRR*SYNC_CLK                            # calculation of the delta time of the rising linear sweepe\n",
    "        RRR = int(RRR)                                     # delta time of the rising linear sweep for each channel\n",
    "\n",
    "        # composition of the command.\n",
    "        out_LSRR = LSRR | FRR | RRR\n",
    "        return(out_LSRR)\n",
    "    \n",
    "    def RDW_register(self, RisingDelta):\n",
    "        \"\"\"Return a number to write into the LSR Rising Delta Word (RDW) register.\n",
    "        Sets the step of the raising slope\n",
    "        RaisingDelta: the step size during the raising linear sweep. Units depends of modulation type selected (AFP_select)\n",
    "        Four bytes are assigned to this register.\n",
    "        RisindDelta:\n",
    "        AFP_select = 0b01: frequency in Hz, max=clock x PLL, min = (clock x PLL)/ (2^32)\n",
    "        AFP_select = 0b10: amplitude:  max 1023, 10bit word\n",
    "        AFP_select = 0b11: phase: phase in degree, max=360, min = (360)/ (2^14)\n",
    "        \"\"\"\n",
    "        global AFP_select\n",
    "\n",
    "        RDW = 0x08 << 32                                 # Rising Delta Word (RDW)—Address 0x08\n",
    "        core_clock = self.pll*self.clock                 # calculation of the core clock\n",
    "        if(AFP_select == 0b00):                          # no modulation selected\n",
    "            print(\"no modulation selected \")\n",
    "            RDW_value = 0\n",
    "        if(AFP_select == 0b01):                          # amplitude modulation selected\n",
    "            if(RisingDelta > 0x3FF): \n",
    "                print(\"amplitud modulation selected, max 1024\")\n",
    "                RisingDelta = 0x3FF\n",
    "            RDW_value= (int(RisingDelta) & 0x3FF ) << 22\n",
    "        if(AFP_select == 0b10):                          # frequency modulation selected\n",
    "            if(RisingDelta > core_clock): \n",
    "                print(\"frequency modulation selected, max %s MHz\"%(core_clock)*1E-6)\n",
    "                RisingDelta = core_clock\n",
    "            RDW_value = (0xFFFFFFFF+1)*RisingDelta/(core_clock) # calculation of the delta frequency word for the rising linear sweep\n",
    "            RDW_value = int(RDW_value) & 0xFFFFFFFF\n",
    "        if(AFP_select == 0b11):                          # phase modulation selected\n",
    "            RDW_value = (0x3FFF+1)*RisingDelta/(360)     # calculation of the reciprocal phase\n",
    "            RDW_value = (int(RDW_value) & 0x3FFF) << 18  # phase offset word for each channel\n",
    "        # composition of the command.\n",
    "        out_RDW = RDW | RDW_value\n",
    "\n",
    "        return(out_RDW)\n",
    "    \n",
    "    def FDW_register(self, FallingDelta):\n",
    "        \"\"\"Return a number to write into the LSR Rising Delta Word (FDW) register.\n",
    "        Sets the step of the falling slope\n",
    "        FallingDelta: the step size during the falling linear sweep. Units depends of modulation type selected (AFP_select)\n",
    "        Four bytes are assigned to this register.\n",
    "        FallingDelta:\n",
    "        AFP_select = 0b01: frequency in Hz, max=clock x PLL, min = (clock x PLL)/ (2^32)\n",
    "        AFP_select = 0b10: amplitude:  max 1023, 10bit word\n",
    "        AFP_select = 0b11: phase: phase in degree, max=360, min = (360)/ (2^14)\n",
    "        \"\"\"\n",
    "        global AFP_select\n",
    "\n",
    "        FDW = 0x09 << 32                                 # Rising Delta Word (RDW)—Address 0x08\n",
    "        core_clock = self.pll*self.clock                 # calculation of the core clock\n",
    "        if(AFP_select == 0b00):                          # no modulation selected\n",
    "            print(\"no modulation selected \")\n",
    "            FDW_value = 0\n",
    "        if(AFP_select == 0b01):                          # amplitude modulation selected\n",
    "            if(FallingDelta > 0x3FF): \n",
    "                print(\"amplitud modulation selected, max 1024\")\n",
    "                FallingDelta = 0x3FF \n",
    "            FDW_value= (int(FallingDelta) & 0x3FF ) << 22\n",
    "        if(AFP_select == 0b10):                          # frequency modulation selected\n",
    "            if(FallingDelta > core_clock): \n",
    "                print(\"frequency modulation selected, max %s MHz\"%(core_clock)*1E-6)\n",
    "                FallingDelta = core_clock\n",
    "            FDW_value =  (0xFFFFFFFF+1)*FallingDelta/(core_clock) # calculation of the delta frequency word for the rising linear sweep\n",
    "            FDW_value = int(FDW_value) & 0xFFFFFFFF          \n",
    "        if(AFP_select == 0b11):                           # phase modulation selected\n",
    "            FDW_value = (0x3FFF+1)*FallingDelta/(360)     # calculation of the reciprocal phase\n",
    "            FDW_value = (int(FDW_value) & 0x3FFF)  << 18  # phase offset word for each channel\n",
    "   \n",
    "        # composition of the command.\n",
    "        out_FDW = FDW | FDW_value\n",
    "        return(out_FDW)\n",
    "    \n",
    "    def CW_register(self, N_mem, word):\n",
    "        \"\"\"Return a number to write into the Channel word (CW) register. This sets a word in the memory of a selected channel\n",
    "        for diferent types of modulations or linear sweeps. 15 memory slots for each channel.\n",
    "        Four bytes are assigned to this register.\n",
    "        N_mem: memory slot between 1 and 15\n",
    "        word:\n",
    "        AFP_select = 0b01: frequency in Hz, max=clock x PLL, min = (clock x PLL)/ (2^32)\n",
    "        AFP_select = 0b10: amplitude,  max 1023, 10bit word\n",
    "        AFP_select = 0b11: phase phase in degree, max=360, min = (360)/ (2^14)\n",
    "        \"\"\"\n",
    "        global AFP_select\n",
    "        \n",
    "        if N_mem > 15 or N_mem < 1:                      # memory slot between 1 and 15\n",
    "            print(\"select a memory slot between 1 and 15\")\n",
    "            N_mem = 0\n",
    "        CW_N = (N_mem + 0x09)                        \n",
    "        CW_N = CW_N << 32                                # memory slot selection\n",
    "        core_clock = self.pll*self.clock                 # calculation of the core clock\n",
    "        if(AFP_select == 0b00):                          # no modulation selected\n",
    "            print(\"no modulation selected \")\n",
    "            CW_value = 0\n",
    "        if(AFP_select == 0b01):                          # amplitude modulation selected\n",
    "            if(word > 0x3FF): \n",
    "                print(\"amplitud modulation selected, max 1024\")\n",
    "                word = 0x3FF\n",
    "            CW_value= int(word) & 0x3FF\n",
    "            CW_value = CW_value << 22\n",
    "        if(AFP_select == 0b10):                          # frequency modulation selected\n",
    "            if(word > core_clock): \n",
    "                print(\"frequency modulation selected, max %s MHz\"%(core_clock)*1E-6)\n",
    "                word = core_clock\n",
    "            CW_value =  (0xFFFFFFFF+1)*word/(core_clock) # calculation of the delta frequency word for the rising linear sweep\n",
    "            CW_value = int(CW_value) & 0xFFFFFFFF\n",
    "        if(AFP_select == 0b11):                          # phase modulation selected\n",
    "            CW_value = (0x3FFF+1)*word/(360)             # calculation of the reciprocal phase\n",
    "            CW_value = int(CW_value) & 0x3FFF            # phase offset word for each channel\n",
    "            CW_value = CW_value << 18\n",
    "        # composition of the command.\n",
    "        out_CW = CW_N | CW_value\n",
    "        return(out_CW)\n",
    "    \n",
    "    # Initialisation function\n",
    "\n",
    "    def initialise_viaSPI(self,PLL_div=20, AFP_select=0b00, Mod_level=0b00, send=False):\n",
    "        \"\"\"Generate the spi code for write the registers to initialise the DDS with decided propierties\n",
    "        PLL_div: sets the multiplier of the clock.\n",
    "        AFP_select: 2bits selects the type of modulation # 00 modulation disable\n",
    "                                                         # 01 Amplitude modulation\n",
    "                                                         # 10 Frequency modulation\n",
    "                                                         # 11 Phase modulation\n",
    "        Mod_level: 2bits selects the level of modulation # 00 = 2-level modulation\n",
    "                                                         # 01 = 4-level modulation\n",
    "                                                         # 10 = 8-level modulation\n",
    "                                                         # 11 = 16-level modulation\n",
    "        send: if true send directly the command to the ESP32 and will be executed directly\n",
    "              if not true is not sending .\n",
    "        \"\"\"\n",
    "        # composition of the command.\n",
    "        CSR_spi = self.CSR_register(1, 1, 1, 1) \n",
    "        FR1_spi = self.FR1_register(PLL_div) \n",
    "        FR2_spi = self.FR2_register() \n",
    "        CFR_spi = self.CFR_register(AFP_select)\n",
    "        out = [CSR_spi ,FR1_spi ,FR2_spi ,CFR_spi ]\n",
    "        if send: \n",
    "            for i in out: self.direct_spi(hex(i))\n",
    "        return(out)\n",
    "    \n",
    "    # Waveform channel setting functions \n",
    "\n",
    "    def set_frequency(self, ch, freq, send=False):\n",
    "        \"\"\"Generate the spi code for write into the register and change the frequency of a channel\n",
    "        ch: channel to be changed\n",
    "        freq:  frequency in Hz, max=clock x PLL, min = (clock x PLL)/ (2^32)\n",
    "        send: if true send directly the command to the ESP32 and will be executed directly\n",
    "              if not true is not sending. \n",
    "        \"\"\"\n",
    "        \n",
    "        CSR_spi = self.CSR_register((ch==0b00) & 1, (ch==0b01) & 1, (ch==0b10) & 1,(ch==0b11) & 1) << 40\n",
    "        CFTW_spi = self.CFTW_register(freq)\n",
    "        \n",
    "        # composition of the command.\n",
    "        set_freq = CSR_spi | CFTW_spi \n",
    "        if send: self.direct_spi(hex(set_freq))\n",
    "        return(set_freq)\n",
    "\n",
    "    def set_amplitude(self, ch, amp, send=False):\n",
    "        \"\"\"Generate the spi code for write into the register and change the amplitude of a channel\n",
    "        ch: channel to be changed\n",
    "        amp: amplitude,  max 1023, 10bit word\n",
    "        send: if true send directly the command to the ESP32 nd will be executed directly\n",
    "              if not true is not sending. \n",
    "        \"\"\"\n",
    "        \n",
    "        CSR_spi = self.CSR_register((ch==0b00) & 1, (ch==0b01) & 1, (ch==0b10) & 1,(ch==0b11) & 1) << 32\n",
    "        if amp > 1023: print(\"max amplitude 1023, clamped\")\n",
    "        ACR_spi = self.ACR_register(Mul_enable=0b1, amplitude=amp)\n",
    "        \n",
    "        # composition of the command.\n",
    "        set_amp = CSR_spi | ACR_spi\n",
    "        if send: self.direct_spi(hex(set_amp))\n",
    "        return(set_amp)\n",
    "    \n",
    "    def set_phase(self, ch, phase, send=False):\n",
    "        \"\"\"Generate the spi code for write into the register and change the phase of a channel\n",
    "        ch: channel to be changed\n",
    "        phase: phase in degree, max=360, min = (360)/ (2^14)\n",
    "        send: if true send directly the command to the ESP32 nd will be executed directly\n",
    "              if not true is not sending. \n",
    "        \"\"\"\n",
    "        \n",
    "        CSR_spi = self.CSR_register((ch==0b00) & 1, (ch==0b01) & 1, (ch==0b10) & 1,(ch==0b11) & 1) << 24\n",
    "        if phase > 360: print(\"max phase 360, clamped\")\n",
    "        CPOW_spi = self.CPOW_register(phase)\n",
    "        \n",
    "        # composition of the command.\n",
    "        set_phase = CSR_spi | CPOW_spi\n",
    "        if send: self.direct_spi(hex(set_phase))\n",
    "        return(set_phase)\n",
    "    \n",
    "    # Modulation and ramps functions\n",
    "    \n",
    "    def set_2mod_frequency(self, ch, freq_2nd, send=False):\n",
    "        \"\"\"Generate the spi code for write into the registers to set a channel into a 2-level frequency modulation\n",
    "        and set the 2nd frequency level, the 1st one is the starting frequency.\n",
    "        Change between levels is made via profile pins. (ch0->P0, ch1->P1, ch2->P2, ch3->P3)\n",
    "        The 2-level modulation is default mode.\n",
    "        ch: channel to be changed\n",
    "        freq_2nd: 2nd  frequency in Hz, max=clock x PLL, min = (clock x PLL)/ (2^32)\n",
    "        send: if true send directly the command to the ESP32 and will be executed directly\n",
    "              if not true is not sending. \n",
    "        \"\"\"\n",
    "        global AFP_select\n",
    "        # channel selectio.n\n",
    "        CSR_spi = self.CSR_register((ch==0b00) & 1, (ch==0b01) & 1, (ch==0b10) & 1,(ch==0b11) & 1)\n",
    "        # select frequency modulation.\n",
    "        AFP_select = 0b10\n",
    "        CFR_spi = self.CFR_register(AFP_select=AFP_select, Sweep_nodwell=0b0, Sweep_enable=0b0, SRR_IOupdate=0b0)\n",
    "        # save the 2nd value of frequency into the memory register number 1\n",
    "        CW_spi = self.CW_register(1, freq_2nd)\n",
    "       \n",
    "        # composition of the command.\n",
    "        out = [CSR_spi, CFR_spi, CW_spi]\n",
    "       \n",
    "        if send: \n",
    "            for i in out: self.direct_spi(hex(i))     \n",
    "        return(out)\n",
    "    \n",
    "    def set_2mod_amplitude(self, ch, amp_2nd, send=False):\n",
    "        \"\"\"Generate the spi code for write into the registers to set a channel into a 2-level amplitude modulation\n",
    "        and set the 2nd amplitude level, the 1st one is the starting amplitude.\n",
    "        Change between levels is made via profile pins. (ch0->P0, ch1->P1, ch2->P2, ch3->P3)\n",
    "        The 2-level modulation is default mode.\n",
    "        ch: channel to be changed\n",
    "        amp_2nd: 2nd amplitude,  max 1023, 10bit word\n",
    "        send: if true send directly the command to the ESP32 and will be executed directly\n",
    "              if not true is not sending. \n",
    "        \"\"\"\n",
    "        global AFP_select\n",
    "        # channel selection\n",
    "        CSR_spi = self.CSR_register((ch==0b00) & 1, (ch==0b01) & 1, (ch==0b10) & 1,(ch==0b11) & 1)\n",
    "        # select frequency modulation.\n",
    "        AFP_select = 0b01\n",
    "        CFR_spi = self.CFR_register(AFP_select=AFP_select, Sweep_nodwell=0b0, Sweep_enable=0b0, SRR_IOupdate=0b0)\n",
    "        # save the 2nd value of frequency into the memory register number 1\n",
    "        CW_spi = self.CW_register(1, amp_2nd)\n",
    "\n",
    "        # composition of the command.\n",
    "        out = [CSR_spi, CFR_spi, CW_spi]\n",
    "       \n",
    "        if send: \n",
    "            for i in out: self.direct_spi(hex(i))     \n",
    "        return(out)\n",
    "    \n",
    "    def set_2mod_phase(self, ch, phase_2nd, send=False):\n",
    "        \"\"\"Generate the spi code for write into the registers to set a channel into a 2-level phase modulation\n",
    "        and set the 2nd phase level, the 1st one is the starting phase.\n",
    "        Change between levels is made via profile pins. (ch0->P0, ch1->P1, ch2->P2, ch3->P3)\n",
    "        The 2-level modulation is default mode.\n",
    "        ch: channel to be changed\n",
    "        phase_2nd: 2nd phase in degree, max=360, min = (360)/ (2^14)\n",
    "        send: if true send directly the command to the ESP32 and will be executed directly\n",
    "              if not true is not sending. \n",
    "        \"\"\"\n",
    "        global AFP_select\n",
    "        # channel selectio.n\n",
    "        CSR_spi = self.CSR_register((ch==0b00) & 1, (ch==0b01) & 1, (ch==0b10) & 1,(ch==0b11) & 1)\n",
    "        # select frequency modulation.\n",
    "        AFP_select = 0b11\n",
    "        CFR_spi = self.CFR_register(AFP_select=AFP_select, Sweep_nodwell=0b0, Sweep_enable=0b0, SRR_IOupdate=0b0)\n",
    "        # save the 2nd value of frequency into the memory register number 1\n",
    "        CW_spi = self.CW_register(1, phase_2nd)\n",
    "\n",
    "        # composition of the command.\n",
    "        out = [CSR_spi, CFR_spi, CW_spi]\n",
    "       \n",
    "        if send: \n",
    "            for i in out: self.direct_spi(hex(i))     \n",
    "        return(out)\n",
    "\n",
    "    def ramp_frequency(self, ch, r_time, f_init, f_final, send=False):\n",
    "        \"\"\"\"\n",
    "        Setting the Slope of the Linear Sweep\n",
    "        The slope of the linear sweep is set by the intermediate step size\n",
    "        (delta-tuning word) between S0 (memory 0 or actual value) and E0 (memory 1 see CW_register) and the time spent\n",
    "        (sweep ramp rate word) at each step.\n",
    "        ch: channel to be changed\n",
    "        r_time: ramp time in sec (max time step: 2.048 \\u03BCs,  min time step: 8 ns )\n",
    "        f_init: start of the ramp, frequency in Hz, max=clock x PLL, min = (clock x PLL)/ (2^32)\n",
    "        f_final: end of the ramp, frequency in Hz, max=clock x PLL, min = (clock x PLL)/ (2^32)\n",
    "        send: if true send directly the command to the ESP32 and will be executed directly\n",
    "              if not true is not sending. \n",
    "        \"\"\"\n",
    "        \n",
    "        global AFP_select    \n",
    "        t_RR_max = 2.048E-6\n",
    "        t_RR_min = 8E-9\n",
    "        core_clock = self.pll*self.clock\n",
    "        delta_f_min = core_clock/(2**32)\n",
    "        n_points_tmin = int(r_time/t_RR_min)\n",
    "        n_points_fmin = int(abs(f_final-f_init)/delta_f_min)\n",
    "        \n",
    "        try:\n",
    "            if  f_init > f_final:\n",
    "                print(\"initial value has to be larger than the second\")\n",
    "                raise ValueError\n",
    "            if  f_init > core_clock or f_final > core_clock:\n",
    "                print(\"Max freq value %s\"%core_clock)\n",
    "                raise ValueError\n",
    "            if  abs(f_final-f_init) < delta_f_min:\n",
    "                print(\"Ramp too short, min step: \",delta_f_min, \" Hz\" )\n",
    "                raise ValueError\n",
    "            if (r_time)/n_points_fmin > t_RR_max:\n",
    "                print(\"Ramp time too long, max time step: 2.048 \\u03BCs and the max n of steps is: \", int(n_points_fmin) )\n",
    "                raise ValueError\n",
    "            if  r_time < t_RR_min:\n",
    "                print(\"Ramp time too short, min time step: 8 ns\" )\n",
    "                raise ValueError     \n",
    "\n",
    "            else:    \n",
    "                if abs(f_final-f_init)/n_points_tmin < delta_f_min and (r_time)/n_points_fmin > t_RR_min:\n",
    "                    delta_f = delta_f_min\n",
    "                    t_RR = r_time/n_points_fmin\n",
    "                    n_points = n_points_fmin\n",
    "                if (r_time)/n_points_fmin < t_RR_min and abs(f_final-f_init)/n_points_tmin > delta_f_min:\n",
    "                    delta_f = abs(f_final-f_init)/n_points_tmin\n",
    "                    t_RR= t_RR_min\n",
    "                    n_points = n_points_tmin\n",
    "\n",
    "                print(\"ramp time rate: \",t_RR, \"  ramp value rate: \", delta_f)\n",
    "                print(\"number of points: \",n_points, \"  total time: \",n_points*t_RR, \"  total change: \",n_points*delta_f )\n",
    "                \n",
    "                # select frequency modulation.\n",
    "                AFP_select = 0b10\n",
    "                #channel selection\n",
    "                CSR_spi = self.CSR_register((ch==0b00) & 1, (ch==0b01) & 1, (ch==0b10) & 1,(ch==0b11) & 1)\n",
    "                # set the delta time and delta freq for the ramp\n",
    "                LSRR_spi = self.LSRR_register(t_RR, t_RR)\n",
    "                FDW_spi = self.FDW_register(delta_f)\n",
    "                RDW_spi = self.RDW_register(delta_f)\n",
    "                # set frequency modulation.\n",
    "                CFR_spi = self.CFR_register(AFP_select=AFP_select, Sweep_nodwell=0b0, Sweep_enable=0b1, SRR_IOupdate=0b0)\n",
    "                #set 1st value of frequency into the memory register number 0\n",
    "                CFTW_spi = self.CFTW_register(frequency=f_init)\n",
    "                # save the 2nd value of frequency into the memory register number 1\n",
    "                CW_spi = self.CW_register(1, f_final)\n",
    "\n",
    "\n",
    "            # composition of the command.\n",
    "            out = [CSR_spi, LSRR_spi, FDW_spi, RDW_spi, CFR_spi, CFTW_spi,  CW_spi]\n",
    "\n",
    "        except ValueError:\n",
    "            out = []\n",
    "            raise\n",
    "            \n",
    "        if send: \n",
    "            for i in out: self.direct_spi(hex(i))     \n",
    "        return(out)\n",
    "    \n",
    "    def ramp_amplitude(self, ch, r_time, a_init, a_final, send=False):\n",
    "        \"\"\"\"\n",
    "        Setting the Slope of the Linear Sweep\n",
    "        The slope of the linear sweep is set by the intermediate step size\n",
    "        (delta-tuning word) between S0 (memory 0 or actual value) and E0 (memory 1 see CW_register) and the time spent\n",
    "        (sweep ramp rate word) at each step.\n",
    "        ch: channel to be changed\n",
    "        r_time: ramp time in sec (max time step: 2.048 \\u03BCs,  min time step: 8 ns )\n",
    "        a_init: start of the ramp, amplitude,  max 1023, 10bit word\n",
    "        a_final: end of the ramp, amplitude,  max 1023, 10bit word\n",
    "        send: if true send directly the command to the ESP32 and will be executed directly\n",
    "              if not true is not sending. \n",
    "        \"\"\"\n",
    "        \n",
    "        global AFP_select    \n",
    "        t_RR_max = 2.048E-6\n",
    "        t_RR_min = 8E-9\n",
    "        core_clock = self.pll*self.clock\n",
    "        delta_a_min = 1\n",
    "        n_points_tmin = int(r_time/t_RR_min)\n",
    "        n_points_amin = int(abs(a_final-a_init)/delta_a_min)\n",
    "        \n",
    "        try:\n",
    "            if  a_init > a_final:\n",
    "                print(\"initial value has to be larger than the second\")\n",
    "                raise ValueError\n",
    "            if  a_init > core_clock or a_final > core_clock:\n",
    "                print(\"Max amplitude value 1023\" )\n",
    "                raise ValueError\n",
    "            if  abs(a_final-a_init) < delta_a_min:\n",
    "                print(\"Ramp too short, min step: \",delta_a_min, \"\" )\n",
    "                raise ValueError\n",
    "            if (r_time)/n_points_amin > t_RR_max:\n",
    "                print(\"Ramp time too long, max time step: 2.048 \\u03BCs and the max n of steps is: \", int(n_points_amin) )\n",
    "                raise ValueError\n",
    "            if  r_time < t_RR_min:\n",
    "                print(\"Ramp time too short, min time step: 8 ns\" )\n",
    "                raise ValueError     \n",
    "\n",
    "            else:    \n",
    "                if abs(a_final-a_init)/n_points_tmin < delta_a_min and (r_time)/n_points_amin > t_RR_min:\n",
    "                    delta_a = delta_a_min\n",
    "                    t_RR = r_time/n_points_amin\n",
    "                    n_points = n_points_amin\n",
    "                if (r_time)/n_points_amin < t_RR_min and abs(a_final-a_init)/n_points_tmin > delta_a_min:\n",
    "                    delta_a = abs(a_final-a_init)/n_points_tmin\n",
    "                    t_RR= t_RR_min\n",
    "                    n_points = n_points_tmin\n",
    "\n",
    "                print(\"ramp time rate: \",t_RR, \"  ramp value rate: \", delta_a)\n",
    "                print(\"number of points: \",n_points, \"  total time: \",n_points*t_RR, \"  total change: \",n_points*delta_a)\n",
    "                \n",
    "                # select amplitude modulation.\n",
    "                AFP_select = 0b01\n",
    "                #channel selection\n",
    "                CSR_spi = self.CSR_register((ch==0b00) & 1, (ch==0b01) & 1, (ch==0b10) & 1,(ch==0b11) & 1)\n",
    "                # set the delta time and delta amplitude for the ramp\n",
    "                LSRR_spi = self.LSRR_register(t_RR, t_RR)\n",
    "                FDW_spi = self.FDW_register(delta_a)\n",
    "                RDW_spi = self.RDW_register(delta_a)\n",
    "                # set amplitude modulation.\n",
    "                CFR_spi = self.CFR_register(AFP_select=AFP_select, Sweep_nodwell=0b0, Sweep_enable=0b1, SRR_IOupdate=0b0)\n",
    "                #set 1st value of amplitude into the memory register number 0\n",
    "                ACR_spi = self.ACR_register(Mul_enable=0b0, amplitude=a_init)\n",
    "                # save the 2nd value of amplitude into the memory register number 1\n",
    "                CW_spi = self.CW_register(1, a_final)\n",
    "\n",
    "            # composition of the command.\n",
    "            out = [CSR_spi, LSRR_spi, RDW_spi, FDW_spi, CFR_spi, ACR_spi, CW_spi]\n",
    "\n",
    "        except ValueError:\n",
    "            out = []\n",
    "            raise\n",
    "            \n",
    "        if send: \n",
    "            for i in out: self.direct_spi(hex(i))     \n",
    "        return(out)\n",
    "    \n",
    "    def ramp_phase(self, ch, r_time, p_init, p_final, send=False):\n",
    "        \"\"\"\"\n",
    "        Setting the Slope of the Linear Sweep\n",
    "        The slope of the linear sweep is set by the intermediate step size\n",
    "        (delta-tuning word) between S0 (memory 0 or actual value) and E0 (memory 1 see CW_register) and the time spent\n",
    "        (sweep ramp rate word) at each step.\n",
    "       \n",
    "        ch: channel to be changed\n",
    "        r_time: ramp time in sec (max time step: 2.048 \\u03BCs,  min time step: 8 ns )\n",
    "        p_init: start of the ramp, phase in degree, max=360, min = (360)/ (2^14)\n",
    "        p_final: end of the ramp,  phase in degree, max=360, min = (360)/ (2^14)\n",
    "        send: if true send directly the command to the ESP32 and will be executed directly\n",
    "              if not true is not sending. \n",
    "        \"\"\"\n",
    "        \n",
    "        global AFP_select    \n",
    "        t_RR_max = 2.048E-6\n",
    "        t_RR_min = 8E-9\n",
    "        core_clock = self.pll*self.clock\n",
    "        delta_p_min = (360)/ (2**14)\n",
    "        n_points_tmin = int(r_time/t_RR_min)\n",
    "        n_points_pmin = int(abs(p_final-p_init)/delta_p_min)\n",
    "        \n",
    "        try:\n",
    "            if  p_init > p_final:\n",
    "                print(\"initial value has to be larger than the second\")\n",
    "                raise ValueError\n",
    "            if  p_init > 360 or p_final > 360:\n",
    "                print(\"Max phase value 360 degree\" )\n",
    "                raise ValueError\n",
    "            if  abs(p_final-p_init) < delta_p_min:\n",
    "                print(\"Ramp too short, min step: \",delta_p_min, \" degree\" )\n",
    "                raise ValueError\n",
    "            if (r_time)/n_points_pmin > t_RR_max:\n",
    "                print(\"Ramp time too long, max time step: 2.048 \\u03BCs and the max n of steps is: \", int(n_points_pmin) )\n",
    "                raise ValueError\n",
    "            if  r_time < t_RR_min:\n",
    "                print(\"Ramp time too short, min time step: 8 ns\" )\n",
    "                raise ValueError     \n",
    "\n",
    "            else:    \n",
    "                if abs(p_final-p_init)/n_points_tmin < delta_p_min and (r_time)/n_points_pmin > t_RR_min:\n",
    "                    delta_p = delta_p_min\n",
    "                    t_RR = r_time/n_points_pmin\n",
    "                    n_points = n_points_pmin\n",
    "                if (r_time)/n_points_pmin < t_RR_min and abs(p_final-p_init)/n_points_tmin > delta_p_min:\n",
    "                    delta_p = abs(p_final-p_init)/n_points_tmin\n",
    "                    t_RR= t_RR_min\n",
    "                    n_points = n_points_tmin\n",
    "\n",
    "                print(\"ramp time rate: \",t_RR, \"  ramp value rate: \", delta_p)\n",
    "                print(\"number of points: \",n_points, \"  total time: \",n_points*t_RR, \"  total change: \",n_points*delta_p)\n",
    "                \n",
    "                # select phase modulation.\n",
    "                AFP_select = 0b11\n",
    "                #channel selection\n",
    "                CSR_spi = self.CSR_register((ch==0b00) & 1, (ch==0b01) & 1, (ch==0b10) & 1,(ch==0b11) & 1)\n",
    "                # set the delta time and delta phase for the ramp\n",
    "                LSRR_spi = self.LSRR_register(t_RR, t_RR)\n",
    "                FDW_spi = self.FDW_register(delta_p)\n",
    "                RDW_spi = self.RDW_register(delta_p)\n",
    "                # set phase modulation.\n",
    "                CFR_spi = self.CFR_register(AFP_select=AFP_select, Sweep_nodwell=0b0, Sweep_enable=0b1, SRR_IOupdate=0b0)\n",
    "                #set 1st value of phase into the memory register number 0\n",
    "                CPOW_spi = self.CPOW_register(phase=p_init)\n",
    "                # save the 2nd value of phase into the memory register number 1\n",
    "                CW_spi = self.CW_register(1, p_final)\n",
    "\n",
    "\n",
    "            # composition of the command.\n",
    "            out = [CSR_spi, LSRR_spi, FDW_spi, RDW_spi, CFR_spi, CPOW_spi, CW_spi]\n",
    "\n",
    "        except ValueError:\n",
    "            out = []\n",
    "            raise\n",
    "            \n",
    "        if send: \n",
    "            for i in out: self.direct_spi(hex(i))     \n",
    "        return(out)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Examples\n",
    "\n",
    "#### Initialisation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 69,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "192.168.20.23\n"
     ]
    }
   ],
   "source": [
    "HOST, PORT = '192.168.20.23', 80 # IP and port of the ESP32\n",
    "CLOCK      = 25E6                # (input clock frequency) Hz\n",
    "PLL_MULT   = 20                  # (pll multiplier)\n",
    "# instance of the class and print out the IP\n",
    "DDS_0 = DDS_ESP32(HOST, PORT, CLOCK, PLL_MULT)\n",
    "print(HOST)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 70,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Device responding correctly\n"
     ]
    }
   ],
   "source": [
    "# command to check comunnications \n",
    "DDS_0.check()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 71,
   "metadata": {},
   "outputs": [],
   "source": [
    "# reset the DDS\n",
    "DDS_0.reset()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 72,
   "metadata": {},
   "outputs": [],
   "source": [
    "# reset buffer of the DDS, if somethig go wrong during the spi transmission \n",
    "DDS_0.syncronise()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 73,
   "metadata": {},
   "outputs": [],
   "source": [
    "# send a command to the ESP32 to initiliase the DDS with the default values storage in the no-volatile memory \n",
    "DDS_0.initialise()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 74,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[8432, 30605312, 131072, 50332416]"
      ]
     },
     "execution_count": 74,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# use the python command to set the seleted setting values for the DDS core \n",
    "DDS_0.initialise_viaSPI(PLL_div=PLL_MULT, AFP_select=0b00, send=True)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Register writing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 75,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "CSR register  0x20f0\n",
      "FR1 register  0x1d30000\n",
      "FR2 register  0x20000\n",
      "CFR register  0x3000300\n",
      "CFTW register  0x40ccccccc\n",
      "ACR register  0x60013ff\n"
     ]
    }
   ],
   "source": [
    "# example of writting into different registers \n",
    "\n",
    "# setting the CSR register, in this case we are going to set to all channel\n",
    "spi_CSR = DDS_0.CSR_register(ch_0=1, ch_1=1, ch_2=1, ch_3=1)        # getting the value for the register\n",
    "DDS_0.direct_spi(hex(spi_CSR))                                      # sending a direct command, must be a hexidecimal string\n",
    "print(\"CSR register \", hex(spi_CSR))                                # print out of the comand\n",
    "\n",
    "# setting the FR1 register, PLL set to 20, and no modulation\n",
    "spi_FR1 = DDS_0.FR1_register(PLL_div=PLL_MULT, Mod_level=0b00)\n",
    "DDS_0.direct_spi(hex(spi_FR1))\n",
    "print(\"FR1 register \",hex(spi_FR1))\n",
    "\n",
    "# setting the FR1 register (to change any of the values go to the definition)\n",
    "spi_FR2 = DDS_0.FR2_register()\n",
    "DDS_0.direct_spi(hex(spi_FR2))\n",
    "print(\"FR2 register \",hex(spi_FR2))\n",
    "\n",
    "# setting the CFR register, no type of modulaton selected\n",
    "spi_CFR = DDS_0.CFR_register(AFP_select=0b00) \n",
    "DDS_0.direct_spi(hex(spi_CFR))\n",
    "print(\"CFR register \",hex(spi_CFR))\n",
    "\n",
    "# setting the CFTW register, writting 25 MHz for all channels (from CSR register) \n",
    "spi_CFTW = DDS_0.CFTW_register(frequency=25E6)\n",
    "DDS_0.direct_spi(hex(spi_CFTW))\n",
    "print(\"CFTW register \",hex(spi_CFTW))\n",
    "\n",
    "# setting the ACR register, writting max amplitude for all channels (from CSR register) \n",
    "spi_ACR = DDS_0.ACR_register(amplitude=1023)\n",
    "DDS_0.direct_spi(hex(spi_ACR))\n",
    "print(\"ACR register \",hex(spi_ACR))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 76,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x201004051eb851\n",
      "0x2010060013ff\n",
      "0x2010050000\n",
      "0x202004051eb851\n",
      "0x2020060013ff\n",
      "0x2020050000\n",
      "0x204004051eb851\n",
      "0x2040060013ff\n",
      "0x204005238e\n",
      "0x208004051eb851\n",
      "0x2080060011f4\n",
      "0x2080050000\n"
     ]
    }
   ],
   "source": [
    "# example how to set amplitude, frequency or phase of one channel\n",
    "# and print out the value in hexadecimal\n",
    "print(hex(DDS_0.set_frequency (ch=0, freq=10E6, send=True)))\n",
    "print(hex(DDS_0.set_amplitude (ch=0, amp=1023,  send=True)))\n",
    "print(hex(DDS_0.set_phase     (ch=0, phase=0,   send=True)))\n",
    "print(hex(DDS_0.set_frequency (ch=1, freq=10E6, send=True)))\n",
    "print(hex(DDS_0.set_amplitude (ch=1, amp=1023,  send=True)))\n",
    "print(hex(DDS_0.set_phase     (ch=1, phase=0, send=True)))\n",
    "print(hex(DDS_0.set_frequency (ch=2, freq=10E6, send=True)))\n",
    "print(hex(DDS_0.set_amplitude (ch=2, amp=1023,  send=True)))\n",
    "print(hex(DDS_0.set_phase     (ch=2, phase=200, send=True)))\n",
    "print(hex(DDS_0.set_frequency (ch=3, freq=10E6, send=True)))\n",
    "print(hex(DDS_0.set_amplitude (ch=3, amp=500,  send=True)))\n",
    "print(hex(DDS_0.set_phase     (ch=3, phase=0, send=True)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'0x2010060013ff'"
      ]
     },
     "execution_count": 38,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# example get the hexadecimal string to change amplitude\n",
    "hex(DDS_0.set_amplitude(0,1023, send=False))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['0x201006001000', '0x2010060011f4', '0x2010060013e8']"
      ]
     },
     "execution_count": 39,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# doing a sequencial list of changes \n",
    "[hex(DDS_0.set_amplitude(0,j, send=True)) for i,j in enumerate(range(0,1023,500))]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "tags": []
   },
   "source": [
    "#### Modulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "metadata": {},
   "outputs": [],
   "source": [
    "# example 2-level frequency modulation on channel 0 \n",
    "c = DDS_0.set_frequency     (ch=0, freq=10E6,      send=True)\n",
    "c = DDS_0.set_2mod_frequency(ch=0, freq_2nd= 20E6, send=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "metadata": {},
   "outputs": [],
   "source": [
    "# example 2-level frequency modulation on channel 0 \n",
    "c = DDS_0.set_amplitude     (ch=0, amp=0,      send=True)\n",
    "c = DDS_0.set_2mod_amplitude(ch=0, amp_2nd= 1023, send=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [],
   "source": [
    "# example 2-level phase modulation on channel 2\n",
    "c = DDS_0.set_phase     (ch=2, phase=0,       send=True)\n",
    "c = DDS_0.set_2mod_phase(ch=2, phase_2nd=100, send=True)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Ramps"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 180,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ramp time rate:  8e-09   ramp value rate:  8.0\n",
      "number of points:  50000   total time:  0.0004   total change:  400000.0\n"
     ]
    }
   ],
   "source": [
    "# example linear sweep frequency on channel 0\n",
    "out = DDS_0.ramp_frequency(ch=0 , r_time=400E-6 , f_init=0.1E6, f_final=0.5E6, send=True )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 184,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ramp time rate:  2.0283479960899317e-07   ramp value rate:  1\n",
      "number of points:  1023   total time:  0.0002075   total change:  1023\n"
     ]
    }
   ],
   "source": [
    "# example linear sweep  amplitude on channel 0\n",
    "out = DDS_0.ramp_amplitude(ch=0 , r_time=0.0002075 , a_init=0, a_final=1023, send=True )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 175,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ramp time rate:  2.44140625e-08   ramp value rate:  0.02197265625\n",
      "number of points:  4096   total time:  0.0001   total change:  90.0\n"
     ]
    }
   ],
   "source": [
    "# example linear sweep  phase on channel 0\n",
    "out = DDS_0.ramp_phase(ch=0 , r_time=0.0001 , p_init=0, p_final=90, send=True )"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### List memory commands"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 208,
   "metadata": {},
   "outputs": [],
   "source": [
    "#clear list in the ESP32 volatile memory\n",
    "DDS_0.list_reset()\n",
    "\n",
    "# creating a list of commands for later storage it, (must be a list of strings of hexadecimal numbers)\n",
    "list_c = [hex(DDS_0.set_amplitude(0,j, send=False)) for i,j in enumerate(range(0,1023,100))]\n",
    "list_c = list_c +list_c\n",
    "\n",
    "# storing the list lenght to go through, ESP32 only will iterate that number of shots\n",
    "DDS_0.list_length(len(list_c))\n",
    "\n",
    "# storing the max time the ESP32 is allow to be on list mode (ms units)\n",
    "DDS_0.list_time(30E3)\n",
    "\n",
    "# storing the list in the memory of the ESP32 only will iterate that number of shots\n",
    "DDS_0.memory_storage(list_c)\n",
    "\n",
    "# sets the ESP32 in list mode to listen for triggers\n",
    "DDS_0.list_mode()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Help"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 181,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['ACR_register',\n",
       " 'CFR_register',\n",
       " 'CFTW_register',\n",
       " 'CPOW_register',\n",
       " 'CSR_register',\n",
       " 'CW_register',\n",
       " 'FDW_register',\n",
       " 'FR1_register',\n",
       " 'FR2_register',\n",
       " 'LSRR_register',\n",
       " 'RDW_register',\n",
       " '__class__',\n",
       " '__delattr__',\n",
       " '__dict__',\n",
       " '__dir__',\n",
       " '__doc__',\n",
       " '__eq__',\n",
       " '__format__',\n",
       " '__ge__',\n",
       " '__getattribute__',\n",
       " '__gt__',\n",
       " '__hash__',\n",
       " '__init__',\n",
       " '__init_subclass__',\n",
       " '__le__',\n",
       " '__lt__',\n",
       " '__module__',\n",
       " '__ne__',\n",
       " '__new__',\n",
       " '__reduce__',\n",
       " '__reduce_ex__',\n",
       " '__repr__',\n",
       " '__setattr__',\n",
       " '__sizeof__',\n",
       " '__str__',\n",
       " '__subclasshook__',\n",
       " '__weakref__',\n",
       " 'check',\n",
       " 'direct_spi',\n",
       " 'initialise',\n",
       " 'initialise_viaSPI',\n",
       " 'list_length',\n",
       " 'list_mode',\n",
       " 'list_reset',\n",
       " 'list_time',\n",
       " 'memory_storage',\n",
       " 'ramp_amplitude',\n",
       " 'ramp_frequency',\n",
       " 'ramp_phase',\n",
       " 'reset',\n",
       " 'set_2mod_amplitude',\n",
       " 'set_2mod_frequency',\n",
       " 'set_2mod_phase',\n",
       " 'set_amplitude',\n",
       " 'set_frequency',\n",
       " 'set_phase',\n",
       " 'syncronise',\n",
       " 'transfer_ESP32',\n",
       " 'update']"
      ]
     },
     "execution_count": 181,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dir(DDS_ESP32)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 182,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Help on function set_phase in module __main__:\n",
      "\n",
      "set_phase(self, ch, phase, send=False)\n",
      "    Generate the spi code for write into the register and change the phase of a channel\n",
      "    ch: channel to be changed\n",
      "    phase: phase in degree, max=360, min = (360)/ (2^14)\n",
      "    send: if true send directly the command to the ESP32 nd will be executed directly\n",
      "          if not true is not sending.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "help(DDS_ESP32.set_phase)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
