INFO: [HLS 200-10] Running 'D:/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'tiago' on host 'desktop-g74gfk5' (Windows NT_amd64 version 6.2) on Mon Jul 11 16:44:04 +0100 2022
INFO: [HLS 200-10] In directory 'C:/Users/tiago/AppData/Roaming/Xilinx/Vitis'
Sourcing Tcl script 'C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Testing/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project Testing 
INFO: [HLS 200-10] Opening project 'C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Testing'.
INFO: [HLS 200-1510] Running: set_top master_fix 
INFO: [HLS 200-1510] Running: add_files master.cpp 
INFO: [HLS 200-10] Adding design file 'master.cpp' to the project
INFO: [HLS 200-1510] Running: add_files master.h 
INFO: [HLS 200-10] Adding design file 'master.h' to the project
INFO: [HLS 200-1510] Running: add_files model_functions.cpp 
INFO: [HLS 200-10] Adding design file 'model_functions.cpp' to the project
INFO: [HLS 200-1510] Running: add_files model_functions.h 
INFO: [HLS 200-10] Adding design file 'model_functions.h' to the project
INFO: [HLS 200-1510] Running: add_files parameters.h 
INFO: [HLS 200-10] Adding design file 'parameters.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb file.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'file.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb file.h -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'file.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb main.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb utils.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb utils.h -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'utils.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Testing/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master_fix master_fix 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../utils.cpp in debug mode
   Compiling ../../../../main.cpp in debug mode
   Compiling ../../../../file.cpp in debug mode
   Compiling ../../../../model_functions.cpp in debug mode
   Compiling ../../../../master.cpp in debug mode
   Generating csim.exe
In file included from D:/Xilinx/Vitis_HLS/2021.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_fpo.h:189,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_common.h:653,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_fixed.h:55,
                 from ../../../../utils.h:5,
                 from ../../../../utils.cpp:5:
D:/Xilinx/Vitis_HLS/2021.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Xilinx/Vitis_HLS/2021.1/include/hls_fpo.h:189:0,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_common.h:653,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_fixed.h:55,
                 from ../../../../utils.h:5,
                 from ../../../../utils.cpp:5:
D:/Xilinx/Vitis_HLS/2021.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from D:/Xilinx/Vitis_HLS/2021.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_fpo.h:189,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_common.h:653,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_fixed.h:55,
                 from ../../../../main.cpp:5:
D:/Xilinx/Vitis_HLS/2021.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Xilinx/Vitis_HLS/2021.1/include/hls_fpo.h:189:0,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_common.h:653,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_fixed.h:55,
                 from ../../../../main.cpp:5:
D:/Xilinx/Vitis_HLS/2021.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from D:/Xilinx/Vitis_HLS/2021.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_fpo.h:189,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_common.h:653,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_fixed.h:55,
                 from ../../../../file.cpp:3:
D:/Xilinx/Vitis_HLS/2021.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Xilinx/Vitis_HLS/2021.1/include/hls_fpo.h:189:0,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_common.h:653,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_fixed.h:55,
                 from ../../../../file.cpp:3:
D:/Xilinx/Vitis_HLS/2021.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from D:/Xilinx/Vitis_HLS/2021.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_fpo.h:189,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_common.h:653,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_fixed.h:55,
                 from ../../../../model_functions.h:3,
                 from ../../../../model_functions.cpp:3:
D:/Xilinx/Vitis_HLS/2021.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Xilinx/Vitis_HLS/2021.1/include/hls_fpo.h:189:0,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_common.h:653,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_fixed.h:55,
                 from ../../../../model_functions.h:3,
                 from ../../../../model_functions.cpp:3:
D:/Xilinx/Vitis_HLS/2021.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from D:/Xilinx/Vitis_HLS/2021.1/include/hls_hotbm_apfixed.h:45:0,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_math.h:1065,
                 from ../../../../model_functions.cpp:5:
D:/Xilinx/Vitis_HLS/2021.1/include/utils/x_hls_utils.h:243:40: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 __attribute__((hls_preserve)) T reg(T d)
                                        ^
In file included from D:/Xilinx/Vitis_HLS/2021.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_fpo.h:189,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_common.h:653,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_fixed.h:55,
                 from ../../../../parameters.h:4,
                 from ../../../../master.cpp:1:
D:/Xilinx/Vitis_HLS/2021.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Xilinx/Vitis_HLS/2021.1/include/hls_fpo.h:189:0,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_common.h:653,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_fixed.h:55,
                 from ../../../../parameters.h:4,
                 from ../../../../master.cpp:1:
D:/Xilinx/Vitis_HLS/2021.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 



Mismatch in file lsj (wing):
Original:	0.241741
Custom:	0.300786

Original:	0.295148
Custom:	0.417932

Original:	0.0449658
Custom:	0.0495748

Original:	0.418145
Custom:	0.231707





Mismatch in file dengyl (slope):
Original:	5.9859e-007
Custom:	7.38711e-008

Original:	1.98248e-010
Custom:	5.18343e-011

Original:	0.561735
Custom:	0.371949

Original:	0.438265
Custom:	0.628051





Mismatch in file hyw (slope):
Original:	0.279479
Custom:	0.413335

Original:	0.0357432
Custom:	0.027609

Original:	0.379413
Custom:	0.335015

Original:	0.305365
Custom:	0.224041





Mismatch in file hyw (slope):
Original:	0.000196315
Custom:	7.38107e-005

Original:	5.89e-006
Custom:	3.26267e-006

Original:	0.595695
Custom:	0.479528

Original:	0.404103
Custom:	0.520395





Mismatch in file lsj (slope):
Original:	4.64583e-006
Custom:	1.14774e-006

Original:	1.14764e-008
Custom:	6.4261e-009

Original:	0.644923
Custom:	0.495437

Original:	0.355072
Custom:	0.504562





Mismatch in file pengxl (slope):
Original:	2.738e-006
Custom:	6.03061e-007

Original:	1.43853e-009
Custom:	6.75342e-010

Original:	0.595809
Custom:	0.480265

Original:	0.404188
Custom:	0.519734





Mismatch in file tangsy (slope):
Original:	1.48243e-009
Custom:	7.28492e-011

Original:	1.14342e-015
Custom:	2.62185e-016

Original:	0.565003
Custom:	0.340718

Original:	0.434997
Custom:	0.659282





Mismatch in file xunkai (slope):
Original:	5.18779e-009
Custom:	6.3583e-010

Original:	4.57946e-013
Custom:	1.78282e-013

Original:	0.662085
Custom:	0.344747

Original:	0.337915
Custom:	0.655253





Mismatch in file zhangxy (slope):
Original:	1.18176e-005
Custom:	2.96509e-006

Original:	2.2e-007
Custom:	8.48142e-008

Original:	0.524033
Custom:	0.384044

Original:	0.475954
Custom:	0.615953





Mismatch in file ccw_1 (negative):
Original:	0.468328
Custom:	0.51807

Original:	1.38296e-005
Custom:	3.78524e-005

Original:	0.000699335
Custom:	0.000616488

Original:	0.530959
Custom:	0.481276





Mismatch in file ccw_1 (negative):
Original:	0.731045
Custom:	0.38969

Original:	1.8369e-010
Custom:	2.95665e-010

Original:	9.01936e-006
Custom:	4.82814e-006

Original:	0.268947
Custom:	0.610305





Mismatch in file teste (negative):
Original:	0.0436473
Custom:	0.0207124

Original:	0.438047
Custom:	0.314335

Original:	0.086015
Custom:	0.0915827

Original:	0.43229
Custom:	0.57337





Number of mismatches: 12
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 31.31 seconds; current allocated memory: 127.437 MB.
