Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Nov 29 05:48:50 2016
| Host             : DESKTOP-GKODPFB running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.010 |
| Dynamic (W)              | 1.837 |
| Device Static (W)        | 0.173 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 61.8  |
| Junction Temperature (C) | 48.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.053 |        3 |       --- |             --- |
| Slice Logic              |     0.026 |    34472 |       --- |             --- |
|   LUT as Logic           |     0.023 |    12664 |     53200 |           23.80 |
|   Register               |     0.001 |    15557 |    106400 |           14.62 |
|   CARRY4                 |     0.001 |      416 |     13300 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |      232 |     17400 |            1.33 |
|   LUT as Shift Register  |    <0.001 |      604 |     17400 |            3.47 |
|   F7/F8 Muxes            |    <0.001 |        4 |     53200 |           <0.01 |
|   Others                 |     0.000 |     1469 |       --- |             --- |
| Signals                  |     0.040 |    26221 |       --- |             --- |
| Block RAM                |     0.164 |       74 |       140 |           52.86 |
| DSPs                     |     0.007 |       10 |       220 |            4.55 |
| PS7                      |     1.546 |        1 |       --- |             --- |
| Static Power             |     0.173 |          |           |                 |
| Total                    |     2.010 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.299 |       0.279 |      0.020 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.012 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.769 |       0.735 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------+-----------+
| Name                                                                   | Power (W) |
+------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                       |     1.837 |
|   design_1_i                                                           |     1.837 |
|     hier_bram_0                                                        |     0.055 |
|       axi_bram_ctrl_0                                                  |     0.002 |
|         U0                                                             |     0.002 |
|           gext_inst.abcv4_0_ext_inst                                   |     0.002 |
|             GEN_AXI4.I_FULL_AXI                                        |     0.002 |
|               GEN_ARB.I_SNG_PORT                                       |    <0.001 |
|               I_RD_CHNL                                                |     0.001 |
|                 I_WRAP_BRST                                            |    <0.001 |
|               I_WR_CHNL                                                |    <0.001 |
|                 I_WRAP_BRST                                            |    <0.001 |
|       axi_cdma_0                                                       |     0.007 |
|         U0                                                             |     0.007 |
|           GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP                           |     0.007 |
|             GEN_DM_FULL.I_DATAMOVER_FULL                               |     0.006 |
|               GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                        |     0.003 |
|                 I_ADDR_CNTL                                            |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_CMD_STATUS                                           |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |    <0.001 |
|                   I_CMD_FIFO                                           |    <0.001 |
|                 I_MSTR_PCC                                             |     0.002 |
|                 I_RD_DATA_CNTL                                         |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_RD_STATUS_CNTLR                                      |    <0.001 |
|                 I_RESET                                                |    <0.001 |
|               GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                        |     0.003 |
|                 GEN_INCLUDE_PCC.I_MSTR_PCC                             |     0.002 |
|                 I_ADDR_CNTL                                            |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_CMD_STATUS                                           |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |    <0.001 |
|                   I_CMD_FIFO                                           |    <0.001 |
|                 I_RESET                                                |    <0.001 |
|                 I_S2MM_MMAP_SKID_BUF                                   |    <0.001 |
|                 I_WR_DATA_CNTL                                         |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_WR_STATUS_CNTLR                                      |    <0.001 |
|                   GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO           |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|             I_SIMPLE_DMA_CNTLR                                         |    <0.001 |
|             I_SIMPLE_REG_MODULE                                        |    <0.001 |
|               I_AXI_LITE                                               |    <0.001 |
|               I_REGISTER_BLOCK                                         |    <0.001 |
|             I_SIMPLE_RST_MODULE                                        |    <0.001 |
|               I_SOFT_RST_CLR_PULSE                                     |    <0.001 |
|               I_SOFT_RST_POS_EDGE_DTCT                                 |    <0.001 |
|               I_SOFT_RST_PULSEGEN                                      |    <0.001 |
|       axi_mem_intercon                                                 |     0.009 |
|         m00_couplers                                                   |     0.002 |
|           auto_pc                                                      |     0.002 |
|             inst                                                       |     0.002 |
|               gen_axi4_axi3.axi3_conv_inst                             |     0.002 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                    |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                              |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_0                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                  |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |    <0.001 |
|                   USE_BURSTS.cmd_queue                                 |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_4                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_4                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_WRITE.write_data_inst                              |    <0.001 |
|         m01_couplers                                                   |     0.003 |
|           auto_ds                                                      |     0.003 |
|             inst                                                       |     0.003 |
|               gen_downsizer.gen_simple_downsizer.axi_downsizer_inst    |     0.003 |
|                 USE_READ.read_addr_inst                                |    <0.001 |
|                   cmd_queue                                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_5                     |    <0.001 |
|                                   RAM_reg_0_31_12_17                   |    <0.001 |
|                                   RAM_reg_0_31_18_23                   |    <0.001 |
|                                   RAM_reg_0_31_24_25                   |    <0.001 |
|                                   RAM_reg_0_31_6_11                    |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_READ.read_data_inst                                |    <0.001 |
|                 USE_WRITE.USE_SPLIT.write_resp_inst                    |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |     0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_5                     |    <0.001 |
|                                   RAM_reg_0_31_6_8                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                   cmd_queue                                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_5                     |    <0.001 |
|                                   RAM_reg_0_31_12_17                   |    <0.001 |
|                                   RAM_reg_0_31_18_23                   |    <0.001 |
|                                   RAM_reg_0_31_24_25                   |    <0.001 |
|                                   RAM_reg_0_31_6_11                    |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_WRITE.write_data_inst                              |    <0.001 |
|         s00_couplers                                                   |     0.003 |
|           auto_us                                                      |     0.003 |
|             inst                                                       |     0.003 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.003 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                   r_pipe                                               |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|                 USE_READ.read_addr_inst                                |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 si_register_slice_inst                                 |    <0.001 |
|                   ar_pipe                                              |    <0.001 |
|                   aw_pipe                                              |    <0.001 |
|         xbar                                                           |     0.002 |
|           inst                                                         |     0.002 |
|             gen_samd.crossbar_samd                                     |     0.002 |
|               addr_arbiter_ar                                          |    <0.001 |
|               addr_arbiter_aw                                          |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                       |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                         |    <0.001 |
|                 b_pipe                                                 |    <0.001 |
|                 r_pipe                                                 |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                         |    <0.001 |
|                 b_pipe                                                 |    <0.001 |
|                 r_pipe                                                 |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                         |    <0.001 |
|                 b_pipe                                                 |    <0.001 |
|                 r_pipe                                                 |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar          |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw         |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si           |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w           |    <0.001 |
|                 wrouter_aw_fifo                                        |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                       |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                       |    <0.001 |
|               splitter_aw_mi                                           |    <0.001 |
|       blk_mem_gen_0                                                    |     0.037 |
|         U0                                                             |     0.037 |
|           inst_blk_mem_gen                                             |     0.037 |
|             gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |     0.037 |
|               valid.cstr                                               |     0.037 |
|                 ramloop[0].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[10].ram.r                                      |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[11].ram.r                                      |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[12].ram.r                                      |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[13].ram.r                                      |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[14].ram.r                                      |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[15].ram.r                                      |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[1].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[2].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[3].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[4].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[5].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[6].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[7].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[8].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[9].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|     hier_bram_1                                                        |     0.055 |
|       axi_bram_ctrl_0                                                  |     0.002 |
|         U0                                                             |     0.002 |
|           gext_inst.abcv4_0_ext_inst                                   |     0.002 |
|             GEN_AXI4.I_FULL_AXI                                        |     0.002 |
|               GEN_ARB.I_SNG_PORT                                       |    <0.001 |
|               I_RD_CHNL                                                |     0.001 |
|                 I_WRAP_BRST                                            |    <0.001 |
|               I_WR_CHNL                                                |    <0.001 |
|                 I_WRAP_BRST                                            |    <0.001 |
|       axi_cdma_0                                                       |     0.007 |
|         U0                                                             |     0.007 |
|           GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP                           |     0.007 |
|             GEN_DM_FULL.I_DATAMOVER_FULL                               |     0.006 |
|               GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                        |     0.003 |
|                 I_ADDR_CNTL                                            |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_CMD_STATUS                                           |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |    <0.001 |
|                   I_CMD_FIFO                                           |    <0.001 |
|                 I_MSTR_PCC                                             |     0.002 |
|                 I_RD_DATA_CNTL                                         |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_RD_STATUS_CNTLR                                      |    <0.001 |
|                 I_RESET                                                |    <0.001 |
|               GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                        |     0.003 |
|                 GEN_INCLUDE_PCC.I_MSTR_PCC                             |     0.002 |
|                 I_ADDR_CNTL                                            |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_CMD_STATUS                                           |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |    <0.001 |
|                   I_CMD_FIFO                                           |    <0.001 |
|                 I_RESET                                                |    <0.001 |
|                 I_S2MM_MMAP_SKID_BUF                                   |    <0.001 |
|                 I_WR_DATA_CNTL                                         |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_WR_STATUS_CNTLR                                      |    <0.001 |
|                   GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO           |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|             I_SIMPLE_DMA_CNTLR                                         |    <0.001 |
|             I_SIMPLE_REG_MODULE                                        |    <0.001 |
|               I_AXI_LITE                                               |    <0.001 |
|               I_REGISTER_BLOCK                                         |    <0.001 |
|             I_SIMPLE_RST_MODULE                                        |    <0.001 |
|               I_SOFT_RST_CLR_PULSE                                     |    <0.001 |
|               I_SOFT_RST_POS_EDGE_DTCT                                 |    <0.001 |
|               I_SOFT_RST_PULSEGEN                                      |    <0.001 |
|       axi_mem_intercon                                                 |     0.009 |
|         m00_couplers                                                   |     0.002 |
|           auto_pc                                                      |     0.002 |
|             inst                                                       |     0.002 |
|               gen_axi4_axi3.axi3_conv_inst                             |     0.002 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                    |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                              |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_0                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                  |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |    <0.001 |
|                   USE_BURSTS.cmd_queue                                 |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_4                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_4                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_WRITE.write_data_inst                              |    <0.001 |
|         m01_couplers                                                   |     0.003 |
|           auto_ds                                                      |     0.003 |
|             inst                                                       |     0.003 |
|               gen_downsizer.gen_simple_downsizer.axi_downsizer_inst    |     0.003 |
|                 USE_READ.read_addr_inst                                |    <0.001 |
|                   cmd_queue                                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_5                     |    <0.001 |
|                                   RAM_reg_0_31_12_17                   |    <0.001 |
|                                   RAM_reg_0_31_18_23                   |    <0.001 |
|                                   RAM_reg_0_31_24_25                   |    <0.001 |
|                                   RAM_reg_0_31_6_11                    |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_READ.read_data_inst                                |    <0.001 |
|                 USE_WRITE.USE_SPLIT.write_resp_inst                    |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |     0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_5                     |    <0.001 |
|                                   RAM_reg_0_31_6_8                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                   cmd_queue                                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_5                     |    <0.001 |
|                                   RAM_reg_0_31_12_17                   |    <0.001 |
|                                   RAM_reg_0_31_18_23                   |    <0.001 |
|                                   RAM_reg_0_31_24_25                   |    <0.001 |
|                                   RAM_reg_0_31_6_11                    |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_WRITE.write_data_inst                              |    <0.001 |
|         s00_couplers                                                   |     0.003 |
|           auto_us                                                      |     0.003 |
|             inst                                                       |     0.003 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.003 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                   r_pipe                                               |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|                 USE_READ.read_addr_inst                                |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 si_register_slice_inst                                 |    <0.001 |
|                   ar_pipe                                              |    <0.001 |
|                   aw_pipe                                              |    <0.001 |
|         xbar                                                           |     0.002 |
|           inst                                                         |     0.002 |
|             gen_samd.crossbar_samd                                     |     0.002 |
|               addr_arbiter_ar                                          |    <0.001 |
|               addr_arbiter_aw                                          |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                       |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                         |    <0.001 |
|                 b_pipe                                                 |    <0.001 |
|                 r_pipe                                                 |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                         |    <0.001 |
|                 b_pipe                                                 |    <0.001 |
|                 r_pipe                                                 |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                         |    <0.001 |
|                 b_pipe                                                 |    <0.001 |
|                 r_pipe                                                 |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar          |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw         |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si           |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w           |    <0.001 |
|                 wrouter_aw_fifo                                        |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                       |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                       |    <0.001 |
|               splitter_aw_mi                                           |    <0.001 |
|       blk_mem_gen_0                                                    |     0.037 |
|         U0                                                             |     0.037 |
|           inst_blk_mem_gen                                             |     0.037 |
|             gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |     0.037 |
|               valid.cstr                                               |     0.037 |
|                 ramloop[0].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[10].ram.r                                      |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[11].ram.r                                      |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[12].ram.r                                      |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[13].ram.r                                      |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[14].ram.r                                      |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[15].ram.r                                      |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[1].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[2].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[3].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[4].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[5].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[6].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[7].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[8].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|                 ramloop[9].ram.r                                       |     0.002 |
|                   prim_noinit.ram                                      |     0.002 |
|     hier_bram_2                                                        |     0.062 |
|       axi_bram_ctrl_0                                                  |     0.002 |
|         U0                                                             |     0.002 |
|           gext_inst.abcv4_0_ext_inst                                   |     0.002 |
|             GEN_AXI4.I_FULL_AXI                                        |     0.002 |
|               GEN_ARB.I_SNG_PORT                                       |    <0.001 |
|               I_RD_CHNL                                                |     0.001 |
|                 I_WRAP_BRST                                            |    <0.001 |
|               I_WR_CHNL                                                |    <0.001 |
|                 I_WRAP_BRST                                            |    <0.001 |
|       axi_cdma_0                                                       |     0.007 |
|         U0                                                             |     0.007 |
|           GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP                           |     0.007 |
|             GEN_DM_FULL.I_DATAMOVER_FULL                               |     0.006 |
|               GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                        |     0.003 |
|                 I_ADDR_CNTL                                            |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_CMD_STATUS                                           |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |    <0.001 |
|                   I_CMD_FIFO                                           |    <0.001 |
|                 I_MSTR_PCC                                             |     0.002 |
|                 I_RD_DATA_CNTL                                         |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_RD_STATUS_CNTLR                                      |    <0.001 |
|                 I_RESET                                                |    <0.001 |
|               GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                        |     0.003 |
|                 GEN_INCLUDE_PCC.I_MSTR_PCC                             |     0.002 |
|                 I_ADDR_CNTL                                            |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_CMD_STATUS                                           |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |    <0.001 |
|                   I_CMD_FIFO                                           |    <0.001 |
|                 I_RESET                                                |    <0.001 |
|                 I_S2MM_MMAP_SKID_BUF                                   |    <0.001 |
|                 I_WR_DATA_CNTL                                         |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_WR_STATUS_CNTLR                                      |    <0.001 |
|                   GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO           |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|             I_SIMPLE_DMA_CNTLR                                         |    <0.001 |
|             I_SIMPLE_REG_MODULE                                        |    <0.001 |
|               I_AXI_LITE                                               |    <0.001 |
|               I_REGISTER_BLOCK                                         |    <0.001 |
|             I_SIMPLE_RST_MODULE                                        |    <0.001 |
|               I_SOFT_RST_CLR_PULSE                                     |    <0.001 |
|               I_SOFT_RST_POS_EDGE_DTCT                                 |    <0.001 |
|               I_SOFT_RST_PULSEGEN                                      |    <0.001 |
|       axi_mem_intercon                                                 |     0.009 |
|         m00_couplers                                                   |     0.002 |
|           auto_pc                                                      |     0.002 |
|             inst                                                       |     0.002 |
|               gen_axi4_axi3.axi3_conv_inst                             |     0.002 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                    |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                              |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_0                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                  |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |    <0.001 |
|                   USE_BURSTS.cmd_queue                                 |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_4                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_4                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_WRITE.write_data_inst                              |    <0.001 |
|         m01_couplers                                                   |     0.003 |
|           auto_ds                                                      |     0.003 |
|             inst                                                       |     0.003 |
|               gen_downsizer.gen_simple_downsizer.axi_downsizer_inst    |     0.003 |
|                 USE_READ.read_addr_inst                                |    <0.001 |
|                   cmd_queue                                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_5                     |    <0.001 |
|                                   RAM_reg_0_31_12_17                   |    <0.001 |
|                                   RAM_reg_0_31_18_23                   |    <0.001 |
|                                   RAM_reg_0_31_24_25                   |    <0.001 |
|                                   RAM_reg_0_31_6_11                    |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_READ.read_data_inst                                |    <0.001 |
|                 USE_WRITE.USE_SPLIT.write_resp_inst                    |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |     0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_5                     |    <0.001 |
|                                   RAM_reg_0_31_6_8                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                   cmd_queue                                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_5                     |    <0.001 |
|                                   RAM_reg_0_31_12_17                   |    <0.001 |
|                                   RAM_reg_0_31_18_23                   |    <0.001 |
|                                   RAM_reg_0_31_24_25                   |    <0.001 |
|                                   RAM_reg_0_31_6_11                    |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_WRITE.write_data_inst                              |    <0.001 |
|         s00_couplers                                                   |     0.003 |
|           auto_us                                                      |     0.003 |
|             inst                                                       |     0.003 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.003 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                   r_pipe                                               |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|                 USE_READ.read_addr_inst                                |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 si_register_slice_inst                                 |    <0.001 |
|                   ar_pipe                                              |    <0.001 |
|                   aw_pipe                                              |    <0.001 |
|         xbar                                                           |     0.002 |
|           inst                                                         |     0.002 |
|             gen_samd.crossbar_samd                                     |     0.002 |
|               addr_arbiter_ar                                          |    <0.001 |
|               addr_arbiter_aw                                          |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                       |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                         |    <0.001 |
|                 b_pipe                                                 |    <0.001 |
|                 r_pipe                                                 |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                         |    <0.001 |
|                 b_pipe                                                 |    <0.001 |
|                 r_pipe                                                 |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                         |    <0.001 |
|                 b_pipe                                                 |    <0.001 |
|                 r_pipe                                                 |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar          |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw         |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si           |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w           |    <0.001 |
|                 wrouter_aw_fifo                                        |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                       |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                       |    <0.001 |
|               splitter_aw_mi                                           |    <0.001 |
|       blk_mem_gen_0                                                    |     0.044 |
|         U0                                                             |     0.044 |
|           inst_blk_mem_gen                                             |     0.044 |
|             gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |     0.044 |
|               valid.cstr                                               |     0.044 |
|                 ramloop[0].ram.r                                       |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[10].ram.r                                      |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[11].ram.r                                      |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[12].ram.r                                      |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[13].ram.r                                      |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[14].ram.r                                      |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[15].ram.r                                      |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[1].ram.r                                       |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[2].ram.r                                       |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[3].ram.r                                       |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[4].ram.r                                       |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[5].ram.r                                       |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[6].ram.r                                       |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[7].ram.r                                       |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[8].ram.r                                       |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|                 ramloop[9].ram.r                                       |     0.003 |
|                   prim_noinit.ram                                      |     0.003 |
|     hier_bram_3                                                        |     0.033 |
|       axi_bram_ctrl_0                                                  |     0.002 |
|         U0                                                             |     0.002 |
|           gext_inst.abcv4_0_ext_inst                                   |     0.002 |
|             GEN_AXI4.I_FULL_AXI                                        |     0.002 |
|               GEN_ARB.I_SNG_PORT                                       |    <0.001 |
|               I_RD_CHNL                                                |     0.001 |
|                 I_WRAP_BRST                                            |    <0.001 |
|               I_WR_CHNL                                                |    <0.001 |
|                 I_WRAP_BRST                                            |    <0.001 |
|       axi_cdma_0                                                       |     0.005 |
|         U0                                                             |     0.005 |
|           GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP                           |     0.005 |
|             GEN_DM_FULL.I_DATAMOVER_FULL                               |     0.004 |
|               GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                        |     0.002 |
|                 I_ADDR_CNTL                                            |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_CMD_STATUS                                           |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |    <0.001 |
|                   I_CMD_FIFO                                           |    <0.001 |
|                 I_MSTR_PCC                                             |     0.001 |
|                 I_RD_DATA_CNTL                                         |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_RD_STATUS_CNTLR                                      |    <0.001 |
|                 I_RESET                                                |    <0.001 |
|               GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                        |     0.002 |
|                 GEN_INCLUDE_PCC.I_MSTR_PCC                             |     0.001 |
|                 I_ADDR_CNTL                                            |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_CMD_STATUS                                           |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |    <0.001 |
|                   I_CMD_FIFO                                           |    <0.001 |
|                 I_RESET                                                |    <0.001 |
|                 I_S2MM_MMAP_SKID_BUF                                   |    <0.001 |
|                 I_WR_DATA_CNTL                                         |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                 I_WR_STATUS_CNTLR                                      |    <0.001 |
|                   GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO           |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                           |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                 |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                        |    <0.001 |
|                         DYNSHREG_F_I                                   |    <0.001 |
|             I_SIMPLE_DMA_CNTLR                                         |    <0.001 |
|             I_SIMPLE_REG_MODULE                                        |    <0.001 |
|               I_AXI_LITE                                               |    <0.001 |
|               I_REGISTER_BLOCK                                         |    <0.001 |
|             I_SIMPLE_RST_MODULE                                        |    <0.001 |
|               I_SOFT_RST_CLR_PULSE                                     |    <0.001 |
|               I_SOFT_RST_POS_EDGE_DTCT                                 |    <0.001 |
|               I_SOFT_RST_PULSEGEN                                      |    <0.001 |
|       axi_mem_intercon                                                 |     0.009 |
|         m00_couplers                                                   |     0.002 |
|           auto_pc                                                      |     0.002 |
|             inst                                                       |     0.002 |
|               gen_axi4_axi3.axi3_conv_inst                             |     0.002 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                    |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                              |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_0                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                  |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |    <0.001 |
|                   USE_BURSTS.cmd_queue                                 |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_4                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_4                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_WRITE.write_data_inst                              |    <0.001 |
|         m01_couplers                                                   |     0.003 |
|           auto_ds                                                      |     0.003 |
|             inst                                                       |     0.003 |
|               gen_downsizer.gen_simple_downsizer.axi_downsizer_inst    |     0.003 |
|                 USE_READ.read_addr_inst                                |     0.001 |
|                   cmd_queue                                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_5                     |    <0.001 |
|                                   RAM_reg_0_31_12_17                   |    <0.001 |
|                                   RAM_reg_0_31_18_23                   |    <0.001 |
|                                   RAM_reg_0_31_24_25                   |    <0.001 |
|                                   RAM_reg_0_31_6_11                    |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_READ.read_data_inst                                |    <0.001 |
|                 USE_WRITE.USE_SPLIT.write_resp_inst                    |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |     0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_5                     |    <0.001 |
|                                   RAM_reg_0_31_6_8                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                   cmd_queue                                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.rfwft                              |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm                                 |    <0.001 |
|                                   RAM_reg_0_31_0_5                     |    <0.001 |
|                                   RAM_reg_0_31_12_17                   |    <0.001 |
|                                   RAM_reg_0_31_18_23                   |    <0.001 |
|                                   RAM_reg_0_31_24_25                   |    <0.001 |
|                                   RAM_reg_0_31_6_11                    |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_WRITE.write_data_inst                              |    <0.001 |
|         s00_couplers                                                   |     0.003 |
|           auto_us                                                      |     0.003 |
|             inst                                                       |     0.003 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.003 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                   r_pipe                                               |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|                 USE_READ.read_addr_inst                                |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 si_register_slice_inst                                 |    <0.001 |
|                   ar_pipe                                              |    <0.001 |
|                   aw_pipe                                              |    <0.001 |
|         xbar                                                           |     0.002 |
|           inst                                                         |     0.002 |
|             gen_samd.crossbar_samd                                     |     0.002 |
|               addr_arbiter_ar                                          |    <0.001 |
|               addr_arbiter_aw                                          |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                       |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                         |    <0.001 |
|                 b_pipe                                                 |    <0.001 |
|                 r_pipe                                                 |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                         |    <0.001 |
|                 b_pipe                                                 |    <0.001 |
|                 r_pipe                                                 |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                         |    <0.001 |
|                 b_pipe                                                 |    <0.001 |
|                 r_pipe                                                 |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar          |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw         |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si           |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w           |    <0.001 |
|                 wrouter_aw_fifo                                        |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                       |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                       |    <0.001 |
|               splitter_aw_mi                                           |    <0.001 |
|       blk_mem_gen_0                                                    |     0.016 |
|         U0                                                             |     0.016 |
|           inst_blk_mem_gen                                             |     0.016 |
|             gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |     0.016 |
|               valid.cstr                                               |     0.016 |
|                 ramloop[0].ram.r                                       |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[10].ram.r                                      |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[11].ram.r                                      |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[12].ram.r                                      |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[13].ram.r                                      |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[14].ram.r                                      |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[15].ram.r                                      |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[1].ram.r                                       |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[2].ram.r                                       |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[3].ram.r                                       |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[4].ram.r                                       |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[5].ram.r                                       |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[6].ram.r                                       |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[7].ram.r                                       |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[8].ram.r                                       |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|                 ramloop[9].ram.r                                       |     0.001 |
|                   prim_noinit.ram                                      |     0.001 |
|     obj_detector_0                                                     |     0.078 |
|       inst                                                             |     0.078 |
|         grp_obj_detector_FCL_fu_312                                    |     0.014 |
|           obj_detector_fadd_32ns_32ns_32_5_full_dsp_U7                 |     0.007 |
|             obj_detector_ap_fadd_3_full_dsp_32_u                       |     0.006 |
|               U0                                                       |     0.006 |
|                 i_synth                                                |     0.006 |
|                   ADDSUB_OP.ADDSUB                                     |     0.006 |
|                     SPEED_OP.DSP.OP                                    |     0.006 |
|                       A_IP_DELAY                                       |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                       B_IP_DELAY                                       |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                           |     0.001 |
|                         DSP2                                           |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                          |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                           |    <0.001 |
|                           CARRY_ZERO_DET                               |    <0.001 |
|                         Z_14_LZD_DELAY                                 |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                            |     0.001 |
|                         LOD                                            |    <0.001 |
|                         MSBS_DELAY                                     |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         ROUND_BIT_DELAY                                |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         SHIFT_RND                                      |     0.001 |
|                       EXP                                              |     0.003 |
|                         A_EXP_DELAY                                    |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         A_SIGN_DELAY                                   |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         BMA_EXP_DELAY                                  |     0.001 |
|                           i_pipe                                       |     0.001 |
|                         B_EXP_DELAY                                    |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         B_SIGN_DELAY                                   |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         CANCELLATION_DELAY                             |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         COND_DET_A                                     |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                             i_pipe                                     |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |    <0.001 |
|                             i_pipe                                     |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                             CARRY_ZERO_DET                             |    <0.001 |
|                         COND_DET_B                                     |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                             i_pipe                                     |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |    <0.001 |
|                             i_pipe                                     |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                             CARRY_ZERO_DET                             |    <0.001 |
|                         DET_SIGN_DELAY                                 |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                          |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                             |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY       |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         NUMB_CMP                                       |    <0.001 |
|                           NOT_FAST.CMP                                 |    <0.001 |
|                             C_CHAIN                                    |    <0.001 |
|                         STATE_DELAY                                    |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         SUB_DELAY                                      |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|           obj_detector_fmul_32ns_32ns_32_4_max_dsp_U8                  |     0.005 |
|             obj_detector_ap_fmul_2_max_dsp_32_u                        |     0.005 |
|               U0                                                       |     0.005 |
|                 i_synth                                                |     0.005 |
|                   MULT.OP                                              |     0.005 |
|                     EXP                                                |    <0.001 |
|                       COND_DET_A                                       |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                   |    <0.001 |
|                           CARRY_ZERO_DET                               |    <0.001 |
|                       COND_DET_B                                       |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                   |    <0.001 |
|                           CARRY_ZERO_DET                               |    <0.001 |
|                       EXP_ADD.C_CHAIN                                  |    <0.001 |
|                       EXP_PRE_RND_DEL                                  |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                       INV_OP_DEL                                       |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                       IP_SIGN_DELAY                                    |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                       SIG_DELAY                                        |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                       STATE_DELAY                                      |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                     MULT                                               |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT                 |     0.002 |
|                         DSP1                                           |    <0.001 |
|                         DSP2                                           |     0.002 |
|                     OP                                                 |    <0.001 |
|                     R_AND_R                                            |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                             |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                 |    <0.001 |
|         grp_obj_detector_convolve_fu_299                               |     0.016 |
|           obj_detector_fadd_32ns_32ns_32_5_full_dsp_U0                 |     0.007 |
|             obj_detector_ap_fadd_3_full_dsp_32_u                       |     0.006 |
|               U0                                                       |     0.006 |
|                 i_synth                                                |     0.006 |
|                   ADDSUB_OP.ADDSUB                                     |     0.006 |
|                     SPEED_OP.DSP.OP                                    |     0.006 |
|                       A_IP_DELAY                                       |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                       B_IP_DELAY                                       |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                           |     0.001 |
|                         DSP2                                           |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                          |    <0.001 |
|                         ZERO_14_DET.ZERO_DET                           |    <0.001 |
|                           CARRY_ZERO_DET                               |    <0.001 |
|                         Z_14_LZD_DELAY                                 |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                            |     0.001 |
|                         LOD                                            |    <0.001 |
|                         MSBS_DELAY                                     |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         ROUND_BIT_DELAY                                |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         SHIFT_RND                                      |     0.001 |
|                       EXP                                              |     0.003 |
|                         A_EXP_DELAY                                    |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         A_SIGN_DELAY                                   |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         BMA_EXP_DELAY                                  |     0.001 |
|                           i_pipe                                       |     0.001 |
|                         B_EXP_DELAY                                    |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         B_SIGN_DELAY                                   |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         CANCELLATION_DELAY                             |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         COND_DET_A                                     |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                             i_pipe                                     |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |    <0.001 |
|                             i_pipe                                     |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                             CARRY_ZERO_DET                             |    <0.001 |
|                         COND_DET_B                                     |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                             i_pipe                                     |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |    <0.001 |
|                             i_pipe                                     |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                             CARRY_ZERO_DET                             |    <0.001 |
|                         DET_SIGN_DELAY                                 |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                          |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                             |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY       |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         NUMB_CMP                                       |    <0.001 |
|                           NOT_FAST.CMP                                 |    <0.001 |
|                             C_CHAIN                                    |    <0.001 |
|                         STATE_DELAY                                    |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|                         SUB_DELAY                                      |    <0.001 |
|                           i_pipe                                       |    <0.001 |
|           obj_detector_fmul_32ns_32ns_32_4_max_dsp_U1                  |     0.005 |
|             obj_detector_ap_fmul_2_max_dsp_32_u                        |     0.005 |
|               U0                                                       |     0.005 |
|                 i_synth                                                |     0.005 |
|                   MULT.OP                                              |     0.005 |
|                     EXP                                                |    <0.001 |
|                       COND_DET_A                                       |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                   |    <0.001 |
|                           CARRY_ZERO_DET                               |    <0.001 |
|                       COND_DET_B                                       |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                   |    <0.001 |
|                           CARRY_ZERO_DET                               |    <0.001 |
|                       EXP_ADD.C_CHAIN                                  |    <0.001 |
|                       EXP_PRE_RND_DEL                                  |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                       INV_OP_DEL                                       |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                       IP_SIGN_DELAY                                    |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                       SIG_DELAY                                        |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                       STATE_DELAY                                      |    <0.001 |
|                         i_pipe                                         |    <0.001 |
|                     MULT                                               |     0.003 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT                 |     0.003 |
|                         DSP1                                           |    <0.001 |
|                         DSP2                                           |     0.002 |
|                     OP                                                 |    <0.001 |
|                     R_AND_R                                            |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                             |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                 |    <0.001 |
|         grp_obj_detector_flatten_fu_323                                |    <0.001 |
|         obj_detector_control_s_axi_U                                   |    <0.001 |
|         obj_detector_fcmp_32ns_32ns_1_1_U13                            |     0.001 |
|           obj_detector_ap_fcmp_0_no_dsp_32_u                           |     0.001 |
|             U0                                                         |    <0.001 |
|               i_synth                                                  |    <0.001 |
|                 COMP_OP.SPD.OP                                         |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                                |    <0.001 |
|                     WIDE_AND                                           |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                         |    <0.001 |
|                     CARRY_ZERO_DET                                     |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                       |    <0.001 |
|                     WIDE_NOR                                           |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                                |    <0.001 |
|                     C_CHAIN                                            |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                         |    <0.001 |
|                     CARRY_ZERO_DET                                     |    <0.001 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                       |    <0.001 |
|                     WIDE_NOR                                           |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                          |    <0.001 |
|                     CARRY_ZERO_DET                                     |    <0.001 |
|         obj_detector_fpext_32ns_64_1_U12                               |    <0.001 |
|           obj_detector_ap_fpext_0_no_dsp_32_u                          |    <0.001 |
|             U0                                                         |    <0.001 |
|               i_synth                                                  |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                                   |    <0.001 |
|                   EXP                                                  |    <0.001 |
|                     COND_DET                                           |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                     |    <0.001 |
|                         CARRY_ZERO_DET                                 |    <0.001 |
|         obj_detector_fptrunc_64ns_32_1_U11                             |     0.001 |
|           obj_detector_ap_fptrunc_0_no_dsp_64_u                        |     0.001 |
|             U0                                                         |    <0.001 |
|               i_synth                                                  |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                                   |    <0.001 |
|                   EXP                                                  |    <0.001 |
|                     COND_DET                                           |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                     |    <0.001 |
|                         CARRY_ZERO_DET                                 |    <0.001 |
|                   RND_REQ.ROUND                                        |    <0.001 |
|                     EXP_ADD.ADD                                        |    <0.001 |
|                     LOGIC.RND1                                         |    <0.001 |
|                     LOGIC.RND2                                         |    <0.001 |
|                   RND_REQ.Z_DET_REQ.DET_ZERO                           |    <0.001 |
|                     WIDE_NOR                                           |    <0.001 |
|         s0_U                                                           |     0.010 |
|           obj_detector_s0_ram_U                                        |     0.010 |
|         s1_U                                                           |     0.023 |
|           obj_detector_s1_ram_U                                        |     0.023 |
|         s2_U                                                           |     0.003 |
|           obj_detector_s2_ram_U                                        |     0.003 |
|         s3_U                                                           |     0.002 |
|           obj_detector_s2_ram_U                                        |     0.002 |
|     processing_system7_0                                               |     1.548 |
|       inst                                                             |     1.548 |
|     processing_system7_0_axi_periph                                    |     0.005 |
|       s00_couplers                                                     |     0.004 |
|         auto_pc                                                        |     0.004 |
|           inst                                                         |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                       |     0.004 |
|               RD.ar_channel_0                                          |    <0.001 |
|                 ar_cmd_fsm_0                                           |    <0.001 |
|                 cmd_translator_0                                       |    <0.001 |
|                   incr_cmd_0                                           |    <0.001 |
|                   wrap_cmd_0                                           |    <0.001 |
|               RD.r_channel_0                                           |     0.001 |
|                 rd_data_fifo_0                                         |    <0.001 |
|                 transaction_fifo_0                                     |    <0.001 |
|               SI_REG                                                   |     0.001 |
|                 ar_pipe                                                |    <0.001 |
|                 aw_pipe                                                |    <0.001 |
|                 b_pipe                                                 |    <0.001 |
|                 r_pipe                                                 |    <0.001 |
|               WR.aw_channel_0                                          |    <0.001 |
|                 aw_cmd_fsm_0                                           |    <0.001 |
|                 cmd_translator_0                                       |    <0.001 |
|                   incr_cmd_0                                           |    <0.001 |
|                   wrap_cmd_0                                           |    <0.001 |
|               WR.b_channel_0                                           |    <0.001 |
|                 bid_fifo_0                                             |    <0.001 |
|                 bresp_fifo_0                                           |    <0.001 |
|       xbar                                                             |    <0.001 |
|         inst                                                           |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                     |    <0.001 |
|             addr_arbiter_inst                                          |    <0.001 |
|             gen_decerr.decerr_slave_inst                               |    <0.001 |
|             reg_slice_r                                                |    <0.001 |
|             splitter_ar                                                |    <0.001 |
|             splitter_aw                                                |    <0.001 |
|     rst_processing_system7_0_100M                                      |    <0.001 |
|       U0                                                               |    <0.001 |
|         EXT_LPF                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                    |    <0.001 |
|         SEQ                                                            |    <0.001 |
|           SEQ_COUNTER                                                  |    <0.001 |
+------------------------------------------------------------------------+-----------+


