//==============================================================================
// Copyright (c) 2010-2025 Advanced Micro Devices, Inc. All rights reserved.
/// @author AMD Developer Tools Team
/// @file
/// @brief Hardware counter info for GFX103.
//==============================================================================

// This file is autogenerated by the ConvertHWEnums project.

// clang-format off

#include "gpu_perf_api_counter_generator/gpa_counter.h"
#include "auto_generated/gpu_perf_api_counter_generator/gpa_hw_counter_gfx103.h"
#include "gpu_performance_api/gpu_perf_api_types.h"

namespace counter_gfx103
{

    static constexpr std::array kCpfCountersGfx103Data = {
        GpaHardwareCounterDesc{0, "CPF_PERF_SEL_ALWAYS_COUNT", "CPF", "Always Count.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{24, "CPF_PERF_SEL_CPF_STAT_BUSY", "CPF", "CPF Busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCpfCountersGfx103 = kCpfCountersGfx103Data;

    static constexpr std::array kGrbmCountersGfx103Data = {
        GpaHardwareCounterDesc{0, "GRBM_PERF_SEL_COUNT", "GRBM", "Tie High - Count Number of Clocks", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{2, "GRBM_PERF_SEL_GUI_ACTIVE", "GRBM", "The GUI is Active", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGrbmCountersGfx103 = kGrbmCountersGfx103Data;

    static constexpr std::array kGe2DistCountersGfx103Data = {
        GpaHardwareCounterDesc{39, "GE2_DIST_GE_DIST_PC_SPACE_ZERO", "GE2_DIST", "GE cannot launch a new wave because the Parameter cache has no space left", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{42, "GE2_DIST_GE_DIST_WD_TE11_BUSY", "GE2_DIST", "Counts number of cycles the TE11 block is busy. (DX11 Tessellation Fixed Function Logic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGe2DistCountersGfx103 = kGe2DistCountersGfx103Data;

    static constexpr std::array kGeSe0CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "GE_SE0_DS_PRIMS", "GE_SE0", "Number of prims output from the tessellator", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{73, "GE_SE0_SPI_ESVERT_VALID", "GE_SE0", "number of valid ES verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{80, "GE_SE0_SPI_GSPRIM_VALID", "GE_SE0", "number of valid GS prims", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{86, "GE_SE0_SPI_HSVERT_VALID", "GE_SE0", "HS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{107, "GE_SE0_VSVERT_API_SEND", "GE_SE0", "number of API VS verts sent across the vsvert interface. only valid when tessellation and GS are off.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{111, "GE_SE0_SPI_VSVERT_VALID", "GE_SE0", "number of valid VS verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGeSe0CountersGfx103 = kGeSe0CountersGfx103Data;

    static constexpr std::array kGeSe1CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "GE_SE1_DS_PRIMS", "GE_SE1", "Number of prims output from the tessellator", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{73, "GE_SE1_SPI_ESVERT_VALID", "GE_SE1", "number of valid ES verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{80, "GE_SE1_SPI_GSPRIM_VALID", "GE_SE1", "number of valid GS prims", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{86, "GE_SE1_SPI_HSVERT_VALID", "GE_SE1", "HS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{107, "GE_SE1_VSVERT_API_SEND", "GE_SE1", "number of API VS verts sent across the vsvert interface. only valid when tessellation and GS are off.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{111, "GE_SE1_SPI_VSVERT_VALID", "GE_SE1", "number of valid VS verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGeSe1CountersGfx103 = kGeSe1CountersGfx103Data;

    static constexpr std::array kGeSe2CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "GE_SE2_DS_PRIMS", "GE_SE2", "Number of prims output from the tessellator", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{73, "GE_SE2_SPI_ESVERT_VALID", "GE_SE2", "number of valid ES verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{80, "GE_SE2_SPI_GSPRIM_VALID", "GE_SE2", "number of valid GS prims", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{86, "GE_SE2_SPI_HSVERT_VALID", "GE_SE2", "HS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{107, "GE_SE2_VSVERT_API_SEND", "GE_SE2", "number of API VS verts sent across the vsvert interface. only valid when tessellation and GS are off.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{111, "GE_SE2_SPI_VSVERT_VALID", "GE_SE2", "number of valid VS verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGeSe2CountersGfx103 = kGeSe2CountersGfx103Data;

    static constexpr std::array kGeSe3CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "GE_SE3_DS_PRIMS", "GE_SE3", "Number of prims output from the tessellator", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{73, "GE_SE3_SPI_ESVERT_VALID", "GE_SE3", "number of valid ES verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{80, "GE_SE3_SPI_GSPRIM_VALID", "GE_SE3", "number of valid GS prims", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{86, "GE_SE3_SPI_HSVERT_VALID", "GE_SE3", "HS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{107, "GE_SE3_VSVERT_API_SEND", "GE_SE3", "number of API VS verts sent across the vsvert interface. only valid when tessellation and GS are off.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{111, "GE_SE3_SPI_VSVERT_VALID", "GE_SE3", "number of valid VS verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGeSe3CountersGfx103 = kGeSe3CountersGfx103Data;

    static constexpr std::array kPaSu0CountersGfx103Data = {
        GpaHardwareCounterDesc{8, "PA_SU0_PERF_PAPC_PA_INPUT_PRIM", "PA_SU0", "PAPC_PERF_SEL_PA_INPUT_PRIM Number of Primitives input to PA; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{14, "PA_SU0_PERF_PAPC_CLPR_CULL_PRIM", "PA_SU0", "PAPC_PERF_SEL_CLPR_CULL_PRIM Number of Prims Culled by Clipper for VV, UCP, VTX_KILL, VTX_NAN; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; combined with _CLPR_VVUCP_CULL_PRIM , _CLPR_VV_CULL_PRIM, _VV_CULL_PRIM ,_UCP_CULL_PRIM, _VTX_KILL_CULL_PRIM, _VTX_NAN_CULL_PRIM", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{21, "PA_SU0_PERF_PAPC_CLPR_VVUCP_CLIP_PRIM", "PA_SU0", "PAPC_PERF_SEL_CLPR_VVUCP_CLIP_PRIM Number of Prims Clipped by Clipper for VV and/or UCP; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{54, "PA_SU0_PERF_PAPC_SU_ZERO_AREA_CULL_PRIM", "PA_SU0", "PAPC_PERF_SEL_SU_ZERO_AREA_CULL_PRIM Number of primitives culled due to zero area; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "PA_SU0_PERF_PAPC_SU_BACK_FACE_CULL_PRIM", "PA_SU0", "PAPC_PERF_SEL_SU_BACK_FACE_CULL_PRIM Number of back-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{56, "PA_SU0_PERF_PAPC_SU_FRONT_FACE_CULL_PRIM", "PA_SU0", "PAPC_PERF_SEL_SU_FRONT_FACE_CULL_PRIM Number of front-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "PA_SU0_PERF_PAPC_SU_POLYMODE_FACE_CULL", "PA_SU0", "PAPC_PERF_SEL_SU_POLYMODE_FACE_CULL Number of polymode cull-determination primitives culled; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "PA_SU0_PERF_PAPC_SU_OUTPUT_PRIM", "PA_SU0", "PAPC_PERF_SEL_SU_OUTPUT_PRIM Number of primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{62, "PA_SU0_PERF_PAPC_SU_OUTPUT_CLIP_PRIM", "PA_SU0", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM Number of clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{73, "PA_SU0_PERF_PAPC_SU_OUTPUT_PRIM_DUAL", "PA_SU0", "PAPC_PERF_SEL_SU_OUTPUT_PRIM_DUAL Number of dual gradient primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{74, "PA_SU0_PERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL", "PA_SU0", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM_DUAL Number of dual gradient clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{105, "PA_SU0_PERF_PAPC_CLIP_BUSY", "PA_SU0", "PAPC_PERF_SEL_CLIP_BUSY Number of clocks Clip is Busy; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result; can be used to detect bottlenecks in combination with other signals", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{109, "PA_SU0_PERF_PAPC_SU_STALLED_SC", "PA_SU0", "PAPC_PERF_SEL_SU_STALLED_SC Number of clocks Setup is stalled by SC; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSu0CountersGfx103 = kPaSu0CountersGfx103Data;

    static constexpr std::array kPaSu1CountersGfx103Data = {
        GpaHardwareCounterDesc{8, "PA_SU1_PERF_PAPC_PA_INPUT_PRIM", "PA_SU1", "PAPC_PERF_SEL_PA_INPUT_PRIM Number of Primitives input to PA; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{14, "PA_SU1_PERF_PAPC_CLPR_CULL_PRIM", "PA_SU1", "PAPC_PERF_SEL_CLPR_CULL_PRIM Number of Prims Culled by Clipper for VV, UCP, VTX_KILL, VTX_NAN; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; combined with _CLPR_VVUCP_CULL_PRIM , _CLPR_VV_CULL_PRIM, _VV_CULL_PRIM ,_UCP_CULL_PRIM, _VTX_KILL_CULL_PRIM, _VTX_NAN_CULL_PRIM", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{21, "PA_SU1_PERF_PAPC_CLPR_VVUCP_CLIP_PRIM", "PA_SU1", "PAPC_PERF_SEL_CLPR_VVUCP_CLIP_PRIM Number of Prims Clipped by Clipper for VV and/or UCP; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{54, "PA_SU1_PERF_PAPC_SU_ZERO_AREA_CULL_PRIM", "PA_SU1", "PAPC_PERF_SEL_SU_ZERO_AREA_CULL_PRIM Number of primitives culled due to zero area; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "PA_SU1_PERF_PAPC_SU_BACK_FACE_CULL_PRIM", "PA_SU1", "PAPC_PERF_SEL_SU_BACK_FACE_CULL_PRIM Number of back-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{56, "PA_SU1_PERF_PAPC_SU_FRONT_FACE_CULL_PRIM", "PA_SU1", "PAPC_PERF_SEL_SU_FRONT_FACE_CULL_PRIM Number of front-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "PA_SU1_PERF_PAPC_SU_POLYMODE_FACE_CULL", "PA_SU1", "PAPC_PERF_SEL_SU_POLYMODE_FACE_CULL Number of polymode cull-determination primitives culled; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "PA_SU1_PERF_PAPC_SU_OUTPUT_PRIM", "PA_SU1", "PAPC_PERF_SEL_SU_OUTPUT_PRIM Number of primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{62, "PA_SU1_PERF_PAPC_SU_OUTPUT_CLIP_PRIM", "PA_SU1", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM Number of clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{73, "PA_SU1_PERF_PAPC_SU_OUTPUT_PRIM_DUAL", "PA_SU1", "PAPC_PERF_SEL_SU_OUTPUT_PRIM_DUAL Number of dual gradient primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{74, "PA_SU1_PERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL", "PA_SU1", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM_DUAL Number of dual gradient clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{105, "PA_SU1_PERF_PAPC_CLIP_BUSY", "PA_SU1", "PAPC_PERF_SEL_CLIP_BUSY Number of clocks Clip is Busy; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result; can be used to detect bottlenecks in combination with other signals", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{109, "PA_SU1_PERF_PAPC_SU_STALLED_SC", "PA_SU1", "PAPC_PERF_SEL_SU_STALLED_SC Number of clocks Setup is stalled by SC; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSu1CountersGfx103 = kPaSu1CountersGfx103Data;

    static constexpr std::array kPaSu2CountersGfx103Data = {
        GpaHardwareCounterDesc{8, "PA_SU2_PERF_PAPC_PA_INPUT_PRIM", "PA_SU2", "PAPC_PERF_SEL_PA_INPUT_PRIM Number of Primitives input to PA; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{14, "PA_SU2_PERF_PAPC_CLPR_CULL_PRIM", "PA_SU2", "PAPC_PERF_SEL_CLPR_CULL_PRIM Number of Prims Culled by Clipper for VV, UCP, VTX_KILL, VTX_NAN; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; combined with _CLPR_VVUCP_CULL_PRIM , _CLPR_VV_CULL_PRIM, _VV_CULL_PRIM ,_UCP_CULL_PRIM, _VTX_KILL_CULL_PRIM, _VTX_NAN_CULL_PRIM", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{21, "PA_SU2_PERF_PAPC_CLPR_VVUCP_CLIP_PRIM", "PA_SU2", "PAPC_PERF_SEL_CLPR_VVUCP_CLIP_PRIM Number of Prims Clipped by Clipper for VV and/or UCP; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{54, "PA_SU2_PERF_PAPC_SU_ZERO_AREA_CULL_PRIM", "PA_SU2", "PAPC_PERF_SEL_SU_ZERO_AREA_CULL_PRIM Number of primitives culled due to zero area; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "PA_SU2_PERF_PAPC_SU_BACK_FACE_CULL_PRIM", "PA_SU2", "PAPC_PERF_SEL_SU_BACK_FACE_CULL_PRIM Number of back-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{56, "PA_SU2_PERF_PAPC_SU_FRONT_FACE_CULL_PRIM", "PA_SU2", "PAPC_PERF_SEL_SU_FRONT_FACE_CULL_PRIM Number of front-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "PA_SU2_PERF_PAPC_SU_POLYMODE_FACE_CULL", "PA_SU2", "PAPC_PERF_SEL_SU_POLYMODE_FACE_CULL Number of polymode cull-determination primitives culled; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "PA_SU2_PERF_PAPC_SU_OUTPUT_PRIM", "PA_SU2", "PAPC_PERF_SEL_SU_OUTPUT_PRIM Number of primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{62, "PA_SU2_PERF_PAPC_SU_OUTPUT_CLIP_PRIM", "PA_SU2", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM Number of clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{73, "PA_SU2_PERF_PAPC_SU_OUTPUT_PRIM_DUAL", "PA_SU2", "PAPC_PERF_SEL_SU_OUTPUT_PRIM_DUAL Number of dual gradient primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{74, "PA_SU2_PERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL", "PA_SU2", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM_DUAL Number of dual gradient clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{105, "PA_SU2_PERF_PAPC_CLIP_BUSY", "PA_SU2", "PAPC_PERF_SEL_CLIP_BUSY Number of clocks Clip is Busy; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result; can be used to detect bottlenecks in combination with other signals", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{109, "PA_SU2_PERF_PAPC_SU_STALLED_SC", "PA_SU2", "PAPC_PERF_SEL_SU_STALLED_SC Number of clocks Setup is stalled by SC; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSu2CountersGfx103 = kPaSu2CountersGfx103Data;

    static constexpr std::array kPaSu3CountersGfx103Data = {
        GpaHardwareCounterDesc{8, "PA_SU3_PERF_PAPC_PA_INPUT_PRIM", "PA_SU3", "PAPC_PERF_SEL_PA_INPUT_PRIM Number of Primitives input to PA; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{14, "PA_SU3_PERF_PAPC_CLPR_CULL_PRIM", "PA_SU3", "PAPC_PERF_SEL_CLPR_CULL_PRIM Number of Prims Culled by Clipper for VV, UCP, VTX_KILL, VTX_NAN; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; combined with _CLPR_VVUCP_CULL_PRIM , _CLPR_VV_CULL_PRIM, _VV_CULL_PRIM ,_UCP_CULL_PRIM, _VTX_KILL_CULL_PRIM, _VTX_NAN_CULL_PRIM", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{21, "PA_SU3_PERF_PAPC_CLPR_VVUCP_CLIP_PRIM", "PA_SU3", "PAPC_PERF_SEL_CLPR_VVUCP_CLIP_PRIM Number of Prims Clipped by Clipper for VV and/or UCP; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{54, "PA_SU3_PERF_PAPC_SU_ZERO_AREA_CULL_PRIM", "PA_SU3", "PAPC_PERF_SEL_SU_ZERO_AREA_CULL_PRIM Number of primitives culled due to zero area; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "PA_SU3_PERF_PAPC_SU_BACK_FACE_CULL_PRIM", "PA_SU3", "PAPC_PERF_SEL_SU_BACK_FACE_CULL_PRIM Number of back-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{56, "PA_SU3_PERF_PAPC_SU_FRONT_FACE_CULL_PRIM", "PA_SU3", "PAPC_PERF_SEL_SU_FRONT_FACE_CULL_PRIM Number of front-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "PA_SU3_PERF_PAPC_SU_POLYMODE_FACE_CULL", "PA_SU3", "PAPC_PERF_SEL_SU_POLYMODE_FACE_CULL Number of polymode cull-determination primitives culled; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "PA_SU3_PERF_PAPC_SU_OUTPUT_PRIM", "PA_SU3", "PAPC_PERF_SEL_SU_OUTPUT_PRIM Number of primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{62, "PA_SU3_PERF_PAPC_SU_OUTPUT_CLIP_PRIM", "PA_SU3", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM Number of clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{73, "PA_SU3_PERF_PAPC_SU_OUTPUT_PRIM_DUAL", "PA_SU3", "PAPC_PERF_SEL_SU_OUTPUT_PRIM_DUAL Number of dual gradient primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{74, "PA_SU3_PERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL", "PA_SU3", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM_DUAL Number of dual gradient clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{105, "PA_SU3_PERF_PAPC_CLIP_BUSY", "PA_SU3", "PAPC_PERF_SEL_CLIP_BUSY Number of clocks Clip is Busy; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result; can be used to detect bottlenecks in combination with other signals", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{109, "PA_SU3_PERF_PAPC_SU_STALLED_SC", "PA_SU3", "PAPC_PERF_SEL_SU_STALLED_SC Number of clocks Setup is stalled by SC; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSu3CountersGfx103 = kPaSu3CountersGfx103Data;

    static constexpr std::array kPaSc0CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC0_QZ0_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC0_QZ1_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC0_QZ2_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC0_QZ3_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC0_P0_HIZ_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC0_P1_HIZ_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC0_P2_HIZ_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC0_P3_HIZ_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC0_EARLYZ_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc0CountersGfx103 = kPaSc0CountersGfx103Data;

    static constexpr std::array kPaSc1CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC1_QZ0_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC1_QZ1_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC1_QZ2_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC1_QZ3_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC1_P0_HIZ_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC1_P1_HIZ_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC1_P2_HIZ_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC1_P3_HIZ_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC1_EARLYZ_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc1CountersGfx103 = kPaSc1CountersGfx103Data;

    static constexpr std::array kPaSc2CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC2_QZ0_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC2_QZ1_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC2_QZ2_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC2_QZ3_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC2_P0_HIZ_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC2_P1_HIZ_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC2_P2_HIZ_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC2_P3_HIZ_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC2_EARLYZ_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc2CountersGfx103 = kPaSc2CountersGfx103Data;

    static constexpr std::array kPaSc3CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC3_QZ0_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC3_QZ1_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC3_QZ2_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC3_QZ3_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC3_P0_HIZ_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC3_P1_HIZ_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC3_P2_HIZ_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC3_P3_HIZ_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC3_EARLYZ_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc3CountersGfx103 = kPaSc3CountersGfx103Data;

    static constexpr std::array kPaSc4CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC4_QZ0_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC4_QZ1_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC4_QZ2_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC4_QZ3_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC4_P0_HIZ_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC4_P1_HIZ_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC4_P2_HIZ_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC4_P3_HIZ_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC4_EARLYZ_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc4CountersGfx103 = kPaSc4CountersGfx103Data;

    static constexpr std::array kPaSc5CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC5_QZ0_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC5_QZ1_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC5_QZ2_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC5_QZ3_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC5_P0_HIZ_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC5_P1_HIZ_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC5_P2_HIZ_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC5_P3_HIZ_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC5_EARLYZ_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc5CountersGfx103 = kPaSc5CountersGfx103Data;

    static constexpr std::array kPaSc6CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC6_QZ0_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC6_QZ1_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC6_QZ2_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC6_QZ3_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC6_P0_HIZ_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC6_P1_HIZ_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC6_P2_HIZ_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC6_P3_HIZ_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC6_EARLYZ_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc6CountersGfx103 = kPaSc6CountersGfx103Data;

    static constexpr std::array kPaSc7CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC7_QZ0_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC7_QZ1_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC7_QZ2_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC7_QZ3_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC7_P0_HIZ_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC7_P1_HIZ_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC7_P2_HIZ_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC7_P3_HIZ_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC7_EARLYZ_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc7CountersGfx103 = kPaSc7CountersGfx103Data;

    static constexpr std::array kPaSc8CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC8_QZ0_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC8_QZ1_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC8_QZ2_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC8_QZ3_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC8_P0_HIZ_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC8_P1_HIZ_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC8_P2_HIZ_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC8_P3_HIZ_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC8_EARLYZ_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc8CountersGfx103 = kPaSc8CountersGfx103Data;

    static constexpr std::array kPaSc9CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC9_QZ0_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC9_QZ1_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC9_QZ2_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC9_QZ3_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC9_P0_HIZ_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC9_P1_HIZ_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC9_P2_HIZ_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC9_P3_HIZ_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC9_EARLYZ_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc9CountersGfx103 = kPaSc9CountersGfx103Data;

    static constexpr std::array kPaSc10CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC10_QZ0_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC10_QZ1_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC10_QZ2_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC10_QZ3_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC10_P0_HIZ_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC10_P1_HIZ_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC10_P2_HIZ_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC10_P3_HIZ_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC10_EARLYZ_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc10CountersGfx103 = kPaSc10CountersGfx103Data;

    static constexpr std::array kPaSc11CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC11_QZ0_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC11_QZ1_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC11_QZ2_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC11_QZ3_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC11_P0_HIZ_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC11_P1_HIZ_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC11_P2_HIZ_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC11_P3_HIZ_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC11_EARLYZ_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc11CountersGfx103 = kPaSc11CountersGfx103Data;

    static constexpr std::array kPaSc12CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC12_QZ0_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC12_QZ1_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC12_QZ2_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC12_QZ3_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC12_P0_HIZ_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC12_P1_HIZ_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC12_P2_HIZ_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC12_P3_HIZ_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC12_EARLYZ_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc12CountersGfx103 = kPaSc12CountersGfx103Data;

    static constexpr std::array kPaSc13CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC13_QZ0_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC13_QZ1_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC13_QZ2_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC13_QZ3_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC13_P0_HIZ_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC13_P1_HIZ_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC13_P2_HIZ_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC13_P3_HIZ_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC13_EARLYZ_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc13CountersGfx103 = kPaSc13CountersGfx103Data;

    static constexpr std::array kPaSc14CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC14_QZ0_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC14_QZ1_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC14_QZ2_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC14_QZ3_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC14_P0_HIZ_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC14_P1_HIZ_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC14_P2_HIZ_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC14_P3_HIZ_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC14_EARLYZ_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc14CountersGfx103 = kPaSc14CountersGfx103Data;

    static constexpr std::array kPaSc15CountersGfx103Data = {
        GpaHardwareCounterDesc{159, "PA_SC15_QZ0_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "PA_SC15_QZ1_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "PA_SC15_QZ2_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "PA_SC15_QZ3_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 DEPRECATED (NUM_DB_PER_PACKER=4 variants only)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{235, "PA_SC15_P0_HIZ_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{236, "PA_SC15_P1_HIZ_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1 ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{237, "PA_SC15_P2_HIZ_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{238, "PA_SC15_P3_HIZ_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3 (DEPRECATED only valid for NUM_DB_PER_PACKER=4)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "PA_SC15_EARLYZ_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kPaSc15CountersGfx103 = kPaSc15CountersGfx103Data;

    static constexpr std::array kSpi0CountersGfx103Data = {
        GpaHardwareCounterDesc{1, "SPI0_PERF_VS_BUSY", "SPI0", "SPI_PERF_SEL_VS_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{9, "SPI0_PERF_VS_WAVE", "SPI0", "SPI_PERF_SEL_VS_WAVE       Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "SPI0_PERF_GS_BUSY", "SPI0", "SPI_PERF_SEL_GS_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{21, "SPI0_PERF_GS_WAVE", "SPI0", "SPI_PERF_SEL_GS_WAVE       Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{34, "SPI0_PERF_HS_BUSY", "SPI0", "SPI_PERF_SEL_HS_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{41, "SPI0_PERF_HS_WAVE", "SPI0", "SPI_PERF_SEL_HS_WAVE       Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "SPI0_PERF_CSGN_BUSY", "SPI0", "SPI_PERF_SEL_CSG_BUSY Number of clocks with outstanding waves (SPI or SH).,", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "SPI0_PERF_CSGN_NUM_THREADGROUPS", "SPI0", "SPI_PERF_SEL_CSG_NUM_THREADGROUPS Number of threadgroups launched,", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{49, "SPI0_PERF_CSGN_WAVE", "SPI0", "SPI_PERF_SEL_CSG_WAVE Number of waves,", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{51, "SPI0_PERF_CSN_BUSY", "SPI0", "SPI_PERF_SEL_CSN_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{52, "SPI0_PERF_CSN_NUM_THREADGROUPS", "SPI0", "SPI_PERF_SEL_CSN_NUM_THREADGROUPS       Number of threadgroups launched.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SPI0_PERF_CSN_WAVE", "SPI0", "SPI_PERF_SEL_CSN_WAVE       Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SPI0_PERF_PS0_BUSY", "SPI0", "SPI_PERF_SEL_PS0_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SPI0_PERF_PS1_BUSY", "SPI0", "SPI_PERF_SEL_PS1_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{62, "SPI0_PERF_PS2_BUSY", "SPI0", "SPI_PERF_SEL_PS2_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "SPI0_PERF_PS3_BUSY", "SPI0", "SPI_PERF_SEL_PS3_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{80, "SPI0_PERF_PS0_WAVE", "SPI0", "SPI_PERF_SEL_PS0_WAVE       Number of waves ,PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{81, "SPI0_PERF_PS1_WAVE", "SPI0", "SPI_PERF_SEL_PS1_WAVE       Number of waves ,PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SPI0_PERF_PS2_WAVE", "SPI0", "SPI_PERF_SEL_PS2_WAVE       Number of waves ,PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "SPI0_PERF_PS3_WAVE", "SPI0", "SPI_PERF_SEL_PS3_WAVE       Number of waves ,PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "SPI0_PERF_RA_TMP_STALL_PS", "SPI0", "SPI_PERF_SEL_RA_TMP_STALL_PS Cycles where ps wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "SPI0_PERF_RA_TMP_STALL_VS", "SPI0", "SPI_PERF_SEL_RA_TMP_STALL_VS Cycles where vs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "SPI0_PERF_RA_TMP_STALL_ES", "SPI0", "SPI_PERF_SEL_RA_TMP_STALL_ES Cycles where es wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{163, "SPI0_PERF_RA_TMP_STALL_GS", "SPI0", "SPI_PERF_SEL_RA_TMP_STALL_GS Cycles where gs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{164, "SPI0_PERF_RA_TMP_STALL_LS", "SPI0", "SPI_PERF_SEL_RA_TMP_STALL_LS Cycles where ls wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{165, "SPI0_PERF_RA_TMP_STALL_HS", "SPI0", "SPI_PERF_SEL_RA_TMP_STALL_HS Cycles where hs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{166, "SPI0_PERF_RA_TMP_STALL_CSG", "SPI0", "SPI_PERF_SEL_RA_TMP_STALL_CSG Cycles where csg wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{168, "SPI0_PERF_RA_WAVE_SIMD_FULL_PS", "SPI0", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_PS Sum of SIMD where WAVE resource full when !ps_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{169, "SPI0_PERF_RA_WAVE_SIMD_FULL_VS", "SPI0", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_VS Sum of SIMD where WAVE resource full when !vs_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{170, "SPI0_PERF_RA_WAVE_SIMD_FULL_ES", "SPI0", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_ES Sum of SIMD where WAVE resource full when !es_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{171, "SPI0_PERF_RA_WAVE_SIMD_FULL_GS", "SPI0", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_GS Sum of SIMD where WAVE resource full when !gs_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{172, "SPI0_PERF_RA_WAVE_SIMD_FULL_LS", "SPI0", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_LS Sum of SIMD where WAVE can`t take ls wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{173, "SPI0_PERF_RA_WAVE_SIMD_FULL_HS", "SPI0", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_HS Sum of SIMD where WAVE can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "SPI0_PERF_RA_WAVE_SIMD_FULL_CSG", "SPI0", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_CSG Sum of SIMD where WAVE can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "SPI0_PERF_RA_VGPR_SIMD_FULL_PS", "SPI0", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_PS Sum of SIMD where VGPR can`t take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "SPI0_PERF_RA_VGPR_SIMD_FULL_VS", "SPI0", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_VS Sum of SIMD where VGPR can`t take vs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "SPI0_PERF_RA_VGPR_SIMD_FULL_ES", "SPI0", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_ES Sum of SIMD where VGPR can`t take es wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "SPI0_PERF_RA_VGPR_SIMD_FULL_GS", "SPI0", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_GS Sum of SIMD where VGPR can`t take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{180, "SPI0_PERF_RA_VGPR_SIMD_FULL_HS", "SPI0", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_HS Sum of SIMD where VGPR can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{181, "SPI0_PERF_RA_VGPR_SIMD_FULL_LS", "SPI0", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_LS Sum of SIMD where VGPR can`t take ls wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{182, "SPI0_PERF_RA_VGPR_SIMD_FULL_CSG", "SPI0", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_CSG Sum of SIMD where VGPR can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{192, "SPI0_PERF_RA_LDS_CU_FULL_PS", "SPI0", "SPI_PERF_SEL_RA_LDS_CU_FULL_PS Sum of CU where LDS can`t take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{193, "SPI0_PERF_RA_LDS_CU_FULL_LS", "SPI0", "SPI_PERF_SEL_RA_LDS_CU_FULL_LS Sum of CU where LDS can`t take ls wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{194, "SPI0_PERF_RA_LDS_CU_FULL_HS", "SPI0", "SPI_PERF_SEL_RA_LDS_CU_FULL_HS Sum of CU where LDS can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{195, "SPI0_PERF_RA_LDS_CU_FULL_ES", "SPI0", "SPI_PERF_SEL_RA_LDS_CU_FULL_ES Sum of CU where LDS can`t take es wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{196, "SPI0_PERF_RA_LDS_CU_FULL_GS", "SPI0", "SPI_PERF_SEL_RA_LDS_CU_FULL_GS Sum of CU where LDS can`t take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{197, "SPI0_PERF_RA_LDS_CU_FULL_CSG", "SPI0", "SPI_PERF_SEL_RA_LDS_CU_FULL_CSG Sum of CU where LDS can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{199, "SPI0_PERF_RA_BAR_CU_FULL_HS", "SPI0", "SPI_PERF_SEL_RA_BAR_CU_FULL_HS Sum of CU where BARRIER can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{200, "SPI0_PERF_RA_BAR_CU_FULL_CSG", "SPI0", "SPI_PERF_SEL_RA_BAR_CU_FULL_CSG Sum of CU where BARRIER can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{204, "SPI0_PERF_RA_TGLIM_CU_FULL_CSG", "SPI0", "SPI_PERF_SEL_RA_TGLIM_CU_FULL_CSG Cycles where csg wants to req but all CU are at tg_limit", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{308, "SPI0_PERF_ES_BUSY", "SPI0", "SPI_PERF_SEL_ES_BUSY Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{314, "SPI0_PERF_ES_WAVE", "SPI0", "SPI_PERF_SEL_ES_WAVE Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{320, "SPI0_PERF_LS_BUSY", "SPI0", "SPI_PERF_SEL_LS_BUSY Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{326, "SPI0_PERF_LS_WAVE", "SPI0", "SPI_PERF_SEL_LS_WAVE Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSpi0CountersGfx103 = kSpi0CountersGfx103Data;

    static constexpr std::array kSpi1CountersGfx103Data = {
        GpaHardwareCounterDesc{1, "SPI1_PERF_VS_BUSY", "SPI1", "SPI_PERF_SEL_VS_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{9, "SPI1_PERF_VS_WAVE", "SPI1", "SPI_PERF_SEL_VS_WAVE       Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "SPI1_PERF_GS_BUSY", "SPI1", "SPI_PERF_SEL_GS_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{21, "SPI1_PERF_GS_WAVE", "SPI1", "SPI_PERF_SEL_GS_WAVE       Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{34, "SPI1_PERF_HS_BUSY", "SPI1", "SPI_PERF_SEL_HS_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{41, "SPI1_PERF_HS_WAVE", "SPI1", "SPI_PERF_SEL_HS_WAVE       Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "SPI1_PERF_CSGN_BUSY", "SPI1", "SPI_PERF_SEL_CSG_BUSY Number of clocks with outstanding waves (SPI or SH).,", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "SPI1_PERF_CSGN_NUM_THREADGROUPS", "SPI1", "SPI_PERF_SEL_CSG_NUM_THREADGROUPS Number of threadgroups launched,", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{49, "SPI1_PERF_CSGN_WAVE", "SPI1", "SPI_PERF_SEL_CSG_WAVE Number of waves,", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{51, "SPI1_PERF_CSN_BUSY", "SPI1", "SPI_PERF_SEL_CSN_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{52, "SPI1_PERF_CSN_NUM_THREADGROUPS", "SPI1", "SPI_PERF_SEL_CSN_NUM_THREADGROUPS       Number of threadgroups launched.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SPI1_PERF_CSN_WAVE", "SPI1", "SPI_PERF_SEL_CSN_WAVE       Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SPI1_PERF_PS0_BUSY", "SPI1", "SPI_PERF_SEL_PS0_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SPI1_PERF_PS1_BUSY", "SPI1", "SPI_PERF_SEL_PS1_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{62, "SPI1_PERF_PS2_BUSY", "SPI1", "SPI_PERF_SEL_PS2_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "SPI1_PERF_PS3_BUSY", "SPI1", "SPI_PERF_SEL_PS3_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{80, "SPI1_PERF_PS0_WAVE", "SPI1", "SPI_PERF_SEL_PS0_WAVE       Number of waves ,PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{81, "SPI1_PERF_PS1_WAVE", "SPI1", "SPI_PERF_SEL_PS1_WAVE       Number of waves ,PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SPI1_PERF_PS2_WAVE", "SPI1", "SPI_PERF_SEL_PS2_WAVE       Number of waves ,PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "SPI1_PERF_PS3_WAVE", "SPI1", "SPI_PERF_SEL_PS3_WAVE       Number of waves ,PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "SPI1_PERF_RA_TMP_STALL_PS", "SPI1", "SPI_PERF_SEL_RA_TMP_STALL_PS Cycles where ps wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "SPI1_PERF_RA_TMP_STALL_VS", "SPI1", "SPI_PERF_SEL_RA_TMP_STALL_VS Cycles where vs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "SPI1_PERF_RA_TMP_STALL_ES", "SPI1", "SPI_PERF_SEL_RA_TMP_STALL_ES Cycles where es wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{163, "SPI1_PERF_RA_TMP_STALL_GS", "SPI1", "SPI_PERF_SEL_RA_TMP_STALL_GS Cycles where gs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{164, "SPI1_PERF_RA_TMP_STALL_LS", "SPI1", "SPI_PERF_SEL_RA_TMP_STALL_LS Cycles where ls wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{165, "SPI1_PERF_RA_TMP_STALL_HS", "SPI1", "SPI_PERF_SEL_RA_TMP_STALL_HS Cycles where hs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{166, "SPI1_PERF_RA_TMP_STALL_CSG", "SPI1", "SPI_PERF_SEL_RA_TMP_STALL_CSG Cycles where csg wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{168, "SPI1_PERF_RA_WAVE_SIMD_FULL_PS", "SPI1", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_PS Sum of SIMD where WAVE resource full when !ps_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{169, "SPI1_PERF_RA_WAVE_SIMD_FULL_VS", "SPI1", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_VS Sum of SIMD where WAVE resource full when !vs_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{170, "SPI1_PERF_RA_WAVE_SIMD_FULL_ES", "SPI1", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_ES Sum of SIMD where WAVE resource full when !es_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{171, "SPI1_PERF_RA_WAVE_SIMD_FULL_GS", "SPI1", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_GS Sum of SIMD where WAVE resource full when !gs_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{172, "SPI1_PERF_RA_WAVE_SIMD_FULL_LS", "SPI1", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_LS Sum of SIMD where WAVE can`t take ls wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{173, "SPI1_PERF_RA_WAVE_SIMD_FULL_HS", "SPI1", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_HS Sum of SIMD where WAVE can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "SPI1_PERF_RA_WAVE_SIMD_FULL_CSG", "SPI1", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_CSG Sum of SIMD where WAVE can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "SPI1_PERF_RA_VGPR_SIMD_FULL_PS", "SPI1", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_PS Sum of SIMD where VGPR can`t take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "SPI1_PERF_RA_VGPR_SIMD_FULL_VS", "SPI1", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_VS Sum of SIMD where VGPR can`t take vs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "SPI1_PERF_RA_VGPR_SIMD_FULL_ES", "SPI1", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_ES Sum of SIMD where VGPR can`t take es wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "SPI1_PERF_RA_VGPR_SIMD_FULL_GS", "SPI1", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_GS Sum of SIMD where VGPR can`t take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{180, "SPI1_PERF_RA_VGPR_SIMD_FULL_HS", "SPI1", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_HS Sum of SIMD where VGPR can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{181, "SPI1_PERF_RA_VGPR_SIMD_FULL_LS", "SPI1", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_LS Sum of SIMD where VGPR can`t take ls wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{182, "SPI1_PERF_RA_VGPR_SIMD_FULL_CSG", "SPI1", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_CSG Sum of SIMD where VGPR can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{192, "SPI1_PERF_RA_LDS_CU_FULL_PS", "SPI1", "SPI_PERF_SEL_RA_LDS_CU_FULL_PS Sum of CU where LDS can`t take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{193, "SPI1_PERF_RA_LDS_CU_FULL_LS", "SPI1", "SPI_PERF_SEL_RA_LDS_CU_FULL_LS Sum of CU where LDS can`t take ls wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{194, "SPI1_PERF_RA_LDS_CU_FULL_HS", "SPI1", "SPI_PERF_SEL_RA_LDS_CU_FULL_HS Sum of CU where LDS can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{195, "SPI1_PERF_RA_LDS_CU_FULL_ES", "SPI1", "SPI_PERF_SEL_RA_LDS_CU_FULL_ES Sum of CU where LDS can`t take es wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{196, "SPI1_PERF_RA_LDS_CU_FULL_GS", "SPI1", "SPI_PERF_SEL_RA_LDS_CU_FULL_GS Sum of CU where LDS can`t take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{197, "SPI1_PERF_RA_LDS_CU_FULL_CSG", "SPI1", "SPI_PERF_SEL_RA_LDS_CU_FULL_CSG Sum of CU where LDS can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{199, "SPI1_PERF_RA_BAR_CU_FULL_HS", "SPI1", "SPI_PERF_SEL_RA_BAR_CU_FULL_HS Sum of CU where BARRIER can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{200, "SPI1_PERF_RA_BAR_CU_FULL_CSG", "SPI1", "SPI_PERF_SEL_RA_BAR_CU_FULL_CSG Sum of CU where BARRIER can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{204, "SPI1_PERF_RA_TGLIM_CU_FULL_CSG", "SPI1", "SPI_PERF_SEL_RA_TGLIM_CU_FULL_CSG Cycles where csg wants to req but all CU are at tg_limit", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{308, "SPI1_PERF_ES_BUSY", "SPI1", "SPI_PERF_SEL_ES_BUSY Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{314, "SPI1_PERF_ES_WAVE", "SPI1", "SPI_PERF_SEL_ES_WAVE Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{320, "SPI1_PERF_LS_BUSY", "SPI1", "SPI_PERF_SEL_LS_BUSY Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{326, "SPI1_PERF_LS_WAVE", "SPI1", "SPI_PERF_SEL_LS_WAVE Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSpi1CountersGfx103 = kSpi1CountersGfx103Data;

    static constexpr std::array kSpi2CountersGfx103Data = {
        GpaHardwareCounterDesc{1, "SPI2_PERF_VS_BUSY", "SPI2", "SPI_PERF_SEL_VS_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{9, "SPI2_PERF_VS_WAVE", "SPI2", "SPI_PERF_SEL_VS_WAVE       Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "SPI2_PERF_GS_BUSY", "SPI2", "SPI_PERF_SEL_GS_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{21, "SPI2_PERF_GS_WAVE", "SPI2", "SPI_PERF_SEL_GS_WAVE       Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{34, "SPI2_PERF_HS_BUSY", "SPI2", "SPI_PERF_SEL_HS_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{41, "SPI2_PERF_HS_WAVE", "SPI2", "SPI_PERF_SEL_HS_WAVE       Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "SPI2_PERF_CSGN_BUSY", "SPI2", "SPI_PERF_SEL_CSG_BUSY Number of clocks with outstanding waves (SPI or SH).,", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "SPI2_PERF_CSGN_NUM_THREADGROUPS", "SPI2", "SPI_PERF_SEL_CSG_NUM_THREADGROUPS Number of threadgroups launched,", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{49, "SPI2_PERF_CSGN_WAVE", "SPI2", "SPI_PERF_SEL_CSG_WAVE Number of waves,", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{51, "SPI2_PERF_CSN_BUSY", "SPI2", "SPI_PERF_SEL_CSN_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{52, "SPI2_PERF_CSN_NUM_THREADGROUPS", "SPI2", "SPI_PERF_SEL_CSN_NUM_THREADGROUPS       Number of threadgroups launched.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SPI2_PERF_CSN_WAVE", "SPI2", "SPI_PERF_SEL_CSN_WAVE       Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SPI2_PERF_PS0_BUSY", "SPI2", "SPI_PERF_SEL_PS0_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SPI2_PERF_PS1_BUSY", "SPI2", "SPI_PERF_SEL_PS1_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{62, "SPI2_PERF_PS2_BUSY", "SPI2", "SPI_PERF_SEL_PS2_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "SPI2_PERF_PS3_BUSY", "SPI2", "SPI_PERF_SEL_PS3_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{80, "SPI2_PERF_PS0_WAVE", "SPI2", "SPI_PERF_SEL_PS0_WAVE       Number of waves ,PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{81, "SPI2_PERF_PS1_WAVE", "SPI2", "SPI_PERF_SEL_PS1_WAVE       Number of waves ,PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SPI2_PERF_PS2_WAVE", "SPI2", "SPI_PERF_SEL_PS2_WAVE       Number of waves ,PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "SPI2_PERF_PS3_WAVE", "SPI2", "SPI_PERF_SEL_PS3_WAVE       Number of waves ,PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "SPI2_PERF_RA_TMP_STALL_PS", "SPI2", "SPI_PERF_SEL_RA_TMP_STALL_PS Cycles where ps wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "SPI2_PERF_RA_TMP_STALL_VS", "SPI2", "SPI_PERF_SEL_RA_TMP_STALL_VS Cycles where vs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "SPI2_PERF_RA_TMP_STALL_ES", "SPI2", "SPI_PERF_SEL_RA_TMP_STALL_ES Cycles where es wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{163, "SPI2_PERF_RA_TMP_STALL_GS", "SPI2", "SPI_PERF_SEL_RA_TMP_STALL_GS Cycles where gs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{164, "SPI2_PERF_RA_TMP_STALL_LS", "SPI2", "SPI_PERF_SEL_RA_TMP_STALL_LS Cycles where ls wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{165, "SPI2_PERF_RA_TMP_STALL_HS", "SPI2", "SPI_PERF_SEL_RA_TMP_STALL_HS Cycles where hs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{166, "SPI2_PERF_RA_TMP_STALL_CSG", "SPI2", "SPI_PERF_SEL_RA_TMP_STALL_CSG Cycles where csg wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{168, "SPI2_PERF_RA_WAVE_SIMD_FULL_PS", "SPI2", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_PS Sum of SIMD where WAVE resource full when !ps_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{169, "SPI2_PERF_RA_WAVE_SIMD_FULL_VS", "SPI2", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_VS Sum of SIMD where WAVE resource full when !vs_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{170, "SPI2_PERF_RA_WAVE_SIMD_FULL_ES", "SPI2", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_ES Sum of SIMD where WAVE resource full when !es_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{171, "SPI2_PERF_RA_WAVE_SIMD_FULL_GS", "SPI2", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_GS Sum of SIMD where WAVE resource full when !gs_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{172, "SPI2_PERF_RA_WAVE_SIMD_FULL_LS", "SPI2", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_LS Sum of SIMD where WAVE can`t take ls wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{173, "SPI2_PERF_RA_WAVE_SIMD_FULL_HS", "SPI2", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_HS Sum of SIMD where WAVE can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "SPI2_PERF_RA_WAVE_SIMD_FULL_CSG", "SPI2", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_CSG Sum of SIMD where WAVE can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "SPI2_PERF_RA_VGPR_SIMD_FULL_PS", "SPI2", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_PS Sum of SIMD where VGPR can`t take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "SPI2_PERF_RA_VGPR_SIMD_FULL_VS", "SPI2", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_VS Sum of SIMD where VGPR can`t take vs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "SPI2_PERF_RA_VGPR_SIMD_FULL_ES", "SPI2", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_ES Sum of SIMD where VGPR can`t take es wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "SPI2_PERF_RA_VGPR_SIMD_FULL_GS", "SPI2", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_GS Sum of SIMD where VGPR can`t take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{180, "SPI2_PERF_RA_VGPR_SIMD_FULL_HS", "SPI2", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_HS Sum of SIMD where VGPR can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{181, "SPI2_PERF_RA_VGPR_SIMD_FULL_LS", "SPI2", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_LS Sum of SIMD where VGPR can`t take ls wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{182, "SPI2_PERF_RA_VGPR_SIMD_FULL_CSG", "SPI2", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_CSG Sum of SIMD where VGPR can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{192, "SPI2_PERF_RA_LDS_CU_FULL_PS", "SPI2", "SPI_PERF_SEL_RA_LDS_CU_FULL_PS Sum of CU where LDS can`t take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{193, "SPI2_PERF_RA_LDS_CU_FULL_LS", "SPI2", "SPI_PERF_SEL_RA_LDS_CU_FULL_LS Sum of CU where LDS can`t take ls wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{194, "SPI2_PERF_RA_LDS_CU_FULL_HS", "SPI2", "SPI_PERF_SEL_RA_LDS_CU_FULL_HS Sum of CU where LDS can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{195, "SPI2_PERF_RA_LDS_CU_FULL_ES", "SPI2", "SPI_PERF_SEL_RA_LDS_CU_FULL_ES Sum of CU where LDS can`t take es wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{196, "SPI2_PERF_RA_LDS_CU_FULL_GS", "SPI2", "SPI_PERF_SEL_RA_LDS_CU_FULL_GS Sum of CU where LDS can`t take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{197, "SPI2_PERF_RA_LDS_CU_FULL_CSG", "SPI2", "SPI_PERF_SEL_RA_LDS_CU_FULL_CSG Sum of CU where LDS can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{199, "SPI2_PERF_RA_BAR_CU_FULL_HS", "SPI2", "SPI_PERF_SEL_RA_BAR_CU_FULL_HS Sum of CU where BARRIER can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{200, "SPI2_PERF_RA_BAR_CU_FULL_CSG", "SPI2", "SPI_PERF_SEL_RA_BAR_CU_FULL_CSG Sum of CU where BARRIER can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{204, "SPI2_PERF_RA_TGLIM_CU_FULL_CSG", "SPI2", "SPI_PERF_SEL_RA_TGLIM_CU_FULL_CSG Cycles where csg wants to req but all CU are at tg_limit", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{308, "SPI2_PERF_ES_BUSY", "SPI2", "SPI_PERF_SEL_ES_BUSY Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{314, "SPI2_PERF_ES_WAVE", "SPI2", "SPI_PERF_SEL_ES_WAVE Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{320, "SPI2_PERF_LS_BUSY", "SPI2", "SPI_PERF_SEL_LS_BUSY Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{326, "SPI2_PERF_LS_WAVE", "SPI2", "SPI_PERF_SEL_LS_WAVE Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSpi2CountersGfx103 = kSpi2CountersGfx103Data;

    static constexpr std::array kSpi3CountersGfx103Data = {
        GpaHardwareCounterDesc{1, "SPI3_PERF_VS_BUSY", "SPI3", "SPI_PERF_SEL_VS_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{9, "SPI3_PERF_VS_WAVE", "SPI3", "SPI_PERF_SEL_VS_WAVE       Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "SPI3_PERF_GS_BUSY", "SPI3", "SPI_PERF_SEL_GS_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{21, "SPI3_PERF_GS_WAVE", "SPI3", "SPI_PERF_SEL_GS_WAVE       Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{34, "SPI3_PERF_HS_BUSY", "SPI3", "SPI_PERF_SEL_HS_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{41, "SPI3_PERF_HS_WAVE", "SPI3", "SPI_PERF_SEL_HS_WAVE       Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "SPI3_PERF_CSGN_BUSY", "SPI3", "SPI_PERF_SEL_CSG_BUSY Number of clocks with outstanding waves (SPI or SH).,", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "SPI3_PERF_CSGN_NUM_THREADGROUPS", "SPI3", "SPI_PERF_SEL_CSG_NUM_THREADGROUPS Number of threadgroups launched,", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{49, "SPI3_PERF_CSGN_WAVE", "SPI3", "SPI_PERF_SEL_CSG_WAVE Number of waves,", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{51, "SPI3_PERF_CSN_BUSY", "SPI3", "SPI_PERF_SEL_CSN_BUSY       Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{52, "SPI3_PERF_CSN_NUM_THREADGROUPS", "SPI3", "SPI_PERF_SEL_CSN_NUM_THREADGROUPS       Number of threadgroups launched.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SPI3_PERF_CSN_WAVE", "SPI3", "SPI_PERF_SEL_CSN_WAVE       Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SPI3_PERF_PS0_BUSY", "SPI3", "SPI_PERF_SEL_PS0_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SPI3_PERF_PS1_BUSY", "SPI3", "SPI_PERF_SEL_PS1_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{62, "SPI3_PERF_PS2_BUSY", "SPI3", "SPI_PERF_SEL_PS2_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "SPI3_PERF_PS3_BUSY", "SPI3", "SPI_PERF_SEL_PS3_BUSY       Number of clocks with outstanding waves (SPI or SH) , PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{80, "SPI3_PERF_PS0_WAVE", "SPI3", "SPI_PERF_SEL_PS0_WAVE       Number of waves ,PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{81, "SPI3_PERF_PS1_WAVE", "SPI3", "SPI_PERF_SEL_PS1_WAVE       Number of waves ,PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SPI3_PERF_PS2_WAVE", "SPI3", "SPI_PERF_SEL_PS2_WAVE       Number of waves ,PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "SPI3_PERF_PS3_WAVE", "SPI3", "SPI_PERF_SEL_PS3_WAVE       Number of waves ,PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{160, "SPI3_PERF_RA_TMP_STALL_PS", "SPI3", "SPI_PERF_SEL_RA_TMP_STALL_PS Cycles where ps wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{161, "SPI3_PERF_RA_TMP_STALL_VS", "SPI3", "SPI_PERF_SEL_RA_TMP_STALL_VS Cycles where vs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "SPI3_PERF_RA_TMP_STALL_ES", "SPI3", "SPI_PERF_SEL_RA_TMP_STALL_ES Cycles where es wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{163, "SPI3_PERF_RA_TMP_STALL_GS", "SPI3", "SPI_PERF_SEL_RA_TMP_STALL_GS Cycles where gs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{164, "SPI3_PERF_RA_TMP_STALL_LS", "SPI3", "SPI_PERF_SEL_RA_TMP_STALL_LS Cycles where ls wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{165, "SPI3_PERF_RA_TMP_STALL_HS", "SPI3", "SPI_PERF_SEL_RA_TMP_STALL_HS Cycles where hs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{166, "SPI3_PERF_RA_TMP_STALL_CSG", "SPI3", "SPI_PERF_SEL_RA_TMP_STALL_CSG Cycles where csg wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{168, "SPI3_PERF_RA_WAVE_SIMD_FULL_PS", "SPI3", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_PS Sum of SIMD where WAVE resource full when !ps_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{169, "SPI3_PERF_RA_WAVE_SIMD_FULL_VS", "SPI3", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_VS Sum of SIMD where WAVE resource full when !vs_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{170, "SPI3_PERF_RA_WAVE_SIMD_FULL_ES", "SPI3", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_ES Sum of SIMD where WAVE resource full when !es_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{171, "SPI3_PERF_RA_WAVE_SIMD_FULL_GS", "SPI3", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_GS Sum of SIMD where WAVE resource full when !gs_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{172, "SPI3_PERF_RA_WAVE_SIMD_FULL_LS", "SPI3", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_LS Sum of SIMD where WAVE can`t take ls wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{173, "SPI3_PERF_RA_WAVE_SIMD_FULL_HS", "SPI3", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_HS Sum of SIMD where WAVE can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "SPI3_PERF_RA_WAVE_SIMD_FULL_CSG", "SPI3", "SPI_PERF_SEL_RA_WAVE_SIMD_FULL_CSG Sum of SIMD where WAVE can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "SPI3_PERF_RA_VGPR_SIMD_FULL_PS", "SPI3", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_PS Sum of SIMD where VGPR can`t take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "SPI3_PERF_RA_VGPR_SIMD_FULL_VS", "SPI3", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_VS Sum of SIMD where VGPR can`t take vs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "SPI3_PERF_RA_VGPR_SIMD_FULL_ES", "SPI3", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_ES Sum of SIMD where VGPR can`t take es wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "SPI3_PERF_RA_VGPR_SIMD_FULL_GS", "SPI3", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_GS Sum of SIMD where VGPR can`t take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{180, "SPI3_PERF_RA_VGPR_SIMD_FULL_HS", "SPI3", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_HS Sum of SIMD where VGPR can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{181, "SPI3_PERF_RA_VGPR_SIMD_FULL_LS", "SPI3", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_LS Sum of SIMD where VGPR can`t take ls wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{182, "SPI3_PERF_RA_VGPR_SIMD_FULL_CSG", "SPI3", "SPI_PERF_SEL_RA_VGPR_SIMD_FULL_CSG Sum of SIMD where VGPR can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{192, "SPI3_PERF_RA_LDS_CU_FULL_PS", "SPI3", "SPI_PERF_SEL_RA_LDS_CU_FULL_PS Sum of CU where LDS can`t take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{193, "SPI3_PERF_RA_LDS_CU_FULL_LS", "SPI3", "SPI_PERF_SEL_RA_LDS_CU_FULL_LS Sum of CU where LDS can`t take ls wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{194, "SPI3_PERF_RA_LDS_CU_FULL_HS", "SPI3", "SPI_PERF_SEL_RA_LDS_CU_FULL_HS Sum of CU where LDS can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{195, "SPI3_PERF_RA_LDS_CU_FULL_ES", "SPI3", "SPI_PERF_SEL_RA_LDS_CU_FULL_ES Sum of CU where LDS can`t take es wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{196, "SPI3_PERF_RA_LDS_CU_FULL_GS", "SPI3", "SPI_PERF_SEL_RA_LDS_CU_FULL_GS Sum of CU where LDS can`t take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{197, "SPI3_PERF_RA_LDS_CU_FULL_CSG", "SPI3", "SPI_PERF_SEL_RA_LDS_CU_FULL_CSG Sum of CU where LDS can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{199, "SPI3_PERF_RA_BAR_CU_FULL_HS", "SPI3", "SPI_PERF_SEL_RA_BAR_CU_FULL_HS Sum of CU where BARRIER can`t take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{200, "SPI3_PERF_RA_BAR_CU_FULL_CSG", "SPI3", "SPI_PERF_SEL_RA_BAR_CU_FULL_CSG Sum of CU where BARRIER can`t take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{204, "SPI3_PERF_RA_TGLIM_CU_FULL_CSG", "SPI3", "SPI_PERF_SEL_RA_TGLIM_CU_FULL_CSG Cycles where csg wants to req but all CU are at tg_limit", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{308, "SPI3_PERF_ES_BUSY", "SPI3", "SPI_PERF_SEL_ES_BUSY Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{314, "SPI3_PERF_ES_WAVE", "SPI3", "SPI_PERF_SEL_ES_WAVE Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{320, "SPI3_PERF_LS_BUSY", "SPI3", "SPI_PERF_SEL_LS_BUSY Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{326, "SPI3_PERF_LS_WAVE", "SPI3", "SPI_PERF_SEL_LS_WAVE Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSpi3CountersGfx103 = kSpi3CountersGfx103Data;

    static constexpr std::array kSq0CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ0_PERF_SEL_WAVES", "SQ0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ0_PERF_SEL_WAVES_32", "SQ0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ0_PERF_SEL_LEVEL_WAVES", "SQ0", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ0_PERF_SEL_ITEMS", "SQ0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ0_PERF_SEL_WAIT_INST_LDS", "SQ0", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ0_PERF_SEL_INSTS_GDS", "SQ0", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ0_PERF_SEL_INSTS_FLAT", "SQ0", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ0_PERF_SEL_INSTS_LDS", "SQ0", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ0_PERF_SEL_INSTS_SALU", "SQ0", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ0_PERF_SEL_INSTS_SMEM", "SQ0", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ0_PERF_SEL_INSTS_VALU", "SQ0", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ0_PERF_SEL_INSTS_TEX_LOAD", "SQ0", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ0_PERF_SEL_INSTS_TEX_STORE", "SQ0", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ0_PERF_SEL_ITEM_CYCLES_VALU", "SQ0", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ0_PERF_SEL_INST_CYCLES_VALU", "SQ0", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ0_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ0", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ0_SQC_PERF_SEL_ICACHE_REQ", "SQ0", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ0_SQC_PERF_SEL_ICACHE_HITS", "SQ0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ0_SQC_PERF_SEL_ICACHE_MISSES", "SQ0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ0_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ0_SQC_PERF_SEL_DCACHE_REQ", "SQ0", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ0_SQC_PERF_SEL_DCACHE_HITS", "SQ0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ0_SQC_PERF_SEL_DCACHE_MISSES", "SQ0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ0_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSq0CountersGfx103 = kSq0CountersGfx103Data;

    static constexpr std::array kSq1CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ1_PERF_SEL_WAVES", "SQ1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ1_PERF_SEL_WAVES_32", "SQ1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ1_PERF_SEL_LEVEL_WAVES", "SQ1", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ1_PERF_SEL_ITEMS", "SQ1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ1_PERF_SEL_WAIT_INST_LDS", "SQ1", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ1_PERF_SEL_INSTS_GDS", "SQ1", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ1_PERF_SEL_INSTS_FLAT", "SQ1", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ1_PERF_SEL_INSTS_LDS", "SQ1", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ1_PERF_SEL_INSTS_SALU", "SQ1", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ1_PERF_SEL_INSTS_SMEM", "SQ1", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ1_PERF_SEL_INSTS_VALU", "SQ1", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ1_PERF_SEL_INSTS_TEX_LOAD", "SQ1", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ1_PERF_SEL_INSTS_TEX_STORE", "SQ1", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ1_PERF_SEL_ITEM_CYCLES_VALU", "SQ1", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ1_PERF_SEL_INST_CYCLES_VALU", "SQ1", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ1_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ1", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ1_SQC_PERF_SEL_ICACHE_REQ", "SQ1", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ1_SQC_PERF_SEL_ICACHE_HITS", "SQ1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ1_SQC_PERF_SEL_ICACHE_MISSES", "SQ1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ1_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ1_SQC_PERF_SEL_DCACHE_REQ", "SQ1", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ1_SQC_PERF_SEL_DCACHE_HITS", "SQ1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ1_SQC_PERF_SEL_DCACHE_MISSES", "SQ1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ1_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSq1CountersGfx103 = kSq1CountersGfx103Data;

    static constexpr std::array kSq2CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ2_PERF_SEL_WAVES", "SQ2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ2_PERF_SEL_WAVES_32", "SQ2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ2_PERF_SEL_LEVEL_WAVES", "SQ2", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ2_PERF_SEL_ITEMS", "SQ2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ2_PERF_SEL_WAIT_INST_LDS", "SQ2", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ2_PERF_SEL_INSTS_GDS", "SQ2", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ2_PERF_SEL_INSTS_FLAT", "SQ2", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ2_PERF_SEL_INSTS_LDS", "SQ2", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ2_PERF_SEL_INSTS_SALU", "SQ2", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ2_PERF_SEL_INSTS_SMEM", "SQ2", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ2_PERF_SEL_INSTS_VALU", "SQ2", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ2_PERF_SEL_INSTS_TEX_LOAD", "SQ2", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ2_PERF_SEL_INSTS_TEX_STORE", "SQ2", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ2_PERF_SEL_ITEM_CYCLES_VALU", "SQ2", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ2_PERF_SEL_INST_CYCLES_VALU", "SQ2", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ2_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ2", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ2_SQC_PERF_SEL_ICACHE_REQ", "SQ2", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ2_SQC_PERF_SEL_ICACHE_HITS", "SQ2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ2_SQC_PERF_SEL_ICACHE_MISSES", "SQ2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ2_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ2_SQC_PERF_SEL_DCACHE_REQ", "SQ2", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ2_SQC_PERF_SEL_DCACHE_HITS", "SQ2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ2_SQC_PERF_SEL_DCACHE_MISSES", "SQ2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ2_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSq2CountersGfx103 = kSq2CountersGfx103Data;

    static constexpr std::array kSq3CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ3_PERF_SEL_WAVES", "SQ3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ3_PERF_SEL_WAVES_32", "SQ3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ3_PERF_SEL_LEVEL_WAVES", "SQ3", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ3_PERF_SEL_ITEMS", "SQ3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ3_PERF_SEL_WAIT_INST_LDS", "SQ3", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ3_PERF_SEL_INSTS_GDS", "SQ3", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ3_PERF_SEL_INSTS_FLAT", "SQ3", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ3_PERF_SEL_INSTS_LDS", "SQ3", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ3_PERF_SEL_INSTS_SALU", "SQ3", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ3_PERF_SEL_INSTS_SMEM", "SQ3", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ3_PERF_SEL_INSTS_VALU", "SQ3", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ3_PERF_SEL_INSTS_TEX_LOAD", "SQ3", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ3_PERF_SEL_INSTS_TEX_STORE", "SQ3", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ3_PERF_SEL_ITEM_CYCLES_VALU", "SQ3", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ3_PERF_SEL_INST_CYCLES_VALU", "SQ3", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ3_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ3", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ3_SQC_PERF_SEL_ICACHE_REQ", "SQ3", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ3_SQC_PERF_SEL_ICACHE_HITS", "SQ3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ3_SQC_PERF_SEL_ICACHE_MISSES", "SQ3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ3_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ3_SQC_PERF_SEL_DCACHE_REQ", "SQ3", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ3_SQC_PERF_SEL_DCACHE_HITS", "SQ3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ3_SQC_PERF_SEL_DCACHE_MISSES", "SQ3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ3_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSq3CountersGfx103 = kSq3CountersGfx103Data;

    static constexpr std::array kSqEs0CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_ES0_PERF_SEL_WAVES", "SQ_ES0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_ES0_PERF_SEL_WAVES_32", "SQ_ES0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_ES0_PERF_SEL_LEVEL_WAVES", "SQ_ES0", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_ES0_PERF_SEL_ITEMS", "SQ_ES0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_ES0_PERF_SEL_WAIT_INST_LDS", "SQ_ES0", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_ES0_PERF_SEL_INSTS_GDS", "SQ_ES0", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_ES0_PERF_SEL_INSTS_FLAT", "SQ_ES0", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_ES0_PERF_SEL_INSTS_LDS", "SQ_ES0", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_ES0_PERF_SEL_INSTS_SALU", "SQ_ES0", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_ES0_PERF_SEL_INSTS_SMEM", "SQ_ES0", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_ES0_PERF_SEL_INSTS_VALU", "SQ_ES0", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_ES0_PERF_SEL_INSTS_TEX_LOAD", "SQ_ES0", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_ES0_PERF_SEL_INSTS_TEX_STORE", "SQ_ES0", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_ES0_PERF_SEL_ITEM_CYCLES_VALU", "SQ_ES0", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_ES0_PERF_SEL_INST_CYCLES_VALU", "SQ_ES0", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_ES0_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_ES0", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_ES0_SQC_PERF_SEL_ICACHE_REQ", "SQ_ES0", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_ES0_SQC_PERF_SEL_ICACHE_HITS", "SQ_ES0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_ES0_SQC_PERF_SEL_ICACHE_MISSES", "SQ_ES0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_ES0_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_ES0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_ES0_SQC_PERF_SEL_DCACHE_REQ", "SQ_ES0", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_ES0_SQC_PERF_SEL_DCACHE_HITS", "SQ_ES0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_ES0_SQC_PERF_SEL_DCACHE_MISSES", "SQ_ES0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_ES0_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_ES0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqEs0CountersGfx103 = kSqEs0CountersGfx103Data;

    static constexpr std::array kSqEs1CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_ES1_PERF_SEL_WAVES", "SQ_ES1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_ES1_PERF_SEL_WAVES_32", "SQ_ES1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_ES1_PERF_SEL_LEVEL_WAVES", "SQ_ES1", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_ES1_PERF_SEL_ITEMS", "SQ_ES1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_ES1_PERF_SEL_WAIT_INST_LDS", "SQ_ES1", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_ES1_PERF_SEL_INSTS_GDS", "SQ_ES1", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_ES1_PERF_SEL_INSTS_FLAT", "SQ_ES1", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_ES1_PERF_SEL_INSTS_LDS", "SQ_ES1", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_ES1_PERF_SEL_INSTS_SALU", "SQ_ES1", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_ES1_PERF_SEL_INSTS_SMEM", "SQ_ES1", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_ES1_PERF_SEL_INSTS_VALU", "SQ_ES1", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_ES1_PERF_SEL_INSTS_TEX_LOAD", "SQ_ES1", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_ES1_PERF_SEL_INSTS_TEX_STORE", "SQ_ES1", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_ES1_PERF_SEL_ITEM_CYCLES_VALU", "SQ_ES1", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_ES1_PERF_SEL_INST_CYCLES_VALU", "SQ_ES1", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_ES1_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_ES1", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_ES1_SQC_PERF_SEL_ICACHE_REQ", "SQ_ES1", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_ES1_SQC_PERF_SEL_ICACHE_HITS", "SQ_ES1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_ES1_SQC_PERF_SEL_ICACHE_MISSES", "SQ_ES1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_ES1_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_ES1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_ES1_SQC_PERF_SEL_DCACHE_REQ", "SQ_ES1", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_ES1_SQC_PERF_SEL_DCACHE_HITS", "SQ_ES1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_ES1_SQC_PERF_SEL_DCACHE_MISSES", "SQ_ES1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_ES1_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_ES1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqEs1CountersGfx103 = kSqEs1CountersGfx103Data;

    static constexpr std::array kSqEs2CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_ES2_PERF_SEL_WAVES", "SQ_ES2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_ES2_PERF_SEL_WAVES_32", "SQ_ES2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_ES2_PERF_SEL_LEVEL_WAVES", "SQ_ES2", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_ES2_PERF_SEL_ITEMS", "SQ_ES2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_ES2_PERF_SEL_WAIT_INST_LDS", "SQ_ES2", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_ES2_PERF_SEL_INSTS_GDS", "SQ_ES2", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_ES2_PERF_SEL_INSTS_FLAT", "SQ_ES2", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_ES2_PERF_SEL_INSTS_LDS", "SQ_ES2", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_ES2_PERF_SEL_INSTS_SALU", "SQ_ES2", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_ES2_PERF_SEL_INSTS_SMEM", "SQ_ES2", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_ES2_PERF_SEL_INSTS_VALU", "SQ_ES2", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_ES2_PERF_SEL_INSTS_TEX_LOAD", "SQ_ES2", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_ES2_PERF_SEL_INSTS_TEX_STORE", "SQ_ES2", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_ES2_PERF_SEL_ITEM_CYCLES_VALU", "SQ_ES2", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_ES2_PERF_SEL_INST_CYCLES_VALU", "SQ_ES2", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_ES2_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_ES2", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_ES2_SQC_PERF_SEL_ICACHE_REQ", "SQ_ES2", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_ES2_SQC_PERF_SEL_ICACHE_HITS", "SQ_ES2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_ES2_SQC_PERF_SEL_ICACHE_MISSES", "SQ_ES2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_ES2_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_ES2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_ES2_SQC_PERF_SEL_DCACHE_REQ", "SQ_ES2", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_ES2_SQC_PERF_SEL_DCACHE_HITS", "SQ_ES2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_ES2_SQC_PERF_SEL_DCACHE_MISSES", "SQ_ES2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_ES2_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_ES2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqEs2CountersGfx103 = kSqEs2CountersGfx103Data;

    static constexpr std::array kSqEs3CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_ES3_PERF_SEL_WAVES", "SQ_ES3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_ES3_PERF_SEL_WAVES_32", "SQ_ES3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_ES3_PERF_SEL_LEVEL_WAVES", "SQ_ES3", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_ES3_PERF_SEL_ITEMS", "SQ_ES3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_ES3_PERF_SEL_WAIT_INST_LDS", "SQ_ES3", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_ES3_PERF_SEL_INSTS_GDS", "SQ_ES3", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_ES3_PERF_SEL_INSTS_FLAT", "SQ_ES3", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_ES3_PERF_SEL_INSTS_LDS", "SQ_ES3", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_ES3_PERF_SEL_INSTS_SALU", "SQ_ES3", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_ES3_PERF_SEL_INSTS_SMEM", "SQ_ES3", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_ES3_PERF_SEL_INSTS_VALU", "SQ_ES3", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_ES3_PERF_SEL_INSTS_TEX_LOAD", "SQ_ES3", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_ES3_PERF_SEL_INSTS_TEX_STORE", "SQ_ES3", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_ES3_PERF_SEL_ITEM_CYCLES_VALU", "SQ_ES3", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_ES3_PERF_SEL_INST_CYCLES_VALU", "SQ_ES3", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_ES3_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_ES3", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_ES3_SQC_PERF_SEL_ICACHE_REQ", "SQ_ES3", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_ES3_SQC_PERF_SEL_ICACHE_HITS", "SQ_ES3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_ES3_SQC_PERF_SEL_ICACHE_MISSES", "SQ_ES3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_ES3_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_ES3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_ES3_SQC_PERF_SEL_DCACHE_REQ", "SQ_ES3", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_ES3_SQC_PERF_SEL_DCACHE_HITS", "SQ_ES3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_ES3_SQC_PERF_SEL_DCACHE_MISSES", "SQ_ES3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_ES3_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_ES3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqEs3CountersGfx103 = kSqEs3CountersGfx103Data;

    static constexpr std::array kSqGs0CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_GS0_PERF_SEL_WAVES", "SQ_GS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_GS0_PERF_SEL_WAVES_32", "SQ_GS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_GS0_PERF_SEL_LEVEL_WAVES", "SQ_GS0", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_GS0_PERF_SEL_ITEMS", "SQ_GS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_GS0_PERF_SEL_WAIT_INST_LDS", "SQ_GS0", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_GS0_PERF_SEL_INSTS_GDS", "SQ_GS0", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_GS0_PERF_SEL_INSTS_FLAT", "SQ_GS0", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_GS0_PERF_SEL_INSTS_LDS", "SQ_GS0", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_GS0_PERF_SEL_INSTS_SALU", "SQ_GS0", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_GS0_PERF_SEL_INSTS_SMEM", "SQ_GS0", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_GS0_PERF_SEL_INSTS_VALU", "SQ_GS0", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_GS0_PERF_SEL_INSTS_TEX_LOAD", "SQ_GS0", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_GS0_PERF_SEL_INSTS_TEX_STORE", "SQ_GS0", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_GS0_PERF_SEL_ITEM_CYCLES_VALU", "SQ_GS0", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_GS0_PERF_SEL_INST_CYCLES_VALU", "SQ_GS0", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_GS0_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_GS0", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_GS0_SQC_PERF_SEL_ICACHE_REQ", "SQ_GS0", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_GS0_SQC_PERF_SEL_ICACHE_HITS", "SQ_GS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_GS0_SQC_PERF_SEL_ICACHE_MISSES", "SQ_GS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_GS0_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_GS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_GS0_SQC_PERF_SEL_DCACHE_REQ", "SQ_GS0", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_GS0_SQC_PERF_SEL_DCACHE_HITS", "SQ_GS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_GS0_SQC_PERF_SEL_DCACHE_MISSES", "SQ_GS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_GS0_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_GS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqGs0CountersGfx103 = kSqGs0CountersGfx103Data;

    static constexpr std::array kSqGs1CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_GS1_PERF_SEL_WAVES", "SQ_GS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_GS1_PERF_SEL_WAVES_32", "SQ_GS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_GS1_PERF_SEL_LEVEL_WAVES", "SQ_GS1", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_GS1_PERF_SEL_ITEMS", "SQ_GS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_GS1_PERF_SEL_WAIT_INST_LDS", "SQ_GS1", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_GS1_PERF_SEL_INSTS_GDS", "SQ_GS1", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_GS1_PERF_SEL_INSTS_FLAT", "SQ_GS1", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_GS1_PERF_SEL_INSTS_LDS", "SQ_GS1", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_GS1_PERF_SEL_INSTS_SALU", "SQ_GS1", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_GS1_PERF_SEL_INSTS_SMEM", "SQ_GS1", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_GS1_PERF_SEL_INSTS_VALU", "SQ_GS1", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_GS1_PERF_SEL_INSTS_TEX_LOAD", "SQ_GS1", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_GS1_PERF_SEL_INSTS_TEX_STORE", "SQ_GS1", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_GS1_PERF_SEL_ITEM_CYCLES_VALU", "SQ_GS1", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_GS1_PERF_SEL_INST_CYCLES_VALU", "SQ_GS1", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_GS1_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_GS1", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_GS1_SQC_PERF_SEL_ICACHE_REQ", "SQ_GS1", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_GS1_SQC_PERF_SEL_ICACHE_HITS", "SQ_GS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_GS1_SQC_PERF_SEL_ICACHE_MISSES", "SQ_GS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_GS1_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_GS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_GS1_SQC_PERF_SEL_DCACHE_REQ", "SQ_GS1", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_GS1_SQC_PERF_SEL_DCACHE_HITS", "SQ_GS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_GS1_SQC_PERF_SEL_DCACHE_MISSES", "SQ_GS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_GS1_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_GS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqGs1CountersGfx103 = kSqGs1CountersGfx103Data;

    static constexpr std::array kSqGs2CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_GS2_PERF_SEL_WAVES", "SQ_GS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_GS2_PERF_SEL_WAVES_32", "SQ_GS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_GS2_PERF_SEL_LEVEL_WAVES", "SQ_GS2", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_GS2_PERF_SEL_ITEMS", "SQ_GS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_GS2_PERF_SEL_WAIT_INST_LDS", "SQ_GS2", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_GS2_PERF_SEL_INSTS_GDS", "SQ_GS2", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_GS2_PERF_SEL_INSTS_FLAT", "SQ_GS2", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_GS2_PERF_SEL_INSTS_LDS", "SQ_GS2", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_GS2_PERF_SEL_INSTS_SALU", "SQ_GS2", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_GS2_PERF_SEL_INSTS_SMEM", "SQ_GS2", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_GS2_PERF_SEL_INSTS_VALU", "SQ_GS2", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_GS2_PERF_SEL_INSTS_TEX_LOAD", "SQ_GS2", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_GS2_PERF_SEL_INSTS_TEX_STORE", "SQ_GS2", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_GS2_PERF_SEL_ITEM_CYCLES_VALU", "SQ_GS2", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_GS2_PERF_SEL_INST_CYCLES_VALU", "SQ_GS2", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_GS2_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_GS2", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_GS2_SQC_PERF_SEL_ICACHE_REQ", "SQ_GS2", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_GS2_SQC_PERF_SEL_ICACHE_HITS", "SQ_GS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_GS2_SQC_PERF_SEL_ICACHE_MISSES", "SQ_GS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_GS2_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_GS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_GS2_SQC_PERF_SEL_DCACHE_REQ", "SQ_GS2", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_GS2_SQC_PERF_SEL_DCACHE_HITS", "SQ_GS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_GS2_SQC_PERF_SEL_DCACHE_MISSES", "SQ_GS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_GS2_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_GS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqGs2CountersGfx103 = kSqGs2CountersGfx103Data;

    static constexpr std::array kSqGs3CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_GS3_PERF_SEL_WAVES", "SQ_GS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_GS3_PERF_SEL_WAVES_32", "SQ_GS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_GS3_PERF_SEL_LEVEL_WAVES", "SQ_GS3", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_GS3_PERF_SEL_ITEMS", "SQ_GS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_GS3_PERF_SEL_WAIT_INST_LDS", "SQ_GS3", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_GS3_PERF_SEL_INSTS_GDS", "SQ_GS3", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_GS3_PERF_SEL_INSTS_FLAT", "SQ_GS3", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_GS3_PERF_SEL_INSTS_LDS", "SQ_GS3", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_GS3_PERF_SEL_INSTS_SALU", "SQ_GS3", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_GS3_PERF_SEL_INSTS_SMEM", "SQ_GS3", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_GS3_PERF_SEL_INSTS_VALU", "SQ_GS3", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_GS3_PERF_SEL_INSTS_TEX_LOAD", "SQ_GS3", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_GS3_PERF_SEL_INSTS_TEX_STORE", "SQ_GS3", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_GS3_PERF_SEL_ITEM_CYCLES_VALU", "SQ_GS3", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_GS3_PERF_SEL_INST_CYCLES_VALU", "SQ_GS3", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_GS3_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_GS3", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_GS3_SQC_PERF_SEL_ICACHE_REQ", "SQ_GS3", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_GS3_SQC_PERF_SEL_ICACHE_HITS", "SQ_GS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_GS3_SQC_PERF_SEL_ICACHE_MISSES", "SQ_GS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_GS3_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_GS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_GS3_SQC_PERF_SEL_DCACHE_REQ", "SQ_GS3", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_GS3_SQC_PERF_SEL_DCACHE_HITS", "SQ_GS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_GS3_SQC_PERF_SEL_DCACHE_MISSES", "SQ_GS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_GS3_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_GS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqGs3CountersGfx103 = kSqGs3CountersGfx103Data;

    static constexpr std::array kSqVs0CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_VS0_PERF_SEL_WAVES", "SQ_VS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_VS0_PERF_SEL_WAVES_32", "SQ_VS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_VS0_PERF_SEL_LEVEL_WAVES", "SQ_VS0", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_VS0_PERF_SEL_ITEMS", "SQ_VS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_VS0_PERF_SEL_WAIT_INST_LDS", "SQ_VS0", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_VS0_PERF_SEL_INSTS_GDS", "SQ_VS0", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_VS0_PERF_SEL_INSTS_FLAT", "SQ_VS0", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_VS0_PERF_SEL_INSTS_LDS", "SQ_VS0", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_VS0_PERF_SEL_INSTS_SALU", "SQ_VS0", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_VS0_PERF_SEL_INSTS_SMEM", "SQ_VS0", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_VS0_PERF_SEL_INSTS_VALU", "SQ_VS0", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_VS0_PERF_SEL_INSTS_TEX_LOAD", "SQ_VS0", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_VS0_PERF_SEL_INSTS_TEX_STORE", "SQ_VS0", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_VS0_PERF_SEL_ITEM_CYCLES_VALU", "SQ_VS0", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_VS0_PERF_SEL_INST_CYCLES_VALU", "SQ_VS0", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_VS0_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_VS0", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_VS0_SQC_PERF_SEL_ICACHE_REQ", "SQ_VS0", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_VS0_SQC_PERF_SEL_ICACHE_HITS", "SQ_VS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_VS0_SQC_PERF_SEL_ICACHE_MISSES", "SQ_VS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_VS0_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_VS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_VS0_SQC_PERF_SEL_DCACHE_REQ", "SQ_VS0", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_VS0_SQC_PERF_SEL_DCACHE_HITS", "SQ_VS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_VS0_SQC_PERF_SEL_DCACHE_MISSES", "SQ_VS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_VS0_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_VS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqVs0CountersGfx103 = kSqVs0CountersGfx103Data;

    static constexpr std::array kSqVs1CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_VS1_PERF_SEL_WAVES", "SQ_VS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_VS1_PERF_SEL_WAVES_32", "SQ_VS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_VS1_PERF_SEL_LEVEL_WAVES", "SQ_VS1", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_VS1_PERF_SEL_ITEMS", "SQ_VS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_VS1_PERF_SEL_WAIT_INST_LDS", "SQ_VS1", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_VS1_PERF_SEL_INSTS_GDS", "SQ_VS1", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_VS1_PERF_SEL_INSTS_FLAT", "SQ_VS1", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_VS1_PERF_SEL_INSTS_LDS", "SQ_VS1", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_VS1_PERF_SEL_INSTS_SALU", "SQ_VS1", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_VS1_PERF_SEL_INSTS_SMEM", "SQ_VS1", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_VS1_PERF_SEL_INSTS_VALU", "SQ_VS1", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_VS1_PERF_SEL_INSTS_TEX_LOAD", "SQ_VS1", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_VS1_PERF_SEL_INSTS_TEX_STORE", "SQ_VS1", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_VS1_PERF_SEL_ITEM_CYCLES_VALU", "SQ_VS1", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_VS1_PERF_SEL_INST_CYCLES_VALU", "SQ_VS1", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_VS1_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_VS1", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_VS1_SQC_PERF_SEL_ICACHE_REQ", "SQ_VS1", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_VS1_SQC_PERF_SEL_ICACHE_HITS", "SQ_VS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_VS1_SQC_PERF_SEL_ICACHE_MISSES", "SQ_VS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_VS1_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_VS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_VS1_SQC_PERF_SEL_DCACHE_REQ", "SQ_VS1", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_VS1_SQC_PERF_SEL_DCACHE_HITS", "SQ_VS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_VS1_SQC_PERF_SEL_DCACHE_MISSES", "SQ_VS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_VS1_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_VS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqVs1CountersGfx103 = kSqVs1CountersGfx103Data;

    static constexpr std::array kSqVs2CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_VS2_PERF_SEL_WAVES", "SQ_VS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_VS2_PERF_SEL_WAVES_32", "SQ_VS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_VS2_PERF_SEL_LEVEL_WAVES", "SQ_VS2", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_VS2_PERF_SEL_ITEMS", "SQ_VS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_VS2_PERF_SEL_WAIT_INST_LDS", "SQ_VS2", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_VS2_PERF_SEL_INSTS_GDS", "SQ_VS2", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_VS2_PERF_SEL_INSTS_FLAT", "SQ_VS2", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_VS2_PERF_SEL_INSTS_LDS", "SQ_VS2", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_VS2_PERF_SEL_INSTS_SALU", "SQ_VS2", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_VS2_PERF_SEL_INSTS_SMEM", "SQ_VS2", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_VS2_PERF_SEL_INSTS_VALU", "SQ_VS2", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_VS2_PERF_SEL_INSTS_TEX_LOAD", "SQ_VS2", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_VS2_PERF_SEL_INSTS_TEX_STORE", "SQ_VS2", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_VS2_PERF_SEL_ITEM_CYCLES_VALU", "SQ_VS2", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_VS2_PERF_SEL_INST_CYCLES_VALU", "SQ_VS2", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_VS2_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_VS2", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_VS2_SQC_PERF_SEL_ICACHE_REQ", "SQ_VS2", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_VS2_SQC_PERF_SEL_ICACHE_HITS", "SQ_VS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_VS2_SQC_PERF_SEL_ICACHE_MISSES", "SQ_VS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_VS2_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_VS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_VS2_SQC_PERF_SEL_DCACHE_REQ", "SQ_VS2", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_VS2_SQC_PERF_SEL_DCACHE_HITS", "SQ_VS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_VS2_SQC_PERF_SEL_DCACHE_MISSES", "SQ_VS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_VS2_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_VS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqVs2CountersGfx103 = kSqVs2CountersGfx103Data;

    static constexpr std::array kSqVs3CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_VS3_PERF_SEL_WAVES", "SQ_VS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_VS3_PERF_SEL_WAVES_32", "SQ_VS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_VS3_PERF_SEL_LEVEL_WAVES", "SQ_VS3", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_VS3_PERF_SEL_ITEMS", "SQ_VS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_VS3_PERF_SEL_WAIT_INST_LDS", "SQ_VS3", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_VS3_PERF_SEL_INSTS_GDS", "SQ_VS3", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_VS3_PERF_SEL_INSTS_FLAT", "SQ_VS3", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_VS3_PERF_SEL_INSTS_LDS", "SQ_VS3", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_VS3_PERF_SEL_INSTS_SALU", "SQ_VS3", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_VS3_PERF_SEL_INSTS_SMEM", "SQ_VS3", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_VS3_PERF_SEL_INSTS_VALU", "SQ_VS3", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_VS3_PERF_SEL_INSTS_TEX_LOAD", "SQ_VS3", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_VS3_PERF_SEL_INSTS_TEX_STORE", "SQ_VS3", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_VS3_PERF_SEL_ITEM_CYCLES_VALU", "SQ_VS3", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_VS3_PERF_SEL_INST_CYCLES_VALU", "SQ_VS3", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_VS3_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_VS3", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_VS3_SQC_PERF_SEL_ICACHE_REQ", "SQ_VS3", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_VS3_SQC_PERF_SEL_ICACHE_HITS", "SQ_VS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_VS3_SQC_PERF_SEL_ICACHE_MISSES", "SQ_VS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_VS3_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_VS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_VS3_SQC_PERF_SEL_DCACHE_REQ", "SQ_VS3", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_VS3_SQC_PERF_SEL_DCACHE_HITS", "SQ_VS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_VS3_SQC_PERF_SEL_DCACHE_MISSES", "SQ_VS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_VS3_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_VS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqVs3CountersGfx103 = kSqVs3CountersGfx103Data;

    static constexpr std::array kSqPs0CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_PS0_PERF_SEL_WAVES", "SQ_PS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_PS0_PERF_SEL_WAVES_32", "SQ_PS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_PS0_PERF_SEL_LEVEL_WAVES", "SQ_PS0", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_PS0_PERF_SEL_ITEMS", "SQ_PS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_PS0_PERF_SEL_WAIT_INST_LDS", "SQ_PS0", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_PS0_PERF_SEL_INSTS_GDS", "SQ_PS0", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_PS0_PERF_SEL_INSTS_FLAT", "SQ_PS0", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_PS0_PERF_SEL_INSTS_LDS", "SQ_PS0", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_PS0_PERF_SEL_INSTS_SALU", "SQ_PS0", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_PS0_PERF_SEL_INSTS_SMEM", "SQ_PS0", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_PS0_PERF_SEL_INSTS_VALU", "SQ_PS0", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_PS0_PERF_SEL_INSTS_TEX_LOAD", "SQ_PS0", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_PS0_PERF_SEL_INSTS_TEX_STORE", "SQ_PS0", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_PS0_PERF_SEL_ITEM_CYCLES_VALU", "SQ_PS0", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_PS0_PERF_SEL_INST_CYCLES_VALU", "SQ_PS0", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_PS0_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_PS0", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_PS0_SQC_PERF_SEL_ICACHE_REQ", "SQ_PS0", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_PS0_SQC_PERF_SEL_ICACHE_HITS", "SQ_PS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_PS0_SQC_PERF_SEL_ICACHE_MISSES", "SQ_PS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_PS0_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_PS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_PS0_SQC_PERF_SEL_DCACHE_REQ", "SQ_PS0", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_PS0_SQC_PERF_SEL_DCACHE_HITS", "SQ_PS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_PS0_SQC_PERF_SEL_DCACHE_MISSES", "SQ_PS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_PS0_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_PS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqPs0CountersGfx103 = kSqPs0CountersGfx103Data;

    static constexpr std::array kSqPs1CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_PS1_PERF_SEL_WAVES", "SQ_PS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_PS1_PERF_SEL_WAVES_32", "SQ_PS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_PS1_PERF_SEL_LEVEL_WAVES", "SQ_PS1", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_PS1_PERF_SEL_ITEMS", "SQ_PS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_PS1_PERF_SEL_WAIT_INST_LDS", "SQ_PS1", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_PS1_PERF_SEL_INSTS_GDS", "SQ_PS1", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_PS1_PERF_SEL_INSTS_FLAT", "SQ_PS1", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_PS1_PERF_SEL_INSTS_LDS", "SQ_PS1", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_PS1_PERF_SEL_INSTS_SALU", "SQ_PS1", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_PS1_PERF_SEL_INSTS_SMEM", "SQ_PS1", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_PS1_PERF_SEL_INSTS_VALU", "SQ_PS1", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_PS1_PERF_SEL_INSTS_TEX_LOAD", "SQ_PS1", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_PS1_PERF_SEL_INSTS_TEX_STORE", "SQ_PS1", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_PS1_PERF_SEL_ITEM_CYCLES_VALU", "SQ_PS1", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_PS1_PERF_SEL_INST_CYCLES_VALU", "SQ_PS1", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_PS1_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_PS1", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_PS1_SQC_PERF_SEL_ICACHE_REQ", "SQ_PS1", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_PS1_SQC_PERF_SEL_ICACHE_HITS", "SQ_PS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_PS1_SQC_PERF_SEL_ICACHE_MISSES", "SQ_PS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_PS1_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_PS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_PS1_SQC_PERF_SEL_DCACHE_REQ", "SQ_PS1", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_PS1_SQC_PERF_SEL_DCACHE_HITS", "SQ_PS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_PS1_SQC_PERF_SEL_DCACHE_MISSES", "SQ_PS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_PS1_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_PS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqPs1CountersGfx103 = kSqPs1CountersGfx103Data;

    static constexpr std::array kSqPs2CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_PS2_PERF_SEL_WAVES", "SQ_PS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_PS2_PERF_SEL_WAVES_32", "SQ_PS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_PS2_PERF_SEL_LEVEL_WAVES", "SQ_PS2", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_PS2_PERF_SEL_ITEMS", "SQ_PS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_PS2_PERF_SEL_WAIT_INST_LDS", "SQ_PS2", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_PS2_PERF_SEL_INSTS_GDS", "SQ_PS2", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_PS2_PERF_SEL_INSTS_FLAT", "SQ_PS2", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_PS2_PERF_SEL_INSTS_LDS", "SQ_PS2", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_PS2_PERF_SEL_INSTS_SALU", "SQ_PS2", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_PS2_PERF_SEL_INSTS_SMEM", "SQ_PS2", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_PS2_PERF_SEL_INSTS_VALU", "SQ_PS2", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_PS2_PERF_SEL_INSTS_TEX_LOAD", "SQ_PS2", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_PS2_PERF_SEL_INSTS_TEX_STORE", "SQ_PS2", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_PS2_PERF_SEL_ITEM_CYCLES_VALU", "SQ_PS2", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_PS2_PERF_SEL_INST_CYCLES_VALU", "SQ_PS2", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_PS2_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_PS2", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_PS2_SQC_PERF_SEL_ICACHE_REQ", "SQ_PS2", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_PS2_SQC_PERF_SEL_ICACHE_HITS", "SQ_PS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_PS2_SQC_PERF_SEL_ICACHE_MISSES", "SQ_PS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_PS2_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_PS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_PS2_SQC_PERF_SEL_DCACHE_REQ", "SQ_PS2", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_PS2_SQC_PERF_SEL_DCACHE_HITS", "SQ_PS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_PS2_SQC_PERF_SEL_DCACHE_MISSES", "SQ_PS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_PS2_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_PS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqPs2CountersGfx103 = kSqPs2CountersGfx103Data;

    static constexpr std::array kSqPs3CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_PS3_PERF_SEL_WAVES", "SQ_PS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_PS3_PERF_SEL_WAVES_32", "SQ_PS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_PS3_PERF_SEL_LEVEL_WAVES", "SQ_PS3", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_PS3_PERF_SEL_ITEMS", "SQ_PS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_PS3_PERF_SEL_WAIT_INST_LDS", "SQ_PS3", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_PS3_PERF_SEL_INSTS_GDS", "SQ_PS3", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_PS3_PERF_SEL_INSTS_FLAT", "SQ_PS3", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_PS3_PERF_SEL_INSTS_LDS", "SQ_PS3", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_PS3_PERF_SEL_INSTS_SALU", "SQ_PS3", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_PS3_PERF_SEL_INSTS_SMEM", "SQ_PS3", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_PS3_PERF_SEL_INSTS_VALU", "SQ_PS3", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_PS3_PERF_SEL_INSTS_TEX_LOAD", "SQ_PS3", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_PS3_PERF_SEL_INSTS_TEX_STORE", "SQ_PS3", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_PS3_PERF_SEL_ITEM_CYCLES_VALU", "SQ_PS3", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_PS3_PERF_SEL_INST_CYCLES_VALU", "SQ_PS3", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_PS3_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_PS3", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_PS3_SQC_PERF_SEL_ICACHE_REQ", "SQ_PS3", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_PS3_SQC_PERF_SEL_ICACHE_HITS", "SQ_PS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_PS3_SQC_PERF_SEL_ICACHE_MISSES", "SQ_PS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_PS3_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_PS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_PS3_SQC_PERF_SEL_DCACHE_REQ", "SQ_PS3", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_PS3_SQC_PERF_SEL_DCACHE_HITS", "SQ_PS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_PS3_SQC_PERF_SEL_DCACHE_MISSES", "SQ_PS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_PS3_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_PS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqPs3CountersGfx103 = kSqPs3CountersGfx103Data;

    static constexpr std::array kSqLs0CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_LS0_PERF_SEL_WAVES", "SQ_LS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_LS0_PERF_SEL_WAVES_32", "SQ_LS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_LS0_PERF_SEL_LEVEL_WAVES", "SQ_LS0", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_LS0_PERF_SEL_ITEMS", "SQ_LS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_LS0_PERF_SEL_WAIT_INST_LDS", "SQ_LS0", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_LS0_PERF_SEL_INSTS_GDS", "SQ_LS0", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_LS0_PERF_SEL_INSTS_FLAT", "SQ_LS0", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_LS0_PERF_SEL_INSTS_LDS", "SQ_LS0", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_LS0_PERF_SEL_INSTS_SALU", "SQ_LS0", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_LS0_PERF_SEL_INSTS_SMEM", "SQ_LS0", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_LS0_PERF_SEL_INSTS_VALU", "SQ_LS0", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_LS0_PERF_SEL_INSTS_TEX_LOAD", "SQ_LS0", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_LS0_PERF_SEL_INSTS_TEX_STORE", "SQ_LS0", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_LS0_PERF_SEL_ITEM_CYCLES_VALU", "SQ_LS0", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_LS0_PERF_SEL_INST_CYCLES_VALU", "SQ_LS0", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_LS0_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_LS0", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_LS0_SQC_PERF_SEL_ICACHE_REQ", "SQ_LS0", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_LS0_SQC_PERF_SEL_ICACHE_HITS", "SQ_LS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_LS0_SQC_PERF_SEL_ICACHE_MISSES", "SQ_LS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_LS0_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_LS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_LS0_SQC_PERF_SEL_DCACHE_REQ", "SQ_LS0", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_LS0_SQC_PERF_SEL_DCACHE_HITS", "SQ_LS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_LS0_SQC_PERF_SEL_DCACHE_MISSES", "SQ_LS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_LS0_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_LS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqLs0CountersGfx103 = kSqLs0CountersGfx103Data;

    static constexpr std::array kSqLs1CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_LS1_PERF_SEL_WAVES", "SQ_LS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_LS1_PERF_SEL_WAVES_32", "SQ_LS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_LS1_PERF_SEL_LEVEL_WAVES", "SQ_LS1", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_LS1_PERF_SEL_ITEMS", "SQ_LS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_LS1_PERF_SEL_WAIT_INST_LDS", "SQ_LS1", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_LS1_PERF_SEL_INSTS_GDS", "SQ_LS1", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_LS1_PERF_SEL_INSTS_FLAT", "SQ_LS1", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_LS1_PERF_SEL_INSTS_LDS", "SQ_LS1", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_LS1_PERF_SEL_INSTS_SALU", "SQ_LS1", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_LS1_PERF_SEL_INSTS_SMEM", "SQ_LS1", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_LS1_PERF_SEL_INSTS_VALU", "SQ_LS1", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_LS1_PERF_SEL_INSTS_TEX_LOAD", "SQ_LS1", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_LS1_PERF_SEL_INSTS_TEX_STORE", "SQ_LS1", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_LS1_PERF_SEL_ITEM_CYCLES_VALU", "SQ_LS1", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_LS1_PERF_SEL_INST_CYCLES_VALU", "SQ_LS1", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_LS1_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_LS1", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_LS1_SQC_PERF_SEL_ICACHE_REQ", "SQ_LS1", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_LS1_SQC_PERF_SEL_ICACHE_HITS", "SQ_LS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_LS1_SQC_PERF_SEL_ICACHE_MISSES", "SQ_LS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_LS1_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_LS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_LS1_SQC_PERF_SEL_DCACHE_REQ", "SQ_LS1", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_LS1_SQC_PERF_SEL_DCACHE_HITS", "SQ_LS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_LS1_SQC_PERF_SEL_DCACHE_MISSES", "SQ_LS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_LS1_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_LS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqLs1CountersGfx103 = kSqLs1CountersGfx103Data;

    static constexpr std::array kSqLs2CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_LS2_PERF_SEL_WAVES", "SQ_LS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_LS2_PERF_SEL_WAVES_32", "SQ_LS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_LS2_PERF_SEL_LEVEL_WAVES", "SQ_LS2", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_LS2_PERF_SEL_ITEMS", "SQ_LS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_LS2_PERF_SEL_WAIT_INST_LDS", "SQ_LS2", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_LS2_PERF_SEL_INSTS_GDS", "SQ_LS2", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_LS2_PERF_SEL_INSTS_FLAT", "SQ_LS2", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_LS2_PERF_SEL_INSTS_LDS", "SQ_LS2", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_LS2_PERF_SEL_INSTS_SALU", "SQ_LS2", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_LS2_PERF_SEL_INSTS_SMEM", "SQ_LS2", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_LS2_PERF_SEL_INSTS_VALU", "SQ_LS2", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_LS2_PERF_SEL_INSTS_TEX_LOAD", "SQ_LS2", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_LS2_PERF_SEL_INSTS_TEX_STORE", "SQ_LS2", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_LS2_PERF_SEL_ITEM_CYCLES_VALU", "SQ_LS2", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_LS2_PERF_SEL_INST_CYCLES_VALU", "SQ_LS2", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_LS2_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_LS2", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_LS2_SQC_PERF_SEL_ICACHE_REQ", "SQ_LS2", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_LS2_SQC_PERF_SEL_ICACHE_HITS", "SQ_LS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_LS2_SQC_PERF_SEL_ICACHE_MISSES", "SQ_LS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_LS2_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_LS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_LS2_SQC_PERF_SEL_DCACHE_REQ", "SQ_LS2", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_LS2_SQC_PERF_SEL_DCACHE_HITS", "SQ_LS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_LS2_SQC_PERF_SEL_DCACHE_MISSES", "SQ_LS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_LS2_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_LS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqLs2CountersGfx103 = kSqLs2CountersGfx103Data;

    static constexpr std::array kSqLs3CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_LS3_PERF_SEL_WAVES", "SQ_LS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_LS3_PERF_SEL_WAVES_32", "SQ_LS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_LS3_PERF_SEL_LEVEL_WAVES", "SQ_LS3", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_LS3_PERF_SEL_ITEMS", "SQ_LS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_LS3_PERF_SEL_WAIT_INST_LDS", "SQ_LS3", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_LS3_PERF_SEL_INSTS_GDS", "SQ_LS3", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_LS3_PERF_SEL_INSTS_FLAT", "SQ_LS3", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_LS3_PERF_SEL_INSTS_LDS", "SQ_LS3", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_LS3_PERF_SEL_INSTS_SALU", "SQ_LS3", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_LS3_PERF_SEL_INSTS_SMEM", "SQ_LS3", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_LS3_PERF_SEL_INSTS_VALU", "SQ_LS3", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_LS3_PERF_SEL_INSTS_TEX_LOAD", "SQ_LS3", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_LS3_PERF_SEL_INSTS_TEX_STORE", "SQ_LS3", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_LS3_PERF_SEL_ITEM_CYCLES_VALU", "SQ_LS3", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_LS3_PERF_SEL_INST_CYCLES_VALU", "SQ_LS3", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_LS3_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_LS3", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_LS3_SQC_PERF_SEL_ICACHE_REQ", "SQ_LS3", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_LS3_SQC_PERF_SEL_ICACHE_HITS", "SQ_LS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_LS3_SQC_PERF_SEL_ICACHE_MISSES", "SQ_LS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_LS3_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_LS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_LS3_SQC_PERF_SEL_DCACHE_REQ", "SQ_LS3", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_LS3_SQC_PERF_SEL_DCACHE_HITS", "SQ_LS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_LS3_SQC_PERF_SEL_DCACHE_MISSES", "SQ_LS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_LS3_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_LS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqLs3CountersGfx103 = kSqLs3CountersGfx103Data;

    static constexpr std::array kSqHs0CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_HS0_PERF_SEL_WAVES", "SQ_HS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_HS0_PERF_SEL_WAVES_32", "SQ_HS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_HS0_PERF_SEL_LEVEL_WAVES", "SQ_HS0", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_HS0_PERF_SEL_ITEMS", "SQ_HS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_HS0_PERF_SEL_WAIT_INST_LDS", "SQ_HS0", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_HS0_PERF_SEL_INSTS_GDS", "SQ_HS0", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_HS0_PERF_SEL_INSTS_FLAT", "SQ_HS0", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_HS0_PERF_SEL_INSTS_LDS", "SQ_HS0", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_HS0_PERF_SEL_INSTS_SALU", "SQ_HS0", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_HS0_PERF_SEL_INSTS_SMEM", "SQ_HS0", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_HS0_PERF_SEL_INSTS_VALU", "SQ_HS0", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_HS0_PERF_SEL_INSTS_TEX_LOAD", "SQ_HS0", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_HS0_PERF_SEL_INSTS_TEX_STORE", "SQ_HS0", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_HS0_PERF_SEL_ITEM_CYCLES_VALU", "SQ_HS0", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_HS0_PERF_SEL_INST_CYCLES_VALU", "SQ_HS0", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_HS0_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_HS0", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_HS0_SQC_PERF_SEL_ICACHE_REQ", "SQ_HS0", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_HS0_SQC_PERF_SEL_ICACHE_HITS", "SQ_HS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_HS0_SQC_PERF_SEL_ICACHE_MISSES", "SQ_HS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_HS0_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_HS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_HS0_SQC_PERF_SEL_DCACHE_REQ", "SQ_HS0", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_HS0_SQC_PERF_SEL_DCACHE_HITS", "SQ_HS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_HS0_SQC_PERF_SEL_DCACHE_MISSES", "SQ_HS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_HS0_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_HS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqHs0CountersGfx103 = kSqHs0CountersGfx103Data;

    static constexpr std::array kSqHs1CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_HS1_PERF_SEL_WAVES", "SQ_HS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_HS1_PERF_SEL_WAVES_32", "SQ_HS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_HS1_PERF_SEL_LEVEL_WAVES", "SQ_HS1", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_HS1_PERF_SEL_ITEMS", "SQ_HS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_HS1_PERF_SEL_WAIT_INST_LDS", "SQ_HS1", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_HS1_PERF_SEL_INSTS_GDS", "SQ_HS1", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_HS1_PERF_SEL_INSTS_FLAT", "SQ_HS1", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_HS1_PERF_SEL_INSTS_LDS", "SQ_HS1", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_HS1_PERF_SEL_INSTS_SALU", "SQ_HS1", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_HS1_PERF_SEL_INSTS_SMEM", "SQ_HS1", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_HS1_PERF_SEL_INSTS_VALU", "SQ_HS1", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_HS1_PERF_SEL_INSTS_TEX_LOAD", "SQ_HS1", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_HS1_PERF_SEL_INSTS_TEX_STORE", "SQ_HS1", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_HS1_PERF_SEL_ITEM_CYCLES_VALU", "SQ_HS1", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_HS1_PERF_SEL_INST_CYCLES_VALU", "SQ_HS1", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_HS1_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_HS1", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_HS1_SQC_PERF_SEL_ICACHE_REQ", "SQ_HS1", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_HS1_SQC_PERF_SEL_ICACHE_HITS", "SQ_HS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_HS1_SQC_PERF_SEL_ICACHE_MISSES", "SQ_HS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_HS1_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_HS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_HS1_SQC_PERF_SEL_DCACHE_REQ", "SQ_HS1", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_HS1_SQC_PERF_SEL_DCACHE_HITS", "SQ_HS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_HS1_SQC_PERF_SEL_DCACHE_MISSES", "SQ_HS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_HS1_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_HS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqHs1CountersGfx103 = kSqHs1CountersGfx103Data;

    static constexpr std::array kSqHs2CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_HS2_PERF_SEL_WAVES", "SQ_HS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_HS2_PERF_SEL_WAVES_32", "SQ_HS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_HS2_PERF_SEL_LEVEL_WAVES", "SQ_HS2", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_HS2_PERF_SEL_ITEMS", "SQ_HS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_HS2_PERF_SEL_WAIT_INST_LDS", "SQ_HS2", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_HS2_PERF_SEL_INSTS_GDS", "SQ_HS2", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_HS2_PERF_SEL_INSTS_FLAT", "SQ_HS2", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_HS2_PERF_SEL_INSTS_LDS", "SQ_HS2", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_HS2_PERF_SEL_INSTS_SALU", "SQ_HS2", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_HS2_PERF_SEL_INSTS_SMEM", "SQ_HS2", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_HS2_PERF_SEL_INSTS_VALU", "SQ_HS2", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_HS2_PERF_SEL_INSTS_TEX_LOAD", "SQ_HS2", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_HS2_PERF_SEL_INSTS_TEX_STORE", "SQ_HS2", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_HS2_PERF_SEL_ITEM_CYCLES_VALU", "SQ_HS2", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_HS2_PERF_SEL_INST_CYCLES_VALU", "SQ_HS2", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_HS2_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_HS2", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_HS2_SQC_PERF_SEL_ICACHE_REQ", "SQ_HS2", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_HS2_SQC_PERF_SEL_ICACHE_HITS", "SQ_HS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_HS2_SQC_PERF_SEL_ICACHE_MISSES", "SQ_HS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_HS2_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_HS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_HS2_SQC_PERF_SEL_DCACHE_REQ", "SQ_HS2", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_HS2_SQC_PERF_SEL_DCACHE_HITS", "SQ_HS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_HS2_SQC_PERF_SEL_DCACHE_MISSES", "SQ_HS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_HS2_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_HS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqHs2CountersGfx103 = kSqHs2CountersGfx103Data;

    static constexpr std::array kSqHs3CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_HS3_PERF_SEL_WAVES", "SQ_HS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_HS3_PERF_SEL_WAVES_32", "SQ_HS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_HS3_PERF_SEL_LEVEL_WAVES", "SQ_HS3", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_HS3_PERF_SEL_ITEMS", "SQ_HS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_HS3_PERF_SEL_WAIT_INST_LDS", "SQ_HS3", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_HS3_PERF_SEL_INSTS_GDS", "SQ_HS3", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_HS3_PERF_SEL_INSTS_FLAT", "SQ_HS3", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_HS3_PERF_SEL_INSTS_LDS", "SQ_HS3", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_HS3_PERF_SEL_INSTS_SALU", "SQ_HS3", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_HS3_PERF_SEL_INSTS_SMEM", "SQ_HS3", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_HS3_PERF_SEL_INSTS_VALU", "SQ_HS3", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_HS3_PERF_SEL_INSTS_TEX_LOAD", "SQ_HS3", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_HS3_PERF_SEL_INSTS_TEX_STORE", "SQ_HS3", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_HS3_PERF_SEL_ITEM_CYCLES_VALU", "SQ_HS3", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_HS3_PERF_SEL_INST_CYCLES_VALU", "SQ_HS3", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_HS3_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_HS3", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_HS3_SQC_PERF_SEL_ICACHE_REQ", "SQ_HS3", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_HS3_SQC_PERF_SEL_ICACHE_HITS", "SQ_HS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_HS3_SQC_PERF_SEL_ICACHE_MISSES", "SQ_HS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_HS3_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_HS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_HS3_SQC_PERF_SEL_DCACHE_REQ", "SQ_HS3", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_HS3_SQC_PERF_SEL_DCACHE_HITS", "SQ_HS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_HS3_SQC_PERF_SEL_DCACHE_MISSES", "SQ_HS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_HS3_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_HS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqHs3CountersGfx103 = kSqHs3CountersGfx103Data;

    static constexpr std::array kSqCs0CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_CS0_PERF_SEL_WAVES", "SQ_CS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_CS0_PERF_SEL_WAVES_32", "SQ_CS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_CS0_PERF_SEL_LEVEL_WAVES", "SQ_CS0", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_CS0_PERF_SEL_ITEMS", "SQ_CS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_CS0_PERF_SEL_WAIT_INST_LDS", "SQ_CS0", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_CS0_PERF_SEL_INSTS_GDS", "SQ_CS0", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_CS0_PERF_SEL_INSTS_FLAT", "SQ_CS0", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_CS0_PERF_SEL_INSTS_LDS", "SQ_CS0", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_CS0_PERF_SEL_INSTS_SALU", "SQ_CS0", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_CS0_PERF_SEL_INSTS_SMEM", "SQ_CS0", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_CS0_PERF_SEL_INSTS_VALU", "SQ_CS0", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_CS0_PERF_SEL_INSTS_TEX_LOAD", "SQ_CS0", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_CS0_PERF_SEL_INSTS_TEX_STORE", "SQ_CS0", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_CS0_PERF_SEL_ITEM_CYCLES_VALU", "SQ_CS0", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_CS0_PERF_SEL_INST_CYCLES_VALU", "SQ_CS0", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_CS0_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_CS0", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_CS0_SQC_PERF_SEL_ICACHE_REQ", "SQ_CS0", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_CS0_SQC_PERF_SEL_ICACHE_HITS", "SQ_CS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_CS0_SQC_PERF_SEL_ICACHE_MISSES", "SQ_CS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_CS0_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_CS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_CS0_SQC_PERF_SEL_DCACHE_REQ", "SQ_CS0", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_CS0_SQC_PERF_SEL_DCACHE_HITS", "SQ_CS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_CS0_SQC_PERF_SEL_DCACHE_MISSES", "SQ_CS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_CS0_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_CS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqCs0CountersGfx103 = kSqCs0CountersGfx103Data;

    static constexpr std::array kSqCs1CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_CS1_PERF_SEL_WAVES", "SQ_CS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_CS1_PERF_SEL_WAVES_32", "SQ_CS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_CS1_PERF_SEL_LEVEL_WAVES", "SQ_CS1", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_CS1_PERF_SEL_ITEMS", "SQ_CS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_CS1_PERF_SEL_WAIT_INST_LDS", "SQ_CS1", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_CS1_PERF_SEL_INSTS_GDS", "SQ_CS1", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_CS1_PERF_SEL_INSTS_FLAT", "SQ_CS1", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_CS1_PERF_SEL_INSTS_LDS", "SQ_CS1", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_CS1_PERF_SEL_INSTS_SALU", "SQ_CS1", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_CS1_PERF_SEL_INSTS_SMEM", "SQ_CS1", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_CS1_PERF_SEL_INSTS_VALU", "SQ_CS1", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_CS1_PERF_SEL_INSTS_TEX_LOAD", "SQ_CS1", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_CS1_PERF_SEL_INSTS_TEX_STORE", "SQ_CS1", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_CS1_PERF_SEL_ITEM_CYCLES_VALU", "SQ_CS1", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_CS1_PERF_SEL_INST_CYCLES_VALU", "SQ_CS1", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_CS1_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_CS1", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_CS1_SQC_PERF_SEL_ICACHE_REQ", "SQ_CS1", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_CS1_SQC_PERF_SEL_ICACHE_HITS", "SQ_CS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_CS1_SQC_PERF_SEL_ICACHE_MISSES", "SQ_CS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_CS1_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_CS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_CS1_SQC_PERF_SEL_DCACHE_REQ", "SQ_CS1", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_CS1_SQC_PERF_SEL_DCACHE_HITS", "SQ_CS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_CS1_SQC_PERF_SEL_DCACHE_MISSES", "SQ_CS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_CS1_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_CS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqCs1CountersGfx103 = kSqCs1CountersGfx103Data;

    static constexpr std::array kSqCs2CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_CS2_PERF_SEL_WAVES", "SQ_CS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_CS2_PERF_SEL_WAVES_32", "SQ_CS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_CS2_PERF_SEL_LEVEL_WAVES", "SQ_CS2", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_CS2_PERF_SEL_ITEMS", "SQ_CS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_CS2_PERF_SEL_WAIT_INST_LDS", "SQ_CS2", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_CS2_PERF_SEL_INSTS_GDS", "SQ_CS2", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_CS2_PERF_SEL_INSTS_FLAT", "SQ_CS2", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_CS2_PERF_SEL_INSTS_LDS", "SQ_CS2", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_CS2_PERF_SEL_INSTS_SALU", "SQ_CS2", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_CS2_PERF_SEL_INSTS_SMEM", "SQ_CS2", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_CS2_PERF_SEL_INSTS_VALU", "SQ_CS2", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_CS2_PERF_SEL_INSTS_TEX_LOAD", "SQ_CS2", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_CS2_PERF_SEL_INSTS_TEX_STORE", "SQ_CS2", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_CS2_PERF_SEL_ITEM_CYCLES_VALU", "SQ_CS2", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_CS2_PERF_SEL_INST_CYCLES_VALU", "SQ_CS2", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_CS2_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_CS2", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_CS2_SQC_PERF_SEL_ICACHE_REQ", "SQ_CS2", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_CS2_SQC_PERF_SEL_ICACHE_HITS", "SQ_CS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_CS2_SQC_PERF_SEL_ICACHE_MISSES", "SQ_CS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_CS2_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_CS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_CS2_SQC_PERF_SEL_DCACHE_REQ", "SQ_CS2", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_CS2_SQC_PERF_SEL_DCACHE_HITS", "SQ_CS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_CS2_SQC_PERF_SEL_DCACHE_MISSES", "SQ_CS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_CS2_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_CS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqCs2CountersGfx103 = kSqCs2CountersGfx103Data;

    static constexpr std::array kSqCs3CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "SQ_CS3_PERF_SEL_WAVES", "SQ_CS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "SQ_CS3_PERF_SEL_WAVES_32", "SQ_CS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{7, "SQ_CS3_PERF_SEL_LEVEL_WAVES", "SQ_CS3", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{8, "SQ_CS3_PERF_SEL_ITEMS", "SQ_CS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{31, "SQ_CS3_PERF_SEL_WAIT_INST_LDS", "SQ_CS3", "Number of clock cycles spent waiting for LDS (indexed) instruction issue. In units of cycles. {nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "SQ_CS3_PERF_SEL_INSTS_GDS", "SQ_CS3", "Number of GDS instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "SQ_CS3_PERF_SEL_INSTS_FLAT", "SQ_CS3", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{59, "SQ_CS3_PERF_SEL_INSTS_LDS", "SQ_CS3", "Number of LDS indexed instructions issued (including FLAT). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "SQ_CS3_PERF_SEL_INSTS_SALU", "SQ_CS3", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{61, "SQ_CS3_PERF_SEL_INSTS_SMEM", "SQ_CS3", "Number of SMEM instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{64, "SQ_CS3_PERF_SEL_INSTS_VALU", "SQ_CS3", "Number of VALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "SQ_CS3_PERF_SEL_INSTS_TEX_LOAD", "SQ_CS3", "Number of buffer load, image load or sample instructions issued. In GEN0/1, counts both loads and stores. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "SQ_CS3_PERF_SEL_INSTS_TEX_STORE", "SQ_CS3", "Number of buffer or image store or atomic (with and without return) instructions issued. In GEN0/1, is unused (zero). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{82, "SQ_CS3_PERF_SEL_ITEM_CYCLES_VALU", "SQ_CS3", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "SQ_CS3_PERF_SEL_INST_CYCLES_VALU", "SQ_CS3", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{285, "SQ_CS3_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQ_CS3", "Number of cycles LDS is stalled by bank conflicts. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{299, "SQ_CS3_SQC_PERF_SEL_ICACHE_REQ", "SQ_CS3", "Number of requests. {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{300, "SQ_CS3_SQC_PERF_SEL_ICACHE_HITS", "SQ_CS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{301, "SQ_CS3_SQC_PERF_SEL_ICACHE_MISSES", "SQ_CS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{302, "SQ_CS3_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQ_CS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{334, "SQ_CS3_SQC_PERF_SEL_DCACHE_REQ", "SQ_CS3", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{335, "SQ_CS3_SQC_PERF_SEL_DCACHE_HITS", "SQ_CS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{336, "SQ_CS3_SQC_PERF_SEL_DCACHE_MISSES", "SQ_CS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{337, "SQ_CS3_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQ_CS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSqCs3CountersGfx103 = kSqCs3CountersGfx103Data;

    static constexpr std::array kSx0CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "SX0_PERF_SEL_CLOCK", "SX0", "Nr of clocks where SX was busy in any way shape or form", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{10, "SX0_PERF_SEL_SH_POS_STALL", "SX0", "Nr of clocks SX is being stalled by PA", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{12, "SX0_PERF_SEL_DB0_PIXELS", "SX0", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{14, "SX0_PERF_SEL_DB0_PIXEL_STALL", "SX0", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{17, "SX0_PERF_SEL_DB1_PIXELS", "SX0", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{19, "SX0_PERF_SEL_DB1_PIXEL_STALL", "SX0", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{22, "SX0_PERF_SEL_DB2_PIXELS", "SX0", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{24, "SX0_PERF_SEL_DB2_PIXEL_STALL", "SX0", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{27, "SX0_PERF_SEL_DB3_PIXELS", "SX0", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{29, "SX0_PERF_SEL_DB3_PIXEL_STALL", "SX0", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSx0CountersGfx103 = kSx0CountersGfx103Data;

    static constexpr std::array kSx1CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "SX1_PERF_SEL_CLOCK", "SX1", "Nr of clocks where SX was busy in any way shape or form", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{10, "SX1_PERF_SEL_SH_POS_STALL", "SX1", "Nr of clocks SX is being stalled by PA", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{12, "SX1_PERF_SEL_DB0_PIXELS", "SX1", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{14, "SX1_PERF_SEL_DB0_PIXEL_STALL", "SX1", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{17, "SX1_PERF_SEL_DB1_PIXELS", "SX1", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{19, "SX1_PERF_SEL_DB1_PIXEL_STALL", "SX1", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{22, "SX1_PERF_SEL_DB2_PIXELS", "SX1", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{24, "SX1_PERF_SEL_DB2_PIXEL_STALL", "SX1", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{27, "SX1_PERF_SEL_DB3_PIXELS", "SX1", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{29, "SX1_PERF_SEL_DB3_PIXEL_STALL", "SX1", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSx1CountersGfx103 = kSx1CountersGfx103Data;

    static constexpr std::array kSx2CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "SX2_PERF_SEL_CLOCK", "SX2", "Nr of clocks where SX was busy in any way shape or form", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{10, "SX2_PERF_SEL_SH_POS_STALL", "SX2", "Nr of clocks SX is being stalled by PA", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{12, "SX2_PERF_SEL_DB0_PIXELS", "SX2", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{14, "SX2_PERF_SEL_DB0_PIXEL_STALL", "SX2", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{17, "SX2_PERF_SEL_DB1_PIXELS", "SX2", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{19, "SX2_PERF_SEL_DB1_PIXEL_STALL", "SX2", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{22, "SX2_PERF_SEL_DB2_PIXELS", "SX2", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{24, "SX2_PERF_SEL_DB2_PIXEL_STALL", "SX2", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{27, "SX2_PERF_SEL_DB3_PIXELS", "SX2", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{29, "SX2_PERF_SEL_DB3_PIXEL_STALL", "SX2", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSx2CountersGfx103 = kSx2CountersGfx103Data;

    static constexpr std::array kSx3CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "SX3_PERF_SEL_CLOCK", "SX3", "Nr of clocks where SX was busy in any way shape or form", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{10, "SX3_PERF_SEL_SH_POS_STALL", "SX3", "Nr of clocks SX is being stalled by PA", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{12, "SX3_PERF_SEL_DB0_PIXELS", "SX3", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{14, "SX3_PERF_SEL_DB0_PIXEL_STALL", "SX3", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{17, "SX3_PERF_SEL_DB1_PIXELS", "SX3", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{19, "SX3_PERF_SEL_DB1_PIXEL_STALL", "SX3", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{22, "SX3_PERF_SEL_DB2_PIXELS", "SX3", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{24, "SX3_PERF_SEL_DB2_PIXEL_STALL", "SX3", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{27, "SX3_PERF_SEL_DB3_PIXELS", "SX3", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{29, "SX3_PERF_SEL_DB3_PIXEL_STALL", "SX3", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSx3CountersGfx103 = kSx3CountersGfx103Data;

    static constexpr std::array kSx4CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "SX4_PERF_SEL_CLOCK", "SX4", "Nr of clocks where SX was busy in any way shape or form", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{10, "SX4_PERF_SEL_SH_POS_STALL", "SX4", "Nr of clocks SX is being stalled by PA", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{12, "SX4_PERF_SEL_DB0_PIXELS", "SX4", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{14, "SX4_PERF_SEL_DB0_PIXEL_STALL", "SX4", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{17, "SX4_PERF_SEL_DB1_PIXELS", "SX4", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{19, "SX4_PERF_SEL_DB1_PIXEL_STALL", "SX4", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{22, "SX4_PERF_SEL_DB2_PIXELS", "SX4", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{24, "SX4_PERF_SEL_DB2_PIXEL_STALL", "SX4", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{27, "SX4_PERF_SEL_DB3_PIXELS", "SX4", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{29, "SX4_PERF_SEL_DB3_PIXEL_STALL", "SX4", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSx4CountersGfx103 = kSx4CountersGfx103Data;

    static constexpr std::array kSx5CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "SX5_PERF_SEL_CLOCK", "SX5", "Nr of clocks where SX was busy in any way shape or form", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{10, "SX5_PERF_SEL_SH_POS_STALL", "SX5", "Nr of clocks SX is being stalled by PA", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{12, "SX5_PERF_SEL_DB0_PIXELS", "SX5", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{14, "SX5_PERF_SEL_DB0_PIXEL_STALL", "SX5", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{17, "SX5_PERF_SEL_DB1_PIXELS", "SX5", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{19, "SX5_PERF_SEL_DB1_PIXEL_STALL", "SX5", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{22, "SX5_PERF_SEL_DB2_PIXELS", "SX5", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{24, "SX5_PERF_SEL_DB2_PIXEL_STALL", "SX5", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{27, "SX5_PERF_SEL_DB3_PIXELS", "SX5", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{29, "SX5_PERF_SEL_DB3_PIXEL_STALL", "SX5", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSx5CountersGfx103 = kSx5CountersGfx103Data;

    static constexpr std::array kSx6CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "SX6_PERF_SEL_CLOCK", "SX6", "Nr of clocks where SX was busy in any way shape or form", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{10, "SX6_PERF_SEL_SH_POS_STALL", "SX6", "Nr of clocks SX is being stalled by PA", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{12, "SX6_PERF_SEL_DB0_PIXELS", "SX6", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{14, "SX6_PERF_SEL_DB0_PIXEL_STALL", "SX6", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{17, "SX6_PERF_SEL_DB1_PIXELS", "SX6", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{19, "SX6_PERF_SEL_DB1_PIXEL_STALL", "SX6", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{22, "SX6_PERF_SEL_DB2_PIXELS", "SX6", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{24, "SX6_PERF_SEL_DB2_PIXEL_STALL", "SX6", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{27, "SX6_PERF_SEL_DB3_PIXELS", "SX6", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{29, "SX6_PERF_SEL_DB3_PIXEL_STALL", "SX6", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSx6CountersGfx103 = kSx6CountersGfx103Data;

    static constexpr std::array kSx7CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "SX7_PERF_SEL_CLOCK", "SX7", "Nr of clocks where SX was busy in any way shape or form", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{10, "SX7_PERF_SEL_SH_POS_STALL", "SX7", "Nr of clocks SX is being stalled by PA", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{12, "SX7_PERF_SEL_DB0_PIXELS", "SX7", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{14, "SX7_PERF_SEL_DB0_PIXEL_STALL", "SX7", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{17, "SX7_PERF_SEL_DB1_PIXELS", "SX7", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{19, "SX7_PERF_SEL_DB1_PIXEL_STALL", "SX7", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{22, "SX7_PERF_SEL_DB2_PIXELS", "SX7", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{24, "SX7_PERF_SEL_DB2_PIXEL_STALL", "SX7", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{27, "SX7_PERF_SEL_DB3_PIXELS", "SX7", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{29, "SX7_PERF_SEL_DB3_PIXEL_STALL", "SX7", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kSx7CountersGfx103 = kSx7CountersGfx103Data;

    static constexpr std::array kTa0CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA0_PERF_SEL_TA_BUSY", "TA0", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA0_PERF_SEL_MIP_1_CYCLE_QUADS", "TA0", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA0_PERF_SEL_MIP_2_CYCLE_QUADS", "TA0", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA0_PERF_SEL_VOL_1_CYCLE_QUADS", "TA0", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA0_PERF_SEL_VOL_2_CYCLE_QUADS", "TA0", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA0_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA0", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA0_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA0", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA0_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA0", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA0_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA0", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA0_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA0", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA0_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA0", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA0_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA0", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA0_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA0", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA0_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA0", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa0CountersGfx103 = kTa0CountersGfx103Data;

    static constexpr std::array kTa1CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA1_PERF_SEL_TA_BUSY", "TA1", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA1_PERF_SEL_MIP_1_CYCLE_QUADS", "TA1", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA1_PERF_SEL_MIP_2_CYCLE_QUADS", "TA1", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA1_PERF_SEL_VOL_1_CYCLE_QUADS", "TA1", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA1_PERF_SEL_VOL_2_CYCLE_QUADS", "TA1", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA1_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA1", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA1_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA1", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA1_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA1", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA1_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA1", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA1_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA1", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA1_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA1", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA1_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA1", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA1_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA1", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA1_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA1", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa1CountersGfx103 = kTa1CountersGfx103Data;

    static constexpr std::array kTa2CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA2_PERF_SEL_TA_BUSY", "TA2", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA2_PERF_SEL_MIP_1_CYCLE_QUADS", "TA2", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA2_PERF_SEL_MIP_2_CYCLE_QUADS", "TA2", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA2_PERF_SEL_VOL_1_CYCLE_QUADS", "TA2", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA2_PERF_SEL_VOL_2_CYCLE_QUADS", "TA2", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA2_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA2", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA2_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA2", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA2_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA2", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA2_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA2", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA2_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA2", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA2_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA2", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA2_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA2", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA2_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA2", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA2_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA2", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa2CountersGfx103 = kTa2CountersGfx103Data;

    static constexpr std::array kTa3CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA3_PERF_SEL_TA_BUSY", "TA3", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA3_PERF_SEL_MIP_1_CYCLE_QUADS", "TA3", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA3_PERF_SEL_MIP_2_CYCLE_QUADS", "TA3", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA3_PERF_SEL_VOL_1_CYCLE_QUADS", "TA3", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA3_PERF_SEL_VOL_2_CYCLE_QUADS", "TA3", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA3_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA3", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA3_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA3", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA3_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA3", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA3_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA3", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA3_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA3", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA3_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA3", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA3_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA3", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA3_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA3", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA3_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA3", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa3CountersGfx103 = kTa3CountersGfx103Data;

    static constexpr std::array kTa4CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA4_PERF_SEL_TA_BUSY", "TA4", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA4_PERF_SEL_MIP_1_CYCLE_QUADS", "TA4", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA4_PERF_SEL_MIP_2_CYCLE_QUADS", "TA4", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA4_PERF_SEL_VOL_1_CYCLE_QUADS", "TA4", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA4_PERF_SEL_VOL_2_CYCLE_QUADS", "TA4", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA4_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA4", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA4_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA4", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA4_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA4", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA4_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA4", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA4_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA4", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA4_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA4", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA4_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA4", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA4_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA4", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA4_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA4", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa4CountersGfx103 = kTa4CountersGfx103Data;

    static constexpr std::array kTa5CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA5_PERF_SEL_TA_BUSY", "TA5", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA5_PERF_SEL_MIP_1_CYCLE_QUADS", "TA5", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA5_PERF_SEL_MIP_2_CYCLE_QUADS", "TA5", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA5_PERF_SEL_VOL_1_CYCLE_QUADS", "TA5", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA5_PERF_SEL_VOL_2_CYCLE_QUADS", "TA5", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA5_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA5", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA5_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA5", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA5_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA5", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA5_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA5", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA5_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA5", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA5_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA5", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA5_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA5", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA5_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA5", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA5_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA5", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa5CountersGfx103 = kTa5CountersGfx103Data;

    static constexpr std::array kTa6CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA6_PERF_SEL_TA_BUSY", "TA6", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA6_PERF_SEL_MIP_1_CYCLE_QUADS", "TA6", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA6_PERF_SEL_MIP_2_CYCLE_QUADS", "TA6", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA6_PERF_SEL_VOL_1_CYCLE_QUADS", "TA6", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA6_PERF_SEL_VOL_2_CYCLE_QUADS", "TA6", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA6_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA6", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA6_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA6", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA6_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA6", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA6_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA6", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA6_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA6", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA6_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA6", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA6_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA6", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA6_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA6", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA6_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA6", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa6CountersGfx103 = kTa6CountersGfx103Data;

    static constexpr std::array kTa7CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA7_PERF_SEL_TA_BUSY", "TA7", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA7_PERF_SEL_MIP_1_CYCLE_QUADS", "TA7", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA7_PERF_SEL_MIP_2_CYCLE_QUADS", "TA7", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA7_PERF_SEL_VOL_1_CYCLE_QUADS", "TA7", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA7_PERF_SEL_VOL_2_CYCLE_QUADS", "TA7", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA7_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA7", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA7_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA7", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA7_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA7", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA7_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA7", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA7_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA7", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA7_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA7", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA7_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA7", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA7_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA7", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA7_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA7", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa7CountersGfx103 = kTa7CountersGfx103Data;

    static constexpr std::array kTa8CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA8_PERF_SEL_TA_BUSY", "TA8", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA8_PERF_SEL_MIP_1_CYCLE_QUADS", "TA8", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA8_PERF_SEL_MIP_2_CYCLE_QUADS", "TA8", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA8_PERF_SEL_VOL_1_CYCLE_QUADS", "TA8", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA8_PERF_SEL_VOL_2_CYCLE_QUADS", "TA8", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA8_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA8", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA8_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA8", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA8_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA8", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA8_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA8", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA8_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA8", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA8_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA8", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA8_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA8", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA8_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA8", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA8_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA8", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa8CountersGfx103 = kTa8CountersGfx103Data;

    static constexpr std::array kTa9CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA9_PERF_SEL_TA_BUSY", "TA9", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA9_PERF_SEL_MIP_1_CYCLE_QUADS", "TA9", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA9_PERF_SEL_MIP_2_CYCLE_QUADS", "TA9", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA9_PERF_SEL_VOL_1_CYCLE_QUADS", "TA9", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA9_PERF_SEL_VOL_2_CYCLE_QUADS", "TA9", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA9_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA9", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA9_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA9", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA9_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA9", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA9_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA9", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA9_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA9", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA9_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA9", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA9_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA9", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA9_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA9", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA9_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA9", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa9CountersGfx103 = kTa9CountersGfx103Data;

    static constexpr std::array kTa10CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA10_PERF_SEL_TA_BUSY", "TA10", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA10_PERF_SEL_MIP_1_CYCLE_QUADS", "TA10", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA10_PERF_SEL_MIP_2_CYCLE_QUADS", "TA10", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA10_PERF_SEL_VOL_1_CYCLE_QUADS", "TA10", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA10_PERF_SEL_VOL_2_CYCLE_QUADS", "TA10", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA10_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA10", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA10_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA10", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA10_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA10", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA10_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA10", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA10_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA10", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA10_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA10", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA10_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA10", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA10_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA10", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA10_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA10", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa10CountersGfx103 = kTa10CountersGfx103Data;

    static constexpr std::array kTa11CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA11_PERF_SEL_TA_BUSY", "TA11", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA11_PERF_SEL_MIP_1_CYCLE_QUADS", "TA11", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA11_PERF_SEL_MIP_2_CYCLE_QUADS", "TA11", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA11_PERF_SEL_VOL_1_CYCLE_QUADS", "TA11", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA11_PERF_SEL_VOL_2_CYCLE_QUADS", "TA11", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA11_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA11", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA11_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA11", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA11_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA11", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA11_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA11", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA11_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA11", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA11_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA11", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA11_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA11", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA11_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA11", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA11_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA11", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa11CountersGfx103 = kTa11CountersGfx103Data;

    static constexpr std::array kTa12CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA12_PERF_SEL_TA_BUSY", "TA12", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA12_PERF_SEL_MIP_1_CYCLE_QUADS", "TA12", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA12_PERF_SEL_MIP_2_CYCLE_QUADS", "TA12", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA12_PERF_SEL_VOL_1_CYCLE_QUADS", "TA12", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA12_PERF_SEL_VOL_2_CYCLE_QUADS", "TA12", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA12_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA12", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA12_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA12", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA12_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA12", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA12_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA12", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA12_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA12", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA12_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA12", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA12_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA12", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA12_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA12", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA12_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA12", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa12CountersGfx103 = kTa12CountersGfx103Data;

    static constexpr std::array kTa13CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA13_PERF_SEL_TA_BUSY", "TA13", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA13_PERF_SEL_MIP_1_CYCLE_QUADS", "TA13", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA13_PERF_SEL_MIP_2_CYCLE_QUADS", "TA13", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA13_PERF_SEL_VOL_1_CYCLE_QUADS", "TA13", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA13_PERF_SEL_VOL_2_CYCLE_QUADS", "TA13", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA13_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA13", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA13_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA13", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA13_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA13", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA13_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA13", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA13_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA13", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA13_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA13", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA13_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA13", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA13_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA13", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA13_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA13", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa13CountersGfx103 = kTa13CountersGfx103Data;

    static constexpr std::array kTa14CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA14_PERF_SEL_TA_BUSY", "TA14", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA14_PERF_SEL_MIP_1_CYCLE_QUADS", "TA14", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA14_PERF_SEL_MIP_2_CYCLE_QUADS", "TA14", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA14_PERF_SEL_VOL_1_CYCLE_QUADS", "TA14", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA14_PERF_SEL_VOL_2_CYCLE_QUADS", "TA14", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA14_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA14", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA14_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA14", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA14_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA14", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA14_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA14", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA14_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA14", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA14_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA14", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA14_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA14", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA14_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA14", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA14_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA14", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa14CountersGfx103 = kTa14CountersGfx103Data;

    static constexpr std::array kTa15CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA15_PERF_SEL_TA_BUSY", "TA15", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA15_PERF_SEL_MIP_1_CYCLE_QUADS", "TA15", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA15_PERF_SEL_MIP_2_CYCLE_QUADS", "TA15", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA15_PERF_SEL_VOL_1_CYCLE_QUADS", "TA15", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA15_PERF_SEL_VOL_2_CYCLE_QUADS", "TA15", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA15_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA15", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA15_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA15", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA15_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA15", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA15_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA15", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA15_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA15", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA15_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA15", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA15_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA15", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA15_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA15", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA15_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA15", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa15CountersGfx103 = kTa15CountersGfx103Data;

    static constexpr std::array kTa16CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA16_PERF_SEL_TA_BUSY", "TA16", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA16_PERF_SEL_MIP_1_CYCLE_QUADS", "TA16", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA16_PERF_SEL_MIP_2_CYCLE_QUADS", "TA16", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA16_PERF_SEL_VOL_1_CYCLE_QUADS", "TA16", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA16_PERF_SEL_VOL_2_CYCLE_QUADS", "TA16", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA16_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA16", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA16_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA16", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA16_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA16", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA16_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA16", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA16_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA16", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA16_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA16", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA16_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA16", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA16_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA16", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA16_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA16", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa16CountersGfx103 = kTa16CountersGfx103Data;

    static constexpr std::array kTa17CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA17_PERF_SEL_TA_BUSY", "TA17", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA17_PERF_SEL_MIP_1_CYCLE_QUADS", "TA17", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA17_PERF_SEL_MIP_2_CYCLE_QUADS", "TA17", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA17_PERF_SEL_VOL_1_CYCLE_QUADS", "TA17", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA17_PERF_SEL_VOL_2_CYCLE_QUADS", "TA17", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA17_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA17", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA17_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA17", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA17_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA17", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA17_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA17", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA17_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA17", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA17_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA17", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA17_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA17", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA17_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA17", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA17_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA17", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa17CountersGfx103 = kTa17CountersGfx103Data;

    static constexpr std::array kTa18CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA18_PERF_SEL_TA_BUSY", "TA18", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA18_PERF_SEL_MIP_1_CYCLE_QUADS", "TA18", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA18_PERF_SEL_MIP_2_CYCLE_QUADS", "TA18", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA18_PERF_SEL_VOL_1_CYCLE_QUADS", "TA18", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA18_PERF_SEL_VOL_2_CYCLE_QUADS", "TA18", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA18_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA18", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA18_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA18", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA18_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA18", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA18_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA18", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA18_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA18", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA18_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA18", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA18_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA18", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA18_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA18", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA18_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA18", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa18CountersGfx103 = kTa18CountersGfx103Data;

    static constexpr std::array kTa19CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA19_PERF_SEL_TA_BUSY", "TA19", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA19_PERF_SEL_MIP_1_CYCLE_QUADS", "TA19", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA19_PERF_SEL_MIP_2_CYCLE_QUADS", "TA19", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA19_PERF_SEL_VOL_1_CYCLE_QUADS", "TA19", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA19_PERF_SEL_VOL_2_CYCLE_QUADS", "TA19", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA19_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA19", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA19_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA19", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA19_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA19", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA19_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA19", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA19_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA19", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA19_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA19", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA19_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA19", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA19_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA19", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA19_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA19", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa19CountersGfx103 = kTa19CountersGfx103Data;

    static constexpr std::array kTa20CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA20_PERF_SEL_TA_BUSY", "TA20", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA20_PERF_SEL_MIP_1_CYCLE_QUADS", "TA20", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA20_PERF_SEL_MIP_2_CYCLE_QUADS", "TA20", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA20_PERF_SEL_VOL_1_CYCLE_QUADS", "TA20", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA20_PERF_SEL_VOL_2_CYCLE_QUADS", "TA20", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA20_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA20", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA20_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA20", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA20_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA20", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA20_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA20", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA20_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA20", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA20_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA20", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA20_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA20", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA20_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA20", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA20_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA20", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa20CountersGfx103 = kTa20CountersGfx103Data;

    static constexpr std::array kTa21CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA21_PERF_SEL_TA_BUSY", "TA21", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA21_PERF_SEL_MIP_1_CYCLE_QUADS", "TA21", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA21_PERF_SEL_MIP_2_CYCLE_QUADS", "TA21", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA21_PERF_SEL_VOL_1_CYCLE_QUADS", "TA21", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA21_PERF_SEL_VOL_2_CYCLE_QUADS", "TA21", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA21_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA21", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA21_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA21", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA21_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA21", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA21_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA21", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA21_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA21", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA21_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA21", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA21_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA21", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA21_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA21", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA21_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA21", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa21CountersGfx103 = kTa21CountersGfx103Data;

    static constexpr std::array kTa22CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA22_PERF_SEL_TA_BUSY", "TA22", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA22_PERF_SEL_MIP_1_CYCLE_QUADS", "TA22", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA22_PERF_SEL_MIP_2_CYCLE_QUADS", "TA22", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA22_PERF_SEL_VOL_1_CYCLE_QUADS", "TA22", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA22_PERF_SEL_VOL_2_CYCLE_QUADS", "TA22", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA22_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA22", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA22_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA22", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA22_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA22", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA22_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA22", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA22_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA22", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA22_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA22", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA22_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA22", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA22_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA22", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA22_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA22", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa22CountersGfx103 = kTa22CountersGfx103Data;

    static constexpr std::array kTa23CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA23_PERF_SEL_TA_BUSY", "TA23", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA23_PERF_SEL_MIP_1_CYCLE_QUADS", "TA23", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA23_PERF_SEL_MIP_2_CYCLE_QUADS", "TA23", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA23_PERF_SEL_VOL_1_CYCLE_QUADS", "TA23", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA23_PERF_SEL_VOL_2_CYCLE_QUADS", "TA23", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA23_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA23", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA23_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA23", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA23_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA23", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA23_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA23", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA23_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA23", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA23_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA23", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA23_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA23", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA23_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA23", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA23_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA23", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa23CountersGfx103 = kTa23CountersGfx103Data;

    static constexpr std::array kTa24CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA24_PERF_SEL_TA_BUSY", "TA24", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA24_PERF_SEL_MIP_1_CYCLE_QUADS", "TA24", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA24_PERF_SEL_MIP_2_CYCLE_QUADS", "TA24", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA24_PERF_SEL_VOL_1_CYCLE_QUADS", "TA24", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA24_PERF_SEL_VOL_2_CYCLE_QUADS", "TA24", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA24_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA24", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA24_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA24", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA24_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA24", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA24_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA24", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA24_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA24", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA24_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA24", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA24_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA24", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA24_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA24", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA24_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA24", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa24CountersGfx103 = kTa24CountersGfx103Data;

    static constexpr std::array kTa25CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA25_PERF_SEL_TA_BUSY", "TA25", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA25_PERF_SEL_MIP_1_CYCLE_QUADS", "TA25", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA25_PERF_SEL_MIP_2_CYCLE_QUADS", "TA25", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA25_PERF_SEL_VOL_1_CYCLE_QUADS", "TA25", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA25_PERF_SEL_VOL_2_CYCLE_QUADS", "TA25", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA25_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA25", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA25_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA25", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA25_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA25", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA25_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA25", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA25_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA25", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA25_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA25", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA25_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA25", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA25_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA25", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA25_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA25", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa25CountersGfx103 = kTa25CountersGfx103Data;

    static constexpr std::array kTa26CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA26_PERF_SEL_TA_BUSY", "TA26", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA26_PERF_SEL_MIP_1_CYCLE_QUADS", "TA26", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA26_PERF_SEL_MIP_2_CYCLE_QUADS", "TA26", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA26_PERF_SEL_VOL_1_CYCLE_QUADS", "TA26", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA26_PERF_SEL_VOL_2_CYCLE_QUADS", "TA26", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA26_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA26", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA26_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA26", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA26_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA26", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA26_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA26", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA26_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA26", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA26_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA26", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA26_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA26", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA26_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA26", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA26_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA26", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa26CountersGfx103 = kTa26CountersGfx103Data;

    static constexpr std::array kTa27CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA27_PERF_SEL_TA_BUSY", "TA27", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA27_PERF_SEL_MIP_1_CYCLE_QUADS", "TA27", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA27_PERF_SEL_MIP_2_CYCLE_QUADS", "TA27", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA27_PERF_SEL_VOL_1_CYCLE_QUADS", "TA27", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA27_PERF_SEL_VOL_2_CYCLE_QUADS", "TA27", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA27_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA27", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA27_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA27", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA27_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA27", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA27_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA27", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA27_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA27", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA27_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA27", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA27_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA27", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA27_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA27", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA27_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA27", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa27CountersGfx103 = kTa27CountersGfx103Data;

    static constexpr std::array kTa28CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA28_PERF_SEL_TA_BUSY", "TA28", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA28_PERF_SEL_MIP_1_CYCLE_QUADS", "TA28", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA28_PERF_SEL_MIP_2_CYCLE_QUADS", "TA28", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA28_PERF_SEL_VOL_1_CYCLE_QUADS", "TA28", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA28_PERF_SEL_VOL_2_CYCLE_QUADS", "TA28", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA28_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA28", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA28_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA28", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA28_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA28", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA28_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA28", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA28_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA28", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA28_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA28", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA28_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA28", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA28_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA28", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA28_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA28", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa28CountersGfx103 = kTa28CountersGfx103Data;

    static constexpr std::array kTa29CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA29_PERF_SEL_TA_BUSY", "TA29", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA29_PERF_SEL_MIP_1_CYCLE_QUADS", "TA29", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA29_PERF_SEL_MIP_2_CYCLE_QUADS", "TA29", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA29_PERF_SEL_VOL_1_CYCLE_QUADS", "TA29", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA29_PERF_SEL_VOL_2_CYCLE_QUADS", "TA29", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA29_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA29", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA29_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA29", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA29_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA29", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA29_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA29", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA29_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA29", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA29_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA29", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA29_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA29", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA29_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA29", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA29_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA29", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa29CountersGfx103 = kTa29CountersGfx103Data;

    static constexpr std::array kTa30CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA30_PERF_SEL_TA_BUSY", "TA30", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA30_PERF_SEL_MIP_1_CYCLE_QUADS", "TA30", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA30_PERF_SEL_MIP_2_CYCLE_QUADS", "TA30", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA30_PERF_SEL_VOL_1_CYCLE_QUADS", "TA30", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA30_PERF_SEL_VOL_2_CYCLE_QUADS", "TA30", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA30_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA30", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA30_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA30", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA30_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA30", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA30_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA30", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA30_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA30", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA30_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA30", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA30_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA30", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA30_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA30", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA30_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA30", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa30CountersGfx103 = kTa30CountersGfx103Data;

    static constexpr std::array kTa31CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA31_PERF_SEL_TA_BUSY", "TA31", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA31_PERF_SEL_MIP_1_CYCLE_QUADS", "TA31", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA31_PERF_SEL_MIP_2_CYCLE_QUADS", "TA31", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA31_PERF_SEL_VOL_1_CYCLE_QUADS", "TA31", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA31_PERF_SEL_VOL_2_CYCLE_QUADS", "TA31", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA31_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA31", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA31_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA31", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA31_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA31", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA31_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA31", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA31_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA31", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA31_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA31", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA31_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA31", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA31_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA31", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA31_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA31", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa31CountersGfx103 = kTa31CountersGfx103Data;

    static constexpr std::array kTa32CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA32_PERF_SEL_TA_BUSY", "TA32", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA32_PERF_SEL_MIP_1_CYCLE_QUADS", "TA32", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA32_PERF_SEL_MIP_2_CYCLE_QUADS", "TA32", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA32_PERF_SEL_VOL_1_CYCLE_QUADS", "TA32", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA32_PERF_SEL_VOL_2_CYCLE_QUADS", "TA32", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA32_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA32", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA32_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA32", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA32_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA32", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA32_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA32", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA32_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA32", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA32_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA32", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA32_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA32", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA32_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA32", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA32_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA32", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa32CountersGfx103 = kTa32CountersGfx103Data;

    static constexpr std::array kTa33CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA33_PERF_SEL_TA_BUSY", "TA33", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA33_PERF_SEL_MIP_1_CYCLE_QUADS", "TA33", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA33_PERF_SEL_MIP_2_CYCLE_QUADS", "TA33", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA33_PERF_SEL_VOL_1_CYCLE_QUADS", "TA33", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA33_PERF_SEL_VOL_2_CYCLE_QUADS", "TA33", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA33_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA33", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA33_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA33", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA33_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA33", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA33_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA33", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA33_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA33", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA33_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA33", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA33_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA33", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA33_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA33", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA33_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA33", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa33CountersGfx103 = kTa33CountersGfx103Data;

    static constexpr std::array kTa34CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA34_PERF_SEL_TA_BUSY", "TA34", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA34_PERF_SEL_MIP_1_CYCLE_QUADS", "TA34", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA34_PERF_SEL_MIP_2_CYCLE_QUADS", "TA34", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA34_PERF_SEL_VOL_1_CYCLE_QUADS", "TA34", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA34_PERF_SEL_VOL_2_CYCLE_QUADS", "TA34", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA34_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA34", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA34_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA34", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA34_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA34", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA34_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA34", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA34_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA34", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA34_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA34", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA34_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA34", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA34_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA34", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA34_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA34", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa34CountersGfx103 = kTa34CountersGfx103Data;

    static constexpr std::array kTa35CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA35_PERF_SEL_TA_BUSY", "TA35", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA35_PERF_SEL_MIP_1_CYCLE_QUADS", "TA35", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA35_PERF_SEL_MIP_2_CYCLE_QUADS", "TA35", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA35_PERF_SEL_VOL_1_CYCLE_QUADS", "TA35", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA35_PERF_SEL_VOL_2_CYCLE_QUADS", "TA35", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA35_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA35", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA35_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA35", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA35_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA35", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA35_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA35", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA35_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA35", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA35_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA35", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA35_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA35", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA35_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA35", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA35_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA35", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa35CountersGfx103 = kTa35CountersGfx103Data;

    static constexpr std::array kTa36CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA36_PERF_SEL_TA_BUSY", "TA36", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA36_PERF_SEL_MIP_1_CYCLE_QUADS", "TA36", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA36_PERF_SEL_MIP_2_CYCLE_QUADS", "TA36", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA36_PERF_SEL_VOL_1_CYCLE_QUADS", "TA36", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA36_PERF_SEL_VOL_2_CYCLE_QUADS", "TA36", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA36_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA36", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA36_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA36", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA36_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA36", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA36_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA36", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA36_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA36", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA36_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA36", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA36_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA36", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA36_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA36", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA36_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA36", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa36CountersGfx103 = kTa36CountersGfx103Data;

    static constexpr std::array kTa37CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA37_PERF_SEL_TA_BUSY", "TA37", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA37_PERF_SEL_MIP_1_CYCLE_QUADS", "TA37", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA37_PERF_SEL_MIP_2_CYCLE_QUADS", "TA37", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA37_PERF_SEL_VOL_1_CYCLE_QUADS", "TA37", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA37_PERF_SEL_VOL_2_CYCLE_QUADS", "TA37", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA37_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA37", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA37_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA37", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA37_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA37", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA37_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA37", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA37_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA37", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA37_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA37", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA37_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA37", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA37_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA37", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA37_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA37", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa37CountersGfx103 = kTa37CountersGfx103Data;

    static constexpr std::array kTa38CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA38_PERF_SEL_TA_BUSY", "TA38", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA38_PERF_SEL_MIP_1_CYCLE_QUADS", "TA38", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA38_PERF_SEL_MIP_2_CYCLE_QUADS", "TA38", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA38_PERF_SEL_VOL_1_CYCLE_QUADS", "TA38", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA38_PERF_SEL_VOL_2_CYCLE_QUADS", "TA38", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA38_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA38", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA38_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA38", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA38_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA38", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA38_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA38", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA38_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA38", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA38_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA38", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA38_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA38", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA38_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA38", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA38_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA38", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa38CountersGfx103 = kTa38CountersGfx103Data;

    static constexpr std::array kTa39CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA39_PERF_SEL_TA_BUSY", "TA39", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA39_PERF_SEL_MIP_1_CYCLE_QUADS", "TA39", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA39_PERF_SEL_MIP_2_CYCLE_QUADS", "TA39", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA39_PERF_SEL_VOL_1_CYCLE_QUADS", "TA39", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA39_PERF_SEL_VOL_2_CYCLE_QUADS", "TA39", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA39_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA39", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA39_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA39", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA39_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA39", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA39_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA39", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA39_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA39", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA39_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA39", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA39_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA39", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA39_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA39", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA39_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA39", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa39CountersGfx103 = kTa39CountersGfx103Data;

    static constexpr std::array kTa40CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA40_PERF_SEL_TA_BUSY", "TA40", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA40_PERF_SEL_MIP_1_CYCLE_QUADS", "TA40", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA40_PERF_SEL_MIP_2_CYCLE_QUADS", "TA40", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA40_PERF_SEL_VOL_1_CYCLE_QUADS", "TA40", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA40_PERF_SEL_VOL_2_CYCLE_QUADS", "TA40", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA40_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA40", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA40_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA40", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA40_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA40", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA40_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA40", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA40_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA40", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA40_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA40", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA40_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA40", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA40_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA40", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA40_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA40", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa40CountersGfx103 = kTa40CountersGfx103Data;

    static constexpr std::array kTa41CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA41_PERF_SEL_TA_BUSY", "TA41", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA41_PERF_SEL_MIP_1_CYCLE_QUADS", "TA41", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA41_PERF_SEL_MIP_2_CYCLE_QUADS", "TA41", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA41_PERF_SEL_VOL_1_CYCLE_QUADS", "TA41", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA41_PERF_SEL_VOL_2_CYCLE_QUADS", "TA41", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA41_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA41", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA41_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA41", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA41_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA41", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA41_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA41", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA41_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA41", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA41_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA41", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA41_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA41", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA41_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA41", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA41_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA41", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa41CountersGfx103 = kTa41CountersGfx103Data;

    static constexpr std::array kTa42CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA42_PERF_SEL_TA_BUSY", "TA42", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA42_PERF_SEL_MIP_1_CYCLE_QUADS", "TA42", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA42_PERF_SEL_MIP_2_CYCLE_QUADS", "TA42", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA42_PERF_SEL_VOL_1_CYCLE_QUADS", "TA42", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA42_PERF_SEL_VOL_2_CYCLE_QUADS", "TA42", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA42_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA42", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA42_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA42", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA42_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA42", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA42_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA42", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA42_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA42", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA42_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA42", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA42_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA42", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA42_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA42", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA42_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA42", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa42CountersGfx103 = kTa42CountersGfx103Data;

    static constexpr std::array kTa43CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA43_PERF_SEL_TA_BUSY", "TA43", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA43_PERF_SEL_MIP_1_CYCLE_QUADS", "TA43", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA43_PERF_SEL_MIP_2_CYCLE_QUADS", "TA43", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA43_PERF_SEL_VOL_1_CYCLE_QUADS", "TA43", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA43_PERF_SEL_VOL_2_CYCLE_QUADS", "TA43", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA43_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA43", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA43_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA43", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA43_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA43", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA43_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA43", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA43_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA43", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA43_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA43", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA43_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA43", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA43_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA43", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA43_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA43", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa43CountersGfx103 = kTa43CountersGfx103Data;

    static constexpr std::array kTa44CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA44_PERF_SEL_TA_BUSY", "TA44", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA44_PERF_SEL_MIP_1_CYCLE_QUADS", "TA44", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA44_PERF_SEL_MIP_2_CYCLE_QUADS", "TA44", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA44_PERF_SEL_VOL_1_CYCLE_QUADS", "TA44", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA44_PERF_SEL_VOL_2_CYCLE_QUADS", "TA44", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA44_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA44", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA44_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA44", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA44_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA44", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA44_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA44", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA44_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA44", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA44_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA44", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA44_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA44", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA44_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA44", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA44_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA44", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa44CountersGfx103 = kTa44CountersGfx103Data;

    static constexpr std::array kTa45CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA45_PERF_SEL_TA_BUSY", "TA45", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA45_PERF_SEL_MIP_1_CYCLE_QUADS", "TA45", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA45_PERF_SEL_MIP_2_CYCLE_QUADS", "TA45", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA45_PERF_SEL_VOL_1_CYCLE_QUADS", "TA45", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA45_PERF_SEL_VOL_2_CYCLE_QUADS", "TA45", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA45_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA45", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA45_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA45", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA45_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA45", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA45_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA45", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA45_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA45", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA45_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA45", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA45_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA45", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA45_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA45", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA45_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA45", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa45CountersGfx103 = kTa45CountersGfx103Data;

    static constexpr std::array kTa46CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA46_PERF_SEL_TA_BUSY", "TA46", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA46_PERF_SEL_MIP_1_CYCLE_QUADS", "TA46", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA46_PERF_SEL_MIP_2_CYCLE_QUADS", "TA46", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA46_PERF_SEL_VOL_1_CYCLE_QUADS", "TA46", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA46_PERF_SEL_VOL_2_CYCLE_QUADS", "TA46", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA46_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA46", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA46_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA46", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA46_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA46", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA46_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA46", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA46_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA46", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA46_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA46", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA46_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA46", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA46_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA46", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA46_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA46", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa46CountersGfx103 = kTa46CountersGfx103Data;

    static constexpr std::array kTa47CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA47_PERF_SEL_TA_BUSY", "TA47", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA47_PERF_SEL_MIP_1_CYCLE_QUADS", "TA47", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA47_PERF_SEL_MIP_2_CYCLE_QUADS", "TA47", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA47_PERF_SEL_VOL_1_CYCLE_QUADS", "TA47", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA47_PERF_SEL_VOL_2_CYCLE_QUADS", "TA47", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA47_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA47", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA47_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA47", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA47_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA47", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA47_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA47", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA47_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA47", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA47_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA47", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA47_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA47", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA47_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA47", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA47_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA47", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa47CountersGfx103 = kTa47CountersGfx103Data;

    static constexpr std::array kTa48CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA48_PERF_SEL_TA_BUSY", "TA48", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA48_PERF_SEL_MIP_1_CYCLE_QUADS", "TA48", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA48_PERF_SEL_MIP_2_CYCLE_QUADS", "TA48", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA48_PERF_SEL_VOL_1_CYCLE_QUADS", "TA48", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA48_PERF_SEL_VOL_2_CYCLE_QUADS", "TA48", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA48_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA48", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA48_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA48", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA48_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA48", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA48_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA48", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA48_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA48", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA48_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA48", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA48_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA48", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA48_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA48", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA48_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA48", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa48CountersGfx103 = kTa48CountersGfx103Data;

    static constexpr std::array kTa49CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA49_PERF_SEL_TA_BUSY", "TA49", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA49_PERF_SEL_MIP_1_CYCLE_QUADS", "TA49", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA49_PERF_SEL_MIP_2_CYCLE_QUADS", "TA49", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA49_PERF_SEL_VOL_1_CYCLE_QUADS", "TA49", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA49_PERF_SEL_VOL_2_CYCLE_QUADS", "TA49", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA49_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA49", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA49_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA49", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA49_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA49", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA49_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA49", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA49_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA49", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA49_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA49", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA49_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA49", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA49_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA49", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA49_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA49", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa49CountersGfx103 = kTa49CountersGfx103Data;

    static constexpr std::array kTa50CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA50_PERF_SEL_TA_BUSY", "TA50", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA50_PERF_SEL_MIP_1_CYCLE_QUADS", "TA50", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA50_PERF_SEL_MIP_2_CYCLE_QUADS", "TA50", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA50_PERF_SEL_VOL_1_CYCLE_QUADS", "TA50", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA50_PERF_SEL_VOL_2_CYCLE_QUADS", "TA50", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA50_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA50", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA50_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA50", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA50_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA50", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA50_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA50", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA50_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA50", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA50_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA50", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA50_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA50", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA50_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA50", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA50_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA50", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa50CountersGfx103 = kTa50CountersGfx103Data;

    static constexpr std::array kTa51CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA51_PERF_SEL_TA_BUSY", "TA51", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA51_PERF_SEL_MIP_1_CYCLE_QUADS", "TA51", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA51_PERF_SEL_MIP_2_CYCLE_QUADS", "TA51", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA51_PERF_SEL_VOL_1_CYCLE_QUADS", "TA51", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA51_PERF_SEL_VOL_2_CYCLE_QUADS", "TA51", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA51_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA51", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA51_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA51", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA51_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA51", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA51_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA51", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA51_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA51", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA51_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA51", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA51_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA51", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA51_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA51", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA51_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA51", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa51CountersGfx103 = kTa51CountersGfx103Data;

    static constexpr std::array kTa52CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA52_PERF_SEL_TA_BUSY", "TA52", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA52_PERF_SEL_MIP_1_CYCLE_QUADS", "TA52", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA52_PERF_SEL_MIP_2_CYCLE_QUADS", "TA52", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA52_PERF_SEL_VOL_1_CYCLE_QUADS", "TA52", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA52_PERF_SEL_VOL_2_CYCLE_QUADS", "TA52", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA52_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA52", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA52_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA52", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA52_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA52", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA52_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA52", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA52_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA52", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA52_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA52", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA52_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA52", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA52_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA52", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA52_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA52", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa52CountersGfx103 = kTa52CountersGfx103Data;

    static constexpr std::array kTa53CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA53_PERF_SEL_TA_BUSY", "TA53", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA53_PERF_SEL_MIP_1_CYCLE_QUADS", "TA53", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA53_PERF_SEL_MIP_2_CYCLE_QUADS", "TA53", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA53_PERF_SEL_VOL_1_CYCLE_QUADS", "TA53", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA53_PERF_SEL_VOL_2_CYCLE_QUADS", "TA53", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA53_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA53", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA53_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA53", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA53_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA53", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA53_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA53", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA53_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA53", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA53_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA53", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA53_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA53", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA53_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA53", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA53_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA53", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa53CountersGfx103 = kTa53CountersGfx103Data;

    static constexpr std::array kTa54CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA54_PERF_SEL_TA_BUSY", "TA54", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA54_PERF_SEL_MIP_1_CYCLE_QUADS", "TA54", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA54_PERF_SEL_MIP_2_CYCLE_QUADS", "TA54", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA54_PERF_SEL_VOL_1_CYCLE_QUADS", "TA54", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA54_PERF_SEL_VOL_2_CYCLE_QUADS", "TA54", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA54_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA54", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA54_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA54", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA54_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA54", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA54_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA54", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA54_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA54", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA54_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA54", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA54_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA54", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA54_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA54", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA54_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA54", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa54CountersGfx103 = kTa54CountersGfx103Data;

    static constexpr std::array kTa55CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA55_PERF_SEL_TA_BUSY", "TA55", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA55_PERF_SEL_MIP_1_CYCLE_QUADS", "TA55", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA55_PERF_SEL_MIP_2_CYCLE_QUADS", "TA55", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA55_PERF_SEL_VOL_1_CYCLE_QUADS", "TA55", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA55_PERF_SEL_VOL_2_CYCLE_QUADS", "TA55", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA55_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA55", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA55_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA55", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA55_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA55", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA55_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA55", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA55_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA55", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA55_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA55", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA55_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA55", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA55_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA55", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA55_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA55", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa55CountersGfx103 = kTa55CountersGfx103Data;

    static constexpr std::array kTa56CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA56_PERF_SEL_TA_BUSY", "TA56", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA56_PERF_SEL_MIP_1_CYCLE_QUADS", "TA56", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA56_PERF_SEL_MIP_2_CYCLE_QUADS", "TA56", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA56_PERF_SEL_VOL_1_CYCLE_QUADS", "TA56", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA56_PERF_SEL_VOL_2_CYCLE_QUADS", "TA56", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA56_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA56", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA56_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA56", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA56_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA56", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA56_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA56", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA56_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA56", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA56_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA56", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA56_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA56", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA56_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA56", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA56_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA56", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa56CountersGfx103 = kTa56CountersGfx103Data;

    static constexpr std::array kTa57CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA57_PERF_SEL_TA_BUSY", "TA57", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA57_PERF_SEL_MIP_1_CYCLE_QUADS", "TA57", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA57_PERF_SEL_MIP_2_CYCLE_QUADS", "TA57", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA57_PERF_SEL_VOL_1_CYCLE_QUADS", "TA57", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA57_PERF_SEL_VOL_2_CYCLE_QUADS", "TA57", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA57_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA57", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA57_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA57", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA57_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA57", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA57_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA57", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA57_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA57", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA57_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA57", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA57_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA57", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA57_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA57", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA57_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA57", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa57CountersGfx103 = kTa57CountersGfx103Data;

    static constexpr std::array kTa58CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA58_PERF_SEL_TA_BUSY", "TA58", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA58_PERF_SEL_MIP_1_CYCLE_QUADS", "TA58", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA58_PERF_SEL_MIP_2_CYCLE_QUADS", "TA58", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA58_PERF_SEL_VOL_1_CYCLE_QUADS", "TA58", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA58_PERF_SEL_VOL_2_CYCLE_QUADS", "TA58", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA58_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA58", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA58_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA58", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA58_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA58", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA58_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA58", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA58_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA58", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA58_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA58", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA58_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA58", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA58_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA58", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA58_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA58", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa58CountersGfx103 = kTa58CountersGfx103Data;

    static constexpr std::array kTa59CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA59_PERF_SEL_TA_BUSY", "TA59", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA59_PERF_SEL_MIP_1_CYCLE_QUADS", "TA59", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA59_PERF_SEL_MIP_2_CYCLE_QUADS", "TA59", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA59_PERF_SEL_VOL_1_CYCLE_QUADS", "TA59", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA59_PERF_SEL_VOL_2_CYCLE_QUADS", "TA59", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA59_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA59", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA59_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA59", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA59_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA59", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA59_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA59", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA59_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA59", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA59_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA59", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA59_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA59", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA59_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA59", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA59_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA59", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa59CountersGfx103 = kTa59CountersGfx103Data;

    static constexpr std::array kTa60CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA60_PERF_SEL_TA_BUSY", "TA60", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA60_PERF_SEL_MIP_1_CYCLE_QUADS", "TA60", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA60_PERF_SEL_MIP_2_CYCLE_QUADS", "TA60", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA60_PERF_SEL_VOL_1_CYCLE_QUADS", "TA60", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA60_PERF_SEL_VOL_2_CYCLE_QUADS", "TA60", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA60_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA60", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA60_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA60", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA60_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA60", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA60_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA60", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA60_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA60", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA60_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA60", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA60_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA60", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA60_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA60", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA60_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA60", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa60CountersGfx103 = kTa60CountersGfx103Data;

    static constexpr std::array kTa61CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA61_PERF_SEL_TA_BUSY", "TA61", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA61_PERF_SEL_MIP_1_CYCLE_QUADS", "TA61", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA61_PERF_SEL_MIP_2_CYCLE_QUADS", "TA61", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA61_PERF_SEL_VOL_1_CYCLE_QUADS", "TA61", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA61_PERF_SEL_VOL_2_CYCLE_QUADS", "TA61", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA61_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA61", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA61_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA61", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA61_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA61", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA61_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA61", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA61_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA61", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA61_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA61", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA61_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA61", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA61_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA61", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA61_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA61", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa61CountersGfx103 = kTa61CountersGfx103Data;

    static constexpr std::array kTa62CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA62_PERF_SEL_TA_BUSY", "TA62", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA62_PERF_SEL_MIP_1_CYCLE_QUADS", "TA62", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA62_PERF_SEL_MIP_2_CYCLE_QUADS", "TA62", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA62_PERF_SEL_VOL_1_CYCLE_QUADS", "TA62", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA62_PERF_SEL_VOL_2_CYCLE_QUADS", "TA62", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA62_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA62", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA62_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA62", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA62_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA62", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA62_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA62", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA62_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA62", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA62_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA62", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA62_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA62", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA62_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA62", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA62_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA62", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa62CountersGfx103 = kTa62CountersGfx103Data;

    static constexpr std::array kTa63CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA63_PERF_SEL_TA_BUSY", "TA63", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA63_PERF_SEL_MIP_1_CYCLE_QUADS", "TA63", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA63_PERF_SEL_MIP_2_CYCLE_QUADS", "TA63", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA63_PERF_SEL_VOL_1_CYCLE_QUADS", "TA63", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA63_PERF_SEL_VOL_2_CYCLE_QUADS", "TA63", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA63_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA63", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA63_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA63", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA63_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA63", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA63_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA63", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA63_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA63", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA63_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA63", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA63_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA63", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA63_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA63", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA63_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA63", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa63CountersGfx103 = kTa63CountersGfx103Data;

    static constexpr std::array kTa64CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA64_PERF_SEL_TA_BUSY", "TA64", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA64_PERF_SEL_MIP_1_CYCLE_QUADS", "TA64", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA64_PERF_SEL_MIP_2_CYCLE_QUADS", "TA64", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA64_PERF_SEL_VOL_1_CYCLE_QUADS", "TA64", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA64_PERF_SEL_VOL_2_CYCLE_QUADS", "TA64", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA64_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA64", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA64_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA64", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA64_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA64", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA64_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA64", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA64_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA64", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA64_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA64", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA64_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA64", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA64_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA64", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA64_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA64", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa64CountersGfx103 = kTa64CountersGfx103Data;

    static constexpr std::array kTa65CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA65_PERF_SEL_TA_BUSY", "TA65", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA65_PERF_SEL_MIP_1_CYCLE_QUADS", "TA65", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA65_PERF_SEL_MIP_2_CYCLE_QUADS", "TA65", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA65_PERF_SEL_VOL_1_CYCLE_QUADS", "TA65", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA65_PERF_SEL_VOL_2_CYCLE_QUADS", "TA65", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA65_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA65", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA65_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA65", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA65_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA65", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA65_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA65", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA65_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA65", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA65_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA65", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA65_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA65", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA65_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA65", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA65_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA65", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa65CountersGfx103 = kTa65CountersGfx103Data;

    static constexpr std::array kTa66CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA66_PERF_SEL_TA_BUSY", "TA66", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA66_PERF_SEL_MIP_1_CYCLE_QUADS", "TA66", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA66_PERF_SEL_MIP_2_CYCLE_QUADS", "TA66", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA66_PERF_SEL_VOL_1_CYCLE_QUADS", "TA66", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA66_PERF_SEL_VOL_2_CYCLE_QUADS", "TA66", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA66_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA66", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA66_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA66", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA66_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA66", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA66_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA66", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA66_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA66", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA66_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA66", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA66_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA66", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA66_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA66", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA66_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA66", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa66CountersGfx103 = kTa66CountersGfx103Data;

    static constexpr std::array kTa67CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA67_PERF_SEL_TA_BUSY", "TA67", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA67_PERF_SEL_MIP_1_CYCLE_QUADS", "TA67", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA67_PERF_SEL_MIP_2_CYCLE_QUADS", "TA67", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA67_PERF_SEL_VOL_1_CYCLE_QUADS", "TA67", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA67_PERF_SEL_VOL_2_CYCLE_QUADS", "TA67", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA67_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA67", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA67_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA67", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA67_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA67", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA67_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA67", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA67_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA67", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA67_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA67", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA67_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA67", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA67_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA67", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA67_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA67", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa67CountersGfx103 = kTa67CountersGfx103Data;

    static constexpr std::array kTa68CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA68_PERF_SEL_TA_BUSY", "TA68", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA68_PERF_SEL_MIP_1_CYCLE_QUADS", "TA68", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA68_PERF_SEL_MIP_2_CYCLE_QUADS", "TA68", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA68_PERF_SEL_VOL_1_CYCLE_QUADS", "TA68", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA68_PERF_SEL_VOL_2_CYCLE_QUADS", "TA68", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA68_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA68", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA68_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA68", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA68_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA68", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA68_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA68", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA68_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA68", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA68_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA68", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA68_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA68", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA68_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA68", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA68_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA68", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa68CountersGfx103 = kTa68CountersGfx103Data;

    static constexpr std::array kTa69CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA69_PERF_SEL_TA_BUSY", "TA69", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA69_PERF_SEL_MIP_1_CYCLE_QUADS", "TA69", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA69_PERF_SEL_MIP_2_CYCLE_QUADS", "TA69", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA69_PERF_SEL_VOL_1_CYCLE_QUADS", "TA69", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA69_PERF_SEL_VOL_2_CYCLE_QUADS", "TA69", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA69_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA69", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA69_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA69", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA69_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA69", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA69_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA69", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA69_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA69", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA69_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA69", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA69_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA69", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA69_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA69", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA69_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA69", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa69CountersGfx103 = kTa69CountersGfx103Data;

    static constexpr std::array kTa70CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA70_PERF_SEL_TA_BUSY", "TA70", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA70_PERF_SEL_MIP_1_CYCLE_QUADS", "TA70", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA70_PERF_SEL_MIP_2_CYCLE_QUADS", "TA70", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA70_PERF_SEL_VOL_1_CYCLE_QUADS", "TA70", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA70_PERF_SEL_VOL_2_CYCLE_QUADS", "TA70", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA70_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA70", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA70_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA70", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA70_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA70", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA70_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA70", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA70_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA70", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA70_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA70", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA70_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA70", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA70_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA70", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA70_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA70", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa70CountersGfx103 = kTa70CountersGfx103Data;

    static constexpr std::array kTa71CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA71_PERF_SEL_TA_BUSY", "TA71", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA71_PERF_SEL_MIP_1_CYCLE_QUADS", "TA71", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA71_PERF_SEL_MIP_2_CYCLE_QUADS", "TA71", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA71_PERF_SEL_VOL_1_CYCLE_QUADS", "TA71", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA71_PERF_SEL_VOL_2_CYCLE_QUADS", "TA71", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA71_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA71", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA71_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA71", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA71_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA71", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA71_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA71", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA71_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA71", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA71_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA71", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA71_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA71", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA71_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA71", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA71_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA71", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa71CountersGfx103 = kTa71CountersGfx103Data;

    static constexpr std::array kTa72CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA72_PERF_SEL_TA_BUSY", "TA72", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA72_PERF_SEL_MIP_1_CYCLE_QUADS", "TA72", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA72_PERF_SEL_MIP_2_CYCLE_QUADS", "TA72", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA72_PERF_SEL_VOL_1_CYCLE_QUADS", "TA72", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA72_PERF_SEL_VOL_2_CYCLE_QUADS", "TA72", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA72_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA72", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA72_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA72", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA72_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA72", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA72_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA72", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA72_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA72", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA72_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA72", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA72_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA72", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA72_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA72", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA72_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA72", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa72CountersGfx103 = kTa72CountersGfx103Data;

    static constexpr std::array kTa73CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA73_PERF_SEL_TA_BUSY", "TA73", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA73_PERF_SEL_MIP_1_CYCLE_QUADS", "TA73", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA73_PERF_SEL_MIP_2_CYCLE_QUADS", "TA73", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA73_PERF_SEL_VOL_1_CYCLE_QUADS", "TA73", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA73_PERF_SEL_VOL_2_CYCLE_QUADS", "TA73", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA73_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA73", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA73_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA73", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA73_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA73", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA73_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA73", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA73_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA73", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA73_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA73", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA73_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA73", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA73_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA73", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA73_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA73", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa73CountersGfx103 = kTa73CountersGfx103Data;

    static constexpr std::array kTa74CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA74_PERF_SEL_TA_BUSY", "TA74", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA74_PERF_SEL_MIP_1_CYCLE_QUADS", "TA74", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA74_PERF_SEL_MIP_2_CYCLE_QUADS", "TA74", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA74_PERF_SEL_VOL_1_CYCLE_QUADS", "TA74", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA74_PERF_SEL_VOL_2_CYCLE_QUADS", "TA74", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA74_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA74", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA74_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA74", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA74_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA74", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA74_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA74", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA74_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA74", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA74_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA74", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA74_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA74", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA74_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA74", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA74_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA74", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa74CountersGfx103 = kTa74CountersGfx103Data;

    static constexpr std::array kTa75CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA75_PERF_SEL_TA_BUSY", "TA75", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA75_PERF_SEL_MIP_1_CYCLE_QUADS", "TA75", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA75_PERF_SEL_MIP_2_CYCLE_QUADS", "TA75", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA75_PERF_SEL_VOL_1_CYCLE_QUADS", "TA75", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA75_PERF_SEL_VOL_2_CYCLE_QUADS", "TA75", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA75_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA75", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA75_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA75", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA75_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA75", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA75_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA75", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA75_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA75", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA75_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA75", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA75_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA75", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA75_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA75", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA75_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA75", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa75CountersGfx103 = kTa75CountersGfx103Data;

    static constexpr std::array kTa76CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA76_PERF_SEL_TA_BUSY", "TA76", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA76_PERF_SEL_MIP_1_CYCLE_QUADS", "TA76", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA76_PERF_SEL_MIP_2_CYCLE_QUADS", "TA76", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA76_PERF_SEL_VOL_1_CYCLE_QUADS", "TA76", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA76_PERF_SEL_VOL_2_CYCLE_QUADS", "TA76", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA76_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA76", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA76_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA76", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA76_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA76", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA76_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA76", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA76_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA76", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA76_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA76", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA76_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA76", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA76_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA76", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA76_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA76", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa76CountersGfx103 = kTa76CountersGfx103Data;

    static constexpr std::array kTa77CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA77_PERF_SEL_TA_BUSY", "TA77", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA77_PERF_SEL_MIP_1_CYCLE_QUADS", "TA77", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA77_PERF_SEL_MIP_2_CYCLE_QUADS", "TA77", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA77_PERF_SEL_VOL_1_CYCLE_QUADS", "TA77", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA77_PERF_SEL_VOL_2_CYCLE_QUADS", "TA77", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA77_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA77", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA77_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA77", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA77_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA77", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA77_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA77", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA77_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA77", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA77_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA77", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA77_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA77", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA77_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA77", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA77_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA77", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa77CountersGfx103 = kTa77CountersGfx103Data;

    static constexpr std::array kTa78CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA78_PERF_SEL_TA_BUSY", "TA78", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA78_PERF_SEL_MIP_1_CYCLE_QUADS", "TA78", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA78_PERF_SEL_MIP_2_CYCLE_QUADS", "TA78", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA78_PERF_SEL_VOL_1_CYCLE_QUADS", "TA78", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA78_PERF_SEL_VOL_2_CYCLE_QUADS", "TA78", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA78_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA78", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA78_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA78", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA78_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA78", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA78_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA78", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA78_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA78", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA78_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA78", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA78_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA78", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA78_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA78", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA78_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA78", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa78CountersGfx103 = kTa78CountersGfx103Data;

    static constexpr std::array kTa79CountersGfx103Data = {
        GpaHardwareCounterDesc{15, "TA79_PERF_SEL_TA_BUSY", "TA79", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{68, "TA79_PERF_SEL_MIP_1_CYCLE_QUADS", "TA79", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{69, "TA79_PERF_SEL_MIP_2_CYCLE_QUADS", "TA79", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{70, "TA79_PERF_SEL_VOL_1_CYCLE_QUADS", "TA79", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{71, "TA79_PERF_SEL_VOL_2_CYCLE_QUADS", "TA79", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{89, "TA79_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA79", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{90, "TA79_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA79", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{91, "TA79_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA79", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{92, "TA79_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA79", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{93, "TA79_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA79", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{94, "TA79_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA79", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{95, "TA79_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA79", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{96, "TA79_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA79", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{97, "TA79_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA79", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTa79CountersGfx103 = kTa79CountersGfx103Data;

    static constexpr std::array kTd0CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD0_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD0", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD0_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD0", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD0_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD0", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD0_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD0", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd0CountersGfx103 = kTd0CountersGfx103Data;

    static constexpr std::array kTd1CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD1_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD1", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD1_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD1", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD1_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD1", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD1_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD1", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd1CountersGfx103 = kTd1CountersGfx103Data;

    static constexpr std::array kTd2CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD2_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD2", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD2_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD2", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD2_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD2", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD2_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD2", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd2CountersGfx103 = kTd2CountersGfx103Data;

    static constexpr std::array kTd3CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD3_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD3", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD3_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD3", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD3_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD3", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD3_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD3", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd3CountersGfx103 = kTd3CountersGfx103Data;

    static constexpr std::array kTd4CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD4_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD4", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD4_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD4", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD4_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD4", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD4_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD4", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd4CountersGfx103 = kTd4CountersGfx103Data;

    static constexpr std::array kTd5CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD5_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD5", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD5_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD5", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD5_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD5", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD5_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD5", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd5CountersGfx103 = kTd5CountersGfx103Data;

    static constexpr std::array kTd6CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD6_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD6", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD6_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD6", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD6_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD6", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD6_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD6", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd6CountersGfx103 = kTd6CountersGfx103Data;

    static constexpr std::array kTd7CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD7_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD7", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD7_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD7", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD7_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD7", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD7_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD7", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd7CountersGfx103 = kTd7CountersGfx103Data;

    static constexpr std::array kTd8CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD8_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD8", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD8_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD8", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD8_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD8", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD8_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD8", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd8CountersGfx103 = kTd8CountersGfx103Data;

    static constexpr std::array kTd9CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD9_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD9", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD9_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD9", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD9_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD9", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD9_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD9", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd9CountersGfx103 = kTd9CountersGfx103Data;

    static constexpr std::array kTd10CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD10_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD10", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD10_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD10", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD10_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD10", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD10_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD10", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd10CountersGfx103 = kTd10CountersGfx103Data;

    static constexpr std::array kTd11CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD11_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD11", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD11_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD11", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD11_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD11", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD11_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD11", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd11CountersGfx103 = kTd11CountersGfx103Data;

    static constexpr std::array kTd12CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD12_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD12", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD12_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD12", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD12_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD12", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD12_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD12", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd12CountersGfx103 = kTd12CountersGfx103Data;

    static constexpr std::array kTd13CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD13_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD13", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD13_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD13", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD13_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD13", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD13_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD13", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd13CountersGfx103 = kTd13CountersGfx103Data;

    static constexpr std::array kTd14CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD14_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD14", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD14_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD14", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD14_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD14", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD14_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD14", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd14CountersGfx103 = kTd14CountersGfx103Data;

    static constexpr std::array kTd15CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD15_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD15", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD15_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD15", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD15_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD15", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD15_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD15", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd15CountersGfx103 = kTd15CountersGfx103Data;

    static constexpr std::array kTd16CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD16_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD16", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD16_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD16", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD16_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD16", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD16_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD16", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd16CountersGfx103 = kTd16CountersGfx103Data;

    static constexpr std::array kTd17CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD17_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD17", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD17_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD17", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD17_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD17", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD17_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD17", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd17CountersGfx103 = kTd17CountersGfx103Data;

    static constexpr std::array kTd18CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD18_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD18", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD18_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD18", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD18_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD18", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD18_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD18", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd18CountersGfx103 = kTd18CountersGfx103Data;

    static constexpr std::array kTd19CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD19_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD19", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD19_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD19", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD19_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD19", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD19_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD19", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd19CountersGfx103 = kTd19CountersGfx103Data;

    static constexpr std::array kTd20CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD20_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD20", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD20_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD20", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD20_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD20", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD20_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD20", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd20CountersGfx103 = kTd20CountersGfx103Data;

    static constexpr std::array kTd21CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD21_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD21", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD21_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD21", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD21_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD21", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD21_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD21", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd21CountersGfx103 = kTd21CountersGfx103Data;

    static constexpr std::array kTd22CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD22_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD22", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD22_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD22", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD22_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD22", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD22_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD22", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd22CountersGfx103 = kTd22CountersGfx103Data;

    static constexpr std::array kTd23CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD23_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD23", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD23_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD23", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD23_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD23", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD23_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD23", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd23CountersGfx103 = kTd23CountersGfx103Data;

    static constexpr std::array kTd24CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD24_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD24", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD24_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD24", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD24_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD24", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD24_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD24", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd24CountersGfx103 = kTd24CountersGfx103Data;

    static constexpr std::array kTd25CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD25_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD25", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD25_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD25", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD25_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD25", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD25_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD25", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd25CountersGfx103 = kTd25CountersGfx103Data;

    static constexpr std::array kTd26CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD26_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD26", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD26_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD26", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD26_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD26", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD26_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD26", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd26CountersGfx103 = kTd26CountersGfx103Data;

    static constexpr std::array kTd27CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD27_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD27", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD27_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD27", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD27_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD27", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD27_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD27", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd27CountersGfx103 = kTd27CountersGfx103Data;

    static constexpr std::array kTd28CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD28_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD28", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD28_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD28", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD28_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD28", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD28_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD28", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd28CountersGfx103 = kTd28CountersGfx103Data;

    static constexpr std::array kTd29CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD29_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD29", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD29_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD29", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD29_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD29", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD29_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD29", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd29CountersGfx103 = kTd29CountersGfx103Data;

    static constexpr std::array kTd30CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD30_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD30", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD30_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD30", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD30_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD30", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD30_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD30", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd30CountersGfx103 = kTd30CountersGfx103Data;

    static constexpr std::array kTd31CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD31_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD31", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD31_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD31", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD31_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD31", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD31_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD31", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd31CountersGfx103 = kTd31CountersGfx103Data;

    static constexpr std::array kTd32CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD32_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD32", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD32_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD32", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD32_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD32", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD32_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD32", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd32CountersGfx103 = kTd32CountersGfx103Data;

    static constexpr std::array kTd33CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD33_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD33", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD33_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD33", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD33_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD33", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD33_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD33", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd33CountersGfx103 = kTd33CountersGfx103Data;

    static constexpr std::array kTd34CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD34_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD34", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD34_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD34", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD34_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD34", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD34_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD34", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd34CountersGfx103 = kTd34CountersGfx103Data;

    static constexpr std::array kTd35CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD35_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD35", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD35_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD35", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD35_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD35", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD35_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD35", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd35CountersGfx103 = kTd35CountersGfx103Data;

    static constexpr std::array kTd36CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD36_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD36", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD36_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD36", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD36_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD36", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD36_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD36", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd36CountersGfx103 = kTd36CountersGfx103Data;

    static constexpr std::array kTd37CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD37_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD37", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD37_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD37", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD37_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD37", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD37_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD37", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd37CountersGfx103 = kTd37CountersGfx103Data;

    static constexpr std::array kTd38CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD38_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD38", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD38_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD38", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD38_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD38", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD38_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD38", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd38CountersGfx103 = kTd38CountersGfx103Data;

    static constexpr std::array kTd39CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD39_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD39", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD39_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD39", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD39_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD39", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD39_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD39", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd39CountersGfx103 = kTd39CountersGfx103Data;

    static constexpr std::array kTd40CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD40_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD40", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD40_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD40", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD40_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD40", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD40_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD40", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd40CountersGfx103 = kTd40CountersGfx103Data;

    static constexpr std::array kTd41CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD41_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD41", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD41_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD41", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD41_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD41", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD41_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD41", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd41CountersGfx103 = kTd41CountersGfx103Data;

    static constexpr std::array kTd42CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD42_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD42", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD42_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD42", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD42_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD42", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD42_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD42", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd42CountersGfx103 = kTd42CountersGfx103Data;

    static constexpr std::array kTd43CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD43_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD43", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD43_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD43", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD43_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD43", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD43_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD43", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd43CountersGfx103 = kTd43CountersGfx103Data;

    static constexpr std::array kTd44CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD44_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD44", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD44_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD44", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD44_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD44", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD44_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD44", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd44CountersGfx103 = kTd44CountersGfx103Data;

    static constexpr std::array kTd45CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD45_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD45", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD45_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD45", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD45_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD45", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD45_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD45", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd45CountersGfx103 = kTd45CountersGfx103Data;

    static constexpr std::array kTd46CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD46_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD46", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD46_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD46", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD46_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD46", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD46_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD46", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd46CountersGfx103 = kTd46CountersGfx103Data;

    static constexpr std::array kTd47CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD47_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD47", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD47_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD47", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD47_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD47", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD47_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD47", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd47CountersGfx103 = kTd47CountersGfx103Data;

    static constexpr std::array kTd48CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD48_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD48", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD48_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD48", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD48_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD48", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD48_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD48", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd48CountersGfx103 = kTd48CountersGfx103Data;

    static constexpr std::array kTd49CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD49_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD49", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD49_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD49", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD49_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD49", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD49_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD49", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd49CountersGfx103 = kTd49CountersGfx103Data;

    static constexpr std::array kTd50CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD50_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD50", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD50_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD50", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD50_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD50", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD50_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD50", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd50CountersGfx103 = kTd50CountersGfx103Data;

    static constexpr std::array kTd51CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD51_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD51", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD51_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD51", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD51_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD51", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD51_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD51", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd51CountersGfx103 = kTd51CountersGfx103Data;

    static constexpr std::array kTd52CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD52_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD52", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD52_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD52", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD52_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD52", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD52_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD52", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd52CountersGfx103 = kTd52CountersGfx103Data;

    static constexpr std::array kTd53CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD53_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD53", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD53_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD53", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD53_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD53", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD53_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD53", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd53CountersGfx103 = kTd53CountersGfx103Data;

    static constexpr std::array kTd54CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD54_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD54", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD54_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD54", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD54_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD54", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD54_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD54", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd54CountersGfx103 = kTd54CountersGfx103Data;

    static constexpr std::array kTd55CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD55_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD55", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD55_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD55", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD55_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD55", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD55_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD55", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd55CountersGfx103 = kTd55CountersGfx103Data;

    static constexpr std::array kTd56CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD56_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD56", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD56_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD56", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD56_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD56", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD56_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD56", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd56CountersGfx103 = kTd56CountersGfx103Data;

    static constexpr std::array kTd57CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD57_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD57", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD57_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD57", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD57_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD57", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD57_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD57", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd57CountersGfx103 = kTd57CountersGfx103Data;

    static constexpr std::array kTd58CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD58_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD58", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD58_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD58", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD58_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD58", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD58_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD58", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd58CountersGfx103 = kTd58CountersGfx103Data;

    static constexpr std::array kTd59CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD59_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD59", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD59_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD59", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD59_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD59", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD59_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD59", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd59CountersGfx103 = kTd59CountersGfx103Data;

    static constexpr std::array kTd60CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD60_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD60", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD60_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD60", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD60_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD60", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD60_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD60", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd60CountersGfx103 = kTd60CountersGfx103Data;

    static constexpr std::array kTd61CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD61_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD61", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD61_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD61", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD61_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD61", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD61_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD61", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd61CountersGfx103 = kTd61CountersGfx103Data;

    static constexpr std::array kTd62CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD62_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD62", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD62_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD62", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD62_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD62", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD62_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD62", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd62CountersGfx103 = kTd62CountersGfx103Data;

    static constexpr std::array kTd63CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD63_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD63", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD63_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD63", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD63_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD63", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD63_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD63", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd63CountersGfx103 = kTd63CountersGfx103Data;

    static constexpr std::array kTd64CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD64_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD64", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD64_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD64", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD64_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD64", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD64_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD64", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd64CountersGfx103 = kTd64CountersGfx103Data;

    static constexpr std::array kTd65CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD65_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD65", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD65_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD65", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD65_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD65", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD65_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD65", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd65CountersGfx103 = kTd65CountersGfx103Data;

    static constexpr std::array kTd66CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD66_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD66", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD66_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD66", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD66_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD66", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD66_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD66", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd66CountersGfx103 = kTd66CountersGfx103Data;

    static constexpr std::array kTd67CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD67_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD67", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD67_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD67", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD67_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD67", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD67_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD67", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd67CountersGfx103 = kTd67CountersGfx103Data;

    static constexpr std::array kTd68CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD68_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD68", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD68_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD68", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD68_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD68", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD68_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD68", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd68CountersGfx103 = kTd68CountersGfx103Data;

    static constexpr std::array kTd69CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD69_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD69", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD69_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD69", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD69_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD69", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD69_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD69", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd69CountersGfx103 = kTd69CountersGfx103Data;

    static constexpr std::array kTd70CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD70_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD70", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD70_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD70", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD70_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD70", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD70_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD70", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd70CountersGfx103 = kTd70CountersGfx103Data;

    static constexpr std::array kTd71CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD71_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD71", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD71_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD71", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD71_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD71", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD71_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD71", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd71CountersGfx103 = kTd71CountersGfx103Data;

    static constexpr std::array kTd72CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD72_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD72", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD72_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD72", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD72_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD72", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD72_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD72", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd72CountersGfx103 = kTd72CountersGfx103Data;

    static constexpr std::array kTd73CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD73_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD73", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD73_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD73", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD73_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD73", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD73_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD73", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd73CountersGfx103 = kTd73CountersGfx103Data;

    static constexpr std::array kTd74CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD74_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD74", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD74_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD74", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD74_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD74", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD74_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD74", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd74CountersGfx103 = kTd74CountersGfx103Data;

    static constexpr std::array kTd75CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD75_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD75", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD75_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD75", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD75_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD75", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD75_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD75", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd75CountersGfx103 = kTd75CountersGfx103Data;

    static constexpr std::array kTd76CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD76_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD76", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD76_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD76", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD76_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD76", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD76_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD76", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd76CountersGfx103 = kTd76CountersGfx103Data;

    static constexpr std::array kTd77CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD77_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD77", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD77_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD77", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD77_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD77", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD77_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD77", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd77CountersGfx103 = kTd77CountersGfx103Data;

    static constexpr std::array kTd78CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD78_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD78", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD78_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD78", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD78_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD78", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD78_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD78", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd78CountersGfx103 = kTd78CountersGfx103Data;

    static constexpr std::array kTd79CountersGfx103Data = {
        GpaHardwareCounterDesc{82, "TD79_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD79", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "TD79_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD79", "Count the number of FP16 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "TD79_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD79", "Count the number of FP32 box nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "TD79_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD79", "Count the number of triangle nodes that could write out to the LDS (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTd79CountersGfx103 = kTd79CountersGfx103Data;

    static constexpr std::array kTcp0CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP0_PERF_SEL_REQ", "TCP0", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP0_PERF_SEL_REQ_MISS", "TCP0", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP0_PERF_SEL_TCP_TA_REQ_STALL", "TCP0", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP0_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP0", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP0_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP0", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP0_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP0", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp0CountersGfx103 = kTcp0CountersGfx103Data;

    static constexpr std::array kTcp1CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP1_PERF_SEL_REQ", "TCP1", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP1_PERF_SEL_REQ_MISS", "TCP1", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP1_PERF_SEL_TCP_TA_REQ_STALL", "TCP1", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP1_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP1", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP1_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP1", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP1_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP1", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp1CountersGfx103 = kTcp1CountersGfx103Data;

    static constexpr std::array kTcp2CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP2_PERF_SEL_REQ", "TCP2", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP2_PERF_SEL_REQ_MISS", "TCP2", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP2_PERF_SEL_TCP_TA_REQ_STALL", "TCP2", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP2_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP2", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP2_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP2", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP2_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP2", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp2CountersGfx103 = kTcp2CountersGfx103Data;

    static constexpr std::array kTcp3CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP3_PERF_SEL_REQ", "TCP3", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP3_PERF_SEL_REQ_MISS", "TCP3", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP3_PERF_SEL_TCP_TA_REQ_STALL", "TCP3", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP3_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP3", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP3_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP3", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP3_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP3", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp3CountersGfx103 = kTcp3CountersGfx103Data;

    static constexpr std::array kTcp4CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP4_PERF_SEL_REQ", "TCP4", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP4_PERF_SEL_REQ_MISS", "TCP4", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP4_PERF_SEL_TCP_TA_REQ_STALL", "TCP4", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP4_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP4", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP4_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP4", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP4_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP4", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp4CountersGfx103 = kTcp4CountersGfx103Data;

    static constexpr std::array kTcp5CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP5_PERF_SEL_REQ", "TCP5", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP5_PERF_SEL_REQ_MISS", "TCP5", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP5_PERF_SEL_TCP_TA_REQ_STALL", "TCP5", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP5_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP5", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP5_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP5", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP5_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP5", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp5CountersGfx103 = kTcp5CountersGfx103Data;

    static constexpr std::array kTcp6CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP6_PERF_SEL_REQ", "TCP6", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP6_PERF_SEL_REQ_MISS", "TCP6", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP6_PERF_SEL_TCP_TA_REQ_STALL", "TCP6", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP6_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP6", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP6_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP6", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP6_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP6", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp6CountersGfx103 = kTcp6CountersGfx103Data;

    static constexpr std::array kTcp7CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP7_PERF_SEL_REQ", "TCP7", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP7_PERF_SEL_REQ_MISS", "TCP7", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP7_PERF_SEL_TCP_TA_REQ_STALL", "TCP7", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP7_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP7", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP7_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP7", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP7_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP7", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp7CountersGfx103 = kTcp7CountersGfx103Data;

    static constexpr std::array kTcp8CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP8_PERF_SEL_REQ", "TCP8", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP8_PERF_SEL_REQ_MISS", "TCP8", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP8_PERF_SEL_TCP_TA_REQ_STALL", "TCP8", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP8_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP8", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP8_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP8", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP8_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP8", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp8CountersGfx103 = kTcp8CountersGfx103Data;

    static constexpr std::array kTcp9CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP9_PERF_SEL_REQ", "TCP9", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP9_PERF_SEL_REQ_MISS", "TCP9", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP9_PERF_SEL_TCP_TA_REQ_STALL", "TCP9", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP9_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP9", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP9_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP9", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP9_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP9", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp9CountersGfx103 = kTcp9CountersGfx103Data;

    static constexpr std::array kTcp10CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP10_PERF_SEL_REQ", "TCP10", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP10_PERF_SEL_REQ_MISS", "TCP10", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP10_PERF_SEL_TCP_TA_REQ_STALL", "TCP10", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP10_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP10", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP10_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP10", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP10_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP10", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp10CountersGfx103 = kTcp10CountersGfx103Data;

    static constexpr std::array kTcp11CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP11_PERF_SEL_REQ", "TCP11", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP11_PERF_SEL_REQ_MISS", "TCP11", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP11_PERF_SEL_TCP_TA_REQ_STALL", "TCP11", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP11_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP11", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP11_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP11", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP11_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP11", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp11CountersGfx103 = kTcp11CountersGfx103Data;

    static constexpr std::array kTcp12CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP12_PERF_SEL_REQ", "TCP12", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP12_PERF_SEL_REQ_MISS", "TCP12", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP12_PERF_SEL_TCP_TA_REQ_STALL", "TCP12", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP12_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP12", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP12_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP12", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP12_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP12", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp12CountersGfx103 = kTcp12CountersGfx103Data;

    static constexpr std::array kTcp13CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP13_PERF_SEL_REQ", "TCP13", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP13_PERF_SEL_REQ_MISS", "TCP13", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP13_PERF_SEL_TCP_TA_REQ_STALL", "TCP13", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP13_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP13", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP13_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP13", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP13_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP13", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp13CountersGfx103 = kTcp13CountersGfx103Data;

    static constexpr std::array kTcp14CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP14_PERF_SEL_REQ", "TCP14", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP14_PERF_SEL_REQ_MISS", "TCP14", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP14_PERF_SEL_TCP_TA_REQ_STALL", "TCP14", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP14_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP14", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP14_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP14", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP14_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP14", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp14CountersGfx103 = kTcp14CountersGfx103Data;

    static constexpr std::array kTcp15CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP15_PERF_SEL_REQ", "TCP15", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP15_PERF_SEL_REQ_MISS", "TCP15", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP15_PERF_SEL_TCP_TA_REQ_STALL", "TCP15", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP15_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP15", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP15_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP15", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP15_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP15", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp15CountersGfx103 = kTcp15CountersGfx103Data;

    static constexpr std::array kTcp16CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP16_PERF_SEL_REQ", "TCP16", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP16_PERF_SEL_REQ_MISS", "TCP16", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP16_PERF_SEL_TCP_TA_REQ_STALL", "TCP16", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP16_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP16", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP16_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP16", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP16_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP16", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp16CountersGfx103 = kTcp16CountersGfx103Data;

    static constexpr std::array kTcp17CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP17_PERF_SEL_REQ", "TCP17", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP17_PERF_SEL_REQ_MISS", "TCP17", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP17_PERF_SEL_TCP_TA_REQ_STALL", "TCP17", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP17_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP17", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP17_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP17", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP17_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP17", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp17CountersGfx103 = kTcp17CountersGfx103Data;

    static constexpr std::array kTcp18CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP18_PERF_SEL_REQ", "TCP18", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP18_PERF_SEL_REQ_MISS", "TCP18", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP18_PERF_SEL_TCP_TA_REQ_STALL", "TCP18", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP18_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP18", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP18_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP18", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP18_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP18", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp18CountersGfx103 = kTcp18CountersGfx103Data;

    static constexpr std::array kTcp19CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP19_PERF_SEL_REQ", "TCP19", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP19_PERF_SEL_REQ_MISS", "TCP19", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP19_PERF_SEL_TCP_TA_REQ_STALL", "TCP19", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP19_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP19", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP19_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP19", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP19_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP19", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp19CountersGfx103 = kTcp19CountersGfx103Data;

    static constexpr std::array kTcp20CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP20_PERF_SEL_REQ", "TCP20", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP20_PERF_SEL_REQ_MISS", "TCP20", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP20_PERF_SEL_TCP_TA_REQ_STALL", "TCP20", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP20_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP20", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP20_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP20", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP20_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP20", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp20CountersGfx103 = kTcp20CountersGfx103Data;

    static constexpr std::array kTcp21CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP21_PERF_SEL_REQ", "TCP21", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP21_PERF_SEL_REQ_MISS", "TCP21", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP21_PERF_SEL_TCP_TA_REQ_STALL", "TCP21", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP21_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP21", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP21_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP21", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP21_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP21", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp21CountersGfx103 = kTcp21CountersGfx103Data;

    static constexpr std::array kTcp22CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP22_PERF_SEL_REQ", "TCP22", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP22_PERF_SEL_REQ_MISS", "TCP22", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP22_PERF_SEL_TCP_TA_REQ_STALL", "TCP22", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP22_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP22", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP22_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP22", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP22_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP22", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp22CountersGfx103 = kTcp22CountersGfx103Data;

    static constexpr std::array kTcp23CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP23_PERF_SEL_REQ", "TCP23", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP23_PERF_SEL_REQ_MISS", "TCP23", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP23_PERF_SEL_TCP_TA_REQ_STALL", "TCP23", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP23_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP23", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP23_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP23", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP23_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP23", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp23CountersGfx103 = kTcp23CountersGfx103Data;

    static constexpr std::array kTcp24CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP24_PERF_SEL_REQ", "TCP24", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP24_PERF_SEL_REQ_MISS", "TCP24", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP24_PERF_SEL_TCP_TA_REQ_STALL", "TCP24", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP24_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP24", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP24_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP24", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP24_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP24", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp24CountersGfx103 = kTcp24CountersGfx103Data;

    static constexpr std::array kTcp25CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP25_PERF_SEL_REQ", "TCP25", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP25_PERF_SEL_REQ_MISS", "TCP25", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP25_PERF_SEL_TCP_TA_REQ_STALL", "TCP25", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP25_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP25", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP25_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP25", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP25_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP25", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp25CountersGfx103 = kTcp25CountersGfx103Data;

    static constexpr std::array kTcp26CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP26_PERF_SEL_REQ", "TCP26", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP26_PERF_SEL_REQ_MISS", "TCP26", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP26_PERF_SEL_TCP_TA_REQ_STALL", "TCP26", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP26_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP26", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP26_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP26", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP26_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP26", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp26CountersGfx103 = kTcp26CountersGfx103Data;

    static constexpr std::array kTcp27CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP27_PERF_SEL_REQ", "TCP27", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP27_PERF_SEL_REQ_MISS", "TCP27", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP27_PERF_SEL_TCP_TA_REQ_STALL", "TCP27", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP27_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP27", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP27_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP27", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP27_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP27", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp27CountersGfx103 = kTcp27CountersGfx103Data;

    static constexpr std::array kTcp28CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP28_PERF_SEL_REQ", "TCP28", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP28_PERF_SEL_REQ_MISS", "TCP28", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP28_PERF_SEL_TCP_TA_REQ_STALL", "TCP28", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP28_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP28", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP28_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP28", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP28_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP28", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp28CountersGfx103 = kTcp28CountersGfx103Data;

    static constexpr std::array kTcp29CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP29_PERF_SEL_REQ", "TCP29", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP29_PERF_SEL_REQ_MISS", "TCP29", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP29_PERF_SEL_TCP_TA_REQ_STALL", "TCP29", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP29_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP29", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP29_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP29", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP29_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP29", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp29CountersGfx103 = kTcp29CountersGfx103Data;

    static constexpr std::array kTcp30CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP30_PERF_SEL_REQ", "TCP30", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP30_PERF_SEL_REQ_MISS", "TCP30", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP30_PERF_SEL_TCP_TA_REQ_STALL", "TCP30", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP30_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP30", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP30_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP30", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP30_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP30", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp30CountersGfx103 = kTcp30CountersGfx103Data;

    static constexpr std::array kTcp31CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP31_PERF_SEL_REQ", "TCP31", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP31_PERF_SEL_REQ_MISS", "TCP31", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP31_PERF_SEL_TCP_TA_REQ_STALL", "TCP31", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP31_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP31", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP31_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP31", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP31_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP31", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp31CountersGfx103 = kTcp31CountersGfx103Data;

    static constexpr std::array kTcp32CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP32_PERF_SEL_REQ", "TCP32", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP32_PERF_SEL_REQ_MISS", "TCP32", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP32_PERF_SEL_TCP_TA_REQ_STALL", "TCP32", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP32_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP32", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP32_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP32", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP32_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP32", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp32CountersGfx103 = kTcp32CountersGfx103Data;

    static constexpr std::array kTcp33CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP33_PERF_SEL_REQ", "TCP33", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP33_PERF_SEL_REQ_MISS", "TCP33", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP33_PERF_SEL_TCP_TA_REQ_STALL", "TCP33", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP33_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP33", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP33_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP33", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP33_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP33", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp33CountersGfx103 = kTcp33CountersGfx103Data;

    static constexpr std::array kTcp34CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP34_PERF_SEL_REQ", "TCP34", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP34_PERF_SEL_REQ_MISS", "TCP34", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP34_PERF_SEL_TCP_TA_REQ_STALL", "TCP34", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP34_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP34", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP34_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP34", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP34_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP34", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp34CountersGfx103 = kTcp34CountersGfx103Data;

    static constexpr std::array kTcp35CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP35_PERF_SEL_REQ", "TCP35", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP35_PERF_SEL_REQ_MISS", "TCP35", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP35_PERF_SEL_TCP_TA_REQ_STALL", "TCP35", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP35_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP35", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP35_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP35", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP35_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP35", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp35CountersGfx103 = kTcp35CountersGfx103Data;

    static constexpr std::array kTcp36CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP36_PERF_SEL_REQ", "TCP36", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP36_PERF_SEL_REQ_MISS", "TCP36", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP36_PERF_SEL_TCP_TA_REQ_STALL", "TCP36", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP36_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP36", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP36_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP36", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP36_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP36", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp36CountersGfx103 = kTcp36CountersGfx103Data;

    static constexpr std::array kTcp37CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP37_PERF_SEL_REQ", "TCP37", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP37_PERF_SEL_REQ_MISS", "TCP37", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP37_PERF_SEL_TCP_TA_REQ_STALL", "TCP37", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP37_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP37", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP37_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP37", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP37_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP37", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp37CountersGfx103 = kTcp37CountersGfx103Data;

    static constexpr std::array kTcp38CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP38_PERF_SEL_REQ", "TCP38", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP38_PERF_SEL_REQ_MISS", "TCP38", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP38_PERF_SEL_TCP_TA_REQ_STALL", "TCP38", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP38_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP38", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP38_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP38", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP38_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP38", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp38CountersGfx103 = kTcp38CountersGfx103Data;

    static constexpr std::array kTcp39CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP39_PERF_SEL_REQ", "TCP39", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP39_PERF_SEL_REQ_MISS", "TCP39", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP39_PERF_SEL_TCP_TA_REQ_STALL", "TCP39", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP39_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP39", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP39_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP39", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP39_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP39", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp39CountersGfx103 = kTcp39CountersGfx103Data;

    static constexpr std::array kTcp40CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP40_PERF_SEL_REQ", "TCP40", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP40_PERF_SEL_REQ_MISS", "TCP40", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP40_PERF_SEL_TCP_TA_REQ_STALL", "TCP40", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP40_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP40", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP40_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP40", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP40_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP40", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp40CountersGfx103 = kTcp40CountersGfx103Data;

    static constexpr std::array kTcp41CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP41_PERF_SEL_REQ", "TCP41", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP41_PERF_SEL_REQ_MISS", "TCP41", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP41_PERF_SEL_TCP_TA_REQ_STALL", "TCP41", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP41_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP41", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP41_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP41", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP41_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP41", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp41CountersGfx103 = kTcp41CountersGfx103Data;

    static constexpr std::array kTcp42CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP42_PERF_SEL_REQ", "TCP42", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP42_PERF_SEL_REQ_MISS", "TCP42", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP42_PERF_SEL_TCP_TA_REQ_STALL", "TCP42", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP42_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP42", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP42_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP42", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP42_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP42", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp42CountersGfx103 = kTcp42CountersGfx103Data;

    static constexpr std::array kTcp43CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP43_PERF_SEL_REQ", "TCP43", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP43_PERF_SEL_REQ_MISS", "TCP43", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP43_PERF_SEL_TCP_TA_REQ_STALL", "TCP43", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP43_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP43", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP43_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP43", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP43_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP43", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp43CountersGfx103 = kTcp43CountersGfx103Data;

    static constexpr std::array kTcp44CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP44_PERF_SEL_REQ", "TCP44", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP44_PERF_SEL_REQ_MISS", "TCP44", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP44_PERF_SEL_TCP_TA_REQ_STALL", "TCP44", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP44_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP44", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP44_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP44", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP44_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP44", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp44CountersGfx103 = kTcp44CountersGfx103Data;

    static constexpr std::array kTcp45CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP45_PERF_SEL_REQ", "TCP45", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP45_PERF_SEL_REQ_MISS", "TCP45", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP45_PERF_SEL_TCP_TA_REQ_STALL", "TCP45", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP45_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP45", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP45_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP45", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP45_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP45", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp45CountersGfx103 = kTcp45CountersGfx103Data;

    static constexpr std::array kTcp46CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP46_PERF_SEL_REQ", "TCP46", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP46_PERF_SEL_REQ_MISS", "TCP46", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP46_PERF_SEL_TCP_TA_REQ_STALL", "TCP46", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP46_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP46", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP46_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP46", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP46_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP46", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp46CountersGfx103 = kTcp46CountersGfx103Data;

    static constexpr std::array kTcp47CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP47_PERF_SEL_REQ", "TCP47", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP47_PERF_SEL_REQ_MISS", "TCP47", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP47_PERF_SEL_TCP_TA_REQ_STALL", "TCP47", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP47_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP47", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP47_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP47", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP47_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP47", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp47CountersGfx103 = kTcp47CountersGfx103Data;

    static constexpr std::array kTcp48CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP48_PERF_SEL_REQ", "TCP48", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP48_PERF_SEL_REQ_MISS", "TCP48", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP48_PERF_SEL_TCP_TA_REQ_STALL", "TCP48", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP48_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP48", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP48_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP48", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP48_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP48", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp48CountersGfx103 = kTcp48CountersGfx103Data;

    static constexpr std::array kTcp49CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP49_PERF_SEL_REQ", "TCP49", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP49_PERF_SEL_REQ_MISS", "TCP49", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP49_PERF_SEL_TCP_TA_REQ_STALL", "TCP49", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP49_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP49", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP49_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP49", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP49_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP49", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp49CountersGfx103 = kTcp49CountersGfx103Data;

    static constexpr std::array kTcp50CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP50_PERF_SEL_REQ", "TCP50", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP50_PERF_SEL_REQ_MISS", "TCP50", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP50_PERF_SEL_TCP_TA_REQ_STALL", "TCP50", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP50_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP50", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP50_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP50", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP50_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP50", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp50CountersGfx103 = kTcp50CountersGfx103Data;

    static constexpr std::array kTcp51CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP51_PERF_SEL_REQ", "TCP51", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP51_PERF_SEL_REQ_MISS", "TCP51", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP51_PERF_SEL_TCP_TA_REQ_STALL", "TCP51", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP51_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP51", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP51_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP51", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP51_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP51", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp51CountersGfx103 = kTcp51CountersGfx103Data;

    static constexpr std::array kTcp52CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP52_PERF_SEL_REQ", "TCP52", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP52_PERF_SEL_REQ_MISS", "TCP52", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP52_PERF_SEL_TCP_TA_REQ_STALL", "TCP52", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP52_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP52", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP52_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP52", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP52_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP52", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp52CountersGfx103 = kTcp52CountersGfx103Data;

    static constexpr std::array kTcp53CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP53_PERF_SEL_REQ", "TCP53", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP53_PERF_SEL_REQ_MISS", "TCP53", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP53_PERF_SEL_TCP_TA_REQ_STALL", "TCP53", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP53_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP53", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP53_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP53", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP53_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP53", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp53CountersGfx103 = kTcp53CountersGfx103Data;

    static constexpr std::array kTcp54CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP54_PERF_SEL_REQ", "TCP54", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP54_PERF_SEL_REQ_MISS", "TCP54", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP54_PERF_SEL_TCP_TA_REQ_STALL", "TCP54", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP54_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP54", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP54_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP54", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP54_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP54", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp54CountersGfx103 = kTcp54CountersGfx103Data;

    static constexpr std::array kTcp55CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP55_PERF_SEL_REQ", "TCP55", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP55_PERF_SEL_REQ_MISS", "TCP55", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP55_PERF_SEL_TCP_TA_REQ_STALL", "TCP55", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP55_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP55", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP55_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP55", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP55_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP55", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp55CountersGfx103 = kTcp55CountersGfx103Data;

    static constexpr std::array kTcp56CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP56_PERF_SEL_REQ", "TCP56", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP56_PERF_SEL_REQ_MISS", "TCP56", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP56_PERF_SEL_TCP_TA_REQ_STALL", "TCP56", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP56_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP56", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP56_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP56", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP56_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP56", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp56CountersGfx103 = kTcp56CountersGfx103Data;

    static constexpr std::array kTcp57CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP57_PERF_SEL_REQ", "TCP57", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP57_PERF_SEL_REQ_MISS", "TCP57", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP57_PERF_SEL_TCP_TA_REQ_STALL", "TCP57", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP57_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP57", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP57_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP57", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP57_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP57", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp57CountersGfx103 = kTcp57CountersGfx103Data;

    static constexpr std::array kTcp58CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP58_PERF_SEL_REQ", "TCP58", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP58_PERF_SEL_REQ_MISS", "TCP58", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP58_PERF_SEL_TCP_TA_REQ_STALL", "TCP58", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP58_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP58", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP58_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP58", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP58_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP58", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp58CountersGfx103 = kTcp58CountersGfx103Data;

    static constexpr std::array kTcp59CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP59_PERF_SEL_REQ", "TCP59", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP59_PERF_SEL_REQ_MISS", "TCP59", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP59_PERF_SEL_TCP_TA_REQ_STALL", "TCP59", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP59_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP59", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP59_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP59", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP59_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP59", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp59CountersGfx103 = kTcp59CountersGfx103Data;

    static constexpr std::array kTcp60CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP60_PERF_SEL_REQ", "TCP60", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP60_PERF_SEL_REQ_MISS", "TCP60", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP60_PERF_SEL_TCP_TA_REQ_STALL", "TCP60", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP60_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP60", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP60_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP60", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP60_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP60", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp60CountersGfx103 = kTcp60CountersGfx103Data;

    static constexpr std::array kTcp61CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP61_PERF_SEL_REQ", "TCP61", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP61_PERF_SEL_REQ_MISS", "TCP61", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP61_PERF_SEL_TCP_TA_REQ_STALL", "TCP61", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP61_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP61", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP61_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP61", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP61_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP61", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp61CountersGfx103 = kTcp61CountersGfx103Data;

    static constexpr std::array kTcp62CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP62_PERF_SEL_REQ", "TCP62", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP62_PERF_SEL_REQ_MISS", "TCP62", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP62_PERF_SEL_TCP_TA_REQ_STALL", "TCP62", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP62_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP62", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP62_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP62", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP62_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP62", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp62CountersGfx103 = kTcp62CountersGfx103Data;

    static constexpr std::array kTcp63CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP63_PERF_SEL_REQ", "TCP63", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP63_PERF_SEL_REQ_MISS", "TCP63", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP63_PERF_SEL_TCP_TA_REQ_STALL", "TCP63", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP63_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP63", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP63_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP63", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP63_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP63", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp63CountersGfx103 = kTcp63CountersGfx103Data;

    static constexpr std::array kTcp64CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP64_PERF_SEL_REQ", "TCP64", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP64_PERF_SEL_REQ_MISS", "TCP64", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP64_PERF_SEL_TCP_TA_REQ_STALL", "TCP64", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP64_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP64", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP64_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP64", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP64_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP64", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp64CountersGfx103 = kTcp64CountersGfx103Data;

    static constexpr std::array kTcp65CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP65_PERF_SEL_REQ", "TCP65", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP65_PERF_SEL_REQ_MISS", "TCP65", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP65_PERF_SEL_TCP_TA_REQ_STALL", "TCP65", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP65_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP65", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP65_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP65", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP65_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP65", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp65CountersGfx103 = kTcp65CountersGfx103Data;

    static constexpr std::array kTcp66CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP66_PERF_SEL_REQ", "TCP66", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP66_PERF_SEL_REQ_MISS", "TCP66", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP66_PERF_SEL_TCP_TA_REQ_STALL", "TCP66", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP66_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP66", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP66_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP66", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP66_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP66", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp66CountersGfx103 = kTcp66CountersGfx103Data;

    static constexpr std::array kTcp67CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP67_PERF_SEL_REQ", "TCP67", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP67_PERF_SEL_REQ_MISS", "TCP67", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP67_PERF_SEL_TCP_TA_REQ_STALL", "TCP67", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP67_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP67", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP67_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP67", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP67_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP67", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp67CountersGfx103 = kTcp67CountersGfx103Data;

    static constexpr std::array kTcp68CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP68_PERF_SEL_REQ", "TCP68", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP68_PERF_SEL_REQ_MISS", "TCP68", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP68_PERF_SEL_TCP_TA_REQ_STALL", "TCP68", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP68_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP68", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP68_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP68", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP68_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP68", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp68CountersGfx103 = kTcp68CountersGfx103Data;

    static constexpr std::array kTcp69CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP69_PERF_SEL_REQ", "TCP69", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP69_PERF_SEL_REQ_MISS", "TCP69", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP69_PERF_SEL_TCP_TA_REQ_STALL", "TCP69", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP69_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP69", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP69_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP69", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP69_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP69", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp69CountersGfx103 = kTcp69CountersGfx103Data;

    static constexpr std::array kTcp70CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP70_PERF_SEL_REQ", "TCP70", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP70_PERF_SEL_REQ_MISS", "TCP70", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP70_PERF_SEL_TCP_TA_REQ_STALL", "TCP70", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP70_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP70", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP70_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP70", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP70_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP70", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp70CountersGfx103 = kTcp70CountersGfx103Data;

    static constexpr std::array kTcp71CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP71_PERF_SEL_REQ", "TCP71", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP71_PERF_SEL_REQ_MISS", "TCP71", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP71_PERF_SEL_TCP_TA_REQ_STALL", "TCP71", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP71_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP71", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP71_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP71", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP71_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP71", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp71CountersGfx103 = kTcp71CountersGfx103Data;

    static constexpr std::array kTcp72CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP72_PERF_SEL_REQ", "TCP72", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP72_PERF_SEL_REQ_MISS", "TCP72", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP72_PERF_SEL_TCP_TA_REQ_STALL", "TCP72", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP72_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP72", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP72_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP72", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP72_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP72", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp72CountersGfx103 = kTcp72CountersGfx103Data;

    static constexpr std::array kTcp73CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP73_PERF_SEL_REQ", "TCP73", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP73_PERF_SEL_REQ_MISS", "TCP73", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP73_PERF_SEL_TCP_TA_REQ_STALL", "TCP73", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP73_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP73", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP73_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP73", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP73_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP73", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp73CountersGfx103 = kTcp73CountersGfx103Data;

    static constexpr std::array kTcp74CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP74_PERF_SEL_REQ", "TCP74", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP74_PERF_SEL_REQ_MISS", "TCP74", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP74_PERF_SEL_TCP_TA_REQ_STALL", "TCP74", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP74_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP74", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP74_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP74", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP74_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP74", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp74CountersGfx103 = kTcp74CountersGfx103Data;

    static constexpr std::array kTcp75CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP75_PERF_SEL_REQ", "TCP75", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP75_PERF_SEL_REQ_MISS", "TCP75", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP75_PERF_SEL_TCP_TA_REQ_STALL", "TCP75", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP75_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP75", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP75_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP75", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP75_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP75", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp75CountersGfx103 = kTcp75CountersGfx103Data;

    static constexpr std::array kTcp76CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP76_PERF_SEL_REQ", "TCP76", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP76_PERF_SEL_REQ_MISS", "TCP76", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP76_PERF_SEL_TCP_TA_REQ_STALL", "TCP76", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP76_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP76", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP76_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP76", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP76_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP76", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp76CountersGfx103 = kTcp76CountersGfx103Data;

    static constexpr std::array kTcp77CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP77_PERF_SEL_REQ", "TCP77", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP77_PERF_SEL_REQ_MISS", "TCP77", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP77_PERF_SEL_TCP_TA_REQ_STALL", "TCP77", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP77_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP77", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP77_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP77", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP77_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP77", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp77CountersGfx103 = kTcp77CountersGfx103Data;

    static constexpr std::array kTcp78CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP78_PERF_SEL_REQ", "TCP78", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP78_PERF_SEL_REQ_MISS", "TCP78", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP78_PERF_SEL_TCP_TA_REQ_STALL", "TCP78", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP78_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP78", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP78_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP78", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP78_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP78", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp78CountersGfx103 = kTcp78CountersGfx103Data;

    static constexpr std::array kTcp79CountersGfx103Data = {
        GpaHardwareCounterDesc{9, "TCP79_PERF_SEL_REQ", "TCP79", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "TCP79_PERF_SEL_REQ_MISS", "TCP79", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{36, "TCP79_PERF_SEL_TCP_TA_REQ_STALL", "TCP79", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "TCP79_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP79", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{44, "TCP79_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP79", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{45, "TCP79_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP79", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kTcp79CountersGfx103 = kTcp79CountersGfx103Data;

    static constexpr std::array kGl2c0CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C0_PERF_SEL_REQ", "GL2C0", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C0_PERF_SEL_MISS", "GL2C0", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C0_PERF_SEL_MC_WRREQ", "GL2C0", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C0_PERF_SEL_EA_WRREQ_64B", "GL2C0", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C0_PERF_SEL_MC_WRREQ_STALL", "GL2C0", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C0_PERF_SEL_EA_RDREQ_32B", "GL2C0", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C0_PERF_SEL_EA_RDREQ_64B", "GL2C0", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C0_PERF_SEL_EA_RDREQ_96B", "GL2C0", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C0_PERF_SEL_EA_RDREQ_128B", "GL2C0", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c0CountersGfx103 = kGl2c0CountersGfx103Data;

    static constexpr std::array kGl2c1CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C1_PERF_SEL_REQ", "GL2C1", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C1_PERF_SEL_MISS", "GL2C1", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C1_PERF_SEL_MC_WRREQ", "GL2C1", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C1_PERF_SEL_EA_WRREQ_64B", "GL2C1", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C1_PERF_SEL_MC_WRREQ_STALL", "GL2C1", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C1_PERF_SEL_EA_RDREQ_32B", "GL2C1", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C1_PERF_SEL_EA_RDREQ_64B", "GL2C1", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C1_PERF_SEL_EA_RDREQ_96B", "GL2C1", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C1_PERF_SEL_EA_RDREQ_128B", "GL2C1", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c1CountersGfx103 = kGl2c1CountersGfx103Data;

    static constexpr std::array kGl2c2CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C2_PERF_SEL_REQ", "GL2C2", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C2_PERF_SEL_MISS", "GL2C2", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C2_PERF_SEL_MC_WRREQ", "GL2C2", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C2_PERF_SEL_EA_WRREQ_64B", "GL2C2", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C2_PERF_SEL_MC_WRREQ_STALL", "GL2C2", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C2_PERF_SEL_EA_RDREQ_32B", "GL2C2", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C2_PERF_SEL_EA_RDREQ_64B", "GL2C2", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C2_PERF_SEL_EA_RDREQ_96B", "GL2C2", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C2_PERF_SEL_EA_RDREQ_128B", "GL2C2", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c2CountersGfx103 = kGl2c2CountersGfx103Data;

    static constexpr std::array kGl2c3CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C3_PERF_SEL_REQ", "GL2C3", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C3_PERF_SEL_MISS", "GL2C3", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C3_PERF_SEL_MC_WRREQ", "GL2C3", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C3_PERF_SEL_EA_WRREQ_64B", "GL2C3", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C3_PERF_SEL_MC_WRREQ_STALL", "GL2C3", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C3_PERF_SEL_EA_RDREQ_32B", "GL2C3", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C3_PERF_SEL_EA_RDREQ_64B", "GL2C3", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C3_PERF_SEL_EA_RDREQ_96B", "GL2C3", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C3_PERF_SEL_EA_RDREQ_128B", "GL2C3", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c3CountersGfx103 = kGl2c3CountersGfx103Data;

    static constexpr std::array kGl2c4CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C4_PERF_SEL_REQ", "GL2C4", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C4_PERF_SEL_MISS", "GL2C4", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C4_PERF_SEL_MC_WRREQ", "GL2C4", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C4_PERF_SEL_EA_WRREQ_64B", "GL2C4", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C4_PERF_SEL_MC_WRREQ_STALL", "GL2C4", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C4_PERF_SEL_EA_RDREQ_32B", "GL2C4", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C4_PERF_SEL_EA_RDREQ_64B", "GL2C4", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C4_PERF_SEL_EA_RDREQ_96B", "GL2C4", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C4_PERF_SEL_EA_RDREQ_128B", "GL2C4", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c4CountersGfx103 = kGl2c4CountersGfx103Data;

    static constexpr std::array kGl2c5CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C5_PERF_SEL_REQ", "GL2C5", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C5_PERF_SEL_MISS", "GL2C5", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C5_PERF_SEL_MC_WRREQ", "GL2C5", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C5_PERF_SEL_EA_WRREQ_64B", "GL2C5", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C5_PERF_SEL_MC_WRREQ_STALL", "GL2C5", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C5_PERF_SEL_EA_RDREQ_32B", "GL2C5", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C5_PERF_SEL_EA_RDREQ_64B", "GL2C5", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C5_PERF_SEL_EA_RDREQ_96B", "GL2C5", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C5_PERF_SEL_EA_RDREQ_128B", "GL2C5", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c5CountersGfx103 = kGl2c5CountersGfx103Data;

    static constexpr std::array kGl2c6CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C6_PERF_SEL_REQ", "GL2C6", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C6_PERF_SEL_MISS", "GL2C6", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C6_PERF_SEL_MC_WRREQ", "GL2C6", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C6_PERF_SEL_EA_WRREQ_64B", "GL2C6", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C6_PERF_SEL_MC_WRREQ_STALL", "GL2C6", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C6_PERF_SEL_EA_RDREQ_32B", "GL2C6", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C6_PERF_SEL_EA_RDREQ_64B", "GL2C6", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C6_PERF_SEL_EA_RDREQ_96B", "GL2C6", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C6_PERF_SEL_EA_RDREQ_128B", "GL2C6", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c6CountersGfx103 = kGl2c6CountersGfx103Data;

    static constexpr std::array kGl2c7CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C7_PERF_SEL_REQ", "GL2C7", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C7_PERF_SEL_MISS", "GL2C7", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C7_PERF_SEL_MC_WRREQ", "GL2C7", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C7_PERF_SEL_EA_WRREQ_64B", "GL2C7", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C7_PERF_SEL_MC_WRREQ_STALL", "GL2C7", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C7_PERF_SEL_EA_RDREQ_32B", "GL2C7", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C7_PERF_SEL_EA_RDREQ_64B", "GL2C7", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C7_PERF_SEL_EA_RDREQ_96B", "GL2C7", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C7_PERF_SEL_EA_RDREQ_128B", "GL2C7", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c7CountersGfx103 = kGl2c7CountersGfx103Data;

    static constexpr std::array kGl2c8CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C8_PERF_SEL_REQ", "GL2C8", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C8_PERF_SEL_MISS", "GL2C8", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C8_PERF_SEL_MC_WRREQ", "GL2C8", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C8_PERF_SEL_EA_WRREQ_64B", "GL2C8", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C8_PERF_SEL_MC_WRREQ_STALL", "GL2C8", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C8_PERF_SEL_EA_RDREQ_32B", "GL2C8", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C8_PERF_SEL_EA_RDREQ_64B", "GL2C8", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C8_PERF_SEL_EA_RDREQ_96B", "GL2C8", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C8_PERF_SEL_EA_RDREQ_128B", "GL2C8", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c8CountersGfx103 = kGl2c8CountersGfx103Data;

    static constexpr std::array kGl2c9CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C9_PERF_SEL_REQ", "GL2C9", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C9_PERF_SEL_MISS", "GL2C9", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C9_PERF_SEL_MC_WRREQ", "GL2C9", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C9_PERF_SEL_EA_WRREQ_64B", "GL2C9", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C9_PERF_SEL_MC_WRREQ_STALL", "GL2C9", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C9_PERF_SEL_EA_RDREQ_32B", "GL2C9", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C9_PERF_SEL_EA_RDREQ_64B", "GL2C9", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C9_PERF_SEL_EA_RDREQ_96B", "GL2C9", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C9_PERF_SEL_EA_RDREQ_128B", "GL2C9", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c9CountersGfx103 = kGl2c9CountersGfx103Data;

    static constexpr std::array kGl2c10CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C10_PERF_SEL_REQ", "GL2C10", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C10_PERF_SEL_MISS", "GL2C10", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C10_PERF_SEL_MC_WRREQ", "GL2C10", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C10_PERF_SEL_EA_WRREQ_64B", "GL2C10", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C10_PERF_SEL_MC_WRREQ_STALL", "GL2C10", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C10_PERF_SEL_EA_RDREQ_32B", "GL2C10", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C10_PERF_SEL_EA_RDREQ_64B", "GL2C10", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C10_PERF_SEL_EA_RDREQ_96B", "GL2C10", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C10_PERF_SEL_EA_RDREQ_128B", "GL2C10", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c10CountersGfx103 = kGl2c10CountersGfx103Data;

    static constexpr std::array kGl2c11CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C11_PERF_SEL_REQ", "GL2C11", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C11_PERF_SEL_MISS", "GL2C11", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C11_PERF_SEL_MC_WRREQ", "GL2C11", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C11_PERF_SEL_EA_WRREQ_64B", "GL2C11", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C11_PERF_SEL_MC_WRREQ_STALL", "GL2C11", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C11_PERF_SEL_EA_RDREQ_32B", "GL2C11", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C11_PERF_SEL_EA_RDREQ_64B", "GL2C11", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C11_PERF_SEL_EA_RDREQ_96B", "GL2C11", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C11_PERF_SEL_EA_RDREQ_128B", "GL2C11", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c11CountersGfx103 = kGl2c11CountersGfx103Data;

    static constexpr std::array kGl2c12CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C12_PERF_SEL_REQ", "GL2C12", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C12_PERF_SEL_MISS", "GL2C12", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C12_PERF_SEL_MC_WRREQ", "GL2C12", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C12_PERF_SEL_EA_WRREQ_64B", "GL2C12", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C12_PERF_SEL_MC_WRREQ_STALL", "GL2C12", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C12_PERF_SEL_EA_RDREQ_32B", "GL2C12", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C12_PERF_SEL_EA_RDREQ_64B", "GL2C12", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C12_PERF_SEL_EA_RDREQ_96B", "GL2C12", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C12_PERF_SEL_EA_RDREQ_128B", "GL2C12", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c12CountersGfx103 = kGl2c12CountersGfx103Data;

    static constexpr std::array kGl2c13CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C13_PERF_SEL_REQ", "GL2C13", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C13_PERF_SEL_MISS", "GL2C13", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C13_PERF_SEL_MC_WRREQ", "GL2C13", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C13_PERF_SEL_EA_WRREQ_64B", "GL2C13", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C13_PERF_SEL_MC_WRREQ_STALL", "GL2C13", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C13_PERF_SEL_EA_RDREQ_32B", "GL2C13", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C13_PERF_SEL_EA_RDREQ_64B", "GL2C13", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C13_PERF_SEL_EA_RDREQ_96B", "GL2C13", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C13_PERF_SEL_EA_RDREQ_128B", "GL2C13", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c13CountersGfx103 = kGl2c13CountersGfx103Data;

    static constexpr std::array kGl2c14CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C14_PERF_SEL_REQ", "GL2C14", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C14_PERF_SEL_MISS", "GL2C14", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C14_PERF_SEL_MC_WRREQ", "GL2C14", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C14_PERF_SEL_EA_WRREQ_64B", "GL2C14", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C14_PERF_SEL_MC_WRREQ_STALL", "GL2C14", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C14_PERF_SEL_EA_RDREQ_32B", "GL2C14", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C14_PERF_SEL_EA_RDREQ_64B", "GL2C14", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C14_PERF_SEL_EA_RDREQ_96B", "GL2C14", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C14_PERF_SEL_EA_RDREQ_128B", "GL2C14", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c14CountersGfx103 = kGl2c14CountersGfx103Data;

    static constexpr std::array kGl2c15CountersGfx103Data = {
        GpaHardwareCounterDesc{3, "GL2C15_PERF_SEL_REQ", "GL2C15", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{43, "GL2C15_PERF_SEL_MISS", "GL2C15", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{83, "GL2C15_PERF_SEL_MC_WRREQ", "GL2C15", "Number of transactions (either 32-byte or 64-byte) going over the GL2C_EA_wrreq interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{85, "GL2C15_PERF_SEL_EA_WRREQ_64B", "GL2C15", "Number of 64-byte transactions going (64-byte write or CMPSWAP) over the TC_EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{88, "GL2C15_PERF_SEL_MC_WRREQ_STALL", "GL2C15", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{99, "GL2C15_PERF_SEL_EA_RDREQ_32B", "GL2C15", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{100, "GL2C15_PERF_SEL_EA_RDREQ_64B", "GL2C15", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{101, "GL2C15_PERF_SEL_EA_RDREQ_96B", "GL2C15", "Number of 96-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{102, "GL2C15_PERF_SEL_EA_RDREQ_128B", "GL2C15", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl2c15CountersGfx103 = kGl2c15CountersGfx103Data;

    static constexpr std::array kGl1c0CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C0_PERF_SEL_REQ", "GL1C0", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C0_PERF_SEL_REQ_MISS", "GL1C0", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c0CountersGfx103 = kGl1c0CountersGfx103Data;

    static constexpr std::array kGl1c1CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C1_PERF_SEL_REQ", "GL1C1", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C1_PERF_SEL_REQ_MISS", "GL1C1", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c1CountersGfx103 = kGl1c1CountersGfx103Data;

    static constexpr std::array kGl1c2CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C2_PERF_SEL_REQ", "GL1C2", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C2_PERF_SEL_REQ_MISS", "GL1C2", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c2CountersGfx103 = kGl1c2CountersGfx103Data;

    static constexpr std::array kGl1c3CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C3_PERF_SEL_REQ", "GL1C3", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C3_PERF_SEL_REQ_MISS", "GL1C3", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c3CountersGfx103 = kGl1c3CountersGfx103Data;

    static constexpr std::array kGl1c4CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C4_PERF_SEL_REQ", "GL1C4", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C4_PERF_SEL_REQ_MISS", "GL1C4", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c4CountersGfx103 = kGl1c4CountersGfx103Data;

    static constexpr std::array kGl1c5CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C5_PERF_SEL_REQ", "GL1C5", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C5_PERF_SEL_REQ_MISS", "GL1C5", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c5CountersGfx103 = kGl1c5CountersGfx103Data;

    static constexpr std::array kGl1c6CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C6_PERF_SEL_REQ", "GL1C6", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C6_PERF_SEL_REQ_MISS", "GL1C6", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c6CountersGfx103 = kGl1c6CountersGfx103Data;

    static constexpr std::array kGl1c7CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C7_PERF_SEL_REQ", "GL1C7", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C7_PERF_SEL_REQ_MISS", "GL1C7", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c7CountersGfx103 = kGl1c7CountersGfx103Data;

    static constexpr std::array kGl1c8CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C8_PERF_SEL_REQ", "GL1C8", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C8_PERF_SEL_REQ_MISS", "GL1C8", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c8CountersGfx103 = kGl1c8CountersGfx103Data;

    static constexpr std::array kGl1c9CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C9_PERF_SEL_REQ", "GL1C9", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C9_PERF_SEL_REQ_MISS", "GL1C9", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c9CountersGfx103 = kGl1c9CountersGfx103Data;

    static constexpr std::array kGl1c10CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C10_PERF_SEL_REQ", "GL1C10", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C10_PERF_SEL_REQ_MISS", "GL1C10", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c10CountersGfx103 = kGl1c10CountersGfx103Data;

    static constexpr std::array kGl1c11CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C11_PERF_SEL_REQ", "GL1C11", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C11_PERF_SEL_REQ_MISS", "GL1C11", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c11CountersGfx103 = kGl1c11CountersGfx103Data;

    static constexpr std::array kGl1c12CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C12_PERF_SEL_REQ", "GL1C12", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C12_PERF_SEL_REQ_MISS", "GL1C12", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c12CountersGfx103 = kGl1c12CountersGfx103Data;

    static constexpr std::array kGl1c13CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C13_PERF_SEL_REQ", "GL1C13", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C13_PERF_SEL_REQ_MISS", "GL1C13", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c13CountersGfx103 = kGl1c13CountersGfx103Data;

    static constexpr std::array kGl1c14CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C14_PERF_SEL_REQ", "GL1C14", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C14_PERF_SEL_REQ_MISS", "GL1C14", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c14CountersGfx103 = kGl1c14CountersGfx103Data;

    static constexpr std::array kGl1c15CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C15_PERF_SEL_REQ", "GL1C15", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C15_PERF_SEL_REQ_MISS", "GL1C15", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c15CountersGfx103 = kGl1c15CountersGfx103Data;

    static constexpr std::array kGl1c16CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C16_PERF_SEL_REQ", "GL1C16", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C16_PERF_SEL_REQ_MISS", "GL1C16", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c16CountersGfx103 = kGl1c16CountersGfx103Data;

    static constexpr std::array kGl1c17CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C17_PERF_SEL_REQ", "GL1C17", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C17_PERF_SEL_REQ_MISS", "GL1C17", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c17CountersGfx103 = kGl1c17CountersGfx103Data;

    static constexpr std::array kGl1c18CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C18_PERF_SEL_REQ", "GL1C18", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C18_PERF_SEL_REQ_MISS", "GL1C18", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c18CountersGfx103 = kGl1c18CountersGfx103Data;

    static constexpr std::array kGl1c19CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C19_PERF_SEL_REQ", "GL1C19", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C19_PERF_SEL_REQ_MISS", "GL1C19", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c19CountersGfx103 = kGl1c19CountersGfx103Data;

    static constexpr std::array kGl1c20CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C20_PERF_SEL_REQ", "GL1C20", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C20_PERF_SEL_REQ_MISS", "GL1C20", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c20CountersGfx103 = kGl1c20CountersGfx103Data;

    static constexpr std::array kGl1c21CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C21_PERF_SEL_REQ", "GL1C21", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C21_PERF_SEL_REQ_MISS", "GL1C21", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c21CountersGfx103 = kGl1c21CountersGfx103Data;

    static constexpr std::array kGl1c22CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C22_PERF_SEL_REQ", "GL1C22", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C22_PERF_SEL_REQ_MISS", "GL1C22", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c22CountersGfx103 = kGl1c22CountersGfx103Data;

    static constexpr std::array kGl1c23CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C23_PERF_SEL_REQ", "GL1C23", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C23_PERF_SEL_REQ_MISS", "GL1C23", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c23CountersGfx103 = kGl1c23CountersGfx103Data;

    static constexpr std::array kGl1c24CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C24_PERF_SEL_REQ", "GL1C24", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C24_PERF_SEL_REQ_MISS", "GL1C24", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c24CountersGfx103 = kGl1c24CountersGfx103Data;

    static constexpr std::array kGl1c25CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C25_PERF_SEL_REQ", "GL1C25", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C25_PERF_SEL_REQ_MISS", "GL1C25", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c25CountersGfx103 = kGl1c25CountersGfx103Data;

    static constexpr std::array kGl1c26CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C26_PERF_SEL_REQ", "GL1C26", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C26_PERF_SEL_REQ_MISS", "GL1C26", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c26CountersGfx103 = kGl1c26CountersGfx103Data;

    static constexpr std::array kGl1c27CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C27_PERF_SEL_REQ", "GL1C27", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C27_PERF_SEL_REQ_MISS", "GL1C27", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c27CountersGfx103 = kGl1c27CountersGfx103Data;

    static constexpr std::array kGl1c28CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C28_PERF_SEL_REQ", "GL1C28", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C28_PERF_SEL_REQ_MISS", "GL1C28", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c28CountersGfx103 = kGl1c28CountersGfx103Data;

    static constexpr std::array kGl1c29CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C29_PERF_SEL_REQ", "GL1C29", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C29_PERF_SEL_REQ_MISS", "GL1C29", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c29CountersGfx103 = kGl1c29CountersGfx103Data;

    static constexpr std::array kGl1c30CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C30_PERF_SEL_REQ", "GL1C30", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C30_PERF_SEL_REQ_MISS", "GL1C30", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c30CountersGfx103 = kGl1c30CountersGfx103Data;

    static constexpr std::array kGl1c31CountersGfx103Data = {
        GpaHardwareCounterDesc{14, "GL1C31_PERF_SEL_REQ", "GL1C31", "Read, writes, atomics, nop. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{18, "GL1C31_PERF_SEL_REQ_MISS", "GL1C31", "Count of requests that miss in the cache. Writes and atomics always miss. Partial miss counts as miss.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGl1c31CountersGfx103 = kGl1c31CountersGfx103Data;

    static constexpr std::array kCb0CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB0_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB0", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB0_PERF_SEL_CM_MC_WRITE_REQUEST", "CB0", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB0_PERF_SEL_FC_MC_WRITE_REQUEST", "CB0", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB0_PERF_SEL_CC_MC_WRITE_REQUEST", "CB0", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB0_PERF_SEL_CM_MC_READ_REQUEST", "CB0", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB0_PERF_SEL_FC_MC_READ_REQUEST", "CB0", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB0_PERF_SEL_CC_MC_READ_REQUEST", "CB0", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB0_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB0", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB0_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB0", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB0_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB0", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb0CountersGfx103 = kCb0CountersGfx103Data;

    static constexpr std::array kCb1CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB1_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB1", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB1_PERF_SEL_CM_MC_WRITE_REQUEST", "CB1", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB1_PERF_SEL_FC_MC_WRITE_REQUEST", "CB1", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB1_PERF_SEL_CC_MC_WRITE_REQUEST", "CB1", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB1_PERF_SEL_CM_MC_READ_REQUEST", "CB1", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB1_PERF_SEL_FC_MC_READ_REQUEST", "CB1", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB1_PERF_SEL_CC_MC_READ_REQUEST", "CB1", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB1_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB1", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB1_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB1", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB1_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB1", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb1CountersGfx103 = kCb1CountersGfx103Data;

    static constexpr std::array kCb2CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB2_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB2", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB2_PERF_SEL_CM_MC_WRITE_REQUEST", "CB2", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB2_PERF_SEL_FC_MC_WRITE_REQUEST", "CB2", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB2_PERF_SEL_CC_MC_WRITE_REQUEST", "CB2", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB2_PERF_SEL_CM_MC_READ_REQUEST", "CB2", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB2_PERF_SEL_FC_MC_READ_REQUEST", "CB2", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB2_PERF_SEL_CC_MC_READ_REQUEST", "CB2", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB2_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB2", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB2_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB2", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB2_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB2", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb2CountersGfx103 = kCb2CountersGfx103Data;

    static constexpr std::array kCb3CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB3_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB3", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB3_PERF_SEL_CM_MC_WRITE_REQUEST", "CB3", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB3_PERF_SEL_FC_MC_WRITE_REQUEST", "CB3", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB3_PERF_SEL_CC_MC_WRITE_REQUEST", "CB3", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB3_PERF_SEL_CM_MC_READ_REQUEST", "CB3", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB3_PERF_SEL_FC_MC_READ_REQUEST", "CB3", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB3_PERF_SEL_CC_MC_READ_REQUEST", "CB3", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB3_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB3", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB3_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB3", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB3_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB3", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb3CountersGfx103 = kCb3CountersGfx103Data;

    static constexpr std::array kCb4CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB4_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB4", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB4_PERF_SEL_CM_MC_WRITE_REQUEST", "CB4", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB4_PERF_SEL_FC_MC_WRITE_REQUEST", "CB4", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB4_PERF_SEL_CC_MC_WRITE_REQUEST", "CB4", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB4_PERF_SEL_CM_MC_READ_REQUEST", "CB4", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB4_PERF_SEL_FC_MC_READ_REQUEST", "CB4", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB4_PERF_SEL_CC_MC_READ_REQUEST", "CB4", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB4_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB4", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB4_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB4", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB4_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB4", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb4CountersGfx103 = kCb4CountersGfx103Data;

    static constexpr std::array kCb5CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB5_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB5", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB5_PERF_SEL_CM_MC_WRITE_REQUEST", "CB5", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB5_PERF_SEL_FC_MC_WRITE_REQUEST", "CB5", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB5_PERF_SEL_CC_MC_WRITE_REQUEST", "CB5", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB5_PERF_SEL_CM_MC_READ_REQUEST", "CB5", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB5_PERF_SEL_FC_MC_READ_REQUEST", "CB5", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB5_PERF_SEL_CC_MC_READ_REQUEST", "CB5", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB5_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB5", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB5_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB5", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB5_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB5", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb5CountersGfx103 = kCb5CountersGfx103Data;

    static constexpr std::array kCb6CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB6_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB6", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB6_PERF_SEL_CM_MC_WRITE_REQUEST", "CB6", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB6_PERF_SEL_FC_MC_WRITE_REQUEST", "CB6", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB6_PERF_SEL_CC_MC_WRITE_REQUEST", "CB6", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB6_PERF_SEL_CM_MC_READ_REQUEST", "CB6", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB6_PERF_SEL_FC_MC_READ_REQUEST", "CB6", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB6_PERF_SEL_CC_MC_READ_REQUEST", "CB6", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB6_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB6", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB6_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB6", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB6_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB6", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb6CountersGfx103 = kCb6CountersGfx103Data;

    static constexpr std::array kCb7CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB7_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB7", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB7_PERF_SEL_CM_MC_WRITE_REQUEST", "CB7", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB7_PERF_SEL_FC_MC_WRITE_REQUEST", "CB7", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB7_PERF_SEL_CC_MC_WRITE_REQUEST", "CB7", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB7_PERF_SEL_CM_MC_READ_REQUEST", "CB7", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB7_PERF_SEL_FC_MC_READ_REQUEST", "CB7", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB7_PERF_SEL_CC_MC_READ_REQUEST", "CB7", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB7_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB7", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB7_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB7", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB7_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB7", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb7CountersGfx103 = kCb7CountersGfx103Data;

    static constexpr std::array kCb8CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB8_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB8", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB8_PERF_SEL_CM_MC_WRITE_REQUEST", "CB8", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB8_PERF_SEL_FC_MC_WRITE_REQUEST", "CB8", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB8_PERF_SEL_CC_MC_WRITE_REQUEST", "CB8", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB8_PERF_SEL_CM_MC_READ_REQUEST", "CB8", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB8_PERF_SEL_FC_MC_READ_REQUEST", "CB8", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB8_PERF_SEL_CC_MC_READ_REQUEST", "CB8", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB8_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB8", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB8_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB8", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB8_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB8", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb8CountersGfx103 = kCb8CountersGfx103Data;

    static constexpr std::array kCb9CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB9_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB9", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB9_PERF_SEL_CM_MC_WRITE_REQUEST", "CB9", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB9_PERF_SEL_FC_MC_WRITE_REQUEST", "CB9", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB9_PERF_SEL_CC_MC_WRITE_REQUEST", "CB9", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB9_PERF_SEL_CM_MC_READ_REQUEST", "CB9", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB9_PERF_SEL_FC_MC_READ_REQUEST", "CB9", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB9_PERF_SEL_CC_MC_READ_REQUEST", "CB9", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB9_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB9", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB9_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB9", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB9_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB9", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb9CountersGfx103 = kCb9CountersGfx103Data;

    static constexpr std::array kCb10CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB10_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB10", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB10_PERF_SEL_CM_MC_WRITE_REQUEST", "CB10", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB10_PERF_SEL_FC_MC_WRITE_REQUEST", "CB10", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB10_PERF_SEL_CC_MC_WRITE_REQUEST", "CB10", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB10_PERF_SEL_CM_MC_READ_REQUEST", "CB10", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB10_PERF_SEL_FC_MC_READ_REQUEST", "CB10", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB10_PERF_SEL_CC_MC_READ_REQUEST", "CB10", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB10_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB10", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB10_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB10", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB10_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB10", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb10CountersGfx103 = kCb10CountersGfx103Data;

    static constexpr std::array kCb11CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB11_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB11", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB11_PERF_SEL_CM_MC_WRITE_REQUEST", "CB11", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB11_PERF_SEL_FC_MC_WRITE_REQUEST", "CB11", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB11_PERF_SEL_CC_MC_WRITE_REQUEST", "CB11", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB11_PERF_SEL_CM_MC_READ_REQUEST", "CB11", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB11_PERF_SEL_FC_MC_READ_REQUEST", "CB11", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB11_PERF_SEL_CC_MC_READ_REQUEST", "CB11", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB11_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB11", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB11_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB11", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB11_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB11", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb11CountersGfx103 = kCb11CountersGfx103Data;

    static constexpr std::array kCb12CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB12_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB12", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB12_PERF_SEL_CM_MC_WRITE_REQUEST", "CB12", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB12_PERF_SEL_FC_MC_WRITE_REQUEST", "CB12", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB12_PERF_SEL_CC_MC_WRITE_REQUEST", "CB12", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB12_PERF_SEL_CM_MC_READ_REQUEST", "CB12", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB12_PERF_SEL_FC_MC_READ_REQUEST", "CB12", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB12_PERF_SEL_CC_MC_READ_REQUEST", "CB12", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB12_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB12", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB12_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB12", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB12_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB12", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb12CountersGfx103 = kCb12CountersGfx103Data;

    static constexpr std::array kCb13CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB13_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB13", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB13_PERF_SEL_CM_MC_WRITE_REQUEST", "CB13", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB13_PERF_SEL_FC_MC_WRITE_REQUEST", "CB13", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB13_PERF_SEL_CC_MC_WRITE_REQUEST", "CB13", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB13_PERF_SEL_CM_MC_READ_REQUEST", "CB13", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB13_PERF_SEL_FC_MC_READ_REQUEST", "CB13", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB13_PERF_SEL_CC_MC_READ_REQUEST", "CB13", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB13_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB13", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB13_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB13", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB13_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB13", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb13CountersGfx103 = kCb13CountersGfx103Data;

    static constexpr std::array kCb14CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB14_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB14", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB14_PERF_SEL_CM_MC_WRITE_REQUEST", "CB14", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB14_PERF_SEL_FC_MC_WRITE_REQUEST", "CB14", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB14_PERF_SEL_CC_MC_WRITE_REQUEST", "CB14", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB14_PERF_SEL_CM_MC_READ_REQUEST", "CB14", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB14_PERF_SEL_FC_MC_READ_REQUEST", "CB14", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB14_PERF_SEL_CC_MC_READ_REQUEST", "CB14", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB14_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB14", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB14_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB14", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB14_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB14", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb14CountersGfx103 = kCb14CountersGfx103Data;

    static constexpr std::array kCb15CountersGfx103Data = {
        GpaHardwareCounterDesc{7, "CB15_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB15", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{116, "CB15_PERF_SEL_CM_MC_WRITE_REQUEST", "CB15", "Number of 32-byte cmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{117, "CB15_PERF_SEL_FC_MC_WRITE_REQUEST", "CB15", "Number of 32-byte fmask mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{118, "CB15_PERF_SEL_CC_MC_WRITE_REQUEST", "CB15", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{126, "CB15_PERF_SEL_CM_MC_READ_REQUEST", "CB15", "Number of 32-byte cmask mc read requests. Cmask does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{127, "CB15_PERF_SEL_FC_MC_READ_REQUEST", "CB15", "Number of 32-byte fmask mc read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{128, "CB15_PERF_SEL_CC_MC_READ_REQUEST", "CB15", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{162, "CB15_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB15", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{257, "CB15_PERF_SEL_FC_MC_DCC_WRITE_REQUEST", "CB15", "Number of 32-byte fmask mc DCC write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{259, "CB15_PERF_SEL_FC_MC_DCC_READ_REQUEST", "CB15", "Number of 32-byte fmask mc DCC read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kCb15CountersGfx103 = kCb15CountersGfx103Data;

    static constexpr std::array kDb0CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB0_PERF_SEL_SC_DB_TILE_TILES", "DB0", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB0_PERF_SEL_DB_SC_TILE_CULLED", "DB0", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB0_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB0", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB0_PERF_SEL_DB_CB_LQUAD_STALLS", "DB0", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB0_PERF_SEL_TILE_RD_SENDS", "DB0", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB0_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB0", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB0_PERF_SEL_TILE_WR_SENDS", "DB0", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB0_PERF_SEL_QUAD_WR_SENDS", "DB0", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB0_PERF_SEL_OP_PIPE_BUSY", "DB0", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB0_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB0", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB0_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB0", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB0_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB0", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB0_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB0", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB0_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB0", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB0_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB0", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb0CountersGfx103 = kDb0CountersGfx103Data;

    static constexpr std::array kDb1CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB1_PERF_SEL_SC_DB_TILE_TILES", "DB1", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB1_PERF_SEL_DB_SC_TILE_CULLED", "DB1", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB1_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB1", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB1_PERF_SEL_DB_CB_LQUAD_STALLS", "DB1", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB1_PERF_SEL_TILE_RD_SENDS", "DB1", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB1_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB1", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB1_PERF_SEL_TILE_WR_SENDS", "DB1", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB1_PERF_SEL_QUAD_WR_SENDS", "DB1", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB1_PERF_SEL_OP_PIPE_BUSY", "DB1", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB1_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB1", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB1_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB1", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB1_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB1", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB1_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB1", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB1_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB1", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB1_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB1", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb1CountersGfx103 = kDb1CountersGfx103Data;

    static constexpr std::array kDb2CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB2_PERF_SEL_SC_DB_TILE_TILES", "DB2", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB2_PERF_SEL_DB_SC_TILE_CULLED", "DB2", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB2_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB2", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB2_PERF_SEL_DB_CB_LQUAD_STALLS", "DB2", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB2_PERF_SEL_TILE_RD_SENDS", "DB2", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB2_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB2", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB2_PERF_SEL_TILE_WR_SENDS", "DB2", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB2_PERF_SEL_QUAD_WR_SENDS", "DB2", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB2_PERF_SEL_OP_PIPE_BUSY", "DB2", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB2_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB2", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB2_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB2", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB2_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB2", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB2_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB2", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB2_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB2", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB2_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB2", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb2CountersGfx103 = kDb2CountersGfx103Data;

    static constexpr std::array kDb3CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB3_PERF_SEL_SC_DB_TILE_TILES", "DB3", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB3_PERF_SEL_DB_SC_TILE_CULLED", "DB3", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB3_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB3", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB3_PERF_SEL_DB_CB_LQUAD_STALLS", "DB3", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB3_PERF_SEL_TILE_RD_SENDS", "DB3", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB3_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB3", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB3_PERF_SEL_TILE_WR_SENDS", "DB3", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB3_PERF_SEL_QUAD_WR_SENDS", "DB3", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB3_PERF_SEL_OP_PIPE_BUSY", "DB3", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB3_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB3", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB3_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB3", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB3_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB3", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB3_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB3", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB3_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB3", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB3_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB3", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb3CountersGfx103 = kDb3CountersGfx103Data;

    static constexpr std::array kDb4CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB4_PERF_SEL_SC_DB_TILE_TILES", "DB4", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB4_PERF_SEL_DB_SC_TILE_CULLED", "DB4", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB4_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB4", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB4_PERF_SEL_DB_CB_LQUAD_STALLS", "DB4", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB4_PERF_SEL_TILE_RD_SENDS", "DB4", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB4_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB4", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB4_PERF_SEL_TILE_WR_SENDS", "DB4", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB4_PERF_SEL_QUAD_WR_SENDS", "DB4", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB4_PERF_SEL_OP_PIPE_BUSY", "DB4", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB4_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB4", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB4_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB4", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB4_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB4", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB4_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB4", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB4_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB4", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB4_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB4", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb4CountersGfx103 = kDb4CountersGfx103Data;

    static constexpr std::array kDb5CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB5_PERF_SEL_SC_DB_TILE_TILES", "DB5", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB5_PERF_SEL_DB_SC_TILE_CULLED", "DB5", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB5_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB5", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB5_PERF_SEL_DB_CB_LQUAD_STALLS", "DB5", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB5_PERF_SEL_TILE_RD_SENDS", "DB5", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB5_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB5", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB5_PERF_SEL_TILE_WR_SENDS", "DB5", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB5_PERF_SEL_QUAD_WR_SENDS", "DB5", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB5_PERF_SEL_OP_PIPE_BUSY", "DB5", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB5_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB5", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB5_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB5", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB5_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB5", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB5_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB5", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB5_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB5", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB5_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB5", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb5CountersGfx103 = kDb5CountersGfx103Data;

    static constexpr std::array kDb6CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB6_PERF_SEL_SC_DB_TILE_TILES", "DB6", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB6_PERF_SEL_DB_SC_TILE_CULLED", "DB6", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB6_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB6", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB6_PERF_SEL_DB_CB_LQUAD_STALLS", "DB6", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB6_PERF_SEL_TILE_RD_SENDS", "DB6", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB6_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB6", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB6_PERF_SEL_TILE_WR_SENDS", "DB6", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB6_PERF_SEL_QUAD_WR_SENDS", "DB6", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB6_PERF_SEL_OP_PIPE_BUSY", "DB6", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB6_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB6", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB6_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB6", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB6_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB6", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB6_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB6", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB6_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB6", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB6_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB6", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb6CountersGfx103 = kDb6CountersGfx103Data;

    static constexpr std::array kDb7CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB7_PERF_SEL_SC_DB_TILE_TILES", "DB7", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB7_PERF_SEL_DB_SC_TILE_CULLED", "DB7", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB7_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB7", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB7_PERF_SEL_DB_CB_LQUAD_STALLS", "DB7", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB7_PERF_SEL_TILE_RD_SENDS", "DB7", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB7_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB7", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB7_PERF_SEL_TILE_WR_SENDS", "DB7", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB7_PERF_SEL_QUAD_WR_SENDS", "DB7", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB7_PERF_SEL_OP_PIPE_BUSY", "DB7", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB7_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB7", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB7_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB7", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB7_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB7", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB7_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB7", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB7_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB7", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB7_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB7", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb7CountersGfx103 = kDb7CountersGfx103Data;

    static constexpr std::array kDb8CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB8_PERF_SEL_SC_DB_TILE_TILES", "DB8", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB8_PERF_SEL_DB_SC_TILE_CULLED", "DB8", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB8_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB8", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB8_PERF_SEL_DB_CB_LQUAD_STALLS", "DB8", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB8_PERF_SEL_TILE_RD_SENDS", "DB8", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB8_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB8", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB8_PERF_SEL_TILE_WR_SENDS", "DB8", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB8_PERF_SEL_QUAD_WR_SENDS", "DB8", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB8_PERF_SEL_OP_PIPE_BUSY", "DB8", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB8_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB8", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB8_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB8", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB8_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB8", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB8_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB8", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB8_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB8", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB8_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB8", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb8CountersGfx103 = kDb8CountersGfx103Data;

    static constexpr std::array kDb9CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB9_PERF_SEL_SC_DB_TILE_TILES", "DB9", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB9_PERF_SEL_DB_SC_TILE_CULLED", "DB9", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB9_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB9", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB9_PERF_SEL_DB_CB_LQUAD_STALLS", "DB9", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB9_PERF_SEL_TILE_RD_SENDS", "DB9", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB9_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB9", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB9_PERF_SEL_TILE_WR_SENDS", "DB9", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB9_PERF_SEL_QUAD_WR_SENDS", "DB9", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB9_PERF_SEL_OP_PIPE_BUSY", "DB9", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB9_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB9", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB9_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB9", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB9_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB9", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB9_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB9", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB9_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB9", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB9_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB9", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb9CountersGfx103 = kDb9CountersGfx103Data;

    static constexpr std::array kDb10CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB10_PERF_SEL_SC_DB_TILE_TILES", "DB10", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB10_PERF_SEL_DB_SC_TILE_CULLED", "DB10", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB10_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB10", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB10_PERF_SEL_DB_CB_LQUAD_STALLS", "DB10", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB10_PERF_SEL_TILE_RD_SENDS", "DB10", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB10_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB10", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB10_PERF_SEL_TILE_WR_SENDS", "DB10", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB10_PERF_SEL_QUAD_WR_SENDS", "DB10", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB10_PERF_SEL_OP_PIPE_BUSY", "DB10", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB10_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB10", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB10_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB10", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB10_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB10", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB10_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB10", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB10_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB10", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB10_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB10", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb10CountersGfx103 = kDb10CountersGfx103Data;

    static constexpr std::array kDb11CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB11_PERF_SEL_SC_DB_TILE_TILES", "DB11", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB11_PERF_SEL_DB_SC_TILE_CULLED", "DB11", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB11_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB11", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB11_PERF_SEL_DB_CB_LQUAD_STALLS", "DB11", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB11_PERF_SEL_TILE_RD_SENDS", "DB11", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB11_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB11", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB11_PERF_SEL_TILE_WR_SENDS", "DB11", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB11_PERF_SEL_QUAD_WR_SENDS", "DB11", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB11_PERF_SEL_OP_PIPE_BUSY", "DB11", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB11_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB11", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB11_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB11", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB11_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB11", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB11_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB11", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB11_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB11", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB11_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB11", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb11CountersGfx103 = kDb11CountersGfx103Data;

    static constexpr std::array kDb12CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB12_PERF_SEL_SC_DB_TILE_TILES", "DB12", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB12_PERF_SEL_DB_SC_TILE_CULLED", "DB12", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB12_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB12", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB12_PERF_SEL_DB_CB_LQUAD_STALLS", "DB12", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB12_PERF_SEL_TILE_RD_SENDS", "DB12", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB12_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB12", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB12_PERF_SEL_TILE_WR_SENDS", "DB12", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB12_PERF_SEL_QUAD_WR_SENDS", "DB12", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB12_PERF_SEL_OP_PIPE_BUSY", "DB12", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB12_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB12", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB12_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB12", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB12_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB12", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB12_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB12", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB12_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB12", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB12_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB12", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb12CountersGfx103 = kDb12CountersGfx103Data;

    static constexpr std::array kDb13CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB13_PERF_SEL_SC_DB_TILE_TILES", "DB13", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB13_PERF_SEL_DB_SC_TILE_CULLED", "DB13", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB13_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB13", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB13_PERF_SEL_DB_CB_LQUAD_STALLS", "DB13", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB13_PERF_SEL_TILE_RD_SENDS", "DB13", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB13_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB13", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB13_PERF_SEL_TILE_WR_SENDS", "DB13", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB13_PERF_SEL_QUAD_WR_SENDS", "DB13", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB13_PERF_SEL_OP_PIPE_BUSY", "DB13", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB13_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB13", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB13_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB13", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB13_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB13", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB13_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB13", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB13_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB13", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB13_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB13", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb13CountersGfx103 = kDb13CountersGfx103Data;

    static constexpr std::array kDb14CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB14_PERF_SEL_SC_DB_TILE_TILES", "DB14", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB14_PERF_SEL_DB_SC_TILE_CULLED", "DB14", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB14_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB14", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB14_PERF_SEL_DB_CB_LQUAD_STALLS", "DB14", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB14_PERF_SEL_TILE_RD_SENDS", "DB14", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB14_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB14", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB14_PERF_SEL_TILE_WR_SENDS", "DB14", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB14_PERF_SEL_QUAD_WR_SENDS", "DB14", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB14_PERF_SEL_OP_PIPE_BUSY", "DB14", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB14_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB14", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB14_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB14", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB14_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB14", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB14_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB14", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB14_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB14", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB14_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB14", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb14CountersGfx103 = kDb14CountersGfx103Data;

    static constexpr std::array kDb15CountersGfx103Data = {
        GpaHardwareCounterDesc{4, "DB15_PERF_SEL_SC_DB_TILE_TILES", "DB15", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{15, "DB15_PERF_SEL_DB_SC_TILE_CULLED", "DB15", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{28, "DB15_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB15", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{46, "DB15_PERF_SEL_DB_CB_LQUAD_STALLS", "DB15", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{48, "DB15_PERF_SEL_TILE_RD_SENDS", "DB15", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{55, "DB15_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB15", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{60, "DB15_PERF_SEL_TILE_WR_SENDS", "DB15", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{63, "DB15_PERF_SEL_QUAD_WR_SENDS", "DB15", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{144, "DB15_PERF_SEL_OP_PIPE_BUSY", "DB15", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{174, "DB15_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB15", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{175, "DB15_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB15", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{176, "DB15_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB15", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{177, "DB15_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB15", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{178, "DB15_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB15", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{179, "DB15_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB15", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kDb15CountersGfx103 = kDb15CountersGfx103Data;

    static constexpr std::array kGcea0CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA0_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA0", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA0_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA0", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea0CountersGfx103 = kGcea0CountersGfx103Data;

    static constexpr std::array kGcea1CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA1_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA1", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA1_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA1", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea1CountersGfx103 = kGcea1CountersGfx103Data;

    static constexpr std::array kGcea2CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA2_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA2", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA2_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA2", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea2CountersGfx103 = kGcea2CountersGfx103Data;

    static constexpr std::array kGcea3CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA3_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA3", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA3_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA3", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea3CountersGfx103 = kGcea3CountersGfx103Data;

    static constexpr std::array kGcea4CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA4_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA4", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA4_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA4", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea4CountersGfx103 = kGcea4CountersGfx103Data;

    static constexpr std::array kGcea5CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA5_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA5", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA5_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA5", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea5CountersGfx103 = kGcea5CountersGfx103Data;

    static constexpr std::array kGcea6CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA6_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA6", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA6_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA6", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea6CountersGfx103 = kGcea6CountersGfx103Data;

    static constexpr std::array kGcea7CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA7_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA7", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA7_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA7", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea7CountersGfx103 = kGcea7CountersGfx103Data;

    static constexpr std::array kGcea8CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA8_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA8", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA8_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA8", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea8CountersGfx103 = kGcea8CountersGfx103Data;

    static constexpr std::array kGcea9CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA9_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA9", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA9_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA9", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea9CountersGfx103 = kGcea9CountersGfx103Data;

    static constexpr std::array kGcea10CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA10_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA10", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA10_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA10", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea10CountersGfx103 = kGcea10CountersGfx103Data;

    static constexpr std::array kGcea11CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA11_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA11", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA11_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA11", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea11CountersGfx103 = kGcea11CountersGfx103Data;

    static constexpr std::array kGcea12CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA12_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA12", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA12_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA12", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea12CountersGfx103 = kGcea12CountersGfx103Data;

    static constexpr std::array kGcea13CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA13_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA13", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA13_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA13", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea13CountersGfx103 = kGcea13CountersGfx103Data;

    static constexpr std::array kGcea14CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA14_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA14", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA14_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA14", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea14CountersGfx103 = kGcea14CountersGfx103Data;

    static constexpr std::array kGcea15CountersGfx103Data = {
        GpaHardwareCounterDesc{55, "GCEA15_PERF_SEL_SARB_DRAM_SIZED_REQUESTS", "GCEA15", "DRAM sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{57, "GCEA15_PERF_SEL_SARB_IO_SIZED_REQUESTS", "GCEA15", "I/O sized (in 32 byte increments) requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGcea15CountersGfx103 = kGcea15CountersGfx103Data;

    static constexpr std::array kGpuTimeCountersGfx103Data = {
        GpaHardwareCounterDesc{0, "GPUTime_BOTTOM_TO_BOTTOM_DURATION", "GPUTime", "delta between the previous command reaching bottom of pipe and the current command reaching bottom of pipe, will not include latency of first data to travel through pipeline, best for large data sets.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{1, "GPUTime_BOTTOM_TO_BOTTOM_START", "GPUTime", "time of the previous command reaching bottom of pipe", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{2, "GPUTime_BOTTOM_TO_BOTTOM_END", "GPUTime", "time of the current command reaching bottom of pipe", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{3, "GPUTime_TOP_TO_BOTTOM_DURATION", "GPUTime", "execution duration of the current command from top of pipe to bottom of pipe, may include overhead of time in queue", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{4, "GPUTime_TOP_TO_BOTTOM_START", "GPUTime", "time that the current command reaches the top of pipe", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        GpaHardwareCounterDesc{5, "GPUTime_TOP_TO_BOTTOM_END", "GPUTime", "time that the current command reaches the bottom of pipe", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    gpa_array_view<GpaHardwareCounterDesc> kGpuTimeCountersGfx103 = kGpuTimeCountersGfx103Data;
} // counter_gfx103

// clang-format on
