[2021-09-09 10:05:16,118]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-09 10:05:16,118]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:05:16,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; ".

Peak memory: 14868480 bytes

[2021-09-09 10:05:16,720]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:05:16,861]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 35016704 bytes

[2021-09-09 10:05:16,864]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-09 10:05:16,864]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:05:16,920]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :225
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :225
score:100
	Report mapping result:
		klut_size()     :316
		klut.num_gates():226
		max delay       :10
		max area        :225
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :184
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 8847360 bytes

[2021-09-09 10:05:16,921]mapper_test.py:220:[INFO]: area: 226 level: 10
[2021-09-09 12:06:11,942]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-09 12:06:11,942]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:06:12,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; ".

Peak memory: 14438400 bytes

[2021-09-09 12:06:12,629]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:06:12,774]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34914304 bytes

[2021-09-09 12:06:12,777]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-09 12:06:12,777]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:06:14,896]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :225
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :397
score:100
	Report mapping result:
		klut_size()     :488
		klut.num_gates():398
		max delay       :8
		max area        :397
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :295
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 17121280 bytes

[2021-09-09 12:06:14,897]mapper_test.py:220:[INFO]: area: 398 level: 8
[2021-09-09 13:36:01,736]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-09 13:36:01,737]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:36:02,341]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; ".

Peak memory: 14221312 bytes

[2021-09-09 13:36:02,342]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:36:02,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 35110912 bytes

[2021-09-09 13:36:02,474]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-09 13:36:02,475]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:36:04,485]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :230
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :391
score:100
	Report mapping result:
		klut_size()     :482
		klut.num_gates():392
		max delay       :8
		max area        :391
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :288
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 17264640 bytes

[2021-09-09 13:36:04,486]mapper_test.py:220:[INFO]: area: 392 level: 8
[2021-09-09 15:09:16,775]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-09 15:09:16,775]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:09:16,776]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:09:16,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 35143680 bytes

[2021-09-09 15:09:16,920]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-09 15:09:16,921]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:09:19,118]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :450
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 17158144 bytes

[2021-09-09 15:09:19,119]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-09 15:38:20,838]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-09 15:38:20,839]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:38:20,839]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:38:20,982]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34951168 bytes

[2021-09-09 15:38:20,985]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-09 15:38:20,985]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:38:23,188]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :450
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 17104896 bytes

[2021-09-09 15:38:23,189]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-09 16:16:24,433]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-09 16:16:24,434]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:16:24,434]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:16:24,578]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34930688 bytes

[2021-09-09 16:16:24,581]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-09 16:16:24,582]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:16:26,781]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :450
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 17207296 bytes

[2021-09-09 16:16:26,782]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-09 16:51:08,801]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-09 16:51:08,801]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:51:08,802]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:51:08,941]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34959360 bytes

[2021-09-09 16:51:08,944]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-09 16:51:08,944]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:51:11,101]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :450
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 17293312 bytes

[2021-09-09 16:51:11,102]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-09 17:27:28,836]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-09 17:27:28,837]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:27:28,837]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:27:28,979]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 35119104 bytes

[2021-09-09 17:27:28,982]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-09 17:27:28,982]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:27:31,180]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :450
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 17289216 bytes

[2021-09-09 17:27:31,180]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-13 23:32:06,466]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-13 23:32:06,467]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:32:06,467]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:32:06,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34799616 bytes

[2021-09-13 23:32:06,631]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-13 23:32:06,632]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:32:08,572]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:17
	current map manager:
		current min nodes:531
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :467
score:100
	Report mapping result:
		klut_size()     :555
		klut.num_gates():465
		max delay       :7
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :136
		LUT fanins:3	 numbers :169
		LUT fanins:4	 numbers :159
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 16478208 bytes

[2021-09-13 23:32:08,573]mapper_test.py:220:[INFO]: area: 465 level: 7
[2021-09-13 23:42:44,332]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-13 23:42:44,332]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:44,333]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:44,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34537472 bytes

[2021-09-13 23:42:44,515]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-13 23:42:44,516]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:44,595]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 8544256 bytes

[2021-09-13 23:42:44,595]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-14 09:02:01,869]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-14 09:02:01,869]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:02:01,869]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:02:02,005]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34861056 bytes

[2021-09-14 09:02:02,009]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-14 09:02:02,009]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:02:03,974]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :450
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 17268736 bytes

[2021-09-14 09:02:03,975]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-14 09:21:42,591]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-14 09:21:42,592]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:42,592]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:42,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34549760 bytes

[2021-09-14 09:21:42,726]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-14 09:21:42,727]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:42,789]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 9003008 bytes

[2021-09-14 09:21:42,789]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-15 15:35:11,464]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-15 15:35:11,464]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:35:11,465]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:35:11,656]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34680832 bytes

[2021-09-15 15:35:11,658]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-15 15:35:11,659]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:35:13,458]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :447
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 15486976 bytes

[2021-09-15 15:35:13,460]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-15 15:55:01,776]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-15 15:55:01,776]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:01,776]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:01,900]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34869248 bytes

[2021-09-15 15:55:01,903]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-15 15:55:01,903]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:01,950]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 8585216 bytes

[2021-09-15 15:55:01,951]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-18 14:05:40,817]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-18 14:05:40,817]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:40,818]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:40,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34582528 bytes

[2021-09-18 14:05:40,994]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-18 14:05:40,994]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:42,763]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :450
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 14303232 bytes

[2021-09-18 14:05:42,764]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-18 16:30:14,087]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-18 16:30:14,087]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:30:14,087]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:30:14,255]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34627584 bytes

[2021-09-18 16:30:14,258]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-18 16:30:14,258]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:30:16,013]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :448
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 12963840 bytes

[2021-09-18 16:30:16,014]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-22 08:59:55,936]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-22 08:59:55,936]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:55,937]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:56,063]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34603008 bytes

[2021-09-22 08:59:56,066]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-22 08:59:56,066]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:56,955]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	Report mapping result:
		klut_size()     :467
		klut.num_gates():377
		max delay       :9
		max area        :376
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :131
		LUT fanins:3	 numbers :114
		LUT fanins:4	 numbers :131
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 12652544 bytes

[2021-09-22 08:59:56,956]mapper_test.py:220:[INFO]: area: 377 level: 9
[2021-09-22 11:28:53,614]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-22 11:28:53,614]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:53,614]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:53,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34590720 bytes

[2021-09-22 11:28:53,741]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-22 11:28:53,741]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:55,532]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :457
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 13578240 bytes

[2021-09-22 11:28:55,533]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-23 16:48:01,415]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-23 16:48:01,416]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:48:01,416]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:48:01,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34770944 bytes

[2021-09-23 16:48:01,548]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-23 16:48:01,548]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:48:03,322]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
balancing!
	current map manager:
		current min nodes:531
		current min depth:20
rewriting!
	current map manager:
		current min nodes:531
		current min depth:20
balancing!
	current map manager:
		current min nodes:531
		current min depth:18
rewriting!
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :457
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 13651968 bytes

[2021-09-23 16:48:03,322]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-23 17:10:58,024]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-23 17:10:58,024]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:58,025]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:58,204]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34975744 bytes

[2021-09-23 17:10:58,206]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-23 17:10:58,207]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:59,991]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
balancing!
	current map manager:
		current min nodes:531
		current min depth:20
rewriting!
	current map manager:
		current min nodes:531
		current min depth:20
balancing!
	current map manager:
		current min nodes:531
		current min depth:18
rewriting!
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :457
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 13430784 bytes

[2021-09-23 17:10:59,991]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-23 18:12:35,441]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-23 18:12:35,442]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:12:35,442]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:12:35,566]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34959360 bytes

[2021-09-23 18:12:35,568]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-23 18:12:35,569]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:12:37,359]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
balancing!
	current map manager:
		current min nodes:531
		current min depth:20
rewriting!
	current map manager:
		current min nodes:531
		current min depth:20
balancing!
	current map manager:
		current min nodes:531
		current min depth:18
rewriting!
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :457
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 13766656 bytes

[2021-09-23 18:12:37,360]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-27 16:39:42,634]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-27 16:39:42,634]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:42,635]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:42,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34971648 bytes

[2021-09-27 16:39:42,810]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-27 16:39:42,811]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:44,579]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
balancing!
	current map manager:
		current min nodes:531
		current min depth:20
rewriting!
	current map manager:
		current min nodes:531
		current min depth:20
balancing!
	current map manager:
		current min nodes:531
		current min depth:18
rewriting!
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :457
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 13598720 bytes

[2021-09-27 16:39:44,580]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-27 17:46:26,052]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-27 17:46:26,052]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:46:26,053]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:46:26,228]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34582528 bytes

[2021-09-27 17:46:26,231]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-27 17:46:26,231]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:46:28,009]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
balancing!
	current map manager:
		current min nodes:531
		current min depth:20
rewriting!
	current map manager:
		current min nodes:531
		current min depth:20
balancing!
	current map manager:
		current min nodes:531
		current min depth:18
rewriting!
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :455
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 13680640 bytes

[2021-09-27 17:46:28,009]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-28 02:12:39,828]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-28 02:12:39,829]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:39,829]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:39,947]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34705408 bytes

[2021-09-28 02:12:39,950]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-28 02:12:39,950]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:41,729]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :457
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 13737984 bytes

[2021-09-28 02:12:41,729]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-28 16:52:01,373]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-28 16:52:01,373]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:52:01,374]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:52:01,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 35098624 bytes

[2021-09-28 16:52:01,526]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-28 16:52:01,526]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:52:03,267]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :457
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 13533184 bytes

[2021-09-28 16:52:03,268]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-09-28 17:31:03,617]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-09-28 17:31:03,617]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:31:03,617]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:31:03,737]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34861056 bytes

[2021-09-28 17:31:03,740]mapper_test.py:156:[INFO]: area: 179 level: 10
[2021-09-28 17:31:03,740]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:31:05,464]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :457
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 14614528 bytes

[2021-09-28 17:31:05,464]mapper_test.py:220:[INFO]: area: 221 level: 10
[2021-10-09 10:43:09,663]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-09 10:43:09,664]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:09,664]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:09,786]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34512896 bytes

[2021-10-09 10:43:09,789]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-09 10:43:09,789]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:09,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :464
score:100
	Report mapping result:
		klut_size()     :555
		klut.num_gates():465
		max delay       :7
		max area        :464
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :136
		LUT fanins:3	 numbers :170
		LUT fanins:4	 numbers :158
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 8970240 bytes

[2021-10-09 10:43:09,945]mapper_test.py:224:[INFO]: area: 465 level: 7
[2021-10-09 11:25:42,026]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-09 11:25:42,026]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:42,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:42,151]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34611200 bytes

[2021-10-09 11:25:42,154]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-09 11:25:42,154]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:42,360]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :464
score:100
	Report mapping result:
		klut_size()     :555
		klut.num_gates():465
		max delay       :7
		max area        :464
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :136
		LUT fanins:3	 numbers :170
		LUT fanins:4	 numbers :158
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 8830976 bytes

[2021-10-09 11:25:42,360]mapper_test.py:224:[INFO]: area: 465 level: 7
[2021-10-09 16:33:48,153]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-09 16:33:48,154]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:48,154]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:48,324]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34557952 bytes

[2021-10-09 16:33:48,326]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-09 16:33:48,327]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:49,184]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:528
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 11792384 bytes

[2021-10-09 16:33:49,185]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-09 16:50:51,414]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-09 16:50:51,414]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:51,414]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:51,534]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34656256 bytes

[2021-10-09 16:50:51,536]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-09 16:50:51,537]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:52,407]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:528
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 11956224 bytes

[2021-10-09 16:50:52,408]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-12 11:02:28,430]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-12 11:02:28,431]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:02:28,431]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:02:28,554]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34963456 bytes

[2021-10-12 11:02:28,557]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-12 11:02:28,557]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:02:30,428]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :449
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 12775424 bytes

[2021-10-12 11:02:30,428]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-12 11:19:59,659]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-12 11:19:59,659]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:59,660]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:59,790]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34762752 bytes

[2021-10-12 11:19:59,793]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-12 11:19:59,793]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:59,958]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :464
score:100
	Report mapping result:
		klut_size()     :555
		klut.num_gates():465
		max delay       :7
		max area        :464
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :136
		LUT fanins:3	 numbers :170
		LUT fanins:4	 numbers :158
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 8400896 bytes

[2021-10-12 11:19:59,958]mapper_test.py:224:[INFO]: area: 465 level: 7
[2021-10-12 13:37:57,219]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-12 13:37:57,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:57,219]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:57,398]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34955264 bytes

[2021-10-12 13:37:57,401]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-12 13:37:57,401]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:59,291]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :449
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 12886016 bytes

[2021-10-12 13:37:59,292]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-12 15:08:35,930]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-12 15:08:35,930]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:08:35,930]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:08:36,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34672640 bytes

[2021-10-12 15:08:36,059]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-12 15:08:36,059]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:08:37,894]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :449
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 12808192 bytes

[2021-10-12 15:08:37,895]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-12 18:53:35,458]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-12 18:53:35,459]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:53:35,459]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:53:35,583]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34697216 bytes

[2021-10-12 18:53:35,586]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-12 18:53:35,587]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:53:37,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :474
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 12181504 bytes

[2021-10-12 18:53:37,431]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-18 11:47:06,783]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-18 11:47:06,784]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:47:06,784]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:47:06,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34611200 bytes

[2021-10-18 11:47:06,915]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-18 11:47:06,915]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:47:08,770]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :474
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 12230656 bytes

[2021-10-18 11:47:08,770]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-18 12:04:32,569]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-18 12:04:32,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:32,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:32,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34934784 bytes

[2021-10-18 12:04:32,701]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-18 12:04:32,702]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:32,748]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 6803456 bytes

[2021-10-18 12:04:32,749]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-19 14:12:28,421]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-19 14:12:28,422]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:28,422]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:28,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34910208 bytes

[2021-10-19 14:12:28,553]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-19 14:12:28,553]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:28,590]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 6725632 bytes

[2021-10-19 14:12:28,591]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-22 13:35:06,182]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-22 13:35:06,182]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:06,183]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:06,306]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34500608 bytes

[2021-10-22 13:35:06,309]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-22 13:35:06,309]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:06,432]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 9711616 bytes

[2021-10-22 13:35:06,432]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-22 13:55:59,000]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-22 13:55:59,000]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:59,000]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:59,124]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34811904 bytes

[2021-10-22 13:55:59,127]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-22 13:55:59,127]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:59,259]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 9646080 bytes

[2021-10-22 13:55:59,259]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-22 14:02:49,589]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-22 14:02:49,590]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:49,590]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:49,715]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34697216 bytes

[2021-10-22 14:02:49,717]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-22 14:02:49,718]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:49,757]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 6852608 bytes

[2021-10-22 14:02:49,758]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-22 14:06:10,698]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-22 14:06:10,698]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:10,698]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:10,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34619392 bytes

[2021-10-22 14:06:10,826]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-22 14:06:10,826]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:10,864]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 6811648 bytes

[2021-10-22 14:06:10,864]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-23 13:36:31,484]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-23 13:36:31,484]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:36:31,484]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:36:31,613]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34684928 bytes

[2021-10-23 13:36:31,616]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-23 13:36:31,617]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:36:33,469]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :387
score:100
	Report mapping result:
		klut_size()     :478
		klut.num_gates():388
		max delay       :9
		max area        :387
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :126
		LUT fanins:3	 numbers :126
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 12107776 bytes

[2021-10-23 13:36:33,469]mapper_test.py:224:[INFO]: area: 388 level: 9
[2021-10-24 17:48:13,129]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-24 17:48:13,129]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:48:13,129]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:48:13,252]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34787328 bytes

[2021-10-24 17:48:13,255]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-24 17:48:13,255]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:48:15,080]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :387
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 12283904 bytes

[2021-10-24 17:48:15,081]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-24 18:08:38,117]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-24 18:08:38,118]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:08:38,118]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:38,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34852864 bytes

[2021-10-24 18:08:38,245]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-24 18:08:38,245]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:08:40,064]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:20
	current map manager:
		current min nodes:531
		current min depth:18
	current map manager:
		current min nodes:531
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :220
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :474
score:100
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 12107776 bytes

[2021-10-24 18:08:40,065]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-26 10:26:03,548]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-26 10:26:03,548]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:03,548]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:03,677]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34586624 bytes

[2021-10-26 10:26:03,679]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-26 10:26:03,680]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:03,724]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	current map manager:
		current min nodes:531
		current min depth:27
	Report mapping result:
		klut_size()     :313
		klut.num_gates():223
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :78
		LUT fanins:4	 numbers :110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 6664192 bytes

[2021-10-26 10:26:03,725]mapper_test.py:224:[INFO]: area: 223 level: 10
[2021-10-26 11:06:35,181]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-26 11:06:35,181]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:06:35,181]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:06:35,355]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34619392 bytes

[2021-10-26 11:06:35,358]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-26 11:06:35,359]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:06:37,216]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	Report mapping result:
		klut_size()     :313
		klut.num_gates():223
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :78
		LUT fanins:4	 numbers :110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 11853824 bytes

[2021-10-26 11:06:37,217]mapper_test.py:224:[INFO]: area: 223 level: 10
[2021-10-26 11:27:11,182]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-26 11:27:11,182]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:27:11,182]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:27:11,326]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34443264 bytes

[2021-10-26 11:27:11,329]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-26 11:27:11,329]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:27:13,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	Report mapping result:
		klut_size()     :450
		klut.num_gates():360
		max delay       :9
		max area        :387
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :127
		LUT fanins:4	 numbers :166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 11943936 bytes

[2021-10-26 11:27:13,222]mapper_test.py:224:[INFO]: area: 360 level: 9
[2021-10-26 12:25:16,558]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-26 12:25:16,558]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:25:16,558]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:25:16,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34586624 bytes

[2021-10-26 12:25:16,726]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-26 12:25:16,727]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:25:18,563]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 11919360 bytes

[2021-10-26 12:25:18,563]mapper_test.py:224:[INFO]: area: 221 level: 10
[2021-10-26 14:13:30,654]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-26 14:13:30,654]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:30,655]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:30,785]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34582528 bytes

[2021-10-26 14:13:30,788]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-26 14:13:30,789]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:30,829]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	Report mapping result:
		klut_size()     :313
		klut.num_gates():223
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :78
		LUT fanins:4	 numbers :110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 6606848 bytes

[2021-10-26 14:13:30,829]mapper_test.py:224:[INFO]: area: 223 level: 10
[2021-10-29 16:10:35,807]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-10-29 16:10:35,808]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:35,808]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:35,932]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34590720 bytes

[2021-10-29 16:10:35,935]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-10-29 16:10:35,935]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:35,976]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	Report mapping result:
		klut_size()     :428
		klut.num_gates():338
		max delay       :10
		max area        :337
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :128
		LUT fanins:4	 numbers :137
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
Peak memory: 7000064 bytes

[2021-10-29 16:10:35,977]mapper_test.py:224:[INFO]: area: 338 level: 10
[2021-11-03 09:52:33,028]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-03 09:52:33,028]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:33,028]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:33,189]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34844672 bytes

[2021-11-03 09:52:33,192]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-03 09:52:33,193]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:33,257]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	Report mapping result:
		klut_size()     :428
		klut.num_gates():338
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :128
		LUT fanins:4	 numbers :137
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig_output.v
	Peak memory: 8220672 bytes

[2021-11-03 09:52:33,257]mapper_test.py:226:[INFO]: area: 338 level: 10
[2021-11-03 10:04:44,491]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-03 10:04:44,491]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:44,491]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:44,617]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 35024896 bytes

[2021-11-03 10:04:44,620]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-03 10:04:44,620]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:44,683]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	Report mapping result:
		klut_size()     :420
		klut.num_gates():330
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :106
		LUT fanins:4	 numbers :149
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig_output.v
	Peak memory: 8134656 bytes

[2021-11-03 10:04:44,683]mapper_test.py:226:[INFO]: area: 330 level: 10
[2021-11-03 13:44:44,612]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-03 13:44:44,612]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:44,613]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:44,739]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34742272 bytes

[2021-11-03 13:44:44,742]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-03 13:44:44,742]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:44,806]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	Report mapping result:
		klut_size()     :420
		klut.num_gates():330
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :106
		LUT fanins:4	 numbers :149
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig_output.v
	Peak memory: 8159232 bytes

[2021-11-03 13:44:44,806]mapper_test.py:226:[INFO]: area: 330 level: 10
[2021-11-03 13:50:59,681]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-03 13:50:59,682]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:59,682]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:59,805]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34529280 bytes

[2021-11-03 13:50:59,808]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-03 13:50:59,809]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:59,872]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	Report mapping result:
		klut_size()     :420
		klut.num_gates():330
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :106
		LUT fanins:4	 numbers :149
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig_output.v
	Peak memory: 8114176 bytes

[2021-11-03 13:50:59,873]mapper_test.py:226:[INFO]: area: 330 level: 10
[2021-11-04 15:57:57,393]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-04 15:57:57,394]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:57,394]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:57,519]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34705408 bytes

[2021-11-04 15:57:57,521]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-04 15:57:57,522]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:57,585]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	Report mapping result:
		klut_size()     :314
		klut.num_gates():224
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :122
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig_output.v
	Peak memory: 7704576 bytes

[2021-11-04 15:57:57,585]mapper_test.py:226:[INFO]: area: 224 level: 10
[2021-11-16 12:28:41,776]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-16 12:28:41,777]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:41,777]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:41,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34566144 bytes

[2021-11-16 12:28:41,909]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-16 12:28:41,910]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:41,950]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
Mapping time: 0.007737 secs
	Report mapping result:
		klut_size()     :314
		klut.num_gates():224
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :122
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 6742016 bytes

[2021-11-16 12:28:41,951]mapper_test.py:228:[INFO]: area: 224 level: 10
[2021-11-16 14:17:39,633]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-16 14:17:39,633]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:39,634]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:39,810]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34492416 bytes

[2021-11-16 14:17:39,813]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-16 14:17:39,814]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:39,855]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
Mapping time: 0.007325 secs
	Report mapping result:
		klut_size()     :314
		klut.num_gates():224
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :122
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 6750208 bytes

[2021-11-16 14:17:39,855]mapper_test.py:228:[INFO]: area: 224 level: 10
[2021-11-16 14:24:00,992]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-16 14:24:00,992]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:00,992]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:01,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34762752 bytes

[2021-11-16 14:24:01,125]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-16 14:24:01,125]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:01,174]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
Mapping time: 0.008031 secs
	Report mapping result:
		klut_size()     :314
		klut.num_gates():224
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :122
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 6606848 bytes

[2021-11-16 14:24:01,175]mapper_test.py:228:[INFO]: area: 224 level: 10
[2021-11-17 16:36:38,768]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-17 16:36:38,769]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:38,769]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:38,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34459648 bytes

[2021-11-17 16:36:38,898]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-17 16:36:38,898]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:38,946]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
Mapping time: 0.007514 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 6733824 bytes

[2021-11-17 16:36:38,946]mapper_test.py:228:[INFO]: area: 221 level: 10
[2021-11-18 10:19:16,804]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-18 10:19:16,804]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:16,804]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:16,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34590720 bytes

[2021-11-18 10:19:16,933]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-18 10:19:16,933]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:16,983]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
Mapping time: 0.015727 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :221
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 7581696 bytes

[2021-11-18 10:19:16,983]mapper_test.py:228:[INFO]: area: 221 level: 10
[2021-11-23 16:12:07,215]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-23 16:12:07,215]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:07,215]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:07,340]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34893824 bytes

[2021-11-23 16:12:07,343]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-23 16:12:07,343]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:07,392]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
Mapping time: 0.014857 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :221
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 7507968 bytes

[2021-11-23 16:12:07,393]mapper_test.py:228:[INFO]: area: 221 level: 10
[2021-11-23 16:43:06,035]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-23 16:43:06,035]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:06,035]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:06,168]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34447360 bytes

[2021-11-23 16:43:06,171]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-23 16:43:06,171]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:06,221]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
Mapping time: 0.015923 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :221
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 7397376 bytes

[2021-11-23 16:43:06,222]mapper_test.py:228:[INFO]: area: 221 level: 10
[2021-11-24 11:39:16,472]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-24 11:39:16,472]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:16,472]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:16,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34926592 bytes

[2021-11-24 11:39:16,599]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-24 11:39:16,599]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:16,640]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
Mapping time: 0.000456 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 6823936 bytes

[2021-11-24 11:39:16,640]mapper_test.py:228:[INFO]: area: 221 level: 10
[2021-11-24 12:02:30,386]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-24 12:02:30,386]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:30,386]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:30,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34541568 bytes

[2021-11-24 12:02:30,511]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-24 12:02:30,512]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:30,545]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
Mapping time: 0.000457 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 6582272 bytes

[2021-11-24 12:02:30,546]mapper_test.py:228:[INFO]: area: 221 level: 10
[2021-11-24 12:06:18,191]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-24 12:06:18,191]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:18,191]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:18,320]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34865152 bytes

[2021-11-24 12:06:18,322]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-24 12:06:18,323]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:18,371]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
Mapping time: 0.007614 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 6901760 bytes

[2021-11-24 12:06:18,371]mapper_test.py:228:[INFO]: area: 221 level: 10
[2021-11-24 12:11:52,853]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-24 12:11:52,853]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:52,853]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:52,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34926592 bytes

[2021-11-24 12:11:52,986]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-24 12:11:52,987]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:53,028]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00227 secs
	Report mapping result:
		klut_size()     :255
		klut.num_gates():165
		max delay       :15
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :80
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 7225344 bytes

[2021-11-24 12:11:53,028]mapper_test.py:228:[INFO]: area: 165 level: 15
[2021-11-24 12:58:16,722]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-24 12:58:16,723]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:16,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:16,846]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34902016 bytes

[2021-11-24 12:58:16,849]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-24 12:58:16,849]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:16,893]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
Mapping time: 0.007518 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 6520832 bytes

[2021-11-24 12:58:16,894]mapper_test.py:228:[INFO]: area: 221 level: 10
[2021-11-24 13:13:35,967]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-24 13:13:35,967]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:13:35,967]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:13:36,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34623488 bytes

[2021-11-24 13:13:36,142]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-24 13:13:36,142]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:13:38,009]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
Mapping time: 0.007415 secs
Mapping time: 0.013273 secs
	Report mapping result:
		klut_size()     :493
		klut.num_gates():403
		max delay       :8
		max area        :402
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :78
		LUT fanins:3	 numbers :100
		LUT fanins:4	 numbers :224
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 12193792 bytes

[2021-11-24 13:13:38,010]mapper_test.py:228:[INFO]: area: 403 level: 8
[2021-11-24 13:36:24,145]mapper_test.py:79:[INFO]: run case "s1423_comb"
[2021-11-24 13:36:24,145]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:36:24,145]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:36:24,268]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     442.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.02 MB.
P:  Del =   10.00.  Ar =     220.0.  Edge =      708.  Cut =     2051.  T =     0.00 sec
P:  Del =   10.00.  Ar =     193.0.  Edge =      666.  Cut =     2041.  T =     0.00 sec
P:  Del =   10.00.  Ar =     187.0.  Edge =      612.  Cut =     2047.  T =     0.00 sec
E:  Del =   10.00.  Ar =     183.0.  Edge =      605.  Cut =     2047.  T =     0.00 sec
F:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
E:  Del =   10.00.  Ar =     182.0.  Edge =      601.  Cut =     1682.  T =     0.00 sec
A:  Del =   10.00.  Ar =     180.0.  Edge =      573.  Cut =     1693.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1693.  T =     0.00 sec
A:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
E:  Del =   10.00.  Ar =     178.0.  Edge =      571.  Cut =     1705.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %
Peak memory: 34729984 bytes

[2021-11-24 13:36:24,269]mapper_test.py:160:[INFO]: area: 179 level: 10
[2021-11-24 13:36:24,270]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:36:26,180]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
Mapping time: 0.000461 secs
Mapping time: 0.000855 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():221
		max delay       :10
		max area        :220
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :103
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v
	Peak memory: 12038144 bytes

[2021-11-24 13:36:26,181]mapper_test.py:228:[INFO]: area: 221 level: 10
