<stg><name>cout_write_ddr_write</name>


<trans_list>

<trans id="1155" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="2" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="7"/>
</and_exp><and_exp><literal name="write_1" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="2" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="2" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="2" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp><and_exp><literal name="write_1" val="1"/>
</and_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="26" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="29" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="34" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_146" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="64" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="74" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="78" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="83" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="92" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="116" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="119" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="124" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="131" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="132" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp><and_exp><literal name="write_1" val="1"/>
</and_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="133" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp><and_exp><literal name="write_1" val="1"/>
</and_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="134" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp><and_exp><literal name="write_1" val="1"/>
</and_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="135" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp><and_exp><literal name="write_1" val="1"/>
</and_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="136" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp><and_exp><literal name="write_1" val="1"/>
</and_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="137" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp><and_exp><literal name="write_1" val="1"/>
</and_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="138" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp><and_exp><literal name="write_1" val="1"/>
</and_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="139" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="139" to="221">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="139" to="302">
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="140" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="140" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="202" to="207">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="202" to="203">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="206" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="211" to="212">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="211" to="220">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="220" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="221" to="222">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="221" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="283" to="288">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="283" to="284">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="287" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="292" to="293">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_157" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="292" to="301">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_157" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="301" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="302" to="303">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="302" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="364" to="369">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="364" to="365">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="368" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="373" to="374">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="373" to="382">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="382" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:0  %POOL_ODD_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %POOL_ODD)

]]></Node>
<StgValue><ssdm name="POOL_ODD_read"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:14  %up_sample_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %up_sample)

]]></Node>
<StgValue><ssdm name="up_sample_read"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:15  %en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %en)

]]></Node>
<StgValue><ssdm name="en_read"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:19  %POOL_ODD_not = xor i1 %POOL_ODD_read, true

]]></Node>
<StgValue><ssdm name="POOL_ODD_not"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:20  %p_s = and i1 %en_read, %POOL_ODD_not

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="1">
<![CDATA[
_ifconv1:21  %p_cast = zext i1 %p_s to i2

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv1:22  %write_2 = select i1 %up_sample_read, i2 -2, i2 %p_cast

]]></Node>
<StgValue><ssdm name="write_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:1  %change_layout_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %change_layout)

]]></Node>
<StgValue><ssdm name="change_layout_read"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:2  %cout_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cout_offset)

]]></Node>
<StgValue><ssdm name="cout_offset_read"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:3  %ind_w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ind_w)

]]></Node>
<StgValue><ssdm name="ind_w_read"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:4  %ind_w_t_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ind_w_t)

]]></Node>
<StgValue><ssdm name="ind_w_t_read"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:5  %num_tile_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_tile)

]]></Node>
<StgValue><ssdm name="num_tile_read"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:6  %LAYER_OUT_W_HW_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_OUT_W_HW)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_W_HW_read"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %LAYER_OUT_H_HW_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_OUT_H_HW)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_H_HW_read"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:8  %LAYER_IN_W_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_W_T)

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_T_read"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:9  %LAYER_IN_H_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_H_T)

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_T_read"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %LAYER_OUT_NUM_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_OUT_NUM_T)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_NUM_T_read"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:11  %in_w_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_w_iter)

]]></Node>
<StgValue><ssdm name="in_w_iter_read"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:12  %in_h_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_h_iter)

]]></Node>
<StgValue><ssdm name="in_h_iter_read"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:13  %num_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_iter)

]]></Node>
<StgValue><ssdm name="num_iter_read"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ifconv1:16  %global_cout_V_offset_3 = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %global_cout_V_offset)

]]></Node>
<StgValue><ssdm name="global_cout_V_offset_3"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv1:17  call void (...)* @_ssdm_op_SpecMemCore([6912 x i512]* %cout_burst_buf_V, [1 x i8]* @p_str115, [11 x i8]* @p_str317, [1 x i8]* @p_str115, i32 -1, [1 x i8]* @p_str115, [1 x i8]* @p_str115, [5 x i8]* @p_str418, [5 x i8]* @p_str519, [1 x i8]* @p_str115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv1:18  call void (...)* @_ssdm_op_SpecInterface(i512* %global_cout_V, [6 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 826274, [6 x i8]* @p_str66, [6 x i8]* @p_str67, [1 x i8]* @p_str115, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="2">
<![CDATA[
_ifconv1:23  %write_2_cast = zext i2 %write_2 to i3

]]></Node>
<StgValue><ssdm name="write_2_cast"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:24  %write = add i3 %write_2_cast, 3

]]></Node>
<StgValue><ssdm name="write"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:25  %write_1 = select i1 %change_layout_read, i3 %write, i3 %write_2_cast

]]></Node>
<StgValue><ssdm name="write_1"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
_ifconv1:26  switch i3 %write_1, label %.loopexit [
    i3 0, label %.preheader11.preheader
    i3 1, label %.preheader9.preheader
    i3 2, label %2
    i3 3, label %.preheader6.preheader
    i3 -4, label %.preheader4.preheader
    i3 -3, label %.preheader.preheader
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="2" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp4 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:3  %tmp3 = mul i32 %LAYER_OUT_NUM_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:0  %tmp2 = mul i32 %LAYER_IN_H_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_260 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.preheader:4  %tmp_255 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:0  %tmp_s = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="416" st_id="3" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp4 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="417" st_id="4" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp4 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="418" st_id="5" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp4 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="419" st_id="6" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp4 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="420" st_id="7" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp4 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="421" st_id="8" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp4 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="422" st_id="9" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_287 = mul i32 %tmp4, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="423" st_id="10" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_287 = mul i32 %tmp4, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="424" st_id="11" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_287 = mul i32 %tmp4, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="425" st_id="12" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_287 = mul i32 %tmp4, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="426" st_id="13" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_287 = mul i32 %tmp4, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="427" st_id="14" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_287 = mul i32 %tmp4, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="428" st_id="15" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_287 = mul i32 %tmp4, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:12  %tmp_375_i32_shr = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_287, i32 2, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_375_i32_shr"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="430" st_id="16" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_288 = mul i32 %tmp_287, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="431" st_id="17" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_288 = mul i32 %tmp_287, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="432" st_id="18" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_288 = mul i32 %tmp_287, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="433" st_id="19" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_288 = mul i32 %tmp_287, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="434" st_id="20" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_288 = mul i32 %tmp_287, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="435" st_id="21" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_288 = mul i32 %tmp_287, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="436" st_id="22" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_288 = mul i32 %tmp_287, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="437" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_555 = shl i32 %tmp_288, 2

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:4  %global_cout_idx_4 = add i32 %tmp_555, %cout_offset_read

]]></Node>
<StgValue><ssdm name="global_cout_idx_4"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_292 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_cout_idx_4, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="440" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="59" op_0_bw="28">
<![CDATA[
.preheader.preheader:6  %tmp_293_cast = zext i28 %tmp_292 to i59

]]></Node>
<StgValue><ssdm name="tmp_293_cast"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="59" op_0_bw="58">
<![CDATA[
.preheader.preheader:8  %global_cout_V_offset_5 = zext i58 %global_cout_V_offset_3 to i59

]]></Node>
<StgValue><ssdm name="global_cout_V_offset_5"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader.preheader:9  %sum2 = add i59 %tmp_293_cast, %global_cout_V_offset_5

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="443" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="29" op_0_bw="28">
<![CDATA[
.preheader.preheader:7  %tmp_311_cast = zext i28 %tmp_292 to i29

]]></Node>
<StgValue><ssdm name="tmp_311_cast"/></StgValue>
</operation>

<operation id="444" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="59">
<![CDATA[
.preheader.preheader:10  %sum2_cast = zext i59 %sum2 to i64

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="445" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader.preheader:11  %global_cout_V_addr_1 = getelementptr i512* %global_cout_V, i64 %sum2_cast

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_1"/></StgValue>
</operation>

<operation id="446" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="26">
<![CDATA[
.preheader.preheader:13  %tmp_375_i32_shr_cast = zext i26 %tmp_375_i32_shr to i32

]]></Node>
<StgValue><ssdm name="tmp_375_i32_shr_cast"/></StgValue>
</operation>

<operation id="447" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:14  %global_cout_V_addr_1_1 = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %global_cout_V_addr_1, i32 %tmp_375_i32_shr_cast)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_1_1"/></StgValue>
</operation>

<operation id="448" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:15  br label %burst.wr.header116.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="449" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
burst.wr.header116.0:0  %indvar3 = phi i26 [ 0, %.preheader.preheader ], [ %indvar_next2, %burst.wr.body117.0 ]

]]></Node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="450" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.wr.header116.0:1  %exitcond6 = icmp eq i26 %indvar3, %tmp_375_i32_shr

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="451" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.wr.header116.0:2  %indvar_next2 = add i26 %indvar3, 1

]]></Node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="452" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header116.0:3  br i1 %exitcond6, label %burst.wr.end115.0, label %burst.wr.body117.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="26">
<![CDATA[
burst.wr.body117.0:3  %indvar5 = zext i26 %indvar3 to i64

]]></Node>
<StgValue><ssdm name="indvar5"/></StgValue>
</operation>

<operation id="454" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body117.0:4  %cout_burst_buf_V_add_10 = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %indvar5

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add_10"/></StgValue>
</operation>

<operation id="455" st_id="26" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body117.0:5  %cout_burst_buf_V_loa_8 = load i512* %cout_burst_buf_V_add_10, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_8"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="456" st_id="27" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body117.0:5  %cout_burst_buf_V_loa_8 = load i512* %cout_burst_buf_V_add_10, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_8"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="457" st_id="28" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body117.0:5  %cout_burst_buf_V_loa_8 = load i512* %cout_burst_buf_V_add_10, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_8"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="458" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body117.0:0  %burstwrite_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin5"/></StgValue>
</operation>

<operation id="459" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body117.0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body117.0:2  call void (...)* @_ssdm_op_SpecLoopName([47 x i8]* @memcpy_OC_global_cou_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
burst.wr.body117.0:6  call void @_ssdm_op_Write.m_axi.i512P(i512* %global_cout_V_addr_1, i512 %cout_burst_buf_V_loa_8, i64 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body117.0:7  %burstwrite_rend128_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin5)

]]></Node>
<StgValue><ssdm name="burstwrite_rend128_0"/></StgValue>
</operation>

<operation id="463" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body117.0:8  br label %burst.wr.header116.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="464" st_id="30" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end115.0:0  %global_cout_V_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_1)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_1_2"/></StgValue>
</operation>

<operation id="465" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="32">
<![CDATA[
burst.wr.end115.0:1  %tmp_559 = trunc i32 %tmp_287 to i2

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="466" st_id="31" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end115.0:0  %global_cout_V_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_1)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_1_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="467" st_id="32" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end115.0:0  %global_cout_V_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_1)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_1_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="468" st_id="33" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end115.0:0  %global_cout_V_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_1)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_1_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="469" st_id="34" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end115.0:0  %global_cout_V_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_1)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_1_2"/></StgValue>
</operation>

<operation id="470" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
burst.wr.end115.0:2  %tmp_145 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_559, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="471" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.wr.end115.0:3  %tmp_146 = icmp eq i6 %tmp_145, 0

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="472" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.end115.0:4  br i1 %tmp_146, label %.loopexit.loopexit, label %tailBB130.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="26">
<![CDATA[
tailBB130.0:4  %tmp_375_i32_shr1 = zext i26 %tmp_375_i32_shr to i64

]]></Node>
<StgValue><ssdm name="tmp_375_i32_shr1"/></StgValue>
</operation>

<operation id="474" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="29" op_0_bw="26">
<![CDATA[
tailBB130.0:5  %tmp_375_i32_shr2 = zext i26 %tmp_375_i32_shr to i29

]]></Node>
<StgValue><ssdm name="tmp_375_i32_shr2"/></StgValue>
</operation>

<operation id="475" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
tailBB130.0:6  %cout_burst_buf_V_add_11 = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_375_i32_shr1

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add_11"/></StgValue>
</operation>

<operation id="476" st_id="34" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="512" op_0_bw="13">
<![CDATA[
tailBB130.0:7  %cout_burst_buf_V_loa_9 = load i512* %cout_burst_buf_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_9"/></StgValue>
</operation>

<operation id="477" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
tailBB130.0:8  %global_cout_V_addr9 = add i29 %tmp_311_cast, %tmp_375_i32_shr2

]]></Node>
<StgValue><ssdm name="global_cout_V_addr9"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="478" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="6">
<![CDATA[
tailBB130.0:0  %tmp_150_cast = zext i6 %tmp_145 to i7

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="479" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
tailBB130.0:1  %tmp_151 = sub i7 -64, %tmp_150_cast

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="480" st_id="35" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="512" op_0_bw="13">
<![CDATA[
tailBB130.0:7  %cout_burst_buf_V_loa_9 = load i512* %cout_burst_buf_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_9"/></StgValue>
</operation>

<operation id="481" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="59" op_0_bw="29">
<![CDATA[
tailBB130.0:9  %global_cout_V_addr13 = zext i29 %global_cout_V_addr9 to i59

]]></Node>
<StgValue><ssdm name="global_cout_V_addr13"/></StgValue>
</operation>

<operation id="482" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
tailBB130.0:10  %sum7 = add i59 %global_cout_V_offset_5, %global_cout_V_addr13

]]></Node>
<StgValue><ssdm name="sum7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="483" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="7">
<![CDATA[
tailBB130.0:2  %tmp_151_cast = zext i7 %tmp_151 to i64

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="484" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
tailBB130.0:3  %tmp_152 = lshr i64 -1, %tmp_151_cast

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="485" st_id="36" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="512" op_0_bw="13">
<![CDATA[
tailBB130.0:7  %cout_burst_buf_V_loa_9 = load i512* %cout_burst_buf_V_add_11, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_9"/></StgValue>
</operation>

<operation id="486" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="59">
<![CDATA[
tailBB130.0:11  %sum18_cast = zext i59 %sum7 to i64

]]></Node>
<StgValue><ssdm name="sum18_cast"/></StgValue>
</operation>

<operation id="487" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
tailBB130.0:12  %global_cout_V_addr_7 = getelementptr i512* %global_cout_V, i64 %sum18_cast

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_7"/></StgValue>
</operation>

<operation id="488" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
tailBB130.0:13  %global_cout_V_gep136 = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %global_cout_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="global_cout_V_gep136"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="489" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
tailBB130.0:14  call void @_ssdm_op_Write.m_axi.i512P(i512* %global_cout_V_addr_7, i512 %cout_burst_buf_V_loa_9, i64 %tmp_152)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="490" st_id="38" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB130.0:15  %resp137_0 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_7)

]]></Node>
<StgValue><ssdm name="resp137_0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="491" st_id="39" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB130.0:15  %resp137_0 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_7)

]]></Node>
<StgValue><ssdm name="resp137_0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="492" st_id="40" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB130.0:15  %resp137_0 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_7)

]]></Node>
<StgValue><ssdm name="resp137_0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="493" st_id="41" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB130.0:15  %resp137_0 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_7)

]]></Node>
<StgValue><ssdm name="resp137_0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="494" st_id="42" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="5"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB130.0:15  %resp137_0 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_7)

]]></Node>
<StgValue><ssdm name="resp137_0"/></StgValue>
</operation>

<operation id="495" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="5"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
tailBB130.0:16  br label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="42" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="3"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB84.0:15  %resp91_0 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_6)

]]></Node>
<StgValue><ssdm name="resp91_0"/></StgValue>
</operation>

<operation id="498" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="3"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
tailBB84.0:16  br label %.loopexit.loopexit151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit151:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="501" st_id="43" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:3  %tmp3 = mul i32 %LAYER_OUT_NUM_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="502" st_id="44" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:3  %tmp3 = mul i32 %LAYER_OUT_NUM_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="503" st_id="45" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:3  %tmp3 = mul i32 %LAYER_OUT_NUM_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="504" st_id="46" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:3  %tmp3 = mul i32 %LAYER_OUT_NUM_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="505" st_id="47" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:3  %tmp3 = mul i32 %LAYER_OUT_NUM_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="506" st_id="48" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:3  %tmp3 = mul i32 %LAYER_OUT_NUM_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="507" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:19  %tmp_358_i32_shr = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp3, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_358_i32_shr"/></StgValue>
</operation>

<operation id="508" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="32">
<![CDATA[
.preheader4.preheader:21  %tmp_554 = trunc i32 %tmp3 to i5

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="509" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:28  %tmp_358_i32_shr1_cas = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %tmp3, i32 5, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_358_i32_shr1_cas"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="510" st_id="49" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:4  %tmp_271 = mul i32 %LAYER_IN_H_T_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="511" st_id="50" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:4  %tmp_271 = mul i32 %LAYER_IN_H_T_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="512" st_id="51" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:4  %tmp_271 = mul i32 %LAYER_IN_H_T_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="513" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:18  %tmp_112 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %LAYER_IN_H_T_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="514" st_id="52" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:4  %tmp_271 = mul i32 %LAYER_IN_H_T_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="515" st_id="53" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:4  %tmp_271 = mul i32 %LAYER_IN_H_T_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="516" st_id="54" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:4  %tmp_271 = mul i32 %LAYER_IN_H_T_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="517" st_id="55" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:4  %tmp_271 = mul i32 %LAYER_IN_H_T_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="518" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:0  %tmp_268 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %LAYER_IN_W_T_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="519" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="31">
<![CDATA[
.preheader4.preheader:1  %tmp_358 = zext i31 %tmp_268 to i32

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="520" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:2  %tmp_269 = icmp eq i32 %tmp_358, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="521" st_id="56" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:5  %tmp_272 = mul i32 %ind_w_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="522" st_id="56" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:8  %tmp_274 = mul i32 %num_tile_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="523" st_id="57" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:5  %tmp_272 = mul i32 %ind_w_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="524" st_id="57" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:8  %tmp_274 = mul i32 %num_tile_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="525" st_id="57" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:15  %tmp_280 = mul i32 %ind_w_t_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="526" st_id="58" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:5  %tmp_272 = mul i32 %ind_w_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="527" st_id="58" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:8  %tmp_274 = mul i32 %num_tile_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="528" st_id="58" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:15  %tmp_280 = mul i32 %ind_w_t_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="529" st_id="59" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:5  %tmp_272 = mul i32 %ind_w_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="530" st_id="59" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:8  %tmp_274 = mul i32 %num_tile_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="531" st_id="59" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:15  %tmp_280 = mul i32 %ind_w_t_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="532" st_id="60" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:5  %tmp_272 = mul i32 %ind_w_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="533" st_id="60" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:8  %tmp_274 = mul i32 %num_tile_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="534" st_id="60" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:15  %tmp_280 = mul i32 %ind_w_t_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="535" st_id="61" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:5  %tmp_272 = mul i32 %ind_w_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="536" st_id="61" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:8  %tmp_274 = mul i32 %num_tile_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="537" st_id="61" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:15  %tmp_280 = mul i32 %ind_w_t_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="538" st_id="62" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:5  %tmp_272 = mul i32 %ind_w_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="539" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:6  %tmp_273 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_272, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="540" st_id="62" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:8  %tmp_274 = mul i32 %num_tile_read, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="541" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:9  %tmp_275 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_274, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="542" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:11  %tmp_278 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_272, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="543" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:13  %tmp_279 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_274, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="544" st_id="62" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:15  %tmp_280 = mul i32 %ind_w_t_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="545" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader4.preheader:22  %tmp_174 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_554, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="546" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4.preheader:23  %tmp_175 = icmp eq i6 %tmp_174, 0

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="547" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="6">
<![CDATA[
.preheader4.preheader:24  %tmp_177_cast = zext i6 %tmp_174 to i7

]]></Node>
<StgValue><ssdm name="tmp_177_cast"/></StgValue>
</operation>

<operation id="548" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:25  %tmp_178 = sub i7 -64, %tmp_177_cast

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="549" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="30">
<![CDATA[
.preheader4.preheader:7  %tmp_359 = zext i30 %tmp_273 to i32

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="550" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="30">
<![CDATA[
.preheader4.preheader:10  %tmp_360 = zext i30 %tmp_275 to i32

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="551" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="31">
<![CDATA[
.preheader4.preheader:12  %tmp_361 = zext i31 %tmp_278 to i32

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="552" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="31">
<![CDATA[
.preheader4.preheader:14  %tmp_362 = zext i31 %tmp_279 to i32

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="553" st_id="63" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:15  %tmp_280 = mul i32 %ind_w_t_read, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="554" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:16  %tmp_281 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_280, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="555" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="31">
<![CDATA[
.preheader4.preheader:17  %tmp_363 = zext i31 %tmp_281 to i32

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="556" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="26">
<![CDATA[
.preheader4.preheader:20  %tmp_358_i32_shr_cast = zext i26 %tmp_358_i32_shr to i32

]]></Node>
<StgValue><ssdm name="tmp_358_i32_shr_cast"/></StgValue>
</operation>

<operation id="557" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:26  %tmp_178_cast = zext i7 %tmp_178 to i64

]]></Node>
<StgValue><ssdm name="tmp_178_cast"/></StgValue>
</operation>

<operation id="558" st_id="63" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader4.preheader:27  %tmp_179 = lshr i64 -1, %tmp_178_cast

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="559" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="29" op_0_bw="26">
<![CDATA[
.preheader4.preheader:29  %tmp_358_i32_shr1_cas_1 = zext i26 %tmp_358_i32_shr to i29

]]></Node>
<StgValue><ssdm name="tmp_358_i32_shr1_cas_1"/></StgValue>
</operation>

<operation id="560" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:30  %tmp8 = add i32 %cout_offset_read, %tmp_360

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="561" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:31  %tmp10 = add i32 %cout_offset_read, %tmp_362

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="562" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:32  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="563" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader4:0  %hh2 = phi i31 [ %hh_4, %memcpy.tail106 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="hh2"/></StgValue>
</operation>

<operation id="564" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader4:1  %phi_mul1 = phi i32 [ %next_mul2, %memcpy.tail106 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="565" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader4:2  %phi_mul2 = phi i32 [ %next_mul1, %memcpy.tail106 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="566" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4:3  %next_mul1 = add i32 %phi_mul2, %tmp3

]]></Node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="567" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4:4  %next_mul2 = add i32 %phi_mul1, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="568" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader4:5  %exitcond5 = icmp eq i31 %hh2, %tmp_112

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="569" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader4:6  %hh_4 = add i31 %hh2, 1

]]></Node>
<StgValue><ssdm name="hh_4"/></StgValue>
</operation>

<operation id="570" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:7  br i1 %exitcond5, label %.loopexit.loopexit23, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %tmp_325 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %phi_mul1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="572" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="31">
<![CDATA[
_ifconv:1  %tmp_374 = zext i31 %tmp_325 to i32

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="573" st_id="64" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %local_cout_idx_4 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_374

]]></Node>
<StgValue><ssdm name="local_cout_idx_4"/></StgValue>
</operation>

<operation id="574" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %tmp12 = add i32 %tmp_361, %phi_mul2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="575" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit23:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="576" st_id="65" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %local_cout_idx_4 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_374

]]></Node>
<StgValue><ssdm name="local_cout_idx_4"/></StgValue>
</operation>

<operation id="577" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %tmp11 = add i32 %tmp12, %tmp_363

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="578" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %global_cout_idx_6 = add i32 %tmp11, %tmp10

]]></Node>
<StgValue><ssdm name="global_cout_idx_6"/></StgValue>
</operation>

<operation id="579" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_376 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_cout_idx_6, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="580" st_id="66" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %local_cout_idx_4 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_374

]]></Node>
<StgValue><ssdm name="local_cout_idx_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="581" st_id="67" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %local_cout_idx_4 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_374

]]></Node>
<StgValue><ssdm name="local_cout_idx_4"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="582" st_id="68" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %local_cout_idx_4 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_374

]]></Node>
<StgValue><ssdm name="local_cout_idx_4"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="583" st_id="69" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %local_cout_idx_4 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_374

]]></Node>
<StgValue><ssdm name="local_cout_idx_4"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="584" st_id="70" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %local_cout_idx_4 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_374

]]></Node>
<StgValue><ssdm name="local_cout_idx_4"/></StgValue>
</operation>

<operation id="585" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:17  %tmp_362_cast = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %local_cout_idx_4, i32 4, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_362_cast"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="586" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp9 = add i32 %tmp_359, %local_cout_idx_4

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="587" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %global_cout_idx_5 = add i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="global_cout_idx_5"/></StgValue>
</operation>

<operation id="588" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %tmp_375 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_cout_idx_5, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="589" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:10  %p_v = select i1 %tmp_269, i28 %tmp_375, i28 %tmp_376

]]></Node>
<StgValue><ssdm name="p_v"/></StgValue>
</operation>

<operation id="590" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="59" op_0_bw="28">
<![CDATA[
_ifconv:11  %tmp_329_cast = zext i28 %p_v to i59

]]></Node>
<StgValue><ssdm name="tmp_329_cast"/></StgValue>
</operation>

<operation id="591" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="59" op_0_bw="58">
<![CDATA[
_ifconv:13  %global_cout_V_offset_9 = zext i58 %global_cout_V_offset_3 to i59

]]></Node>
<StgValue><ssdm name="global_cout_V_offset_9"/></StgValue>
</operation>

<operation id="592" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
_ifconv:14  %sum4 = add i59 %global_cout_V_offset_9, %tmp_329_cast

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="593" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="29" op_0_bw="28">
<![CDATA[
_ifconv:12  %tmp_360_cast = zext i28 %p_v to i29

]]></Node>
<StgValue><ssdm name="tmp_360_cast"/></StgValue>
</operation>

<operation id="594" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="59">
<![CDATA[
_ifconv:15  %sum14_cast = zext i59 %sum4 to i64

]]></Node>
<StgValue><ssdm name="sum14_cast"/></StgValue>
</operation>

<operation id="595" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ifconv:16  %global_cout_V_addr_5 = getelementptr i512* %global_cout_V, i64 %sum14_cast

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_5"/></StgValue>
</operation>

<operation id="596" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ifconv:18  %global_cout_V_addr_6_1 = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %global_cout_V_addr_5, i32 %tmp_358_i32_shr_cast)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_6_1"/></StgValue>
</operation>

<operation id="597" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:19  br label %burst.wr.header93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="598" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
burst.wr.header93:0  %indvar8 = phi i26 [ 0, %_ifconv ], [ %indvar_next8, %burst.wr.body94 ]

]]></Node>
<StgValue><ssdm name="indvar8"/></StgValue>
</operation>

<operation id="599" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.wr.header93:1  %exitcond9 = icmp eq i26 %indvar8, %tmp_358_i32_shr

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="600" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.wr.header93:2  %indvar_next8 = add i26 %indvar8, 1

]]></Node>
<StgValue><ssdm name="indvar_next8"/></StgValue>
</operation>

<operation id="601" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header93:3  br i1 %exitcond9, label %burst.wr.end92, label %burst.wr.body94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="26">
<![CDATA[
burst.wr.body94:3  %tmp_563 = trunc i26 %indvar8 to i14

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="603" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body94:4  %tmp_176 = add i14 %tmp_362_cast, %tmp_563

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="604" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="14">
<![CDATA[
burst.wr.body94:5  %tmp_176_cast = zext i14 %tmp_176 to i64

]]></Node>
<StgValue><ssdm name="tmp_176_cast"/></StgValue>
</operation>

<operation id="605" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body94:6  %cout_burst_buf_V_add_8 = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_176_cast

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add_8"/></StgValue>
</operation>

<operation id="606" st_id="75" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body94:7  %cout_burst_buf_V_loa_6 = load i512* %cout_burst_buf_V_add_8, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_6"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="607" st_id="76" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body94:7  %cout_burst_buf_V_loa_6 = load i512* %cout_burst_buf_V_add_8, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_6"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="608" st_id="77" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body94:7  %cout_burst_buf_V_loa_6 = load i512* %cout_burst_buf_V_add_8, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_6"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="609" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body94:0  %burstwrite_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin3"/></StgValue>
</operation>

<operation id="610" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body94:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body94:2  call void (...)* @_ssdm_op_SpecLoopName([46 x i8]* @memcpy_OC_global_cou)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
burst.wr.body94:8  call void @_ssdm_op_Write.m_axi.i512P(i512* %global_cout_V_addr_5, i512 %cout_burst_buf_V_loa_6, i64 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body94:9  %burstwrite_rend105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin3)

]]></Node>
<StgValue><ssdm name="burstwrite_rend105"/></StgValue>
</operation>

<operation id="614" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body94:10  br label %burst.wr.header93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="615" st_id="79" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end92:0  %global_cout_V_addr_6_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_5)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_6_2"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="616" st_id="80" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end92:0  %global_cout_V_addr_6_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_5)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_6_2"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="617" st_id="81" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end92:0  %global_cout_V_addr_6_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_5)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_6_2"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="618" st_id="82" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end92:0  %global_cout_V_addr_6_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_5)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_6_2"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="619" st_id="83" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end92:0  %global_cout_V_addr_6_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_5)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_6_2"/></StgValue>
</operation>

<operation id="620" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.end92:1  br i1 %tmp_175, label %memcpy.tail106, label %tailBB107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
tailBB107:0  %tmp_180 = add i14 %tmp_362_cast, %tmp_358_i32_shr1_cas

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="622" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
tailBB107:4  %global_cout_V_addr16 = add i29 %tmp_360_cast, %tmp_358_i32_shr1_cas_1

]]></Node>
<StgValue><ssdm name="global_cout_V_addr16"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="623" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="14">
<![CDATA[
tailBB107:1  %tmp_180_cast = zext i14 %tmp_180 to i64

]]></Node>
<StgValue><ssdm name="tmp_180_cast"/></StgValue>
</operation>

<operation id="624" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
tailBB107:2  %cout_burst_buf_V_add_9 = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_180_cast

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add_9"/></StgValue>
</operation>

<operation id="625" st_id="84" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="512" op_0_bw="13">
<![CDATA[
tailBB107:3  %cout_burst_buf_V_loa_7 = load i512* %cout_burst_buf_V_add_9, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_7"/></StgValue>
</operation>

<operation id="626" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="59" op_0_bw="29">
<![CDATA[
tailBB107:5  %global_cout_V_addr24 = zext i29 %global_cout_V_addr16 to i59

]]></Node>
<StgValue><ssdm name="global_cout_V_addr24"/></StgValue>
</operation>

<operation id="627" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
tailBB107:6  %sum11 = add i59 %global_cout_V_offset_9, %global_cout_V_addr24

]]></Node>
<StgValue><ssdm name="sum11"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="628" st_id="85" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="512" op_0_bw="13">
<![CDATA[
tailBB107:3  %cout_burst_buf_V_loa_7 = load i512* %cout_burst_buf_V_add_9, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_7"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="629" st_id="86" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="512" op_0_bw="13">
<![CDATA[
tailBB107:3  %cout_burst_buf_V_loa_7 = load i512* %cout_burst_buf_V_add_9, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_7"/></StgValue>
</operation>

<operation id="630" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="59">
<![CDATA[
tailBB107:7  %sum22_cast = zext i59 %sum11 to i64

]]></Node>
<StgValue><ssdm name="sum22_cast"/></StgValue>
</operation>

<operation id="631" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
tailBB107:8  %global_cout_V_addr_17 = getelementptr i512* %global_cout_V, i64 %sum22_cast

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_17"/></StgValue>
</operation>

<operation id="632" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
tailBB107:9  %global_cout_V_gep113 = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %global_cout_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="global_cout_V_gep113"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="633" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
tailBB107:10  call void @_ssdm_op_Write.m_axi.i512P(i512* %global_cout_V_addr_17, i512 %cout_burst_buf_V_loa_7, i64 %tmp_179)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="634" st_id="88" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB107:11  %resp114 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_17)

]]></Node>
<StgValue><ssdm name="resp114"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="635" st_id="89" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB107:11  %resp114 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_17)

]]></Node>
<StgValue><ssdm name="resp114"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="636" st_id="90" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB107:11  %resp114 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_17)

]]></Node>
<StgValue><ssdm name="resp114"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="637" st_id="91" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB107:11  %resp114 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_17)

]]></Node>
<StgValue><ssdm name="resp114"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="638" st_id="92" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB107:11  %resp114 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_17)

]]></Node>
<StgValue><ssdm name="resp114"/></StgValue>
</operation>

<operation id="639" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
tailBB107:12  br label %memcpy.tail106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
memcpy.tail106:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="641" st_id="93" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:0  %tmp2 = mul i32 %LAYER_IN_H_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="642" st_id="94" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:0  %tmp2 = mul i32 %LAYER_IN_H_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="643" st_id="95" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:0  %tmp2 = mul i32 %LAYER_IN_H_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="644" st_id="96" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:0  %tmp2 = mul i32 %LAYER_IN_H_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="645" st_id="97" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:0  %tmp2 = mul i32 %LAYER_IN_H_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="646" st_id="98" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:0  %tmp2 = mul i32 %LAYER_IN_H_T_read, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="647" st_id="99" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:1  %tmp_263 = mul i32 %LAYER_OUT_NUM_T_read, %tmp2

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="648" st_id="100" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:1  %tmp_263 = mul i32 %LAYER_OUT_NUM_T_read, %tmp2

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="649" st_id="101" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:1  %tmp_263 = mul i32 %LAYER_OUT_NUM_T_read, %tmp2

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="650" st_id="102" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:1  %tmp_263 = mul i32 %LAYER_OUT_NUM_T_read, %tmp2

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="651" st_id="103" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:1  %tmp_263 = mul i32 %LAYER_OUT_NUM_T_read, %tmp2

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="652" st_id="104" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:1  %tmp_263 = mul i32 %LAYER_OUT_NUM_T_read, %tmp2

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="653" st_id="105" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:1  %tmp_263 = mul i32 %LAYER_OUT_NUM_T_read, %tmp2

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="654" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader:11  %tmp_345_i32_shr = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_263, i32 4, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_345_i32_shr"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="655" st_id="106" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:2  %tmp_264 = mul i32 %num_tile_read, %tmp_263

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="656" st_id="107" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:2  %tmp_264 = mul i32 %num_tile_read, %tmp_263

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="657" st_id="108" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:2  %tmp_264 = mul i32 %num_tile_read, %tmp_263

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="658" st_id="109" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:2  %tmp_264 = mul i32 %num_tile_read, %tmp_263

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="659" st_id="110" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:2  %tmp_264 = mul i32 %num_tile_read, %tmp_263

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="660" st_id="111" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:2  %tmp_264 = mul i32 %num_tile_read, %tmp_263

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="661" st_id="112" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:2  %tmp_264 = mul i32 %num_tile_read, %tmp_263

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="662" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:3  %global_cout_idx_3 = add i32 %cout_offset_read, %tmp_264

]]></Node>
<StgValue><ssdm name="global_cout_idx_3"/></StgValue>
</operation>

<operation id="663" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader:4  %tmp_265 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_cout_idx_3, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="664" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="59" op_0_bw="28">
<![CDATA[
.preheader6.preheader:5  %tmp_266_cast = zext i28 %tmp_265 to i59

]]></Node>
<StgValue><ssdm name="tmp_266_cast"/></StgValue>
</operation>

<operation id="665" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="59" op_0_bw="58">
<![CDATA[
.preheader6.preheader:7  %global_cout_V_offset_4 = zext i58 %global_cout_V_offset_3 to i59

]]></Node>
<StgValue><ssdm name="global_cout_V_offset_4"/></StgValue>
</operation>

<operation id="666" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader6.preheader:8  %sum = add i59 %global_cout_V_offset_4, %tmp_266_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="667" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="29" op_0_bw="28">
<![CDATA[
.preheader6.preheader:6  %tmp_285_cast = zext i28 %tmp_265 to i29

]]></Node>
<StgValue><ssdm name="tmp_285_cast"/></StgValue>
</operation>

<operation id="668" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="59">
<![CDATA[
.preheader6.preheader:9  %sum_cast = zext i59 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="669" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader6.preheader:10  %global_cout_V_addr = getelementptr i512* %global_cout_V, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="global_cout_V_addr"/></StgValue>
</operation>

<operation id="670" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="26">
<![CDATA[
.preheader6.preheader:12  %tmp_345_i32_shr_cast = zext i26 %tmp_345_i32_shr to i32

]]></Node>
<StgValue><ssdm name="tmp_345_i32_shr_cast"/></StgValue>
</operation>

<operation id="671" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader6.preheader:13  %global_cout_V_addr_w = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %global_cout_V_addr, i32 %tmp_345_i32_shr_cast)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_w"/></StgValue>
</operation>

<operation id="672" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:14  br label %burst.wr.header70.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="673" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
burst.wr.header70.0:0  %indvar2 = phi i26 [ 0, %.preheader6.preheader ], [ %indvar_next1, %burst.wr.body71.0 ]

]]></Node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="674" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.wr.header70.0:1  %exitcond4 = icmp eq i26 %indvar2, %tmp_345_i32_shr

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="675" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.wr.header70.0:2  %indvar_next1 = add i26 %indvar2, 1

]]></Node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="676" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header70.0:3  br i1 %exitcond4, label %burst.wr.end69.0, label %burst.wr.body71.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="26">
<![CDATA[
burst.wr.body71.0:3  %indvar4 = zext i26 %indvar2 to i64

]]></Node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="678" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="13" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body71.0:4  %cout_burst_buf_V_add_12 = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %indvar4

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add_12"/></StgValue>
</operation>

<operation id="679" st_id="116" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body71.0:5  %cout_burst_buf_V_loa_10 = load i512* %cout_burst_buf_V_add_12, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_10"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="680" st_id="117" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body71.0:5  %cout_burst_buf_V_loa_10 = load i512* %cout_burst_buf_V_add_12, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_10"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="681" st_id="118" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body71.0:5  %cout_burst_buf_V_loa_10 = load i512* %cout_burst_buf_V_add_12, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_10"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="682" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body71.0:0  %burstwrite_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin4"/></StgValue>
</operation>

<operation id="683" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body71.0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body71.0:2  call void (...)* @_ssdm_op_SpecLoopName([46 x i8]* @memcpy_OC_global_cou_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
burst.wr.body71.0:6  call void @_ssdm_op_Write.m_axi.i512P(i512* %global_cout_V_addr, i512 %cout_burst_buf_V_loa_10, i64 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body71.0:7  %burstwrite_rend82_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin4)

]]></Node>
<StgValue><ssdm name="burstwrite_rend82_0"/></StgValue>
</operation>

<operation id="687" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body71.0:8  br label %burst.wr.header70.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="688" st_id="120" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end69.0:0  %global_cout_V_addr_w_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_w_1"/></StgValue>
</operation>

<operation id="689" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="32">
<![CDATA[
burst.wr.end69.0:1  %tmp_558 = trunc i32 %tmp_263 to i4

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="690" st_id="121" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end69.0:0  %global_cout_V_addr_w_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_w_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="691" st_id="122" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end69.0:0  %global_cout_V_addr_w_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_w_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="692" st_id="123" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end69.0:0  %global_cout_V_addr_w_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_w_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="693" st_id="124" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end69.0:0  %global_cout_V_addr_w_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_w_1"/></StgValue>
</operation>

<operation id="694" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
burst.wr.end69.0:2  %tmp_143 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_558, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="695" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.wr.end69.0:3  %tmp_144 = icmp eq i6 %tmp_143, 0

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="696" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.end69.0:4  br i1 %tmp_144, label %.loopexit.loopexit151, label %tailBB84.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="26">
<![CDATA[
tailBB84.0:4  %tmp_345_i32_shr1 = zext i26 %tmp_345_i32_shr to i64

]]></Node>
<StgValue><ssdm name="tmp_345_i32_shr1"/></StgValue>
</operation>

<operation id="698" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="29" op_0_bw="26">
<![CDATA[
tailBB84.0:5  %tmp_345_i32_shr2 = zext i26 %tmp_345_i32_shr to i29

]]></Node>
<StgValue><ssdm name="tmp_345_i32_shr2"/></StgValue>
</operation>

<operation id="699" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
tailBB84.0:6  %cout_burst_buf_V_add_13 = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_345_i32_shr1

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add_13"/></StgValue>
</operation>

<operation id="700" st_id="124" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="512" op_0_bw="13">
<![CDATA[
tailBB84.0:7  %cout_burst_buf_V_loa_11 = load i512* %cout_burst_buf_V_add_13, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_11"/></StgValue>
</operation>

<operation id="701" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
tailBB84.0:8  %global_cout_V_addr8 = add i29 %tmp_345_i32_shr2, %tmp_285_cast

]]></Node>
<StgValue><ssdm name="global_cout_V_addr8"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="702" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="6">
<![CDATA[
tailBB84.0:0  %tmp_147_cast = zext i6 %tmp_143 to i7

]]></Node>
<StgValue><ssdm name="tmp_147_cast"/></StgValue>
</operation>

<operation id="703" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
tailBB84.0:1  %tmp_148 = sub i7 -64, %tmp_147_cast

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="704" st_id="125" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="512" op_0_bw="13">
<![CDATA[
tailBB84.0:7  %cout_burst_buf_V_loa_11 = load i512* %cout_burst_buf_V_add_13, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_11"/></StgValue>
</operation>

<operation id="705" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="59" op_0_bw="29">
<![CDATA[
tailBB84.0:9  %global_cout_V_addr89 = zext i29 %global_cout_V_addr8 to i59

]]></Node>
<StgValue><ssdm name="global_cout_V_addr89"/></StgValue>
</operation>

<operation id="706" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
tailBB84.0:10  %sum6 = add i59 %global_cout_V_offset_4, %global_cout_V_addr89

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="707" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="7">
<![CDATA[
tailBB84.0:2  %tmp_148_cast = zext i7 %tmp_148 to i64

]]></Node>
<StgValue><ssdm name="tmp_148_cast"/></StgValue>
</operation>

<operation id="708" st_id="126" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
tailBB84.0:3  %tmp_149 = lshr i64 -1, %tmp_148_cast

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="709" st_id="126" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="512" op_0_bw="13">
<![CDATA[
tailBB84.0:7  %cout_burst_buf_V_loa_11 = load i512* %cout_burst_buf_V_add_13, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_11"/></StgValue>
</operation>

<operation id="710" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="59">
<![CDATA[
tailBB84.0:11  %sum17_cast = zext i59 %sum6 to i64

]]></Node>
<StgValue><ssdm name="sum17_cast"/></StgValue>
</operation>

<operation id="711" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
tailBB84.0:12  %global_cout_V_addr_6 = getelementptr i512* %global_cout_V, i64 %sum17_cast

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_6"/></StgValue>
</operation>

<operation id="712" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
tailBB84.0:13  %global_cout_V_gep90_s = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %global_cout_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="global_cout_V_gep90_s"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="713" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
tailBB84.0:14  call void @_ssdm_op_Write.m_axi.i512P(i512* %global_cout_V_addr_6, i512 %cout_burst_buf_V_loa_11, i64 %tmp_149)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="714" st_id="128" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB84.0:15  %resp91_0 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_6)

]]></Node>
<StgValue><ssdm name="resp91_0"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="715" st_id="129" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB84.0:15  %resp91_0 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_6)

]]></Node>
<StgValue><ssdm name="resp91_0"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="716" st_id="130" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB84.0:15  %resp91_0 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_6)

]]></Node>
<StgValue><ssdm name="resp91_0"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="717" st_id="131" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB84.0:15  %resp91_0 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_6)

]]></Node>
<StgValue><ssdm name="resp91_0"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="718" st_id="132" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_260 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="719" st_id="132" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.preheader:4  %tmp_255 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="720" st_id="132" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:0  %tmp_s = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="721" st_id="133" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_260 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="722" st_id="133" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.preheader:4  %tmp_255 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="723" st_id="133" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:0  %tmp_s = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="724" st_id="134" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_260 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="725" st_id="134" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.preheader:4  %tmp_255 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="726" st_id="134" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:0  %tmp_s = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="727" st_id="135" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_260 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="728" st_id="135" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.preheader:4  %tmp_255 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="729" st_id="135" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:0  %tmp_s = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="730" st_id="136" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_260 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="731" st_id="136" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.preheader:4  %tmp_255 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="732" st_id="136" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:0  %tmp_s = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="733" st_id="137" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_260 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="734" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_334_i32_shr = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_260, i32 3, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_334_i32_shr"/></StgValue>
</operation>

<operation id="735" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="32">
<![CDATA[
:7  %tmp_553 = trunc i32 %tmp_260 to i3

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="736" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_334_i32_shr1_cas = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %tmp_260, i32 3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_334_i32_shr1_cas"/></StgValue>
</operation>

<operation id="737" st_id="137" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.preheader:4  %tmp_255 = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="738" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9.preheader:6  %tmp_327_i32_shr = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_255, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_327_i32_shr"/></StgValue>
</operation>

<operation id="739" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="32">
<![CDATA[
.preheader9.preheader:8  %tmp_547 = trunc i32 %tmp_255 to i5

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="740" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9.preheader:15  %tmp_327_i32_shr1_cas = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %tmp_255, i32 5, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_327_i32_shr1_cas"/></StgValue>
</operation>

<operation id="741" st_id="137" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:0  %tmp_s = mul i32 %LAYER_IN_W_T_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="742" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="18" op_0_bw="32">
<![CDATA[
.preheader11.preheader:1  %tmp = trunc i32 %tmp_s to i18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="743" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader11.preheader:2  %tmp_320_i32_shr = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_s, i32 4, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_320_i32_shr"/></StgValue>
</operation>

<operation id="744" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="4" op_0_bw="32">
<![CDATA[
.preheader11.preheader:4  %tmp_546 = trunc i32 %tmp_s to i4

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="745" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader11.preheader:11  %tmp_320_i32_shr1_cas = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %tmp_s, i32 4, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_320_i32_shr1_cas"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="746" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:8  %tmp_159 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_553, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="747" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %tmp_160 = icmp eq i6 %tmp_159, 0

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="748" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="6">
<![CDATA[
:10  %tmp_170_cast = zext i6 %tmp_159 to i7

]]></Node>
<StgValue><ssdm name="tmp_170_cast"/></StgValue>
</operation>

<operation id="749" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:11  %tmp_171 = sub i7 -64, %tmp_170_cast

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="750" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader9.preheader:9  %tmp_156 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_547, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="751" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader9.preheader:10  %tmp_157 = icmp eq i6 %tmp_156, 0

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="752" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="6">
<![CDATA[
.preheader9.preheader:11  %tmp_166_cast = zext i6 %tmp_156 to i7

]]></Node>
<StgValue><ssdm name="tmp_166_cast"/></StgValue>
</operation>

<operation id="753" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader9.preheader:12  %tmp_167 = sub i7 -64, %tmp_166_cast

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="754" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader11.preheader:5  %tmp_153 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_546, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="755" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader11.preheader:6  %tmp_154 = icmp eq i6 %tmp_153, 0

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="756" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="7" op_0_bw="6">
<![CDATA[
.preheader11.preheader:7  %tmp_162_cast = zext i6 %tmp_153 to i7

]]></Node>
<StgValue><ssdm name="tmp_162_cast"/></StgValue>
</operation>

<operation id="757" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader11.preheader:8  %tmp_163 = sub i7 -64, %tmp_162_cast

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="758" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_550 = shl i32 %LAYER_IN_H_T_read, 1

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="759" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_551 = shl i32 %in_h_iter_read, 1

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="760" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_552 = shl i32 %in_w_iter_read, 1

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="761" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="29" op_0_bw="26">
<![CDATA[
:5  %tmp_353 = zext i26 %tmp_334_i32_shr to i29

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="762" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="26">
<![CDATA[
:6  %tmp_334_i32_shr_cast = zext i26 %tmp_334_i32_shr to i32

]]></Node>
<StgValue><ssdm name="tmp_334_i32_shr_cast"/></StgValue>
</operation>

<operation id="763" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="7">
<![CDATA[
:12  %tmp_171_cast = zext i7 %tmp_171 to i64

]]></Node>
<StgValue><ssdm name="tmp_171_cast"/></StgValue>
</operation>

<operation id="764" st_id="139" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_172 = lshr i64 -1, %tmp_171_cast

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="765" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9.preheader:0  %tmp_253 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_h_iter_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="767" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="31">
<![CDATA[
.preheader9.preheader:1  %tmp_345 = zext i31 %tmp_253 to i32

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="768" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9.preheader:2  %tmp_254 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_w_iter_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="769" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="31">
<![CDATA[
.preheader9.preheader:3  %tmp_346 = zext i31 %tmp_254 to i32

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="770" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9.preheader:5  %tmp_110 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %LAYER_IN_H_T_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="771" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="26">
<![CDATA[
.preheader9.preheader:7  %tmp_327_i32_shr_cast = zext i26 %tmp_327_i32_shr to i32

]]></Node>
<StgValue><ssdm name="tmp_327_i32_shr_cast"/></StgValue>
</operation>

<operation id="772" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="7">
<![CDATA[
.preheader9.preheader:13  %tmp_167_cast = zext i7 %tmp_167 to i64

]]></Node>
<StgValue><ssdm name="tmp_167_cast"/></StgValue>
</operation>

<operation id="773" st_id="139" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader9.preheader:14  %tmp_168 = lshr i64 -1, %tmp_167_cast

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="774" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="29" op_0_bw="26">
<![CDATA[
.preheader9.preheader:16  %tmp_327_i32_shr1_cas_1 = zext i26 %tmp_327_i32_shr to i29

]]></Node>
<StgValue><ssdm name="tmp_327_i32_shr1_cas_1"/></StgValue>
</operation>

<operation id="775" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="19" op_0_bw="32">
<![CDATA[
.preheader9.preheader:17  %tmp_548 = trunc i32 %LAYER_IN_W_T_read to i19

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="776" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="18" op_0_bw="32">
<![CDATA[
.preheader9.preheader:18  %tmp_549 = trunc i32 %LAYER_OUT_NUM_T_read to i18

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="777" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:19  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="26">
<![CDATA[
.preheader11.preheader:3  %tmp_320_i32_shr_cast = zext i26 %tmp_320_i32_shr to i32

]]></Node>
<StgValue><ssdm name="tmp_320_i32_shr_cast"/></StgValue>
</operation>

<operation id="779" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="7">
<![CDATA[
.preheader11.preheader:9  %tmp_163_cast = zext i7 %tmp_163 to i64

]]></Node>
<StgValue><ssdm name="tmp_163_cast"/></StgValue>
</operation>

<operation id="780" st_id="139" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader11.preheader:10  %tmp_164 = lshr i64 -1, %tmp_163_cast

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="781" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="29" op_0_bw="26">
<![CDATA[
.preheader11.preheader:12  %tmp_320_i32_shr1_cas_1 = zext i26 %tmp_320_i32_shr to i29

]]></Node>
<StgValue><ssdm name="tmp_320_i32_shr1_cas_1"/></StgValue>
</operation>

<operation id="782" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:13  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="783" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %hh5 = phi i32 [ 0, %2 ], [ %hh_3, %memcpy.tail60 ]

]]></Node>
<StgValue><ssdm name="hh5"/></StgValue>
</operation>

<operation id="784" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i32 [ 0, %2 ], [ %next_mul, %memcpy.tail60 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="785" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %next_mul = add i32 %phi_mul, %tmp_260

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="786" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %exitcond2 = icmp eq i32 %hh5, %tmp_550

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="787" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %hh_3 = add nsw i32 %hh5, 1

]]></Node>
<StgValue><ssdm name="hh_3"/></StgValue>
</operation>

<operation id="788" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond2, label %.loopexit.loopexit24, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="140" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="790" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_347_cast = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %phi_mul, i32 3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_347_cast"/></StgValue>
</operation>

<operation id="791" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit24:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="792" st_id="141" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="793" st_id="142" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="794" st_id="143" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="795" st_id="144" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="796" st_id="145" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="797" st_id="146" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="798" st_id="147" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="799" st_id="148" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="800" st_id="149" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="801" st_id="150" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="802" st_id="151" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="803" st_id="152" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="804" st_id="153" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="805" st_id="154" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="806" st_id="155" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="807" st_id="156" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="808" st_id="157" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="809" st_id="158" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="810" st_id="159" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="811" st_id="160" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="812" st_id="161" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="813" st_id="162" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="814" st_id="163" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="815" st_id="164" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="816" st_id="165" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="817" st_id="166" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="818" st_id="167" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="819" st_id="168" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="820" st_id="169" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="821" st_id="170" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="822" st_id="171" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="823" st_id="172" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="824" st_id="173" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="825" st_id="174" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="826" st_id="175" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_315 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="827" st_id="176" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_316 = mul i32 %LAYER_OUT_H_HW_read, %tmp_315

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="828" st_id="177" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_316 = mul i32 %LAYER_OUT_H_HW_read, %tmp_315

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="829" st_id="178" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_316 = mul i32 %LAYER_OUT_H_HW_read, %tmp_315

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="830" st_id="179" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_316 = mul i32 %LAYER_OUT_H_HW_read, %tmp_315

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="831" st_id="180" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_316 = mul i32 %LAYER_OUT_H_HW_read, %tmp_315

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="832" st_id="181" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_316 = mul i32 %LAYER_OUT_H_HW_read, %tmp_315

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="833" st_id="182" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_316 = mul i32 %LAYER_OUT_H_HW_read, %tmp_315

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="834" st_id="183" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp7 = add i32 %tmp_316, %hh5

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="835" st_id="183" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_317 = add i32 %tmp_551, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="836" st_id="184" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_318 = mul i32 %LAYER_OUT_W_HW_read, %tmp_317

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="837" st_id="185" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_318 = mul i32 %LAYER_OUT_W_HW_read, %tmp_317

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="838" st_id="186" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_318 = mul i32 %LAYER_OUT_W_HW_read, %tmp_317

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="839" st_id="187" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_318 = mul i32 %LAYER_OUT_W_HW_read, %tmp_317

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="840" st_id="188" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_318 = mul i32 %LAYER_OUT_W_HW_read, %tmp_317

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="841" st_id="189" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_318 = mul i32 %LAYER_OUT_W_HW_read, %tmp_317

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="842" st_id="190" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_318 = mul i32 %LAYER_OUT_W_HW_read, %tmp_317

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="843" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_319 = add i32 %tmp_318, %tmp_552

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="844" st_id="192" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_320 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_319

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="845" st_id="193" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_320 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_319

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="846" st_id="194" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_320 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_319

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="847" st_id="195" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_320 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_319

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="848" st_id="196" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_320 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_319

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="849" st_id="197" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_320 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_319

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="850" st_id="198" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_320 = mul i32 %LAYER_OUT_NUM_T_read, %tmp_319

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="851" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %global_cout_idx_2 = add i32 %cout_offset_read, %tmp_320

]]></Node>
<StgValue><ssdm name="global_cout_idx_2"/></StgValue>
</operation>

<operation id="852" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_321 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_cout_idx_2, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="853" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="59" op_0_bw="28">
<![CDATA[
:9  %tmp_322_cast = zext i28 %tmp_321 to i59

]]></Node>
<StgValue><ssdm name="tmp_322_cast"/></StgValue>
</operation>

<operation id="854" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="59" op_0_bw="58">
<![CDATA[
:11  %global_cout_V_offset_8 = zext i58 %global_cout_V_offset_3 to i59

]]></Node>
<StgValue><ssdm name="global_cout_V_offset_8"/></StgValue>
</operation>

<operation id="855" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
:12  %sum3 = add i59 %global_cout_V_offset_8, %tmp_322_cast

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="856" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="29" op_0_bw="28">
<![CDATA[
:10  %tmp_345_cast = zext i28 %tmp_321 to i29

]]></Node>
<StgValue><ssdm name="tmp_345_cast"/></StgValue>
</operation>

<operation id="857" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="59">
<![CDATA[
:13  %sum11_cast = zext i59 %sum3 to i64

]]></Node>
<StgValue><ssdm name="sum11_cast"/></StgValue>
</operation>

<operation id="858" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:14  %global_cout_V_addr_4 = getelementptr i512* %global_cout_V, i64 %sum11_cast

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_4"/></StgValue>
</operation>

<operation id="859" st_id="201" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:16  %global_cout_V_addr_4_1 = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %global_cout_V_addr_4, i32 %tmp_334_i32_shr_cast)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_4_1"/></StgValue>
</operation>

<operation id="860" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %burst.wr.header47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="861" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
burst.wr.header47:0  %indvar7 = phi i26 [ 0, %4 ], [ %indvar_next7, %burst.wr.body48 ]

]]></Node>
<StgValue><ssdm name="indvar7"/></StgValue>
</operation>

<operation id="862" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.wr.header47:1  %exitcond8 = icmp eq i26 %indvar7, %tmp_334_i32_shr

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="863" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.wr.header47:2  %indvar_next7 = add i26 %indvar7, 1

]]></Node>
<StgValue><ssdm name="indvar_next7"/></StgValue>
</operation>

<operation id="864" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header47:3  br i1 %exitcond8, label %burst.wr.end46, label %burst.wr.body48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="26">
<![CDATA[
burst.wr.body48:3  %tmp_562 = trunc i26 %indvar7 to i14

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="866" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body48:4  %tmp_161 = add i14 %tmp_347_cast, %tmp_562

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="867" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="14">
<![CDATA[
burst.wr.body48:5  %tmp_161_cast = zext i14 %tmp_161 to i64

]]></Node>
<StgValue><ssdm name="tmp_161_cast"/></StgValue>
</operation>

<operation id="868" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="13" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body48:6  %cout_burst_buf_V_add_6 = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_161_cast

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add_6"/></StgValue>
</operation>

<operation id="869" st_id="203" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body48:7  %cout_burst_buf_V_loa_4 = load i512* %cout_burst_buf_V_add_6, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_4"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="870" st_id="204" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body48:7  %cout_burst_buf_V_loa_4 = load i512* %cout_burst_buf_V_add_6, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_4"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="871" st_id="205" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body48:7  %cout_burst_buf_V_loa_4 = load i512* %cout_burst_buf_V_add_6, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_4"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="872" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body48:0  %burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin2"/></StgValue>
</operation>

<operation id="873" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body48:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body48:2  call void (...)* @_ssdm_op_SpecLoopName([46 x i8]* @memcpy_OC_global_cou_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="206" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
burst.wr.body48:8  call void @_ssdm_op_Write.m_axi.i512P(i512* %global_cout_V_addr_4, i512 %cout_burst_buf_V_loa_4, i64 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body48:9  %burstwrite_rend59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin2)

]]></Node>
<StgValue><ssdm name="burstwrite_rend59"/></StgValue>
</operation>

<operation id="877" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body48:10  br label %burst.wr.header47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="878" st_id="207" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end46:0  %global_cout_V_addr_4_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_4)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_4_2"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="879" st_id="208" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end46:0  %global_cout_V_addr_4_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_4)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_4_2"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="880" st_id="209" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end46:0  %global_cout_V_addr_4_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_4)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_4_2"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="881" st_id="210" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end46:0  %global_cout_V_addr_4_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_4)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_4_2"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="882" st_id="211" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end46:0  %global_cout_V_addr_4_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_4)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_4_2"/></StgValue>
</operation>

<operation id="883" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.end46:1  br i1 %tmp_160, label %memcpy.tail60, label %tailBB61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
tailBB61:0  %tmp_173 = add i14 %tmp_347_cast, %tmp_334_i32_shr1_cas

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="885" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
tailBB61:4  %global_cout_V_addr14 = add i29 %tmp_345_cast, %tmp_353

]]></Node>
<StgValue><ssdm name="global_cout_V_addr14"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="886" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="14">
<![CDATA[
tailBB61:1  %tmp_173_cast = zext i14 %tmp_173 to i64

]]></Node>
<StgValue><ssdm name="tmp_173_cast"/></StgValue>
</operation>

<operation id="887" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
tailBB61:2  %cout_burst_buf_V_add_7 = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_173_cast

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add_7"/></StgValue>
</operation>

<operation id="888" st_id="212" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="512" op_0_bw="13">
<![CDATA[
tailBB61:3  %cout_burst_buf_V_loa_5 = load i512* %cout_burst_buf_V_add_7, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_5"/></StgValue>
</operation>

<operation id="889" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="59" op_0_bw="29">
<![CDATA[
tailBB61:5  %global_cout_V_addr20 = zext i29 %global_cout_V_addr14 to i59

]]></Node>
<StgValue><ssdm name="global_cout_V_addr20"/></StgValue>
</operation>

<operation id="890" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
tailBB61:6  %sum10 = add i59 %global_cout_V_offset_8, %global_cout_V_addr20

]]></Node>
<StgValue><ssdm name="sum10"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="891" st_id="213" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="512" op_0_bw="13">
<![CDATA[
tailBB61:3  %cout_burst_buf_V_loa_5 = load i512* %cout_burst_buf_V_add_7, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_5"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="892" st_id="214" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="512" op_0_bw="13">
<![CDATA[
tailBB61:3  %cout_burst_buf_V_loa_5 = load i512* %cout_burst_buf_V_add_7, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_5"/></StgValue>
</operation>

<operation id="893" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="59">
<![CDATA[
tailBB61:7  %sum21_cast = zext i59 %sum10 to i64

]]></Node>
<StgValue><ssdm name="sum21_cast"/></StgValue>
</operation>

<operation id="894" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
tailBB61:8  %global_cout_V_addr_15 = getelementptr i512* %global_cout_V, i64 %sum21_cast

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_15"/></StgValue>
</operation>

<operation id="895" st_id="214" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
tailBB61:9  %global_cout_V_gep67_s = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %global_cout_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="global_cout_V_gep67_s"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="896" st_id="215" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
tailBB61:10  call void @_ssdm_op_Write.m_axi.i512P(i512* %global_cout_V_addr_15, i512 %cout_burst_buf_V_loa_5, i64 %tmp_172)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="897" st_id="216" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB61:11  %resp68 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_15)

]]></Node>
<StgValue><ssdm name="resp68"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="898" st_id="217" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB61:11  %resp68 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_15)

]]></Node>
<StgValue><ssdm name="resp68"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="899" st_id="218" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB61:11  %resp68 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_15)

]]></Node>
<StgValue><ssdm name="resp68"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="900" st_id="219" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB61:11  %resp68 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_15)

]]></Node>
<StgValue><ssdm name="resp68"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="901" st_id="220" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB61:11  %resp68 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_15)

]]></Node>
<StgValue><ssdm name="resp68"/></StgValue>
</operation>

<operation id="902" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
tailBB61:12  br label %memcpy.tail60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
memcpy.tail60:0  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="904" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader9:0  %hh1 = phi i31 [ %hh_2, %memcpy.tail37 ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="hh1"/></StgValue>
</operation>

<operation id="905" st_id="221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader9:1  %exitcond1 = icmp eq i31 %hh1, %tmp_110

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="906" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader9:2  %hh_2 = add i31 %hh1, 1

]]></Node>
<StgValue><ssdm name="hh_2"/></StgValue>
</operation>

<operation id="907" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:3  br i1 %exitcond1, label %.loopexit.loopexit25, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="19" op_0_bw="31">
<![CDATA[
:1  %tmp_557 = trunc i31 %hh1 to i19

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="909" st_id="221" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="910" st_id="221" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:10  %tmp_310 = mul i19 %tmp_557, %tmp_548

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="911" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit25:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="912" st_id="222" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="913" st_id="222" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:10  %tmp_310 = mul i19 %tmp_557, %tmp_548

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="914" st_id="223" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="915" st_id="223" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:10  %tmp_310 = mul i19 %tmp_557, %tmp_548

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="916" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="18" op_0_bw="18" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_312_cast = call i18 @_ssdm_op_PartSelect.i18.i19.i32.i32(i19 %tmp_310, i32 1, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_312_cast"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="917" st_id="224" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="918" st_id="224" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:12  %local_cout_idx_3 = mul i18 %tmp_312_cast, %tmp_549

]]></Node>
<StgValue><ssdm name="local_cout_idx_3"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="919" st_id="225" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="920" st_id="225" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:12  %local_cout_idx_3 = mul i18 %tmp_312_cast, %tmp_549

]]></Node>
<StgValue><ssdm name="local_cout_idx_3"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="921" st_id="226" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="922" st_id="226" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:12  %local_cout_idx_3 = mul i18 %tmp_312_cast, %tmp_549

]]></Node>
<StgValue><ssdm name="local_cout_idx_3"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="923" st_id="227" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="924" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="14" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_337_cast = call i14 @_ssdm_op_PartSelect.i14.i18.i32.i32(i18 %local_cout_idx_3, i32 4, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_337_cast"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="925" st_id="228" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="926" st_id="229" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="927" st_id="230" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="928" st_id="231" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="929" st_id="232" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="930" st_id="233" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="931" st_id="234" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="932" st_id="235" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="933" st_id="236" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="934" st_id="237" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="935" st_id="238" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="936" st_id="239" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="937" st_id="240" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="938" st_id="241" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="939" st_id="242" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="940" st_id="243" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="941" st_id="244" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="942" st_id="245" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="943" st_id="246" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="944" st_id="247" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="945" st_id="248" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="946" st_id="249" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="947" st_id="250" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="948" st_id="251" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="949" st_id="252" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="950" st_id="253" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="951" st_id="254" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="952" st_id="255" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="953" st_id="256" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_304 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="954" st_id="257" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_305 = mul i32 %tmp_304, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="955" st_id="258" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_305 = mul i32 %tmp_304, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="956" st_id="259" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_305 = mul i32 %tmp_304, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="957" st_id="260" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_305 = mul i32 %tmp_304, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="958" st_id="261" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_305 = mul i32 %tmp_304, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="959" st_id="262" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_305 = mul i32 %tmp_304, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="960" st_id="263" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_305 = mul i32 %tmp_304, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="961" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="31">
<![CDATA[
:0  %hh1_cast = zext i31 %hh1 to i32

]]></Node>
<StgValue><ssdm name="hh1_cast"/></StgValue>
</operation>

<operation id="962" st_id="264" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp6 = add i32 %tmp_345, %hh1_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="963" st_id="264" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_306 = add i32 %tmp6, %tmp_305

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="964" st_id="265" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_307 = mul i32 %tmp_306, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="965" st_id="266" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_307 = mul i32 %tmp_306, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="966" st_id="267" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_307 = mul i32 %tmp_306, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="967" st_id="268" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_307 = mul i32 %tmp_306, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="968" st_id="269" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_307 = mul i32 %tmp_306, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="969" st_id="270" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_307 = mul i32 %tmp_306, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="970" st_id="271" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_307 = mul i32 %tmp_306, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="971" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_308 = add i32 %tmp_307, %tmp_346

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="972" st_id="273" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_309 = mul i32 %tmp_308, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="973" st_id="274" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_309 = mul i32 %tmp_308, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="974" st_id="275" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_309 = mul i32 %tmp_308, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="975" st_id="276" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_309 = mul i32 %tmp_308, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="976" st_id="277" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_309 = mul i32 %tmp_308, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="977" st_id="278" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_309 = mul i32 %tmp_308, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="978" st_id="279" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_309 = mul i32 %tmp_308, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="979" st_id="280" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %global_cout_idx_1 = add i32 %tmp_309, %cout_offset_read

]]></Node>
<StgValue><ssdm name="global_cout_idx_1"/></StgValue>
</operation>

<operation id="980" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_312 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_cout_idx_1, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="981" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="59" op_0_bw="28">
<![CDATA[
:14  %tmp_313_cast = zext i28 %tmp_312 to i59

]]></Node>
<StgValue><ssdm name="tmp_313_cast"/></StgValue>
</operation>

<operation id="982" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="59" op_0_bw="58">
<![CDATA[
:16  %global_cout_V_offset_7 = zext i58 %global_cout_V_offset_3 to i59

]]></Node>
<StgValue><ssdm name="global_cout_V_offset_7"/></StgValue>
</operation>

<operation id="983" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
:17  %sum1 = add i59 %tmp_313_cast, %global_cout_V_offset_7

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="984" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="29" op_0_bw="28">
<![CDATA[
:15  %tmp_335_cast = zext i28 %tmp_312 to i29

]]></Node>
<StgValue><ssdm name="tmp_335_cast"/></StgValue>
</operation>

<operation id="985" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="59">
<![CDATA[
:18  %sum10_cast = zext i59 %sum1 to i64

]]></Node>
<StgValue><ssdm name="sum10_cast"/></StgValue>
</operation>

<operation id="986" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:19  %global_cout_V_addr_3 = getelementptr i512* %global_cout_V, i64 %sum10_cast

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_3"/></StgValue>
</operation>

<operation id="987" st_id="282" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:21  %global_cout_V_addr_3_1 = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %global_cout_V_addr_3, i32 %tmp_327_i32_shr_cast)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_3_1"/></StgValue>
</operation>

<operation id="988" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %burst.wr.header24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="989" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
burst.wr.header24:0  %indvar6 = phi i26 [ 0, %1 ], [ %indvar_next6, %burst.wr.body25 ]

]]></Node>
<StgValue><ssdm name="indvar6"/></StgValue>
</operation>

<operation id="990" st_id="283" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.wr.header24:1  %exitcond7 = icmp eq i26 %indvar6, %tmp_327_i32_shr

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="991" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.wr.header24:2  %indvar_next6 = add i26 %indvar6, 1

]]></Node>
<StgValue><ssdm name="indvar_next6"/></StgValue>
</operation>

<operation id="992" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header24:3  br i1 %exitcond7, label %burst.wr.end23, label %burst.wr.body25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="993" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="26">
<![CDATA[
burst.wr.body25:3  %tmp_561 = trunc i26 %indvar6 to i14

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="994" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body25:4  %tmp_158 = add i14 %tmp_337_cast, %tmp_561

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="995" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="14">
<![CDATA[
burst.wr.body25:5  %tmp_158_cast = zext i14 %tmp_158 to i64

]]></Node>
<StgValue><ssdm name="tmp_158_cast"/></StgValue>
</operation>

<operation id="996" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="13" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body25:6  %cout_burst_buf_V_add_4 = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_158_cast

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add_4"/></StgValue>
</operation>

<operation id="997" st_id="284" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body25:7  %cout_burst_buf_V_loa_2 = load i512* %cout_burst_buf_V_add_4, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_2"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="998" st_id="285" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body25:7  %cout_burst_buf_V_loa_2 = load i512* %cout_burst_buf_V_add_4, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_2"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="999" st_id="286" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body25:7  %cout_burst_buf_V_loa_2 = load i512* %cout_burst_buf_V_add_4, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_2"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1000" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body25:0  %burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin1"/></StgValue>
</operation>

<operation id="1001" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body25:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body25:2  call void (...)* @_ssdm_op_SpecLoopName([46 x i8]* @memcpy_OC_global_cou_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1003" st_id="287" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
burst.wr.body25:8  call void @_ssdm_op_Write.m_axi.i512P(i512* %global_cout_V_addr_3, i512 %cout_burst_buf_V_loa_2, i64 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1004" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body25:9  %burstwrite_rend36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin1)

]]></Node>
<StgValue><ssdm name="burstwrite_rend36"/></StgValue>
</operation>

<operation id="1005" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body25:10  br label %burst.wr.header24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1006" st_id="288" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end23:0  %global_cout_V_addr_3_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_3)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_3_2"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1007" st_id="289" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end23:0  %global_cout_V_addr_3_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_3)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_3_2"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1008" st_id="290" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end23:0  %global_cout_V_addr_3_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_3)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_3_2"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1009" st_id="291" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end23:0  %global_cout_V_addr_3_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_3)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_3_2"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1010" st_id="292" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end23:0  %global_cout_V_addr_3_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_3)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_3_2"/></StgValue>
</operation>

<operation id="1011" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.end23:1  br i1 %tmp_157, label %memcpy.tail37, label %tailBB38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1012" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
tailBB38:0  %tmp_169 = add i14 %tmp_337_cast, %tmp_327_i32_shr1_cas

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1013" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
tailBB38:4  %global_cout_V_addr12 = add i29 %tmp_335_cast, %tmp_327_i32_shr1_cas_1

]]></Node>
<StgValue><ssdm name="global_cout_V_addr12"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1014" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="14">
<![CDATA[
tailBB38:1  %tmp_169_cast = zext i14 %tmp_169 to i64

]]></Node>
<StgValue><ssdm name="tmp_169_cast"/></StgValue>
</operation>

<operation id="1015" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="13" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
tailBB38:2  %cout_burst_buf_V_add_5 = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_169_cast

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add_5"/></StgValue>
</operation>

<operation id="1016" st_id="293" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="512" op_0_bw="13">
<![CDATA[
tailBB38:3  %cout_burst_buf_V_loa_3 = load i512* %cout_burst_buf_V_add_5, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_3"/></StgValue>
</operation>

<operation id="1017" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="59" op_0_bw="29">
<![CDATA[
tailBB38:5  %global_cout_V_addr18 = zext i29 %global_cout_V_addr12 to i59

]]></Node>
<StgValue><ssdm name="global_cout_V_addr18"/></StgValue>
</operation>

<operation id="1018" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
tailBB38:6  %sum8 = add i59 %global_cout_V_offset_7, %global_cout_V_addr18

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1019" st_id="294" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="512" op_0_bw="13">
<![CDATA[
tailBB38:3  %cout_burst_buf_V_loa_3 = load i512* %cout_burst_buf_V_add_5, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_3"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1020" st_id="295" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="512" op_0_bw="13">
<![CDATA[
tailBB38:3  %cout_burst_buf_V_loa_3 = load i512* %cout_burst_buf_V_add_5, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_3"/></StgValue>
</operation>

<operation id="1021" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="59">
<![CDATA[
tailBB38:7  %sum15_cast = zext i59 %sum8 to i64

]]></Node>
<StgValue><ssdm name="sum15_cast"/></StgValue>
</operation>

<operation id="1022" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
tailBB38:8  %global_cout_V_addr_13 = getelementptr i512* %global_cout_V, i64 %sum15_cast

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_13"/></StgValue>
</operation>

<operation id="1023" st_id="295" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
tailBB38:9  %global_cout_V_gep44_s = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %global_cout_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="global_cout_V_gep44_s"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1024" st_id="296" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
tailBB38:10  call void @_ssdm_op_Write.m_axi.i512P(i512* %global_cout_V_addr_13, i512 %cout_burst_buf_V_loa_3, i64 %tmp_168)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1025" st_id="297" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB38:11  %resp45 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_13)

]]></Node>
<StgValue><ssdm name="resp45"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1026" st_id="298" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB38:11  %resp45 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_13)

]]></Node>
<StgValue><ssdm name="resp45"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1027" st_id="299" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB38:11  %resp45 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_13)

]]></Node>
<StgValue><ssdm name="resp45"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1028" st_id="300" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB38:11  %resp45 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_13)

]]></Node>
<StgValue><ssdm name="resp45"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1029" st_id="301" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB38:11  %resp45 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_13)

]]></Node>
<StgValue><ssdm name="resp45"/></StgValue>
</operation>

<operation id="1030" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
tailBB38:12  br label %memcpy.tail37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
memcpy.tail37:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1032" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11:0  %hh = phi i32 [ %hh_1, %memcpy.tail ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="hh"/></StgValue>
</operation>

<operation id="1033" st_id="302" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:1  %exitcond3 = icmp eq i32 %hh, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="1034" st_id="302" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:2  %hh_1 = add nsw i32 %hh, 1

]]></Node>
<StgValue><ssdm name="hh_1"/></StgValue>
</operation>

<operation id="1035" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:3  br i1 %exitcond3, label %.loopexit.loopexit26, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1036" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="18" op_0_bw="32">
<![CDATA[
:0  %tmp_556 = trunc i32 %hh to i18

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="1037" st_id="302" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1038" st_id="302" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:9  %local_cout_idx = mul i18 %tmp, %tmp_556

]]></Node>
<StgValue><ssdm name="local_cout_idx"/></StgValue>
</operation>

<operation id="1039" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit26:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1040" st_id="303" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1041" st_id="303" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:9  %local_cout_idx = mul i18 %tmp, %tmp_556

]]></Node>
<StgValue><ssdm name="local_cout_idx"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1042" st_id="304" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1043" st_id="304" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:9  %local_cout_idx = mul i18 %tmp, %tmp_556

]]></Node>
<StgValue><ssdm name="local_cout_idx"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1044" st_id="305" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1045" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="14" op_0_bw="14" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_325_cast = call i14 @_ssdm_op_PartSelect.i14.i18.i32.i32(i18 %local_cout_idx, i32 4, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_325_cast"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1046" st_id="306" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1047" st_id="307" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1048" st_id="308" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1049" st_id="309" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1050" st_id="310" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1051" st_id="311" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1052" st_id="312" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1053" st_id="313" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1054" st_id="314" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1055" st_id="315" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1056" st_id="316" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1057" st_id="317" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1058" st_id="318" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1059" st_id="319" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1060" st_id="320" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1061" st_id="321" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1062" st_id="322" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1063" st_id="323" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1064" st_id="324" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1065" st_id="325" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1066" st_id="326" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1067" st_id="327" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1068" st_id="328" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1069" st_id="329" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1070" st_id="330" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1071" st_id="331" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1072" st_id="332" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1073" st_id="333" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1074" st_id="334" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1075" st_id="335" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1076" st_id="336" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1077" st_id="337" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_295 = udiv i32 %num_iter_read, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1078" st_id="338" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_296 = mul i32 %tmp_295, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1079" st_id="339" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_296 = mul i32 %tmp_295, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1080" st_id="340" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_296 = mul i32 %tmp_295, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1081" st_id="341" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_296 = mul i32 %tmp_295, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1082" st_id="342" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_296 = mul i32 %tmp_295, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1083" st_id="343" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_296 = mul i32 %tmp_295, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1084" st_id="344" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_296 = mul i32 %tmp_295, %LAYER_OUT_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1085" st_id="345" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp5 = add i32 %tmp_296, %in_h_iter_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="1086" st_id="345" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_297 = add i32 %tmp5, %hh

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1087" st_id="346" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_298 = mul i32 %tmp_297, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1088" st_id="347" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_298 = mul i32 %tmp_297, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1089" st_id="348" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_298 = mul i32 %tmp_297, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1090" st_id="349" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_298 = mul i32 %tmp_297, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1091" st_id="350" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_298 = mul i32 %tmp_297, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1092" st_id="351" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_298 = mul i32 %tmp_297, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1093" st_id="352" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_298 = mul i32 %tmp_297, %LAYER_OUT_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="1094" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_299 = add i32 %tmp_298, %in_w_iter_read

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="1095" st_id="354" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_300 = mul i32 %tmp_299, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="1096" st_id="355" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_300 = mul i32 %tmp_299, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="1097" st_id="356" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_300 = mul i32 %tmp_299, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="1098" st_id="357" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_300 = mul i32 %tmp_299, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="1099" st_id="358" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_300 = mul i32 %tmp_299, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="1100" st_id="359" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_300 = mul i32 %tmp_299, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="1101" st_id="360" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_300 = mul i32 %tmp_299, %LAYER_OUT_NUM_T_read

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="1102" st_id="361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %global_cout_idx = add i32 %tmp_300, %cout_offset_read

]]></Node>
<StgValue><ssdm name="global_cout_idx"/></StgValue>
</operation>

<operation id="1103" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_301 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_cout_idx, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="1104" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="59" op_0_bw="28">
<![CDATA[
:11  %tmp_302_cast = zext i28 %tmp_301 to i59

]]></Node>
<StgValue><ssdm name="tmp_302_cast"/></StgValue>
</operation>

<operation id="1105" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="59" op_0_bw="58">
<![CDATA[
:13  %global_cout_V_offset_6 = zext i58 %global_cout_V_offset_3 to i59

]]></Node>
<StgValue><ssdm name="global_cout_V_offset_6"/></StgValue>
</operation>

<operation id="1106" st_id="362" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
:14  %sum5 = add i59 %tmp_302_cast, %global_cout_V_offset_6

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="1107" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="29" op_0_bw="28">
<![CDATA[
:12  %tmp_323_cast = zext i28 %tmp_301 to i29

]]></Node>
<StgValue><ssdm name="tmp_323_cast"/></StgValue>
</operation>

<operation id="1108" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="59">
<![CDATA[
:15  %sum5_cast = zext i59 %sum5 to i64

]]></Node>
<StgValue><ssdm name="sum5_cast"/></StgValue>
</operation>

<operation id="1109" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:16  %global_cout_V_addr_2 = getelementptr i512* %global_cout_V, i64 %sum5_cast

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_2"/></StgValue>
</operation>

<operation id="1110" st_id="363" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:18  %global_cout_V_addr_2_1 = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %global_cout_V_addr_2, i32 %tmp_320_i32_shr_cast)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_2_1"/></StgValue>
</operation>

<operation id="1111" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="1112" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar = phi i26 [ 0, %0 ], [ %indvar_next, %burst.wr.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="1113" st_id="364" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.wr.header:1  %exitcond = icmp eq i26 %indvar, %tmp_320_i32_shr

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="1114" st_id="364" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.wr.header:2  %indvar_next = add i26 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="1115" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:3  br i1 %exitcond, label %burst.wr.end, label %burst.wr.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1116" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="14" op_0_bw="26">
<![CDATA[
burst.wr.body:3  %tmp_560 = trunc i26 %indvar to i14

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="1117" st_id="364" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.body:4  %tmp_155 = add i14 %tmp_325_cast, %tmp_560

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="1118" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="14">
<![CDATA[
burst.wr.body:5  %tmp_155_cast = zext i14 %tmp_155 to i64

]]></Node>
<StgValue><ssdm name="tmp_155_cast"/></StgValue>
</operation>

<operation id="1119" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="13" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:6  %cout_burst_buf_V_add = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add"/></StgValue>
</operation>

<operation id="1120" st_id="365" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body:7  %cout_burst_buf_V_loa = load i512* %cout_burst_buf_V_add, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="1121" st_id="366" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body:7  %cout_burst_buf_V_loa = load i512* %cout_burst_buf_V_add, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="1122" st_id="367" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="512" op_0_bw="13">
<![CDATA[
burst.wr.body:7  %cout_burst_buf_V_loa = load i512* %cout_burst_buf_V_add, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="1123" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="1124" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1125" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body:2  call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @memcpy_OC_global_cou_5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1126" st_id="368" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
burst.wr.body:8  call void @_ssdm_op_Write.m_axi.i512P(i512* %global_cout_V_addr_2, i512 %cout_burst_buf_V_loa, i64 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body:9  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="1128" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:10  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="1129" st_id="369" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end:0  %global_cout_V_addr_2_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_2)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_2_2"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="1130" st_id="370" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end:0  %global_cout_V_addr_2_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_2)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_2_2"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="1131" st_id="371" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end:0  %global_cout_V_addr_2_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_2)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_2_2"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="1132" st_id="372" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end:0  %global_cout_V_addr_2_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_2)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_2_2"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="1133" st_id="373" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
burst.wr.end:0  %global_cout_V_addr_2_2 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_2)

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_2_2"/></StgValue>
</operation>

<operation id="1134" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.end:1  br i1 %tmp_154, label %memcpy.tail, label %tailBB

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
tailBB:0  %tmp_165 = add i14 %tmp_325_cast, %tmp_320_i32_shr1_cas

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1136" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
tailBB:4  %global_cout_V_addr10 = add i29 %tmp_323_cast, %tmp_320_i32_shr1_cas_1

]]></Node>
<StgValue><ssdm name="global_cout_V_addr10"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="1137" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="14">
<![CDATA[
tailBB:1  %tmp_165_cast = zext i14 %tmp_165 to i64

]]></Node>
<StgValue><ssdm name="tmp_165_cast"/></StgValue>
</operation>

<operation id="1138" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="13" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
tailBB:2  %cout_burst_buf_V_add_3 = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_165_cast

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_add_3"/></StgValue>
</operation>

<operation id="1139" st_id="374" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="512" op_0_bw="13">
<![CDATA[
tailBB:3  %cout_burst_buf_V_loa_1 = load i512* %cout_burst_buf_V_add_3, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_1"/></StgValue>
</operation>

<operation id="1140" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="59" op_0_bw="29">
<![CDATA[
tailBB:5  %global_cout_V_addr16_1 = zext i29 %global_cout_V_addr10 to i59

]]></Node>
<StgValue><ssdm name="global_cout_V_addr16_1"/></StgValue>
</operation>

<operation id="1141" st_id="374" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
tailBB:6  %sum9 = add i59 %global_cout_V_offset_6, %global_cout_V_addr16_1

]]></Node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="1142" st_id="375" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="512" op_0_bw="13">
<![CDATA[
tailBB:3  %cout_burst_buf_V_loa_1 = load i512* %cout_burst_buf_V_add_3, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_1"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="1143" st_id="376" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="512" op_0_bw="13">
<![CDATA[
tailBB:3  %cout_burst_buf_V_loa_1 = load i512* %cout_burst_buf_V_add_3, align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_V_loa_1"/></StgValue>
</operation>

<operation id="1144" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="59">
<![CDATA[
tailBB:7  %sum9_cast = zext i59 %sum9 to i64

]]></Node>
<StgValue><ssdm name="sum9_cast"/></StgValue>
</operation>

<operation id="1145" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
tailBB:8  %global_cout_V_addr_11 = getelementptr i512* %global_cout_V, i64 %sum9_cast

]]></Node>
<StgValue><ssdm name="global_cout_V_addr_11"/></StgValue>
</operation>

<operation id="1146" st_id="376" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
tailBB:9  %global_cout_V_gep22_s = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %global_cout_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="global_cout_V_gep22_s"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="1147" st_id="377" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
tailBB:10  call void @_ssdm_op_Write.m_axi.i512P(i512* %global_cout_V_addr_11, i512 %cout_burst_buf_V_loa_1, i64 %tmp_164)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="1148" st_id="378" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB:11  %resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_11)

]]></Node>
<StgValue><ssdm name="resp"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="1149" st_id="379" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB:11  %resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_11)

]]></Node>
<StgValue><ssdm name="resp"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="1150" st_id="380" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB:11  %resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_11)

]]></Node>
<StgValue><ssdm name="resp"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="1151" st_id="381" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB:11  %resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_11)

]]></Node>
<StgValue><ssdm name="resp"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="1152" st_id="382" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
tailBB:11  %resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %global_cout_V_addr_11)

]]></Node>
<StgValue><ssdm name="resp"/></StgValue>
</operation>

<operation id="1153" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
tailBB:12  br label %memcpy.tail

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1154" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
memcpy.tail:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
