INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matteo/Desktop/Esercitazione3/opt_reordering_pipe1/opt_reordering_pipe1.sim/sim_1/impl/func/xsim/TOP_1_RCA_TB_func_impl.vhd" into library xil_defaultlib
