// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module AccumulatorMem(
  input         clock,
                reset,
                io_read_req_valid,
  input  [31:0] io_read_req_bits_scale_bits,
  input  [8:0]  io_read_req_bits_addr,
  input  [31:0] io_read_req_bits_igelu_qb,
                io_read_req_bits_igelu_qc,
                io_read_req_bits_iexp_qln2,
                io_read_req_bits_iexp_qln2_inv,
  input  [2:0]  io_read_req_bits_act,
  input         io_read_req_bits_fromDMA,
                io_read_resp_ready,
                io_write_valid,
  input  [8:0]  io_write_bits_addr,
  input  [31:0] io_write_bits_data_0_0,
                io_write_bits_data_1_0,
                io_write_bits_data_2_0,
                io_write_bits_data_3_0,
                io_write_bits_data_4_0,
                io_write_bits_data_5_0,
                io_write_bits_data_6_0,
                io_write_bits_data_7_0,
                io_write_bits_data_8_0,
                io_write_bits_data_9_0,
                io_write_bits_data_10_0,
                io_write_bits_data_11_0,
                io_write_bits_data_12_0,
                io_write_bits_data_13_0,
                io_write_bits_data_14_0,
                io_write_bits_data_15_0,
  input         io_write_bits_acc,
                io_write_bits_mask_0,
                io_write_bits_mask_1,
                io_write_bits_mask_2,
                io_write_bits_mask_3,
                io_write_bits_mask_4,
                io_write_bits_mask_5,
                io_write_bits_mask_6,
                io_write_bits_mask_7,
                io_write_bits_mask_8,
                io_write_bits_mask_9,
                io_write_bits_mask_10,
                io_write_bits_mask_11,
                io_write_bits_mask_12,
                io_write_bits_mask_13,
                io_write_bits_mask_14,
                io_write_bits_mask_15,
                io_write_bits_mask_16,
                io_write_bits_mask_17,
                io_write_bits_mask_18,
                io_write_bits_mask_19,
                io_write_bits_mask_20,
                io_write_bits_mask_21,
                io_write_bits_mask_22,
                io_write_bits_mask_23,
                io_write_bits_mask_24,
                io_write_bits_mask_25,
                io_write_bits_mask_26,
                io_write_bits_mask_27,
                io_write_bits_mask_28,
                io_write_bits_mask_29,
                io_write_bits_mask_30,
                io_write_bits_mask_31,
                io_write_bits_mask_32,
                io_write_bits_mask_33,
                io_write_bits_mask_34,
                io_write_bits_mask_35,
                io_write_bits_mask_36,
                io_write_bits_mask_37,
                io_write_bits_mask_38,
                io_write_bits_mask_39,
                io_write_bits_mask_40,
                io_write_bits_mask_41,
                io_write_bits_mask_42,
                io_write_bits_mask_43,
                io_write_bits_mask_44,
                io_write_bits_mask_45,
                io_write_bits_mask_46,
                io_write_bits_mask_47,
                io_write_bits_mask_48,
                io_write_bits_mask_49,
                io_write_bits_mask_50,
                io_write_bits_mask_51,
                io_write_bits_mask_52,
                io_write_bits_mask_53,
                io_write_bits_mask_54,
                io_write_bits_mask_55,
                io_write_bits_mask_56,
                io_write_bits_mask_57,
                io_write_bits_mask_58,
                io_write_bits_mask_59,
                io_write_bits_mask_60,
                io_write_bits_mask_61,
                io_write_bits_mask_62,
                io_write_bits_mask_63,
  input  [31:0] io_adder_sum_0_0,
                io_adder_sum_1_0,
                io_adder_sum_2_0,
                io_adder_sum_3_0,
                io_adder_sum_4_0,
                io_adder_sum_5_0,
                io_adder_sum_6_0,
                io_adder_sum_7_0,
                io_adder_sum_8_0,
                io_adder_sum_9_0,
                io_adder_sum_10_0,
                io_adder_sum_11_0,
                io_adder_sum_12_0,
                io_adder_sum_13_0,
                io_adder_sum_14_0,
                io_adder_sum_15_0,
  output        io_read_req_ready,
                io_read_resp_valid,
  output [31:0] io_read_resp_bits_data_0_0,
                io_read_resp_bits_data_1_0,
                io_read_resp_bits_data_2_0,
                io_read_resp_bits_data_3_0,
                io_read_resp_bits_data_4_0,
                io_read_resp_bits_data_5_0,
                io_read_resp_bits_data_6_0,
                io_read_resp_bits_data_7_0,
                io_read_resp_bits_data_8_0,
                io_read_resp_bits_data_9_0,
                io_read_resp_bits_data_10_0,
                io_read_resp_bits_data_11_0,
                io_read_resp_bits_data_12_0,
                io_read_resp_bits_data_13_0,
                io_read_resp_bits_data_14_0,
                io_read_resp_bits_data_15_0,
  output        io_read_resp_bits_fromDMA,
  output [31:0] io_read_resp_bits_scale_bits,
                io_read_resp_bits_igelu_qb,
                io_read_resp_bits_igelu_qc,
                io_read_resp_bits_iexp_qln2,
                io_read_resp_bits_iexp_qln2_inv,
  output [2:0]  io_read_resp_bits_act,
  output        io_write_ready,
                io_adder_valid,
  output [31:0] io_adder_op1_0_0,
                io_adder_op1_1_0,
                io_adder_op1_2_0,
                io_adder_op1_3_0,
                io_adder_op1_4_0,
                io_adder_op1_5_0,
                io_adder_op1_6_0,
                io_adder_op1_7_0,
                io_adder_op1_8_0,
                io_adder_op1_9_0,
                io_adder_op1_10_0,
                io_adder_op1_11_0,
                io_adder_op1_12_0,
                io_adder_op1_13_0,
                io_adder_op1_14_0,
                io_adder_op1_15_0,
                io_adder_op2_0_0,
                io_adder_op2_1_0,
                io_adder_op2_2_0,
                io_adder_op2_3_0,
                io_adder_op2_4_0,
                io_adder_op2_5_0,
                io_adder_op2_6_0,
                io_adder_op2_7_0,
                io_adder_op2_8_0,
                io_adder_op2_9_0,
                io_adder_op2_10_0,
                io_adder_op2_11_0,
                io_adder_op2_12_0,
                io_adder_op2_13_0,
                io_adder_op2_14_0,
                io_adder_op2_15_0
);

  wire        _io_write_ready_T_7;	// @[AccumulatorMem.scala:335:108]
  wire        _io_read_req_ready_output;	// @[AccumulatorMem.scala:327:40]
  wire        _q_io_enq_ready;	// @[AccumulatorMem.scala:294:17]
  wire        _q_io_deq_valid;	// @[AccumulatorMem.scala:294:17]
  wire        _q_io_count;	// @[AccumulatorMem.scala:294:17]
  wire [31:0] _mem_io_rdata_0_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_1_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_2_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_3_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_4_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_5_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_6_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_7_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_8_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_9_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_10_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_11_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_12_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_13_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_14_0;	// @[SyncMem.scala:105:80]
  wire [31:0] _mem_io_rdata_15_0;	// @[SyncMem.scala:105:80]
  reg         pipelined_writes_0_valid;	// @[AccumulatorMem.scala:113:29]
  reg  [8:0]  pipelined_writes_0_bits_addr;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_0_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_1_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_2_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_3_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_4_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_5_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_6_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_7_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_8_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_9_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_10_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_11_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_12_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_13_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_14_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_0_bits_data_15_0;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_acc;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_0;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_1;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_2;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_3;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_4;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_5;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_6;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_7;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_8;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_9;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_10;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_11;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_12;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_13;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_14;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_15;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_16;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_17;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_18;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_19;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_20;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_21;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_22;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_23;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_24;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_25;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_26;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_27;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_28;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_29;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_30;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_31;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_32;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_33;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_34;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_35;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_36;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_37;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_38;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_39;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_40;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_41;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_42;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_43;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_44;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_45;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_46;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_47;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_48;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_49;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_50;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_51;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_52;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_53;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_54;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_55;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_56;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_57;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_58;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_59;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_60;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_61;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_62;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_0_bits_mask_63;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_valid;	// @[AccumulatorMem.scala:113:29]
  reg  [8:0]  pipelined_writes_1_bits_addr;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_0_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_1_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_2_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_3_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_4_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_5_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_6_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_7_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_8_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_9_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_10_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_11_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_12_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_13_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_14_0;	// @[AccumulatorMem.scala:113:29]
  reg  [31:0] pipelined_writes_1_bits_data_15_0;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_acc;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_0;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_1;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_2;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_3;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_4;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_5;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_6;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_7;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_8;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_9;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_10;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_11;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_12;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_13;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_14;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_15;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_16;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_17;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_18;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_19;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_20;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_21;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_22;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_23;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_24;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_25;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_26;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_27;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_28;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_29;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_30;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_31;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_32;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_33;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_34;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_35;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_36;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_37;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_38;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_39;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_40;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_41;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_42;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_43;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_44;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_45;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_46;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_47;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_48;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_49;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_50;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_51;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_52;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_53;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_54;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_55;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_56;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_57;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_58;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_59;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_60;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_61;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_62;	// @[AccumulatorMem.scala:113:29]
  reg         pipelined_writes_1_bits_mask_63;	// @[AccumulatorMem.scala:113:29]
  wire        _T_3 = ~_io_write_ready_T_7 & io_write_valid;	// @[AccumulatorMem.scala:335:{5,108}, Decoupled.scala:51:35]
  wire        _T_2 = _io_read_req_ready_output & io_read_req_valid;	// @[AccumulatorMem.scala:327:40, Decoupled.scala:51:35]
  reg  [31:0] q_io_enq_bits_scale_REG_bits;	// @[AccumulatorMem.scala:302:33]
  reg  [31:0] q_io_enq_bits_igelu_qb_REG;	// @[AccumulatorMem.scala:303:36]
  reg  [31:0] q_io_enq_bits_igelu_qc_REG;	// @[AccumulatorMem.scala:304:36]
  reg  [31:0] q_io_enq_bits_iexp_qln2_REG;	// @[AccumulatorMem.scala:305:37]
  reg  [31:0] q_io_enq_bits_iexp_qln2_inv_REG;	// @[AccumulatorMem.scala:306:41]
  reg  [2:0]  q_io_enq_bits_act_REG;	// @[AccumulatorMem.scala:307:31]
  reg         q_io_enq_bits_fromDMA_REG;	// @[AccumulatorMem.scala:308:35]
  reg         q_io_enq_valid_REG;	// @[AccumulatorMem.scala:310:28]
  assign _io_read_req_ready_output = {1'h0, _q_io_count} + {1'h0, _q_io_enq_ready & q_io_enq_valid_REG} - {1'h0, io_read_resp_ready & _q_io_deq_valid} == 2'h0 & ~(io_write_valid & io_write_bits_acc) & ~(pipelined_writes_0_valid & pipelined_writes_0_bits_addr == io_read_req_bits_addr | pipelined_writes_1_valid & pipelined_writes_1_bits_addr == io_read_req_bits_addr);	// @[AccumulatorMem.scala:113:29, :294:17, :310:28, :326:{37,55,71}, :327:40, :329:{7,24}, :330:{7,42,57,92}, Decoupled.scala:51:35]
  assign _io_write_ready_T_7 = pipelined_writes_0_valid & pipelined_writes_0_bits_addr == io_write_bits_addr & io_write_bits_acc | pipelined_writes_1_valid & pipelined_writes_1_bits_addr == io_write_bits_addr & io_write_bits_acc;	// @[AccumulatorMem.scala:113:29, :335:{55,78,108}]
  always @(posedge clock) begin
    if (reset) begin
      pipelined_writes_0_valid <= 1'h0;	// @[AccumulatorMem.scala:113:29]
      pipelined_writes_1_valid <= 1'h0;	// @[AccumulatorMem.scala:113:29]
    end
    else begin
      pipelined_writes_0_valid <= _T_3;	// @[AccumulatorMem.scala:113:29, Decoupled.scala:51:35]
      pipelined_writes_1_valid <= pipelined_writes_0_valid;	// @[AccumulatorMem.scala:113:29]
    end
    pipelined_writes_0_bits_addr <= io_write_bits_addr;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_0_0 <= io_write_bits_data_0_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_1_0 <= io_write_bits_data_1_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_2_0 <= io_write_bits_data_2_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_3_0 <= io_write_bits_data_3_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_4_0 <= io_write_bits_data_4_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_5_0 <= io_write_bits_data_5_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_6_0 <= io_write_bits_data_6_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_7_0 <= io_write_bits_data_7_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_8_0 <= io_write_bits_data_8_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_9_0 <= io_write_bits_data_9_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_10_0 <= io_write_bits_data_10_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_11_0 <= io_write_bits_data_11_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_12_0 <= io_write_bits_data_12_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_13_0 <= io_write_bits_data_13_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_14_0 <= io_write_bits_data_14_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_data_15_0 <= io_write_bits_data_15_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_acc <= io_write_bits_acc;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_0 <= io_write_bits_mask_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_1 <= io_write_bits_mask_1;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_2 <= io_write_bits_mask_2;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_3 <= io_write_bits_mask_3;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_4 <= io_write_bits_mask_4;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_5 <= io_write_bits_mask_5;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_6 <= io_write_bits_mask_6;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_7 <= io_write_bits_mask_7;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_8 <= io_write_bits_mask_8;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_9 <= io_write_bits_mask_9;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_10 <= io_write_bits_mask_10;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_11 <= io_write_bits_mask_11;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_12 <= io_write_bits_mask_12;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_13 <= io_write_bits_mask_13;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_14 <= io_write_bits_mask_14;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_15 <= io_write_bits_mask_15;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_16 <= io_write_bits_mask_16;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_17 <= io_write_bits_mask_17;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_18 <= io_write_bits_mask_18;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_19 <= io_write_bits_mask_19;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_20 <= io_write_bits_mask_20;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_21 <= io_write_bits_mask_21;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_22 <= io_write_bits_mask_22;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_23 <= io_write_bits_mask_23;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_24 <= io_write_bits_mask_24;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_25 <= io_write_bits_mask_25;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_26 <= io_write_bits_mask_26;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_27 <= io_write_bits_mask_27;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_28 <= io_write_bits_mask_28;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_29 <= io_write_bits_mask_29;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_30 <= io_write_bits_mask_30;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_31 <= io_write_bits_mask_31;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_32 <= io_write_bits_mask_32;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_33 <= io_write_bits_mask_33;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_34 <= io_write_bits_mask_34;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_35 <= io_write_bits_mask_35;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_36 <= io_write_bits_mask_36;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_37 <= io_write_bits_mask_37;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_38 <= io_write_bits_mask_38;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_39 <= io_write_bits_mask_39;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_40 <= io_write_bits_mask_40;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_41 <= io_write_bits_mask_41;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_42 <= io_write_bits_mask_42;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_43 <= io_write_bits_mask_43;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_44 <= io_write_bits_mask_44;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_45 <= io_write_bits_mask_45;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_46 <= io_write_bits_mask_46;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_47 <= io_write_bits_mask_47;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_48 <= io_write_bits_mask_48;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_49 <= io_write_bits_mask_49;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_50 <= io_write_bits_mask_50;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_51 <= io_write_bits_mask_51;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_52 <= io_write_bits_mask_52;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_53 <= io_write_bits_mask_53;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_54 <= io_write_bits_mask_54;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_55 <= io_write_bits_mask_55;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_56 <= io_write_bits_mask_56;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_57 <= io_write_bits_mask_57;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_58 <= io_write_bits_mask_58;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_59 <= io_write_bits_mask_59;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_60 <= io_write_bits_mask_60;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_61 <= io_write_bits_mask_61;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_62 <= io_write_bits_mask_62;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_0_bits_mask_63 <= io_write_bits_mask_63;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_addr <= pipelined_writes_0_bits_addr;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_0_0 <= pipelined_writes_0_bits_data_0_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_1_0 <= pipelined_writes_0_bits_data_1_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_2_0 <= pipelined_writes_0_bits_data_2_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_3_0 <= pipelined_writes_0_bits_data_3_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_4_0 <= pipelined_writes_0_bits_data_4_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_5_0 <= pipelined_writes_0_bits_data_5_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_6_0 <= pipelined_writes_0_bits_data_6_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_7_0 <= pipelined_writes_0_bits_data_7_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_8_0 <= pipelined_writes_0_bits_data_8_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_9_0 <= pipelined_writes_0_bits_data_9_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_10_0 <= pipelined_writes_0_bits_data_10_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_11_0 <= pipelined_writes_0_bits_data_11_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_12_0 <= pipelined_writes_0_bits_data_12_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_13_0 <= pipelined_writes_0_bits_data_13_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_14_0 <= pipelined_writes_0_bits_data_14_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_data_15_0 <= pipelined_writes_0_bits_data_15_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_acc <= pipelined_writes_0_bits_acc;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_0 <= pipelined_writes_0_bits_mask_0;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_1 <= pipelined_writes_0_bits_mask_1;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_2 <= pipelined_writes_0_bits_mask_2;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_3 <= pipelined_writes_0_bits_mask_3;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_4 <= pipelined_writes_0_bits_mask_4;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_5 <= pipelined_writes_0_bits_mask_5;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_6 <= pipelined_writes_0_bits_mask_6;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_7 <= pipelined_writes_0_bits_mask_7;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_8 <= pipelined_writes_0_bits_mask_8;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_9 <= pipelined_writes_0_bits_mask_9;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_10 <= pipelined_writes_0_bits_mask_10;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_11 <= pipelined_writes_0_bits_mask_11;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_12 <= pipelined_writes_0_bits_mask_12;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_13 <= pipelined_writes_0_bits_mask_13;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_14 <= pipelined_writes_0_bits_mask_14;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_15 <= pipelined_writes_0_bits_mask_15;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_16 <= pipelined_writes_0_bits_mask_16;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_17 <= pipelined_writes_0_bits_mask_17;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_18 <= pipelined_writes_0_bits_mask_18;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_19 <= pipelined_writes_0_bits_mask_19;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_20 <= pipelined_writes_0_bits_mask_20;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_21 <= pipelined_writes_0_bits_mask_21;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_22 <= pipelined_writes_0_bits_mask_22;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_23 <= pipelined_writes_0_bits_mask_23;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_24 <= pipelined_writes_0_bits_mask_24;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_25 <= pipelined_writes_0_bits_mask_25;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_26 <= pipelined_writes_0_bits_mask_26;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_27 <= pipelined_writes_0_bits_mask_27;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_28 <= pipelined_writes_0_bits_mask_28;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_29 <= pipelined_writes_0_bits_mask_29;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_30 <= pipelined_writes_0_bits_mask_30;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_31 <= pipelined_writes_0_bits_mask_31;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_32 <= pipelined_writes_0_bits_mask_32;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_33 <= pipelined_writes_0_bits_mask_33;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_34 <= pipelined_writes_0_bits_mask_34;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_35 <= pipelined_writes_0_bits_mask_35;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_36 <= pipelined_writes_0_bits_mask_36;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_37 <= pipelined_writes_0_bits_mask_37;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_38 <= pipelined_writes_0_bits_mask_38;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_39 <= pipelined_writes_0_bits_mask_39;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_40 <= pipelined_writes_0_bits_mask_40;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_41 <= pipelined_writes_0_bits_mask_41;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_42 <= pipelined_writes_0_bits_mask_42;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_43 <= pipelined_writes_0_bits_mask_43;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_44 <= pipelined_writes_0_bits_mask_44;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_45 <= pipelined_writes_0_bits_mask_45;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_46 <= pipelined_writes_0_bits_mask_46;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_47 <= pipelined_writes_0_bits_mask_47;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_48 <= pipelined_writes_0_bits_mask_48;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_49 <= pipelined_writes_0_bits_mask_49;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_50 <= pipelined_writes_0_bits_mask_50;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_51 <= pipelined_writes_0_bits_mask_51;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_52 <= pipelined_writes_0_bits_mask_52;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_53 <= pipelined_writes_0_bits_mask_53;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_54 <= pipelined_writes_0_bits_mask_54;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_55 <= pipelined_writes_0_bits_mask_55;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_56 <= pipelined_writes_0_bits_mask_56;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_57 <= pipelined_writes_0_bits_mask_57;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_58 <= pipelined_writes_0_bits_mask_58;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_59 <= pipelined_writes_0_bits_mask_59;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_60 <= pipelined_writes_0_bits_mask_60;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_61 <= pipelined_writes_0_bits_mask_61;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_62 <= pipelined_writes_0_bits_mask_62;	// @[AccumulatorMem.scala:113:29]
    pipelined_writes_1_bits_mask_63 <= pipelined_writes_0_bits_mask_63;	// @[AccumulatorMem.scala:113:29]
    q_io_enq_bits_scale_REG_bits <= io_read_req_bits_scale_bits;	// @[AccumulatorMem.scala:302:33]
    q_io_enq_bits_igelu_qb_REG <= io_read_req_bits_igelu_qb;	// @[AccumulatorMem.scala:303:36]
    q_io_enq_bits_igelu_qc_REG <= io_read_req_bits_igelu_qc;	// @[AccumulatorMem.scala:304:36]
    q_io_enq_bits_iexp_qln2_REG <= io_read_req_bits_iexp_qln2;	// @[AccumulatorMem.scala:305:37]
    q_io_enq_bits_iexp_qln2_inv_REG <= io_read_req_bits_iexp_qln2_inv;	// @[AccumulatorMem.scala:306:41]
    q_io_enq_bits_act_REG <= io_read_req_bits_act;	// @[AccumulatorMem.scala:307:31]
    q_io_enq_bits_fromDMA_REG <= io_read_req_bits_fromDMA;	// @[AccumulatorMem.scala:308:35]
    q_io_enq_valid_REG <= _T_2;	// @[AccumulatorMem.scala:310:28, Decoupled.scala:51:35]
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[AccumulatorMem.scala:342:9]
      if (~reset & _T_2 & _T_3 & io_read_req_bits_addr == io_write_bits_addr) begin	// @[AccumulatorMem.scala:342:{9,71}, Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[AccumulatorMem.scala:342:9]
          $error("Assertion failed: reading from and writing to same address is not supported\n    at AccumulatorMem.scala:342 assert(!(io.read.req.fire && io.write.fire && io.read.req.bits.addr === io.write.bits.addr), \"reading from and writing to same address is not supported\")\n");	// @[AccumulatorMem.scala:342:9]
        if (`STOP_COND_)	// @[AccumulatorMem.scala:342:9]
          $fatal;	// @[AccumulatorMem.scala:342:9]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        pipelined_writes_0_valid = _RANDOM_0[0];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_addr = _RANDOM_0[9:1];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_0_0 = {_RANDOM_0[31:10], _RANDOM_1[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_1_0 = {_RANDOM_1[31:10], _RANDOM_2[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_2_0 = {_RANDOM_2[31:10], _RANDOM_3[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_3_0 = {_RANDOM_3[31:10], _RANDOM_4[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_4_0 = {_RANDOM_4[31:10], _RANDOM_5[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_5_0 = {_RANDOM_5[31:10], _RANDOM_6[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_6_0 = {_RANDOM_6[31:10], _RANDOM_7[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_7_0 = {_RANDOM_7[31:10], _RANDOM_8[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_8_0 = {_RANDOM_8[31:10], _RANDOM_9[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_9_0 = {_RANDOM_9[31:10], _RANDOM_10[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_10_0 = {_RANDOM_10[31:10], _RANDOM_11[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_11_0 = {_RANDOM_11[31:10], _RANDOM_12[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_12_0 = {_RANDOM_12[31:10], _RANDOM_13[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_13_0 = {_RANDOM_13[31:10], _RANDOM_14[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_14_0 = {_RANDOM_14[31:10], _RANDOM_15[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_data_15_0 = {_RANDOM_15[31:10], _RANDOM_16[9:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_acc = _RANDOM_16[10];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_0 = _RANDOM_16[11];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_1 = _RANDOM_16[12];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_2 = _RANDOM_16[13];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_3 = _RANDOM_16[14];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_4 = _RANDOM_16[15];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_5 = _RANDOM_16[16];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_6 = _RANDOM_16[17];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_7 = _RANDOM_16[18];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_8 = _RANDOM_16[19];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_9 = _RANDOM_16[20];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_10 = _RANDOM_16[21];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_11 = _RANDOM_16[22];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_12 = _RANDOM_16[23];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_13 = _RANDOM_16[24];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_14 = _RANDOM_16[25];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_15 = _RANDOM_16[26];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_16 = _RANDOM_16[27];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_17 = _RANDOM_16[28];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_18 = _RANDOM_16[29];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_19 = _RANDOM_16[30];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_20 = _RANDOM_16[31];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_21 = _RANDOM_17[0];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_22 = _RANDOM_17[1];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_23 = _RANDOM_17[2];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_24 = _RANDOM_17[3];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_25 = _RANDOM_17[4];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_26 = _RANDOM_17[5];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_27 = _RANDOM_17[6];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_28 = _RANDOM_17[7];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_29 = _RANDOM_17[8];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_30 = _RANDOM_17[9];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_31 = _RANDOM_17[10];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_32 = _RANDOM_17[11];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_33 = _RANDOM_17[12];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_34 = _RANDOM_17[13];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_35 = _RANDOM_17[14];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_36 = _RANDOM_17[15];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_37 = _RANDOM_17[16];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_38 = _RANDOM_17[17];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_39 = _RANDOM_17[18];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_40 = _RANDOM_17[19];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_41 = _RANDOM_17[20];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_42 = _RANDOM_17[21];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_43 = _RANDOM_17[22];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_44 = _RANDOM_17[23];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_45 = _RANDOM_17[24];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_46 = _RANDOM_17[25];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_47 = _RANDOM_17[26];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_48 = _RANDOM_17[27];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_49 = _RANDOM_17[28];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_50 = _RANDOM_17[29];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_51 = _RANDOM_17[30];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_52 = _RANDOM_17[31];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_53 = _RANDOM_18[0];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_54 = _RANDOM_18[1];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_55 = _RANDOM_18[2];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_56 = _RANDOM_18[3];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_57 = _RANDOM_18[4];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_58 = _RANDOM_18[5];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_59 = _RANDOM_18[6];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_60 = _RANDOM_18[7];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_61 = _RANDOM_18[8];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_62 = _RANDOM_18[9];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_0_bits_mask_63 = _RANDOM_18[10];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_valid = _RANDOM_18[11];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_addr = _RANDOM_18[20:12];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_0_0 = {_RANDOM_18[31:21], _RANDOM_19[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_1_0 = {_RANDOM_19[31:21], _RANDOM_20[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_2_0 = {_RANDOM_20[31:21], _RANDOM_21[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_3_0 = {_RANDOM_21[31:21], _RANDOM_22[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_4_0 = {_RANDOM_22[31:21], _RANDOM_23[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_5_0 = {_RANDOM_23[31:21], _RANDOM_24[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_6_0 = {_RANDOM_24[31:21], _RANDOM_25[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_7_0 = {_RANDOM_25[31:21], _RANDOM_26[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_8_0 = {_RANDOM_26[31:21], _RANDOM_27[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_9_0 = {_RANDOM_27[31:21], _RANDOM_28[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_10_0 = {_RANDOM_28[31:21], _RANDOM_29[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_11_0 = {_RANDOM_29[31:21], _RANDOM_30[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_12_0 = {_RANDOM_30[31:21], _RANDOM_31[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_13_0 = {_RANDOM_31[31:21], _RANDOM_32[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_14_0 = {_RANDOM_32[31:21], _RANDOM_33[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_data_15_0 = {_RANDOM_33[31:21], _RANDOM_34[20:0]};	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_acc = _RANDOM_34[21];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_0 = _RANDOM_34[22];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_1 = _RANDOM_34[23];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_2 = _RANDOM_34[24];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_3 = _RANDOM_34[25];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_4 = _RANDOM_34[26];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_5 = _RANDOM_34[27];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_6 = _RANDOM_34[28];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_7 = _RANDOM_34[29];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_8 = _RANDOM_34[30];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_9 = _RANDOM_34[31];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_10 = _RANDOM_35[0];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_11 = _RANDOM_35[1];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_12 = _RANDOM_35[2];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_13 = _RANDOM_35[3];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_14 = _RANDOM_35[4];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_15 = _RANDOM_35[5];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_16 = _RANDOM_35[6];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_17 = _RANDOM_35[7];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_18 = _RANDOM_35[8];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_19 = _RANDOM_35[9];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_20 = _RANDOM_35[10];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_21 = _RANDOM_35[11];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_22 = _RANDOM_35[12];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_23 = _RANDOM_35[13];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_24 = _RANDOM_35[14];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_25 = _RANDOM_35[15];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_26 = _RANDOM_35[16];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_27 = _RANDOM_35[17];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_28 = _RANDOM_35[18];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_29 = _RANDOM_35[19];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_30 = _RANDOM_35[20];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_31 = _RANDOM_35[21];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_32 = _RANDOM_35[22];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_33 = _RANDOM_35[23];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_34 = _RANDOM_35[24];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_35 = _RANDOM_35[25];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_36 = _RANDOM_35[26];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_37 = _RANDOM_35[27];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_38 = _RANDOM_35[28];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_39 = _RANDOM_35[29];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_40 = _RANDOM_35[30];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_41 = _RANDOM_35[31];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_42 = _RANDOM_36[0];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_43 = _RANDOM_36[1];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_44 = _RANDOM_36[2];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_45 = _RANDOM_36[3];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_46 = _RANDOM_36[4];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_47 = _RANDOM_36[5];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_48 = _RANDOM_36[6];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_49 = _RANDOM_36[7];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_50 = _RANDOM_36[8];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_51 = _RANDOM_36[9];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_52 = _RANDOM_36[10];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_53 = _RANDOM_36[11];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_54 = _RANDOM_36[12];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_55 = _RANDOM_36[13];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_56 = _RANDOM_36[14];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_57 = _RANDOM_36[15];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_58 = _RANDOM_36[16];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_59 = _RANDOM_36[17];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_60 = _RANDOM_36[18];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_61 = _RANDOM_36[19];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_62 = _RANDOM_36[20];	// @[AccumulatorMem.scala:113:29]
        pipelined_writes_1_bits_mask_63 = _RANDOM_36[21];	// @[AccumulatorMem.scala:113:29]
        q_io_enq_bits_scale_REG_bits = {_RANDOM_36[31:22], _RANDOM_37[21:0]};	// @[AccumulatorMem.scala:113:29, :302:33]
        q_io_enq_bits_igelu_qb_REG = {_RANDOM_37[31:22], _RANDOM_38[21:0]};	// @[AccumulatorMem.scala:302:33, :303:36]
        q_io_enq_bits_igelu_qc_REG = {_RANDOM_38[31:22], _RANDOM_39[21:0]};	// @[AccumulatorMem.scala:303:36, :304:36]
        q_io_enq_bits_iexp_qln2_REG = {_RANDOM_39[31:22], _RANDOM_40[21:0]};	// @[AccumulatorMem.scala:304:36, :305:37]
        q_io_enq_bits_iexp_qln2_inv_REG = {_RANDOM_40[31:22], _RANDOM_41[21:0]};	// @[AccumulatorMem.scala:305:37, :306:41]
        q_io_enq_bits_act_REG = _RANDOM_41[24:22];	// @[AccumulatorMem.scala:306:41, :307:31]
        q_io_enq_bits_fromDMA_REG = _RANDOM_41[25];	// @[AccumulatorMem.scala:306:41, :308:35]
        q_io_enq_valid_REG = _RANDOM_41[26];	// @[AccumulatorMem.scala:306:41, :310:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  TwoPortSyncMem mem (	// @[SyncMem.scala:105:80]
    .clock         (clock),
    .reset         (reset),
    .io_waddr      (pipelined_writes_1_bits_addr),	// @[AccumulatorMem.scala:113:29]
    .io_raddr      (_T_3 & io_write_bits_acc ? io_write_bits_addr : io_read_req_bits_addr),	// @[AccumulatorMem.scala:146:{24,39}, Decoupled.scala:51:35]
    .io_wdata_0_0  (pipelined_writes_1_bits_acc ? io_adder_sum_0_0 : pipelined_writes_1_bits_data_0_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_1_0  (pipelined_writes_1_bits_acc ? io_adder_sum_1_0 : pipelined_writes_1_bits_data_1_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_2_0  (pipelined_writes_1_bits_acc ? io_adder_sum_2_0 : pipelined_writes_1_bits_data_2_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_3_0  (pipelined_writes_1_bits_acc ? io_adder_sum_3_0 : pipelined_writes_1_bits_data_3_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_4_0  (pipelined_writes_1_bits_acc ? io_adder_sum_4_0 : pipelined_writes_1_bits_data_4_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_5_0  (pipelined_writes_1_bits_acc ? io_adder_sum_5_0 : pipelined_writes_1_bits_data_5_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_6_0  (pipelined_writes_1_bits_acc ? io_adder_sum_6_0 : pipelined_writes_1_bits_data_6_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_7_0  (pipelined_writes_1_bits_acc ? io_adder_sum_7_0 : pipelined_writes_1_bits_data_7_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_8_0  (pipelined_writes_1_bits_acc ? io_adder_sum_8_0 : pipelined_writes_1_bits_data_8_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_9_0  (pipelined_writes_1_bits_acc ? io_adder_sum_9_0 : pipelined_writes_1_bits_data_9_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_10_0 (pipelined_writes_1_bits_acc ? io_adder_sum_10_0 : pipelined_writes_1_bits_data_10_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_11_0 (pipelined_writes_1_bits_acc ? io_adder_sum_11_0 : pipelined_writes_1_bits_data_11_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_12_0 (pipelined_writes_1_bits_acc ? io_adder_sum_12_0 : pipelined_writes_1_bits_data_12_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_13_0 (pipelined_writes_1_bits_acc ? io_adder_sum_13_0 : pipelined_writes_1_bits_data_13_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_14_0 (pipelined_writes_1_bits_acc ? io_adder_sum_14_0 : pipelined_writes_1_bits_data_14_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wdata_15_0 (pipelined_writes_1_bits_acc ? io_adder_sum_15_0 : pipelined_writes_1_bits_data_15_0),	// @[AccumulatorMem.scala:113:29, :142:24]
    .io_wen        (pipelined_writes_1_valid),	// @[AccumulatorMem.scala:113:29]
    .io_ren        (_T_2 | _T_3 & io_write_bits_acc),	// @[AccumulatorMem.scala:147:{36,54}, Decoupled.scala:51:35]
    .io_mask_0     (pipelined_writes_1_bits_mask_0),	// @[AccumulatorMem.scala:113:29]
    .io_mask_1     (pipelined_writes_1_bits_mask_1),	// @[AccumulatorMem.scala:113:29]
    .io_mask_2     (pipelined_writes_1_bits_mask_2),	// @[AccumulatorMem.scala:113:29]
    .io_mask_3     (pipelined_writes_1_bits_mask_3),	// @[AccumulatorMem.scala:113:29]
    .io_mask_4     (pipelined_writes_1_bits_mask_4),	// @[AccumulatorMem.scala:113:29]
    .io_mask_5     (pipelined_writes_1_bits_mask_5),	// @[AccumulatorMem.scala:113:29]
    .io_mask_6     (pipelined_writes_1_bits_mask_6),	// @[AccumulatorMem.scala:113:29]
    .io_mask_7     (pipelined_writes_1_bits_mask_7),	// @[AccumulatorMem.scala:113:29]
    .io_mask_8     (pipelined_writes_1_bits_mask_8),	// @[AccumulatorMem.scala:113:29]
    .io_mask_9     (pipelined_writes_1_bits_mask_9),	// @[AccumulatorMem.scala:113:29]
    .io_mask_10    (pipelined_writes_1_bits_mask_10),	// @[AccumulatorMem.scala:113:29]
    .io_mask_11    (pipelined_writes_1_bits_mask_11),	// @[AccumulatorMem.scala:113:29]
    .io_mask_12    (pipelined_writes_1_bits_mask_12),	// @[AccumulatorMem.scala:113:29]
    .io_mask_13    (pipelined_writes_1_bits_mask_13),	// @[AccumulatorMem.scala:113:29]
    .io_mask_14    (pipelined_writes_1_bits_mask_14),	// @[AccumulatorMem.scala:113:29]
    .io_mask_15    (pipelined_writes_1_bits_mask_15),	// @[AccumulatorMem.scala:113:29]
    .io_mask_16    (pipelined_writes_1_bits_mask_16),	// @[AccumulatorMem.scala:113:29]
    .io_mask_17    (pipelined_writes_1_bits_mask_17),	// @[AccumulatorMem.scala:113:29]
    .io_mask_18    (pipelined_writes_1_bits_mask_18),	// @[AccumulatorMem.scala:113:29]
    .io_mask_19    (pipelined_writes_1_bits_mask_19),	// @[AccumulatorMem.scala:113:29]
    .io_mask_20    (pipelined_writes_1_bits_mask_20),	// @[AccumulatorMem.scala:113:29]
    .io_mask_21    (pipelined_writes_1_bits_mask_21),	// @[AccumulatorMem.scala:113:29]
    .io_mask_22    (pipelined_writes_1_bits_mask_22),	// @[AccumulatorMem.scala:113:29]
    .io_mask_23    (pipelined_writes_1_bits_mask_23),	// @[AccumulatorMem.scala:113:29]
    .io_mask_24    (pipelined_writes_1_bits_mask_24),	// @[AccumulatorMem.scala:113:29]
    .io_mask_25    (pipelined_writes_1_bits_mask_25),	// @[AccumulatorMem.scala:113:29]
    .io_mask_26    (pipelined_writes_1_bits_mask_26),	// @[AccumulatorMem.scala:113:29]
    .io_mask_27    (pipelined_writes_1_bits_mask_27),	// @[AccumulatorMem.scala:113:29]
    .io_mask_28    (pipelined_writes_1_bits_mask_28),	// @[AccumulatorMem.scala:113:29]
    .io_mask_29    (pipelined_writes_1_bits_mask_29),	// @[AccumulatorMem.scala:113:29]
    .io_mask_30    (pipelined_writes_1_bits_mask_30),	// @[AccumulatorMem.scala:113:29]
    .io_mask_31    (pipelined_writes_1_bits_mask_31),	// @[AccumulatorMem.scala:113:29]
    .io_mask_32    (pipelined_writes_1_bits_mask_32),	// @[AccumulatorMem.scala:113:29]
    .io_mask_33    (pipelined_writes_1_bits_mask_33),	// @[AccumulatorMem.scala:113:29]
    .io_mask_34    (pipelined_writes_1_bits_mask_34),	// @[AccumulatorMem.scala:113:29]
    .io_mask_35    (pipelined_writes_1_bits_mask_35),	// @[AccumulatorMem.scala:113:29]
    .io_mask_36    (pipelined_writes_1_bits_mask_36),	// @[AccumulatorMem.scala:113:29]
    .io_mask_37    (pipelined_writes_1_bits_mask_37),	// @[AccumulatorMem.scala:113:29]
    .io_mask_38    (pipelined_writes_1_bits_mask_38),	// @[AccumulatorMem.scala:113:29]
    .io_mask_39    (pipelined_writes_1_bits_mask_39),	// @[AccumulatorMem.scala:113:29]
    .io_mask_40    (pipelined_writes_1_bits_mask_40),	// @[AccumulatorMem.scala:113:29]
    .io_mask_41    (pipelined_writes_1_bits_mask_41),	// @[AccumulatorMem.scala:113:29]
    .io_mask_42    (pipelined_writes_1_bits_mask_42),	// @[AccumulatorMem.scala:113:29]
    .io_mask_43    (pipelined_writes_1_bits_mask_43),	// @[AccumulatorMem.scala:113:29]
    .io_mask_44    (pipelined_writes_1_bits_mask_44),	// @[AccumulatorMem.scala:113:29]
    .io_mask_45    (pipelined_writes_1_bits_mask_45),	// @[AccumulatorMem.scala:113:29]
    .io_mask_46    (pipelined_writes_1_bits_mask_46),	// @[AccumulatorMem.scala:113:29]
    .io_mask_47    (pipelined_writes_1_bits_mask_47),	// @[AccumulatorMem.scala:113:29]
    .io_mask_48    (pipelined_writes_1_bits_mask_48),	// @[AccumulatorMem.scala:113:29]
    .io_mask_49    (pipelined_writes_1_bits_mask_49),	// @[AccumulatorMem.scala:113:29]
    .io_mask_50    (pipelined_writes_1_bits_mask_50),	// @[AccumulatorMem.scala:113:29]
    .io_mask_51    (pipelined_writes_1_bits_mask_51),	// @[AccumulatorMem.scala:113:29]
    .io_mask_52    (pipelined_writes_1_bits_mask_52),	// @[AccumulatorMem.scala:113:29]
    .io_mask_53    (pipelined_writes_1_bits_mask_53),	// @[AccumulatorMem.scala:113:29]
    .io_mask_54    (pipelined_writes_1_bits_mask_54),	// @[AccumulatorMem.scala:113:29]
    .io_mask_55    (pipelined_writes_1_bits_mask_55),	// @[AccumulatorMem.scala:113:29]
    .io_mask_56    (pipelined_writes_1_bits_mask_56),	// @[AccumulatorMem.scala:113:29]
    .io_mask_57    (pipelined_writes_1_bits_mask_57),	// @[AccumulatorMem.scala:113:29]
    .io_mask_58    (pipelined_writes_1_bits_mask_58),	// @[AccumulatorMem.scala:113:29]
    .io_mask_59    (pipelined_writes_1_bits_mask_59),	// @[AccumulatorMem.scala:113:29]
    .io_mask_60    (pipelined_writes_1_bits_mask_60),	// @[AccumulatorMem.scala:113:29]
    .io_mask_61    (pipelined_writes_1_bits_mask_61),	// @[AccumulatorMem.scala:113:29]
    .io_mask_62    (pipelined_writes_1_bits_mask_62),	// @[AccumulatorMem.scala:113:29]
    .io_mask_63    (pipelined_writes_1_bits_mask_63),	// @[AccumulatorMem.scala:113:29]
    .io_rdata_0_0  (_mem_io_rdata_0_0),
    .io_rdata_1_0  (_mem_io_rdata_1_0),
    .io_rdata_2_0  (_mem_io_rdata_2_0),
    .io_rdata_3_0  (_mem_io_rdata_3_0),
    .io_rdata_4_0  (_mem_io_rdata_4_0),
    .io_rdata_5_0  (_mem_io_rdata_5_0),
    .io_rdata_6_0  (_mem_io_rdata_6_0),
    .io_rdata_7_0  (_mem_io_rdata_7_0),
    .io_rdata_8_0  (_mem_io_rdata_8_0),
    .io_rdata_9_0  (_mem_io_rdata_9_0),
    .io_rdata_10_0 (_mem_io_rdata_10_0),
    .io_rdata_11_0 (_mem_io_rdata_11_0),
    .io_rdata_12_0 (_mem_io_rdata_12_0),
    .io_rdata_13_0 (_mem_io_rdata_13_0),
    .io_rdata_14_0 (_mem_io_rdata_14_0),
    .io_rdata_15_0 (_mem_io_rdata_15_0)
  );
  Queue_89 q (	// @[AccumulatorMem.scala:294:17]
    .clock                     (clock),
    .reset                     (reset),
    .io_enq_valid              (q_io_enq_valid_REG),	// @[AccumulatorMem.scala:310:28]
    .io_enq_bits_data_0_0      (_mem_io_rdata_0_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_1_0      (_mem_io_rdata_1_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_2_0      (_mem_io_rdata_2_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_3_0      (_mem_io_rdata_3_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_4_0      (_mem_io_rdata_4_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_5_0      (_mem_io_rdata_5_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_6_0      (_mem_io_rdata_6_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_7_0      (_mem_io_rdata_7_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_8_0      (_mem_io_rdata_8_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_9_0      (_mem_io_rdata_9_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_10_0     (_mem_io_rdata_10_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_11_0     (_mem_io_rdata_11_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_12_0     (_mem_io_rdata_12_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_13_0     (_mem_io_rdata_13_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_14_0     (_mem_io_rdata_14_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_data_15_0     (_mem_io_rdata_15_0),	// @[SyncMem.scala:105:80]
    .io_enq_bits_fromDMA       (q_io_enq_bits_fromDMA_REG),	// @[AccumulatorMem.scala:308:35]
    .io_enq_bits_scale_bits    (q_io_enq_bits_scale_REG_bits),	// @[AccumulatorMem.scala:302:33]
    .io_enq_bits_igelu_qb      (q_io_enq_bits_igelu_qb_REG),	// @[AccumulatorMem.scala:303:36]
    .io_enq_bits_igelu_qc      (q_io_enq_bits_igelu_qc_REG),	// @[AccumulatorMem.scala:304:36]
    .io_enq_bits_iexp_qln2     (q_io_enq_bits_iexp_qln2_REG),	// @[AccumulatorMem.scala:305:37]
    .io_enq_bits_iexp_qln2_inv (q_io_enq_bits_iexp_qln2_inv_REG),	// @[AccumulatorMem.scala:306:41]
    .io_enq_bits_act           (q_io_enq_bits_act_REG),	// @[AccumulatorMem.scala:307:31]
    .io_deq_ready              (io_read_resp_ready),
    .io_enq_ready              (_q_io_enq_ready),
    .io_deq_valid              (_q_io_deq_valid),
    .io_deq_bits_data_0_0      (io_read_resp_bits_data_0_0),
    .io_deq_bits_data_1_0      (io_read_resp_bits_data_1_0),
    .io_deq_bits_data_2_0      (io_read_resp_bits_data_2_0),
    .io_deq_bits_data_3_0      (io_read_resp_bits_data_3_0),
    .io_deq_bits_data_4_0      (io_read_resp_bits_data_4_0),
    .io_deq_bits_data_5_0      (io_read_resp_bits_data_5_0),
    .io_deq_bits_data_6_0      (io_read_resp_bits_data_6_0),
    .io_deq_bits_data_7_0      (io_read_resp_bits_data_7_0),
    .io_deq_bits_data_8_0      (io_read_resp_bits_data_8_0),
    .io_deq_bits_data_9_0      (io_read_resp_bits_data_9_0),
    .io_deq_bits_data_10_0     (io_read_resp_bits_data_10_0),
    .io_deq_bits_data_11_0     (io_read_resp_bits_data_11_0),
    .io_deq_bits_data_12_0     (io_read_resp_bits_data_12_0),
    .io_deq_bits_data_13_0     (io_read_resp_bits_data_13_0),
    .io_deq_bits_data_14_0     (io_read_resp_bits_data_14_0),
    .io_deq_bits_data_15_0     (io_read_resp_bits_data_15_0),
    .io_deq_bits_fromDMA       (io_read_resp_bits_fromDMA),
    .io_deq_bits_scale_bits    (io_read_resp_bits_scale_bits),
    .io_deq_bits_igelu_qb      (io_read_resp_bits_igelu_qb),
    .io_deq_bits_igelu_qc      (io_read_resp_bits_igelu_qc),
    .io_deq_bits_iexp_qln2     (io_read_resp_bits_iexp_qln2),
    .io_deq_bits_iexp_qln2_inv (io_read_resp_bits_iexp_qln2_inv),
    .io_deq_bits_act           (io_read_resp_bits_act),
    .io_count                  (_q_io_count)
  );
  assign io_read_req_ready = _io_read_req_ready_output;	// @[AccumulatorMem.scala:327:40]
  assign io_read_resp_valid = _q_io_deq_valid;	// @[AccumulatorMem.scala:294:17]
  assign io_write_ready = ~_io_write_ready_T_7;	// @[AccumulatorMem.scala:335:{5,108}]
  assign io_adder_valid = pipelined_writes_0_valid & pipelined_writes_0_bits_acc;	// @[AccumulatorMem.scala:113:29, :127:47]
  assign io_adder_op1_0_0 = _mem_io_rdata_0_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_1_0 = _mem_io_rdata_1_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_2_0 = _mem_io_rdata_2_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_3_0 = _mem_io_rdata_3_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_4_0 = _mem_io_rdata_4_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_5_0 = _mem_io_rdata_5_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_6_0 = _mem_io_rdata_6_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_7_0 = _mem_io_rdata_7_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_8_0 = _mem_io_rdata_8_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_9_0 = _mem_io_rdata_9_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_10_0 = _mem_io_rdata_10_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_11_0 = _mem_io_rdata_11_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_12_0 = _mem_io_rdata_12_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_13_0 = _mem_io_rdata_13_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_14_0 = _mem_io_rdata_14_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op1_15_0 = _mem_io_rdata_15_0;	// @[SyncMem.scala:105:80]
  assign io_adder_op2_0_0 = pipelined_writes_0_bits_data_0_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_1_0 = pipelined_writes_0_bits_data_1_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_2_0 = pipelined_writes_0_bits_data_2_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_3_0 = pipelined_writes_0_bits_data_3_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_4_0 = pipelined_writes_0_bits_data_4_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_5_0 = pipelined_writes_0_bits_data_5_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_6_0 = pipelined_writes_0_bits_data_6_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_7_0 = pipelined_writes_0_bits_data_7_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_8_0 = pipelined_writes_0_bits_data_8_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_9_0 = pipelined_writes_0_bits_data_9_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_10_0 = pipelined_writes_0_bits_data_10_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_11_0 = pipelined_writes_0_bits_data_11_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_12_0 = pipelined_writes_0_bits_data_12_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_13_0 = pipelined_writes_0_bits_data_13_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_14_0 = pipelined_writes_0_bits_data_14_0;	// @[AccumulatorMem.scala:113:29]
  assign io_adder_op2_15_0 = pipelined_writes_0_bits_data_15_0;	// @[AccumulatorMem.scala:113:29]
endmodule

