$date
	Sat Oct 22 20:16:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#955641
b11 !
1"
#955642
b11 &
b11 %
1$
#955643
0"
#955646
b1010 &
b1010 %
#955650
b101 &
b101 %
#955654
b10000 &
b10000 %
#955658
b1000 &
b1000 %
#955662
b100 &
b100 %
#955666
b10 &
b10 %
#955670
b1 &
1#
b1 %
#955674
b0 &
b0 %
0#
0$
#1951508
b11110 !
1"
#1951510
b11110 &
b11110 %
1$
#1951511
0"
#1951514
b1111 &
b1111 %
#1951518
b101110 &
b101110 %
#1951522
b10111 &
b10111 %
#1951526
b1000110 &
b1000110 %
#1951530
b100011 &
b100011 %
#1951534
b1101010 &
b1101010 %
#1951538
b110101 &
b110101 %
#1951542
b10100000 &
b10100000 %
#1951546
b1010000 &
b1010000 %
#1951550
b101000 &
b101000 %
#1951554
b10100 &
b10100 %
#1951558
b1010 &
b1010 %
#1951562
b101 &
b101 %
#1951566
b10000 &
b10000 %
#1951570
b1000 &
b1000 %
#1951574
b100 &
b100 %
#1951578
b10 &
b10 %
#1951582
b1 &
1#
b1 %
#1951586
b0 &
b0 %
0#
0$
#2917739
b10100 !
1"
#2917742
b10100 &
b10100 %
1$
#2917743
0"
#2917746
b1010 &
b1010 %
#2917750
b101 &
b101 %
#2917754
b10000 &
b10000 %
#2917758
b1000 &
b1000 %
#2917762
b100 &
b100 %
#2917766
b10 &
b10 %
#2917770
b1 &
b1 %
1#
#2917774
b0 &
0#
b0 %
0$
#4500012
