# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program VSD

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge\&logo=riscv)
![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge)

</div>

Welcome to my journey through the **SoC Tapeout Program VSD**!

This repository documents my **week-by-week progress** with tasks inside each week.

<div align="center">

> *"In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India's largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nation's semiconductor ecosystem."*

</div>

<div align="center">

ğŸ“ RTL Design â†’ ğŸ”„ Synthesis â†’ ğŸ—ï¸ Physical Design â†’ ğŸ¯ Tapeout Ready

</div>

---

## ğŸ“… **Week 1 â€” RTL Design and Synthesis Foundations**

<summary><b>ğŸ”‘ Week 1: RTL Coding, Synthesis, and Optimization Concepts</b></summary>

This week focused on building strong fundamentals in **Verilog RTL design** and exploring synthesis techniques for both combinational and sequential circuits.

### ğŸ“– **Daily Progress**

* **Day 1** â†’ *Introduction to Verilog RTL Design and Synthesis*

  * Basics of RTL modeling
  * Introduction to synthesis flow
  * Hands-on RTL design examples

* **Day 2** â†’ *Timing Libraries, Hierarchical vs. Flat Synthesis, and Efficient Flop Coding Styles*

  * Role of timing libraries in synthesis
  * Hierarchical vs. flat synthesis trade-offs
  * Best practices for flip-flop coding

* **Day 3** â†’ *Combinational and Sequential Optimization*

  * Logic simplification techniques
  * Multi-level optimization strategies
  * Sequential circuit optimization methods

* **Day 4** â†’ *GLS, Blocking vs. Non-Blocking, and Synthesis-Simulation Mismatch*

  * Gate-Level Simulation workflow
  * Difference between blocking (`=`) and non-blocking (`<=`) assignments
  * Debugging synthesis-simulation mismatches

* **Day 5** â†’ *Optimization in Synthesis*

  * Constant propagation
  * State optimization in FSMs
  * Retiming and cloning techniques

### ğŸŒŸ **Key Learnings from Week 1**

* Developed a strong grasp of RTL-to-synthesis flow
* Understood timing libraries and their role in achieving design closure
* Learned pitfalls of blocking assignments and how to avoid mismatches
* Gained exposure to advanced synthesis optimization techniques


---

## ğŸ¯ **Program Objectives & Scope**

| Aspect                    | Details                                                          |
| ------------------------- | ---------------------------------------------------------------- |
| ğŸ“ **Learning Path**      | Complete SoC Design: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout |
| ğŸ› ï¸ **Tools Focus**       | Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.)         |
| ğŸ­ **Industry Relevance** | Real-world semiconductor design methodologies                    |
| ğŸ¤ **Collaboration**      | Part of India's largest RISC-V tapeout initiative                |
| ğŸ“ˆ **Scale**              | 3500+ participants contributing to silicon advancement           |
| ğŸ‡®ğŸ‡³ **National Impact**  | Advancing India's semiconductor ecosystem                        |

---

## ğŸ™ **Acknowledgment**

<div align="center">

### ğŸ† **Program Leadership & Support**

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.

</div>

---

## ğŸ“ˆ **Weekly Progress Tracker**

![Week 1](https://img.shields.io/badge/Week%201-RTL%20Foundations-success?style=flat-square)
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square)
![Week 3](https://img.shields.io/badge/Week%203-Upcoming-lightgrey?style=flat-square)

### ğŸš€ **Journey Continues...**

Stay tuned for upcoming weeks covering synthesis, physical design, and final tapeout preparation!

---

**ğŸ”— Program Links:**

[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)

**ğŸ‘¨â€ğŸ’» Participant:** [VEERARAGAVAN7](https://github.com/VEERARAGAVAN7)

