Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0.ip --block-symbol-file --output-directory=/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0 --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0.ip --synthesis=VERILOG --output-directory=/home/wisig/sam/dma_access/ip/qsys_top/qsys_top_msgdma_0 --family=Agilex --part=AGFB014R24B2E2V
Info: qsys_top_msgdma_0: "Transforming system: qsys_top_msgdma_0"
Info: qsys_top_msgdma_0: "Naming system components in system: qsys_top_msgdma_0"
Info: qsys_top_msgdma_0: "Processing generation queue"
Info: qsys_top_msgdma_0: "Generating: qsys_top_msgdma_0"
Info: qsys_top_msgdma_0: "Generating: qsys_top_msgdma_0_altera_msgdma_1922_iwx37kq"
Info: qsys_top_msgdma_0: "Generating: dispatcher"
Info: qsys_top_msgdma_0: "Generating: read_master"
Info: qsys_top_msgdma_0: Done "qsys_top_msgdma_0" with 4 modules, 12 files
Info: Finished: Create HDL design files for synthesis
