ftableid nfc_id
////nfc setting+++++++++++++++++++++++++++++++++++++++++++++++++
//echo nfc reg init
//p/x $arg_reg_list_addr
//p/x $arg_reg_pos
//echo \r\n
//set variable $arg_nfc_reg_start = $arg_reg_pos
//set variable $arg_nfc_1st_reg_start = $arg_reg_pos

////fill nfc related reg entry
udelay    0
//Delay_Entry    0

//Page config
memw32    (REG_BASE+0x1000)     0xc1004009

//Timing control
memw32    (REG_BASE+0x1004)     0x518C8108
memw32    (REG_BASE+0x1008)     0x0010248c
memw32    (REG_BASE+0x100c)     0x89

//Red DRAM base addr
//memw32    (REG_BASE+0x1010)     0x08000000

//SSU DRAM and OTFB base addr
//memw32    (REG_BASE+0x101c)     0x09008050

//Mode config: TO_CNT = 0x1, 500ms
memw32    (REG_BASE+0x102c)     0x59a900

//EDO timing control use default is ok
//memw32    (REG_BASE+0x1030)     0

//PIO timing control, pending on HW 
memw32    (REG_BASE+0x107c)     0x37800000
memw32    (REG_BASE+0x1080)     0x00f381e0
memw32    (REG_BASE+0x1084)     0x31078400

//PMU NFCLK: 0-12.5M(NFPLL/16) 1-50M(NFPLL/8) 2-100M(NFPLL/4) 3-200M(NFPLL/2)
//SetReg_Entry    ($arg_reg_base+0x1f20)    ~(0x3)    0x1
clrbit32  (REG_BASE+0x1f20)  0x3
setbit32  (REG_BASE+0x1f20)  0x1

//interface init/reset/pumapping/set feature/
nfcinit

nfcreset

udelay    50
//Delay_Entry      50000

nfcupdate

//#p/x *0x1ff8000c bit[16]= 0x1 Disable WP pin (A2) 
setbit32  (REG_BASE+0x0c) (0x1<<16)

// NFC pad IO setting
//*(volatile U32*)0x1ff8000c |= 0x3<<1;
//SetReg_Entry    ($arg_reg_base+0x000c)    ~(0x1f)    (0x1e)
clrbit32  (REG_BASE+0x000c)  0x1f
setbit32  (REG_BASE+0x000c)  (0x1e)

//NFC Pad ODT bit[31:24] and Driving setting DQ bit[23:16],DQS bit[15:8],CL bit[7:0]
//CH0:0x1ff80090;CH1:0x1ff80094;CH2:0x1ff80098;CH3:0X1FF8009C
memw32    (REG_BASE+0x0090)    (0x00ffffff)
memw32    (REG_BASE+0x0094)    (0x00ffffff)
memw32    (REG_BASE+0x0098)    (0x00ffffff)
memw32    (REG_BASE+0x009c)    (0x00ffffff)	

////////////////switch to sync mode////////////////////////////////////////////////////////////////
//jason mail add jory odt enable bit[10]=1
memw32    (REG_BASE+0x1000)     0xe1806581 

//jason mail add RDRPH bit[19:17] to 3'b111
memw32    (REG_BASE+0x1004)     0x518F03bd

//jason mail add set TDQSRE to max bit[2:0]=3'b111  tWHR bit[26:24]
memw32    (REG_BASE+0x1008)     0x0441136c

//Nand flash IO setting
memw32    (REG_BASE+0x100c)      0x3489

//for TOGGLE20 //ALE/CLE/WE/RE/DQ toggle mode
//SetReg_Entry    ($arg_reg_base+0x102c)    (~(0x3f<<23))   (0x3f<<23) 
clrbit32  (REG_BASE+0x102c)  (0x3f<<23)
setbit32  (REG_BASE+0x102c)  (0x3f<<23)

//delay value for delay cells before DLYCOMP
//SetReg_Entry    ($arg_reg_base+0x1038)    (~(0xff<<16))    (0xff<<16)
clrbit32  (REG_BASE+0x1038)  (0xff<<16)
setbit32  (REG_BASE+0x1038)  (0xff<<16)

//DDR DLYCOMP config in sync mode	
memw32    (REG_BASE+0x1078)     	0x7a796c30

//PMU NFCLK: 0-NFPLL/16 1-NFPLL/8 2-NFPLL/4 3-NFPLL/2
//SetReg_Entry    ($arg_reg_base+0x1f20)    ~(0x3<<0)    	0x1
clrbit32  (REG_BASE+0x1f20)  0x3<<0
setbit32  (REG_BASE+0x1f20)  0x1
   
//Driver strength
// addr 0x10 driving strength setting 0x6:overdrive;0x04:default; 0x02:underdrive
nfcset    0x10    0x6
// addr 0x02 Toggle 2.0 Specific Setting bit[7:4] ODT setting 4:50ohm;3:75ohm;2:100ohm;1:150ohm;0:no 
nfcset    0x02    0x1e 

//set NFPLL output frequence
//rPMU(0x6c)     // NFPLL output setting
//NFPLL setting Bit[6:0]=0x1f Bit[9:8]=0x2:400MHz
//NFPLL setting Bit[6:0]=0x17 Bit[9:8]=0x2:300MHz
//NFPLL setting Bit[6:0]=0x1f Bit[9:8]=0x3:200MHz
//SetReg_Entry    ($arg_reg_base+0x1f6c)    (~(0x3<<8))   (0x2<<8)
//clrbit32  (REG_BASE+0x1f6c)  (0x3<<8)
//setbit32  (REG_BASE+0x1f6c)  (0x2<<8)
//SetReg_Entry    ($arg_reg_base+0x1f6c)    (~(0x7f<<0))   (0x17<<0)
//clrbit32  (REG_BASE+0x1f6c)  (0x7f<<0)
//setbit32  (REG_BASE+0x1f6c)  (0x1f<<0)
memw16 (REG_BASE+0x1f6c)  0x31f

//set NFCLK output frequence
//rPMU(0x20)     // NFCLK setting
//0x1ff81f20[1:0] = 2'b00 NFCLK=NFPLL output /16
//0x1ff81f20[1:0] = 2'b01 NFCLK=NFPLL output /8
//0x1ff81f20[1:0] = 2'b10 NFCLK=NFPLL output /4
//0x1ff81f20[1:0] = 2'b11 NFCLK=NFPLL output /2
//rPMU(0x20)      = g_aAsyncTConfTab[ucIfType][ucMode].ulPMU20; //clock setting
//SetReg_Entry    ($arg_reg_base+0x1f20)    ~(0x3)   0x3
clrbit32  (REG_BASE+0x1f20)  0x3
setbit32  (REG_BASE+0x1f20)  0x3
  
 //Delay conunt for WE to RE
 	//SetReg_Entry    ($arg_reg_base+0x1034)    (~(0xff<<8))    (0xb<<8)
clrbit32  (REG_BASE+0x1034)  (0xff<<8)
setbit32  (REG_BASE+0x1034)  (0xb<<8)
 //0x1ff81000 bit[0] SATA mode set to 0; PCIE mode set to 1;
	//SetReg_Entry    ($arg_reg_base+0x1000)    (~(0x1<<0))    (0x0<<0)

    memw32    (REG_BASE+0x1070)     0x00000000
	memw32    (REG_BASE+0x1074)     0x00000000	
	
	
setbit32  (REG_BASE+0x1000)  (0x1<<0)

 
//set $arg_nfc_1st_reg_cnt = (($arg_reg_pos-$arg_nfc_1st_reg_start)/16)
//set $arg_nfc_2nd_reg_start = $arg_reg_pos

//set $arg_nfc_reg_cnt = (($arg_reg_pos-$arg_nfc_reg_start)/16)
//set $arg_nfc_2nd_reg_cnt = (($arg_reg_pos-$arg_nfc_2nd_reg_start)/16)
