<h1 align="center">Hi there ğŸ˜Š I'm Sonali Mohanta</h1>
<h3 align="center">Electronics Engineer | VLSI & Digital Design Enthusiast | Tech Explorer</h3>

<img align="right" alt="electronics" width="400" src="https://media.giphy.com/media/dzaUX7CAG0Ihi/giphy.gif">

<p align="left">
  <img src="https://komarev.com/ghpvc/?username=sonali1-m&label=Profile%20views&color=0e75b6&style=flat" alt="sonali1-m" />
</p>

- ğŸ”¬ Iâ€™m deeply passionate about **VLSI Design, Digital Electronics, and Signal Processing**
- ğŸ’» Tools I use: **MATLAB, Verilog, ModelSim, LTspice, Quartus Prime, GTKWave, OpenROAD, OpenSTA**
- ğŸ“š Currently exploring **ASIC Design, EDA Tools, and HDL-based digital systems**
- ğŸŒ± Learning more about **RTL Design, Physical Design, and MATLAB signal simulations**

---

### ğŸ“¬ Connect with me:
<p align="left">
<a href="https://linkedin.com/in/sonali-mohanta" target="_blank"><img src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" height="30" width="40" /></a>
<a href="https://www.hackerrank.com/@sonalimnt1999" target="_blank"><img src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/hackerrank.svg" height="30" width="40" /></a>
</p>

---

### âš™ï¸ Tools, Languages & Platforms

<p align="left">
  <img src="https://upload.wikimedia.org/wikipedia/commons/2/21/Matlab_Logo.png" alt="MATLAB" width="40" height="40"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/cplusplus/cplusplus-original.svg" alt="C++" width="40" height="40"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/linux/linux-original.svg" alt="Linux" width="40" height="40"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/git/git-original.svg" alt="Git" width="40" height="40"/>
 
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" alt="Python" width="40" height="40"/>
  <img src="https://www.vectorlogo.zone/logos/github/github-icon.svg" alt="GitHub" width="40" height="40"/>
</p>

#### ğŸ§ª Tools & EDA Platforms
- **ModelSim** â€“ RTL simulation & testbench
- **Quartus Prime** â€“ FPGA simulation
- **LTSpice** â€“ Analog circuit design
- **GTKWave** â€“ Waveform viewing
- **Tinkercad** â€“ Quick circuit prototyping
- **OpenROAD/OpenSTA** â€“ Open-source VLSI tools

---

### ğŸ“Š My Core Technical Stack

<table>
  <tr>
    <td><b>Verilog HDL</b></td>
    <td>
      <progress value="90" max="100"></progress>
    </td>
  </tr>
  <tr>
    <td><b>MATLAB</b></td>
    <td>
      <progress value="85" max="100"></progress>
    </td>
  </tr>
  <tr>
    <td><b>ModelSim / GTKWave</b></td>
    <td>
      <progress value="80" max="100"></progress>
    </td>
  </tr>
  <tr>
    <td><b>LTspice / Tinkercad</b></td>
    <td>
      <progress value="75" max="100"></progress>
    </td>
  </tr>
  <tr>
    <td><b>C++</b></td>
    <td>
      <progress value="70" max="100"></progress>
    </td>
  </tr>
  <tr>
    <td><b>Linux / Git</b></td>
    <td>
      <progress value="65" max="100"></progress>
    </td>
  </tr>
</table>

### ğŸš€ Featured Projects
- ğŸ”§ **FSM-based Sequence Detector (1011)** â€“ Verilog, RTL Simulation, GTKWave
- ğŸ“ **Clock Tree Synthesis and STA** â€“ EDA flow using OpenROAD + OpenSTA
- ğŸ“Š **MATLAB Simulations** â€“ Signal processing and control systems experiments
- ğŸ§  **RISC-V Core (In Progress)** â€“ 32-bit custom processor using ModelSim

---

ğŸŒŸ _Letâ€™s innovate in silicon!_
