Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 21:39:06 2024
| Host         : GOSU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADT_toplevel_timing_summary_routed.rpt -pb ADT_toplevel_timing_summary_routed.pb -rpx ADT_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : ADT_toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-18  Warning   Missing input or output delay   7           
TIMING-20  Warning   Non-clocked latch               25          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (3)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.408        0.000                      0                  256        0.166        0.000                      0                  256        4.500        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.408        0.000                      0                  215        0.166        0.000                      0                  215        4.500        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.920        0.000                      0                   41        0.704        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 ADT/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 3.022ns (45.856%)  route 3.568ns (54.144%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.701     5.303    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  ADT/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.456     5.759 f  ADT/counter_reg[18]/Q
                         net (fo=11, routed)          1.126     6.885    ADT/counter_reg[18]
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  ADT/FSM_onehot_next_state_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     7.009    ADT/FSM_onehot_next_state_reg[6]_i_19_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.542 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 f  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.281     8.940    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     9.064 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.669     9.733    ADT/counter[0]_i_7_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  ADT/counter[0]_i_2/O
                         net (fo=1, routed)           0.492    10.350    ADT/counter[0]_i_2_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.876 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    ADT/counter_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.990    ADT/counter_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.104    ADT/counter_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.218    ADT/counter_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.332    ADT/counter_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.446 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.446    ADT/counter_reg[20]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.560    ADT/counter_reg[24]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.894 r  ADT/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.894    ADT/counter_reg[28]_i_1_n_6
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.578    15.000    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[29]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y119         FDCE (Setup_fdce_C_D)        0.062    15.302    ADT/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 ADT/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 3.001ns (45.683%)  route 3.568ns (54.317%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.701     5.303    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  ADT/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.456     5.759 f  ADT/counter_reg[18]/Q
                         net (fo=11, routed)          1.126     6.885    ADT/counter_reg[18]
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  ADT/FSM_onehot_next_state_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     7.009    ADT/FSM_onehot_next_state_reg[6]_i_19_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.542 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 f  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.281     8.940    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     9.064 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.669     9.733    ADT/counter[0]_i_7_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  ADT/counter[0]_i_2/O
                         net (fo=1, routed)           0.492    10.350    ADT/counter[0]_i_2_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.876 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    ADT/counter_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.990    ADT/counter_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.104    ADT/counter_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.218    ADT/counter_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.332    ADT/counter_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.446 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.446    ADT/counter_reg[20]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.560    ADT/counter_reg[24]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  ADT/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.873    ADT/counter_reg[28]_i_1_n_4
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.578    15.000    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[31]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y119         FDCE (Setup_fdce_C_D)        0.062    15.302    ADT/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 ADT/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 2.927ns (45.064%)  route 3.568ns (54.936%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.701     5.303    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  ADT/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.456     5.759 f  ADT/counter_reg[18]/Q
                         net (fo=11, routed)          1.126     6.885    ADT/counter_reg[18]
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  ADT/FSM_onehot_next_state_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     7.009    ADT/FSM_onehot_next_state_reg[6]_i_19_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.542 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 f  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.281     8.940    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     9.064 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.669     9.733    ADT/counter[0]_i_7_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  ADT/counter[0]_i_2/O
                         net (fo=1, routed)           0.492    10.350    ADT/counter[0]_i_2_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.876 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    ADT/counter_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.990    ADT/counter_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.104    ADT/counter_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.218    ADT/counter_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.332    ADT/counter_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.446 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.446    ADT/counter_reg[20]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.560    ADT/counter_reg[24]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.799 r  ADT/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.799    ADT/counter_reg[28]_i_1_n_5
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.578    15.000    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[30]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y119         FDCE (Setup_fdce_C_D)        0.062    15.302    ADT/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 ADT/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 2.911ns (44.928%)  route 3.568ns (55.072%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.701     5.303    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  ADT/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.456     5.759 f  ADT/counter_reg[18]/Q
                         net (fo=11, routed)          1.126     6.885    ADT/counter_reg[18]
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  ADT/FSM_onehot_next_state_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     7.009    ADT/FSM_onehot_next_state_reg[6]_i_19_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.542 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 f  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.281     8.940    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     9.064 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.669     9.733    ADT/counter[0]_i_7_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  ADT/counter[0]_i_2/O
                         net (fo=1, routed)           0.492    10.350    ADT/counter[0]_i_2_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.876 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    ADT/counter_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.990    ADT/counter_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.104    ADT/counter_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.218    ADT/counter_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.332    ADT/counter_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.446 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.446    ADT/counter_reg[20]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.560    ADT/counter_reg[24]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.783 r  ADT/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.783    ADT/counter_reg[28]_i_1_n_7
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.578    15.000    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[28]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y119         FDCE (Setup_fdce_C_D)        0.062    15.302    ADT/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 ADT/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 2.908ns (44.903%)  route 3.568ns (55.097%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.701     5.303    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  ADT/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.456     5.759 f  ADT/counter_reg[18]/Q
                         net (fo=11, routed)          1.126     6.885    ADT/counter_reg[18]
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  ADT/FSM_onehot_next_state_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     7.009    ADT/FSM_onehot_next_state_reg[6]_i_19_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.542 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 f  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.281     8.940    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     9.064 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.669     9.733    ADT/counter[0]_i_7_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  ADT/counter[0]_i_2/O
                         net (fo=1, routed)           0.492    10.350    ADT/counter[0]_i_2_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.876 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    ADT/counter_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.990    ADT/counter_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.104    ADT/counter_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.218    ADT/counter_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.332    ADT/counter_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.446 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.446    ADT/counter_reg[20]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.780 r  ADT/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.780    ADT/counter_reg[24]_i_1_n_6
    SLICE_X3Y118         FDCE                                         r  ADT/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.579    15.001    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  ADT/counter_reg[25]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y118         FDCE (Setup_fdce_C_D)        0.062    15.303    ADT/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 ADT/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 2.887ns (44.723%)  route 3.568ns (55.277%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.701     5.303    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  ADT/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.456     5.759 f  ADT/counter_reg[18]/Q
                         net (fo=11, routed)          1.126     6.885    ADT/counter_reg[18]
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  ADT/FSM_onehot_next_state_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     7.009    ADT/FSM_onehot_next_state_reg[6]_i_19_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.542 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 f  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.281     8.940    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     9.064 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.669     9.733    ADT/counter[0]_i_7_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  ADT/counter[0]_i_2/O
                         net (fo=1, routed)           0.492    10.350    ADT/counter[0]_i_2_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.876 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    ADT/counter_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.990    ADT/counter_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.104    ADT/counter_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.218    ADT/counter_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.332    ADT/counter_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.446 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.446    ADT/counter_reg[20]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.759 r  ADT/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.759    ADT/counter_reg[24]_i_1_n_4
    SLICE_X3Y118         FDCE                                         r  ADT/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.579    15.001    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  ADT/counter_reg[27]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y118         FDCE (Setup_fdce_C_D)        0.062    15.303    ADT/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 ADT/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 2.813ns (44.082%)  route 3.568ns (55.918%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.701     5.303    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  ADT/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.456     5.759 f  ADT/counter_reg[18]/Q
                         net (fo=11, routed)          1.126     6.885    ADT/counter_reg[18]
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  ADT/FSM_onehot_next_state_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     7.009    ADT/FSM_onehot_next_state_reg[6]_i_19_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.542 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 f  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.281     8.940    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     9.064 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.669     9.733    ADT/counter[0]_i_7_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  ADT/counter[0]_i_2/O
                         net (fo=1, routed)           0.492    10.350    ADT/counter[0]_i_2_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.876 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    ADT/counter_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.990    ADT/counter_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.104    ADT/counter_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.218    ADT/counter_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.332    ADT/counter_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.446 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.446    ADT/counter_reg[20]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.685 r  ADT/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.685    ADT/counter_reg[24]_i_1_n_5
    SLICE_X3Y118         FDCE                                         r  ADT/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.579    15.001    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  ADT/counter_reg[26]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y118         FDCE (Setup_fdce_C_D)        0.062    15.303    ADT/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 ADT/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 2.797ns (43.942%)  route 3.568ns (56.058%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.701     5.303    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  ADT/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.456     5.759 f  ADT/counter_reg[18]/Q
                         net (fo=11, routed)          1.126     6.885    ADT/counter_reg[18]
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  ADT/FSM_onehot_next_state_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     7.009    ADT/FSM_onehot_next_state_reg[6]_i_19_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.542 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 f  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.281     8.940    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     9.064 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.669     9.733    ADT/counter[0]_i_7_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  ADT/counter[0]_i_2/O
                         net (fo=1, routed)           0.492    10.350    ADT/counter[0]_i_2_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.876 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    ADT/counter_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.990    ADT/counter_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.104    ADT/counter_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.218    ADT/counter_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.332    ADT/counter_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.446 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.446    ADT/counter_reg[20]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.669 r  ADT/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.669    ADT/counter_reg[24]_i_1_n_7
    SLICE_X3Y118         FDCE                                         r  ADT/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.579    15.001    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  ADT/counter_reg[24]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y118         FDCE (Setup_fdce_C_D)        0.062    15.303    ADT/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 ADT/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.794ns (43.915%)  route 3.568ns (56.085%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.701     5.303    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  ADT/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.456     5.759 f  ADT/counter_reg[18]/Q
                         net (fo=11, routed)          1.126     6.885    ADT/counter_reg[18]
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  ADT/FSM_onehot_next_state_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     7.009    ADT/FSM_onehot_next_state_reg[6]_i_19_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.542 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 f  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.281     8.940    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     9.064 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.669     9.733    ADT/counter[0]_i_7_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  ADT/counter[0]_i_2/O
                         net (fo=1, routed)           0.492    10.350    ADT/counter[0]_i_2_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.876 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    ADT/counter_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.990    ADT/counter_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.104    ADT/counter_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.218    ADT/counter_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.332    ADT/counter_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.666 r  ADT/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.666    ADT/counter_reg[20]_i_1_n_6
    SLICE_X3Y117         FDCE                                         r  ADT/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.581    15.003    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  ADT/counter_reg[21]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y117         FDCE (Setup_fdce_C_D)        0.062    15.305    ADT/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 ADT/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 2.773ns (43.730%)  route 3.568ns (56.270%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.701     5.303    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  ADT/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.456     5.759 f  ADT/counter_reg[18]/Q
                         net (fo=11, routed)          1.126     6.885    ADT/counter_reg[18]
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  ADT/FSM_onehot_next_state_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     7.009    ADT/FSM_onehot_next_state_reg[6]_i_19_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.542 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 f  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.281     8.940    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     9.064 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.669     9.733    ADT/counter[0]_i_7_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  ADT/counter[0]_i_2/O
                         net (fo=1, routed)           0.492    10.350    ADT/counter[0]_i_2_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.876 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    ADT/counter_reg[0]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.990    ADT/counter_reg[4]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.104    ADT/counter_reg[8]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.218    ADT/counter_reg[12]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.332    ADT/counter_reg[16]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.645 r  ADT/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.645    ADT/counter_reg[20]_i_1_n_4
    SLICE_X3Y117         FDCE                                         r  ADT/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.581    15.003    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  ADT/counter_reg[23]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y117         FDCE (Setup_fdce_C_D)        0.062    15.305    ADT/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  3.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.069%)  route 0.114ns (37.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X7Y120         FDRE                                         r  TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=21, routed)          0.114     1.762    TWICtl/state[3]
    SLICE_X6Y120         LUT6 (Prop_lut6_I0_O)        0.045     1.807 r  TWICtl/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.807    TWICtl/FSM_gray_state[0]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  TWICtl/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.856     2.022    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.121     1.641    TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/sclki_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.602     1.521    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  CLK_DIV/div_clk.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  CLK_DIV/div_clk.count_reg[19]/Q
                         net (fo=3, routed)           0.073     1.758    CLK_DIV/count[19]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  CLK_DIV/sclki_i_1/O
                         net (fo=1, routed)           0.000     1.803    CLK_DIV/sclki_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.875     2.040    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
                         clock pessimism             -0.505     1.534    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.091     1.625    CLK_DIV/sclki_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TWICtl/dataByte_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.190ns (56.363%)  route 0.147ns (43.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.590     1.509    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y118         FDSE                                         r  TWICtl/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  TWICtl/dataByte_reg[2]/Q
                         net (fo=3, routed)           0.147     1.798    TWICtl/D_O_sig[2]
    SLICE_X5Y117         LUT4 (Prop_lut4_I0_O)        0.049     1.847 r  TWICtl/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    TWICtl/dataByte[3]_i_1_n_0
    SLICE_X5Y117         FDRE                                         r  TWICtl/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     2.025    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  TWICtl/dataByte_reg[3]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.107     1.631    TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TWICtl/busState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  TWICtl/busState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/busState_reg[1]/Q
                         net (fo=2, routed)           0.168     1.816    TWICtl/busState_reg_n_0_[1]
    SLICE_X5Y121         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  TWICtl/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    TWICtl/busState[1]_i_1_n_0
    SLICE_X5Y121         FDRE                                         r  TWICtl/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.855     2.021    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  TWICtl/busState_reg[1]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.091     1.597    TWICtl/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.600     1.519    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  CLK_DIV/div_clk.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  CLK_DIV/div_clk.count_reg[7]/Q
                         net (fo=2, routed)           0.126     1.809    CLK_DIV/count[7]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  CLK_DIV/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.919    CLK_DIV/p_1_in[7]
    SLICE_X2Y86          FDRE                                         r  CLK_DIV/div_clk.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.872     2.037    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  CLK_DIV/div_clk.count_reg[7]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    CLK_DIV/div_clk.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.600     1.519    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  CLK_DIV/div_clk.count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.810    CLK_DIV/count[3]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  CLK_DIV/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.920    CLK_DIV/p_1_in[3]
    SLICE_X2Y85          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.872     2.037    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.653    CLK_DIV/div_clk.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.602     1.521    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  CLK_DIV/div_clk.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  CLK_DIV/div_clk.count_reg[15]/Q
                         net (fo=2, routed)           0.127     1.812    CLK_DIV/count[15]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  CLK_DIV/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.922    CLK_DIV/p_1_in[15]
    SLICE_X2Y88          FDRE                                         r  CLK_DIV/div_clk.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.875     2.040    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  CLK_DIV/div_clk.count_reg[15]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    CLK_DIV/div_clk.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV/div_clk.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  CLK_DIV/div_clk.count_reg[23]/Q
                         net (fo=2, routed)           0.127     1.813    CLK_DIV/count[23]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  CLK_DIV/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.923    CLK_DIV/p_1_in[23]
    SLICE_X2Y90          FDRE                                         r  CLK_DIV/div_clk.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.876     2.041    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  CLK_DIV/div_clk.count_reg[23]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     1.656    CLK_DIV/div_clk.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 TWICtl/int_Rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/busState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.160%)  route 0.192ns (50.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  TWICtl/int_Rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  TWICtl/int_Rst_reg/Q
                         net (fo=8, routed)           0.192     1.840    TWICtl/int_Rst
    SLICE_X5Y120         LUT5 (Prop_lut5_I1_O)        0.045     1.885 r  TWICtl/busState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    TWICtl/busState[0]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  TWICtl/busState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.856     2.022    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  TWICtl/busState_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.092     1.613    TWICtl/busState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.600     1.519    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  CLK_DIV/div_clk.count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.839    CLK_DIV/count[0]
    SLICE_X3Y85          LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  CLK_DIV/div_clk.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.884    CLK_DIV/p_1_in[0]
    SLICE_X3Y85          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.872     2.037    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.091     1.610    CLK_DIV/div_clk.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y118    ADT/FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y116    ADT/FSM_onehot_present_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y118    ADT/FSM_onehot_present_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y118    ADT/FSM_onehot_present_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y114    ADT/FSM_onehot_present_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    ADT/FSM_onehot_present_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y118    ADT/FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y118    ADT/FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116    ADT/FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116    ADT/FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y118    ADT/FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y118    ADT/FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    ADT/FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116    ADT/FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y116    ADT/FSM_onehot_present_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.580ns (16.599%)  route 2.914ns (83.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.234     7.016    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.124     7.140 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.680     8.820    ADT/AS[0]
    SLICE_X3Y119         FDCE                                         f  ADT/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.578    15.000    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[28]/C
                         clock pessimism              0.180    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X3Y119         FDCE (Recov_fdce_C_CLR)     -0.405    14.740    ADT/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.580ns (16.599%)  route 2.914ns (83.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.234     7.016    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.124     7.140 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.680     8.820    ADT/AS[0]
    SLICE_X3Y119         FDCE                                         f  ADT/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.578    15.000    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[29]/C
                         clock pessimism              0.180    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X3Y119         FDCE (Recov_fdce_C_CLR)     -0.405    14.740    ADT/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.580ns (16.599%)  route 2.914ns (83.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.234     7.016    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.124     7.140 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.680     8.820    ADT/AS[0]
    SLICE_X3Y119         FDCE                                         f  ADT/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.578    15.000    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[30]/C
                         clock pessimism              0.180    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X3Y119         FDCE (Recov_fdce_C_CLR)     -0.405    14.740    ADT/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.580ns (16.599%)  route 2.914ns (83.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.234     7.016    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.124     7.140 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.680     8.820    ADT/AS[0]
    SLICE_X3Y119         FDCE                                         f  ADT/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.578    15.000    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[31]/C
                         clock pessimism              0.180    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X3Y119         FDCE (Recov_fdce_C_CLR)     -0.405    14.740    ADT/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.580ns (17.302%)  route 2.772ns (82.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.234     7.016    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.124     7.140 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.538     8.678    ADT/AS[0]
    SLICE_X3Y117         FDCE                                         f  ADT/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.581    15.003    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  ADT/counter_reg[20]/C
                         clock pessimism              0.180    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X3Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.743    ADT/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.580ns (17.302%)  route 2.772ns (82.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.234     7.016    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.124     7.140 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.538     8.678    ADT/AS[0]
    SLICE_X3Y117         FDCE                                         f  ADT/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.581    15.003    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  ADT/counter_reg[21]/C
                         clock pessimism              0.180    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X3Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.743    ADT/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.580ns (17.302%)  route 2.772ns (82.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.234     7.016    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.124     7.140 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.538     8.678    ADT/AS[0]
    SLICE_X3Y117         FDCE                                         f  ADT/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.581    15.003    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  ADT/counter_reg[22]/C
                         clock pessimism              0.180    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X3Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.743    ADT/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.580ns (17.302%)  route 2.772ns (82.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.234     7.016    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.124     7.140 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.538     8.678    ADT/AS[0]
    SLICE_X3Y117         FDCE                                         f  ADT/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.581    15.003    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  ADT/counter_reg[23]/C
                         clock pessimism              0.180    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X3Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.743    ADT/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.580ns (18.243%)  route 2.599ns (81.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.234     7.016    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.124     7.140 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.365     8.505    ADT/AS[0]
    SLICE_X3Y118         FDCE                                         f  ADT/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.579    15.001    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  ADT/counter_reg[24]/C
                         clock pessimism              0.180    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X3Y118         FDCE (Recov_fdce_C_CLR)     -0.405    14.741    ADT/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.580ns (18.243%)  route 2.599ns (81.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.234     7.016    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.124     7.140 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.365     8.505    ADT/AS[0]
    SLICE_X3Y118         FDCE                                         f  ADT/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.579    15.001    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  ADT/counter_reg[25]/C
                         clock pessimism              0.180    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X3Y118         FDCE (Recov_fdce_C_CLR)     -0.405    14.741    ADT/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  6.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.223%)  route 0.690ns (78.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.602     1.521    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.499     2.161    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.045     2.206 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.192     2.398    ADT/AS[0]
    SLICE_X3Y113         FDCE                                         f  ADT/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.866     2.031    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  ADT/counter_reg[4]/C
                         clock pessimism             -0.245     1.785    
    SLICE_X3Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.693    ADT/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.223%)  route 0.690ns (78.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.602     1.521    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.499     2.161    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.045     2.206 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.192     2.398    ADT/AS[0]
    SLICE_X3Y113         FDCE                                         f  ADT/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.866     2.031    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  ADT/counter_reg[5]/C
                         clock pessimism             -0.245     1.785    
    SLICE_X3Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.693    ADT/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.223%)  route 0.690ns (78.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.602     1.521    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.499     2.161    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.045     2.206 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.192     2.398    ADT/AS[0]
    SLICE_X3Y113         FDCE                                         f  ADT/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.866     2.031    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  ADT/counter_reg[6]/C
                         clock pessimism             -0.245     1.785    
    SLICE_X3Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.693    ADT/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.223%)  route 0.690ns (78.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.602     1.521    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.499     2.161    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.045     2.206 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.192     2.398    ADT/AS[0]
    SLICE_X3Y113         FDCE                                         f  ADT/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.866     2.031    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  ADT/counter_reg[7]/C
                         clock pessimism             -0.245     1.785    
    SLICE_X3Y113         FDCE (Remov_fdce_C_CLR)     -0.092     1.693    ADT/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.064%)  route 0.697ns (78.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.602     1.521    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.499     2.161    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.045     2.206 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.198     2.404    ADT/AS[0]
    SLICE_X5Y114         FDCE                                         f  ADT/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     2.028    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y114         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X5Y114         FDCE (Remov_fdce_C_CLR)     -0.092     1.690    ADT/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.064%)  route 0.697ns (78.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.602     1.521    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.499     2.161    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.045     2.206 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.198     2.404    ADT/AS[0]
    SLICE_X5Y114         FDCE                                         f  ADT/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     2.028    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y114         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X5Y114         FDCE (Remov_fdce_C_CLR)     -0.092     1.690    ADT/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.064%)  route 0.697ns (78.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.602     1.521    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.499     2.161    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.045     2.206 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.198     2.404    ADT/AS[0]
    SLICE_X5Y114         FDPE                                         f  ADT/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     2.028    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y114         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X5Y114         FDPE (Remov_fdpe_C_PRE)     -0.095     1.687    ADT/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.209%)  route 0.734ns (79.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.602     1.521    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.499     2.161    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.045     2.206 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.236     2.442    ADT/AS[0]
    SLICE_X3Y112         FDCE                                         f  ADT/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.867     2.032    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  ADT/counter_reg[0]/C
                         clock pessimism             -0.245     1.786    
    SLICE_X3Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.694    ADT/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.209%)  route 0.734ns (79.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.602     1.521    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.499     2.161    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.045     2.206 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.236     2.442    ADT/AS[0]
    SLICE_X3Y112         FDCE                                         f  ADT/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.867     2.032    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  ADT/counter_reg[1]/C
                         clock pessimism             -0.245     1.786    
    SLICE_X3Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.694    ADT/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.209%)  route 0.734ns (79.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.602     1.521    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.499     2.161    CLK_DIV/LED17_R_OBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I1_O)        0.045     2.206 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.236     2.442    ADT/AS[0]
    SLICE_X3Y112         FDCE                                         f  ADT/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.867     2.032    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  ADT/counter_reg[2]/C
                         clock pessimism             -0.245     1.786    
    SLICE_X3Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.694    ADT/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.747    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 4.194ns (52.905%)  route 3.733ns (47.095%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[15]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[15]/Q
                         net (fo=1, routed)           3.733     4.358    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.927 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.927    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.921ns  (logic 4.179ns (52.763%)  route 3.741ns (47.237%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[13]/G
    SLICE_X2Y115         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[13]/Q
                         net (fo=1, routed)           3.741     4.366    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554     7.921 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.921    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.901ns  (logic 4.177ns (52.869%)  route 3.724ns (47.131%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[10]/G
    SLICE_X2Y115         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[10]/Q
                         net (fo=1, routed)           3.724     4.349    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     7.901 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.901    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.787ns  (logic 4.195ns (53.876%)  route 3.592ns (46.124%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[14]/G
    SLICE_X2Y115         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[14]/Q
                         net (fo=1, routed)           3.592     4.217    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     7.787 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.787    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.709ns  (logic 4.177ns (54.183%)  route 3.532ns (45.817%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[5]/G
    SLICE_X2Y116         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[5]/Q
                         net (fo=1, routed)           3.532     4.157    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     7.709 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.709    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.647ns  (logic 4.177ns (54.622%)  route 3.470ns (45.378%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[12]/G
    SLICE_X2Y115         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[12]/Q
                         net (fo=1, routed)           3.470     4.095    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552     7.647 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.647    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.567ns  (logic 4.180ns (55.243%)  route 3.387ns (44.757%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[7]/G
    SLICE_X2Y114         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[7]/Q
                         net (fo=1, routed)           3.387     4.012    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     7.567 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.567    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.567ns  (logic 4.180ns (55.242%)  route 3.387ns (44.758%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[6]/G
    SLICE_X2Y116         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           3.387     4.012    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     7.567 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.567    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.445ns  (logic 4.179ns (56.135%)  route 3.266ns (43.865%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[9]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[9]/Q
                         net (fo=1, routed)           3.266     3.891    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554     7.445 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.445    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.346ns  (logic 4.173ns (56.799%)  route 3.174ns (43.201%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[8]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ADT/DATA_OUT_reg[8]/Q
                         net (fo=1, routed)           3.174     3.799    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     7.346 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.346    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.399ns (81.039%)  route 0.327ns (18.961%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[0]/G
    SLICE_X2Y114         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           0.327     0.505    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.727 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.727    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.431ns (81.464%)  route 0.326ns (18.536%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[2]/G
    SLICE_X2Y116         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           0.326     0.504    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.757 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.757    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.414ns (73.954%)  route 0.498ns (26.046%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[1]/G
    SLICE_X2Y114         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.498     0.676    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.912 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.912    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.429ns (65.197%)  route 0.763ns (34.803%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[3]/G
    SLICE_X2Y114         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           0.763     0.941    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.192 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.192    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.430ns (64.659%)  route 0.782ns (35.341%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[4]/G
    SLICE_X2Y116         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/DATA_OUT_reg[4]/Q
                         net (fo=1, routed)           0.782     0.960    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.212 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.212    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.410ns (60.230%)  route 0.931ns (39.770%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[11]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/DATA_OUT_reg[11]/Q
                         net (fo=1, routed)           0.931     1.109    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.341 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.341    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.426ns (59.086%)  route 0.988ns (40.914%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[8]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/DATA_OUT_reg[8]/Q
                         net (fo=1, routed)           0.988     1.166    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.414 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.414    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.433ns (58.540%)  route 1.015ns (41.460%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[9]/G
    SLICE_X2Y113         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/DATA_OUT_reg[9]/Q
                         net (fo=1, routed)           1.015     1.193    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.448 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.448    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.430ns (56.891%)  route 1.084ns (43.109%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[12]/G
    SLICE_X2Y115         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/DATA_OUT_reg[12]/Q
                         net (fo=1, routed)           1.084     1.262    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.514 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.514    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.434ns (56.837%)  route 1.089ns (43.163%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[6]/G
    SLICE_X2Y116         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           1.089     1.267    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.522 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.522    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TWICtl/DONE_O_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.974ns  (logic 4.039ns (57.916%)  route 2.935ns (42.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.696     5.298    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  TWICtl/DONE_O_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.518     5.816 r  TWICtl/DONE_O_reg_lopt_replica/Q
                         net (fo=1, routed)           2.935     8.751    lopt
    M16                  OBUF (Prop_obuf_I_O)         3.521    12.272 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000    12.272    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.067ns  (logic 3.980ns (65.598%)  route 2.087ns (34.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.723     5.326    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           2.087     7.869    LED17_R_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524    11.393 r  LED17_R_OBUF_inst/O
                         net (fo=0)                   0.000    11.393    LED17_R
    N16                                                               r  LED17_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD2_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.672ns  (logic 3.998ns (70.491%)  route 1.674ns (29.509%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.696     5.298    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  TWICtl/rSda_reg/Q
                         net (fo=5, routed)           1.674     7.428    AD2_SDA_IOBUF_inst/T
    H14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.542    10.970 r  AD2_SDA_IOBUF_inst/OBUFT/O
                         net (fo=2, unset)            0.000    10.970    AD2_SDA
    H14                                                               r  AD2_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD2_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 3.986ns (70.426%)  route 1.674ns (29.574%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.696     5.298    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  TWICtl/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  TWICtl/rScl_reg/Q
                         net (fo=3, routed)           1.674     7.428    AD2_SCL_IOBUF_inst/T
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530    10.958 r  AD2_SCL_IOBUF_inst/OBUFT/O
                         net (fo=2, unset)            0.000    10.958    AD2_SCL
    G16                                                               r  AD2_SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.275ns  (logic 1.692ns (32.077%)  route 3.583ns (67.923%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.705     5.307    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  ADT/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  ADT/counter_reg[0]/Q
                         net (fo=11, routed)          1.247     7.010    ADT/counter_reg[0]
    SLICE_X2Y116         LUT2 (Prop_lut2_I0_O)        0.124     7.134 r  ADT/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.134    ADT/i__carry_i_7_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.647 r  ADT/reset_counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.647    ADT/reset_counter0_inferred__1/i__carry_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.764 r  ADT/reset_counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.764    ADT/reset_counter0_inferred__1/i__carry__0_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.881 r  ADT/reset_counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.881    ADT/reset_counter0_inferred__1/i__carry__1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.998 r  ADT/reset_counter0_inferred__1/i__carry__2/CO[3]
                         net (fo=3, routed)           1.273     9.271    ADT/reset_counter0_inferred__1/i__carry__2_n_0
    SLICE_X5Y117         LUT2 (Prop_lut2_I1_O)        0.124     9.395 r  ADT/FSM_onehot_next_state_reg[3]_i_2/O
                         net (fo=1, routed)           0.582     9.977    ADT/FSM_onehot_next_state_reg[3]_i_2_n_0
    SLICE_X6Y117         LUT6 (Prop_lut6_I5_O)        0.124    10.101 r  ADT/FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.481    10.582    ADT/FSM_onehot_next_state_reg[3]_i_1_n_0
    SLICE_X6Y114         LDCE                                         r  ADT/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.973ns  (logic 1.596ns (32.091%)  route 3.377ns (67.909%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.705     5.307    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  ADT/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  ADT/counter_reg[0]/Q
                         net (fo=11, routed)          1.247     7.010    ADT/counter_reg[0]
    SLICE_X2Y116         LUT2 (Prop_lut2_I0_O)        0.124     7.134 r  ADT/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.134    ADT/i__carry_i_7_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.647 r  ADT/reset_counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.647    ADT/reset_counter0_inferred__1/i__carry_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.764 r  ADT/reset_counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.764    ADT/reset_counter0_inferred__1/i__carry__0_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.881 r  ADT/reset_counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.881    ADT/reset_counter0_inferred__1/i__carry__1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.998 f  ADT/reset_counter0_inferred__1/i__carry__2/CO[3]
                         net (fo=3, routed)           1.273     9.271    ADT/reset_counter0_inferred__1/i__carry__2_n_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I2_O)        0.152     9.423 r  ADT/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.858    10.281    ADT/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X6Y114         LDCE                                         r  ADT/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.117ns  (logic 1.596ns (38.767%)  route 2.521ns (61.233%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.705     5.307    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.918     6.681    ADT/counter_reg[2]
    SLICE_X4Y114         LUT2 (Prop_lut2_I0_O)        0.124     6.805 r  ADT/FSM_onehot_next_state_reg[4]_i_35/O
                         net (fo=1, routed)           0.000     6.805    ADT/FSM_onehot_next_state_reg[4]_i_35_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.355 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.355    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.469    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.583    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.271     8.968    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X6Y117         LUT5 (Prop_lut5_I0_O)        0.124     9.092 r  ADT/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.332     9.424    ADT/FSM_onehot_next_state_reg[4]_i_1_n_0
    SLICE_X6Y117         LDCE                                         r  ADT/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.024ns  (logic 1.354ns (33.652%)  route 2.670ns (66.348%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.701     5.303    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  ADT/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.456     5.759 f  ADT/counter_reg[18]/Q
                         net (fo=11, routed)          1.126     6.885    ADT/counter_reg[18]
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     7.009 r  ADT/FSM_onehot_next_state_reg[6]_i_19/O
                         net (fo=1, routed)           0.000     7.009    ADT/FSM_onehot_next_state_reg[6]_i_19_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.542 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.542    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.023     8.682    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X6Y118         LUT2 (Prop_lut2_I1_O)        0.124     8.806 r  ADT/FSM_onehot_next_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.521     9.327    ADT/FSM_onehot_next_state_reg[6]_i_1_n_0
    SLICE_X6Y118         LDCE                                         r  ADT/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.949ns  (logic 0.670ns (16.966%)  route 3.279ns (83.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.696     5.298    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  TWICtl/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.518     5.816 f  TWICtl/DONE_O_reg/Q
                         net (fo=37, routed)          2.482     8.299    ADT/LED16_G_OBUF
    SLICE_X7Y115         LUT4 (Prop_lut4_I1_O)        0.152     8.451 r  ADT/FSM_onehot_next_state_reg[7]_i_1/O
                         net (fo=1, routed)           0.797     9.247    ADT/FSM_onehot_next_state_reg[7]_i_1_n_0
    SLICE_X6Y114         LDCE                                         r  ADT/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.897ns  (logic 1.473ns (37.801%)  route 2.424ns (62.199%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.704     5.306    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  ADT/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  ADT/counter_reg[6]/Q
                         net (fo=10, routed)          0.877     6.639    ADT/counter_reg[6]
    SLICE_X5Y113         LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  ADT/reset_counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.763    ADT/reset_counter0_carry_i_5_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.164 r  ADT/reset_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.164    ADT/reset_counter0_carry_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  ADT/reset_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.278    ADT/reset_counter0_carry__0_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  ADT/reset_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.392    ADT/reset_counter0_carry__1_n_0
    SLICE_X5Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 f  ADT/reset_counter0_carry__2/CO[3]
                         net (fo=3, routed)           0.920     8.427    ADT/reset_counter0_carry__2_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.150     8.577 r  ADT/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.626     9.203    ADT/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X6Y114         LDCE                                         r  ADT/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.128ns (43.811%)  route 0.164ns (56.189%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.510    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  TWICtl/dataByte_reg[6]/Q
                         net (fo=4, routed)           0.164     1.803    ADT/D_O_sig[6]
    SLICE_X2Y116         LDCE                                         r  ADT/DATA_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.727%)  route 0.189ns (57.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.590     1.509    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y118         FDSE                                         r  TWICtl/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  TWICtl/dataByte_reg[2]/Q
                         net (fo=3, routed)           0.189     1.839    ADT/D_O_sig[2]
    SLICE_X2Y116         LDCE                                         r  ADT/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.565%)  route 0.190ns (57.435%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.510    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  TWICtl/dataByte_reg[5]/Q
                         net (fo=4, routed)           0.190     1.842    ADT/D_O_sig[5]
    SLICE_X2Y115         LDCE                                         r  ADT/DATA_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.334%)  route 0.200ns (58.666%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.508    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y119         FDSE                                         r  TWICtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  TWICtl/dataByte_reg[1]/Q
                         net (fo=3, routed)           0.200     1.850    ADT/D_O_sig[1]
    SLICE_X2Y114         LDCE                                         r  ADT/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.141ns (39.124%)  route 0.219ns (60.876%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.510    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  TWICtl/dataByte_reg[5]/Q
                         net (fo=4, routed)           0.219     1.871    ADT/D_O_sig[5]
    SLICE_X2Y116         LDCE                                         r  ADT/DATA_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.187ns (51.589%)  route 0.175ns (48.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.590     1.509    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y118         FDCE                                         r  ADT/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  ADT/FSM_onehot_present_state_reg[5]/Q
                         net (fo=6, routed)           0.175     1.826    ADT/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X6Y118         LUT5 (Prop_lut5_I4_O)        0.046     1.872 r  ADT/FSM_onehot_next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.872    ADT/FSM_onehot_next_state_reg[5]_i_1_n_0
    SLICE_X6Y118         LDCE                                         r  ADT/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.128ns (33.646%)  route 0.252ns (66.354%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.590     1.509    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y118         FDSE                                         r  TWICtl/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDSE (Prop_fdse_C_Q)         0.128     1.637 r  TWICtl/dataByte_reg[4]/Q
                         net (fo=3, routed)           0.252     1.890    ADT/D_O_sig[4]
    SLICE_X2Y116         LDCE                                         r  ADT/DATA_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.141ns (36.827%)  route 0.242ns (63.173%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.590     1.509    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y118         FDSE                                         r  TWICtl/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  TWICtl/dataByte_reg[2]/Q
                         net (fo=3, routed)           0.242     1.892    ADT/D_O_sig[2]
    SLICE_X2Y115         LDCE                                         r  ADT/DATA_OUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.141ns (35.127%)  route 0.260ns (64.872%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.508    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y119         FDSE                                         r  TWICtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  TWICtl/dataByte_reg[1]/Q
                         net (fo=3, routed)           0.260     1.910    ADT/D_O_sig[1]
    SLICE_X2Y113         LDCE                                         r  ADT/DATA_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.128ns (31.531%)  route 0.278ns (68.469%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.510    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  TWICtl/dataByte_reg[6]/Q
                         net (fo=4, routed)           0.278     1.916    ADT/D_O_sig[6]
    SLICE_X2Y115         LDCE                                         r  ADT/DATA_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 1.631ns (30.013%)  route 3.803ns (69.987%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.123     3.630    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.124     3.754 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.680     5.434    ADT/AS[0]
    SLICE_X3Y119         FDCE                                         f  ADT/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.578     5.000    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[28]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 1.631ns (30.013%)  route 3.803ns (69.987%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.123     3.630    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.124     3.754 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.680     5.434    ADT/AS[0]
    SLICE_X3Y119         FDCE                                         f  ADT/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.578     5.000    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[29]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 1.631ns (30.013%)  route 3.803ns (69.987%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.123     3.630    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.124     3.754 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.680     5.434    ADT/AS[0]
    SLICE_X3Y119         FDCE                                         f  ADT/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.578     5.000    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[30]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 1.631ns (30.013%)  route 3.803ns (69.987%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.123     3.630    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.124     3.754 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.680     5.434    ADT/AS[0]
    SLICE_X3Y119         FDCE                                         f  ADT/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.578     5.000    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[31]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 1.631ns (30.819%)  route 3.661ns (69.181%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.123     3.630    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.124     3.754 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.538     5.292    ADT/AS[0]
    SLICE_X3Y117         FDCE                                         f  ADT/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.581     5.003    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  ADT/counter_reg[20]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 1.631ns (30.819%)  route 3.661ns (69.181%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.123     3.630    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.124     3.754 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.538     5.292    ADT/AS[0]
    SLICE_X3Y117         FDCE                                         f  ADT/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.581     5.003    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  ADT/counter_reg[21]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 1.631ns (30.819%)  route 3.661ns (69.181%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.123     3.630    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.124     3.754 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.538     5.292    ADT/AS[0]
    SLICE_X3Y117         FDCE                                         f  ADT/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.581     5.003    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  ADT/counter_reg[22]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 1.631ns (30.819%)  route 3.661ns (69.181%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.123     3.630    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.124     3.754 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.538     5.292    ADT/AS[0]
    SLICE_X3Y117         FDCE                                         f  ADT/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.581     5.003    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  ADT/counter_reg[23]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.631ns (31.859%)  route 3.488ns (68.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.123     3.630    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.124     3.754 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.365     5.119    ADT/AS[0]
    SLICE_X3Y118         FDCE                                         f  ADT/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.579     5.001    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  ADT/counter_reg[24]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.631ns (31.859%)  route 3.488ns (68.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.123     3.630    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.124     3.754 f  CLK_DIV/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.365     5.119    ADT/AS[0]
    SLICE_X3Y118         FDCE                                         f  ADT/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.579     5.001    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  ADT/counter_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.178ns (63.798%)  route 0.101ns (36.202%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[2]/G
    SLICE_X6Y114         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.101     0.279    ADT/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X5Y114         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     2.028    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y114         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.178ns (62.486%)  route 0.107ns (37.514%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[8]/G
    SLICE_X6Y115         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.107     0.285    ADT/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X4Y115         FDCE                                         r  ADT/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     2.027    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y115         FDCE                                         r  ADT/FSM_onehot_present_state_reg[8]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.085%)  route 0.145ns (44.915%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[7]/G
    SLICE_X6Y114         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.145     0.323    ADT/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X7Y114         FDCE                                         r  ADT/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     2.028    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y114         FDCE                                         r  ADT/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.178ns (53.754%)  route 0.153ns (46.246%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[0]/G
    SLICE_X6Y114         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.153     0.331    ADT/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X5Y114         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     2.028    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y114         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.178ns (52.465%)  route 0.161ns (47.535%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[3]/G
    SLICE_X6Y114         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.161     0.339    ADT/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X5Y114         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     2.028    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y114         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.178ns (48.689%)  route 0.188ns (51.311%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[5]/G
    SLICE_X6Y118         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.188     0.366    ADT/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X7Y118         FDCE                                         r  ADT/FSM_onehot_present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     2.024    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y118         FDCE                                         r  ADT/FSM_onehot_present_state_reg[5]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.178ns (34.849%)  route 0.333ns (65.151%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[4]/G
    SLICE_X6Y117         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.333     0.511    ADT/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X6Y116         FDCE                                         r  ADT/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     2.026    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y116         FDCE                                         r  ADT/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.178ns (31.350%)  route 0.390ns (68.650%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[6]/G
    SLICE_X6Y118         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.390     0.568    ADT/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X7Y118         FDCE                                         r  ADT/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     2.024    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y118         FDCE                                         r  ADT/FSM_onehot_present_state_reg[6]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.178ns (31.189%)  route 0.393ns (68.811%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[1]/G
    SLICE_X6Y117         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.393     0.571    ADT/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X7Y118         FDCE                                         r  ADT/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     2.024    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y118         FDCE                                         r  ADT/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 PULLUP_SDA/O
                            (internal pin)
  Destination:            TWICtl/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.228ns (38.541%)  route 0.364ns (61.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                  PULLUP                       0.000     0.000 r  PULLUP_SDA/O
                         net (fo=2, unset)            0.000     0.000    AD2_SCL_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  AD2_SCL_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.364     0.592    TWICtl/AD2_SCL_IBUF
    SLICE_X3Y121         FDRE                                         r  TWICtl/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     2.024    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  TWICtl/dScl_reg/C





