%YAML 1.2
---
version: 1

id: mediatek,infracfg

title: Mediatek infracfg controller

maintainer:
    -   name: Sascha Hauer <s.hauer@pengutronix.de>

description: >
    TODO

inherits:
    -   id: %ids%

properties:
    -   name: "compatible"
        constraint: |
            "mediatek,mt8135-infracfg" && "syscon"

    #clock-cells:
    reg:
    #reset-cells:

...

# Mediatek infracfg controller
# ============================
#
# The Mediatek infracfg controller provides various clocks and reset
# outputs to the system.
#
# Required Properties:
#
# - compatible: Should be:
# 	- "mediatek,mt8135-infracfg", "syscon"
# 	- "mediatek,mt8173-infracfg", "syscon"
# - #clock-cells: Must be 1
# - #reset-cells: Must be 1
#
# The infracfg controller uses the common clk binding from
# Documentation/devicetree/bindings/clock/clock-bindings.txt
# The available clocks are defined in dt-bindings/clock/mt*-clk.h.
# Also it uses the common reset controller binding from
# Documentation/devicetree/bindings/reset/reset.txt.
# The available reset outputs are defined in
# dt-bindings/reset-controller/mt*-resets.h
#
# Example:
#
# infracfg: power-controller@10001000 {
# 	compatible = "mediatek,mt8173-infracfg", "syscon";
# 	reg = <0 0x10001000 0 0x1000>;
# 	#clock-cells = <1>;
# 	#reset-cells = <1>;
# };
